{
  "totalCount" : 5504,
  "totalCountFiltered" : 5504,
  "duration" : 903,
  "indexDuration" : 470,
  "requestDuration" : 741,
  "searchUid" : "a8b932f1-2ad8-4755-9ac8-ed459f49a945",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-x4ugxumxceanakktcv4ydokctq",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTIteDR1Z3h1bXhjZWFuYWtrdGN2NHlkb2tjdHE=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "DSTREAM-HT System and Interface Design Reference Guide",
    "uri" : "https://developer.arm.com/documentation/101761/1-0/en/pdf/dstream_ht_system_and_interface_design_reference_guide_101761_1.0_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101761/1-0/en/pdf/dstream_ht_system_and_interface_design_reference_guide_101761_1.0_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6347d0bfda191e7fe05805ce",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en/pdf/dstream_ht_system_and_interface_design_reference_guide_101761_1.0_02_en.pdf",
    "excerpt" : "0100-01 ... INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND ... DSTREAM-HT System and Interface Design Reference ... Guide ... Document ID: 101761_1.0_02_en ... Version 1.0",
    "firstSentences" : "DSTREAM-HT Version 1.0 System and Interface Design Reference Guide Non-Conﬁdential Copyright © 2019, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 101761_1.0_02_en DSTREAM-HT ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "DSTREAM-HT System and Interface Design Reference Guide",
      "uri" : "https://developer.arm.com/documentation/101761/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/101761/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en",
      "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
      "firstSentences" : "DSTREAM-HT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DSTREAM-HT System and Interface Design Reference Guide ",
        "document_number" : "101761",
        "document_version" : "1-0",
        "content_type" : "Reference Guide",
        "systopparent" : "5369310",
        "sysurihash" : "pfgtXoðhhd7v9x2E",
        "urihash" : "pfgtXoðhhd7v9x2E",
        "sysuri" : "https://developer.arm.com/documentation/101761/1-0/en",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 5369310,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650878000,
        "sysconcepts" : "documentation ; release ; implementations ; Confidentiality ; reference ; interference ; arm ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
        "concepts" : "documentation ; release ; implementations ; Confidentiality ; reference ; interference ; arm ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
        "documenttype" : "html",
        "sysindexeddate" : 1665650896000,
        "permanentid" : "c8c798758f5892fe8e777583757eb1dac82bfca19424a30d56207939c2ee",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0beda191e7fe058058c",
        "transactionid" : 989772,
        "title" : "DSTREAM-HT System and Interface Design Reference Guide ",
        "products" : [ "DSTREAM-HT" ],
        "date" : 1665650896000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101761:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650896651216138,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 7878,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650893761,
        "syssize" : 7878,
        "sysdate" : 1665650896000,
        "haslayout" : "1",
        "topparent" : "5369310",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369310,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "DSTREAM-HT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-HT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-HT or those designing PCBs.",
        "wordcount" : 494,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650896000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101761/1-0/?lang=en",
        "modified" : 1665650878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650896651216138,
        "uri" : "https://developer.arm.com/documentation/101761/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "DSTREAM-HT System and Interface Design Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/101761/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101761/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en",
      "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
      "FirstSentences" : "DSTREAM-HT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 ..."
    },
    "childResults" : [ {
      "title" : "I/O diagrams for DSTREAM-HT signals",
      "uri" : "https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-HT-signals",
      "printableUri" : "https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-HT-signals",
      "clickUri" : "https://developer.arm.com/documentation/101761/1-0/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-HT-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-HT-signals",
      "excerpt" : "Reset signals Parallel trace signals The parallel trace signals (TRACEDATA[0-3] and TRACECLK) ... Figure 4. ... Figure 5. ... Figure 6. VTREF signals I/O diagrams for DSTREAM-HT signals",
      "firstSentences" : "I\\/O diagrams for DSTREAM-HT signals The following diagrams and descriptions illustrate a simplified view of how each signal type is connected within the debug unit. Note All comparator inputs ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DSTREAM-HT System and Interface Design Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101761/1-0/en",
        "printableUri" : "https://developer.arm.com/documentation/101761/1-0/en",
        "clickUri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en",
        "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
        "firstSentences" : "DSTREAM-HT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "DSTREAM-HT System and Interface Design Reference Guide ",
          "document_number" : "101761",
          "document_version" : "1-0",
          "content_type" : "Reference Guide",
          "systopparent" : "5369310",
          "sysurihash" : "pfgtXoðhhd7v9x2E",
          "urihash" : "pfgtXoðhhd7v9x2E",
          "sysuri" : "https://developer.arm.com/documentation/101761/1-0/en",
          "systransactionid" : 989772,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1665360000000,
          "topparentid" : 5369310,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665650878000,
          "sysconcepts" : "documentation ; release ; implementations ; Confidentiality ; reference ; interference ; arm ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
          "concepts" : "documentation ; release ; implementations ; Confidentiality ; reference ; interference ; arm ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
          "documenttype" : "html",
          "sysindexeddate" : 1665650896000,
          "permanentid" : "c8c798758f5892fe8e777583757eb1dac82bfca19424a30d56207939c2ee",
          "syslanguage" : [ "English" ],
          "itemid" : "6347d0beda191e7fe058058c",
          "transactionid" : 989772,
          "title" : "DSTREAM-HT System and Interface Design Reference Guide ",
          "products" : [ "DSTREAM-HT" ],
          "date" : 1665650896000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Debug and Trace Products",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "101761:1-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665650896651216138,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 7878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665650893761,
          "syssize" : 7878,
          "sysdate" : 1665650896000,
          "haslayout" : "1",
          "topparent" : "5369310",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5369310,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "DSTREAM-HT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-HT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-HT or those designing PCBs.",
          "wordcount" : 494,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665650896000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101761/1-0/?lang=en",
          "modified" : 1665650878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665650896651216138,
          "uri" : "https://developer.arm.com/documentation/101761/1-0/en",
          "syscollection" : "default"
        },
        "Title" : "DSTREAM-HT System and Interface Design Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101761/1-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101761/1-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en",
        "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
        "FirstSentences" : "DSTREAM-HT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "I/O diagrams for DSTREAM-HT signals ",
        "document_number" : "101761",
        "document_version" : "1-0",
        "content_type" : "Reference Guide",
        "systopparent" : "5369310",
        "sysurihash" : "Le7mK8hk2F6ZWCE0",
        "urihash" : "Le7mK8hk2F6ZWCE0",
        "sysuri" : "https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-HT-signals",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 5369310,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650878000,
        "sysconcepts" : "output signals ; standard inputs ; target system ; VTREF ; diagrams ; parallel trace ; u2126 resistors ; Arm Development Studio ; pull-down functionality ; weak pull-up ; switchable capacitor ; voltage region ; simplified view",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
        "attachmentparentid" : 5369310,
        "parentitem" : "6347d0beda191e7fe058058c",
        "concepts" : "output signals ; standard inputs ; target system ; VTREF ; diagrams ; parallel trace ; u2126 resistors ; Arm Development Studio ; pull-down functionality ; weak pull-up ; switchable capacitor ; voltage region ; simplified view",
        "documenttype" : "html",
        "isattachment" : "5369310",
        "sysindexeddate" : 1665650897000,
        "permanentid" : "be1fce4492ae93f751223bf6011bf2abd5d200bfa4d0334c94a21611ecdb",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0bfda191e7fe058059a",
        "transactionid" : 989772,
        "title" : "I/O diagrams for DSTREAM-HT signals ",
        "products" : [ "DSTREAM-HT" ],
        "date" : 1665650897000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101761:1-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650897134324583,
        "sysisattachment" : "5369310",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5369310,
        "size" : 2069,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101761/1-0/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-HT-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650893761,
        "syssize" : 2069,
        "sysdate" : 1665650897000,
        "haslayout" : "1",
        "topparent" : "5369310",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369310,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "DSTREAM-HT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-HT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-HT or those designing PCBs.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650897000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101761/1-0/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-HT-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101761/1-0/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-HT-signals?lang=en",
        "modified" : 1665650878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650897134324583,
        "uri" : "https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-HT-signals",
        "syscollection" : "default"
      },
      "Title" : "I/O diagrams for DSTREAM-HT signals",
      "Uri" : "https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-HT-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-HT-signals",
      "ClickUri" : "https://developer.arm.com/documentation/101761/1-0/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-HT-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-HT-signals",
      "Excerpt" : "Reset signals Parallel trace signals The parallel trace signals (TRACEDATA[0-3] and TRACECLK) ... Figure 4. ... Figure 5. ... Figure 6. VTREF signals I/O diagrams for DSTREAM-HT signals",
      "FirstSentences" : "I\\/O diagrams for DSTREAM-HT signals The following diagrams and descriptions illustrate a simplified view of how each signal type is connected within the debug unit. Note All comparator inputs ..."
    }, {
      "title" : "DSTREAM-HT System and Interface Design Reference Guide",
      "uri" : "https://developer.arm.com/documentation/101761/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/101761/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en",
      "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
      "firstSentences" : "DSTREAM-HT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DSTREAM-HT System and Interface Design Reference Guide ",
        "document_number" : "101761",
        "document_version" : "1-0",
        "content_type" : "Reference Guide",
        "systopparent" : "5369310",
        "sysurihash" : "pfgtXoðhhd7v9x2E",
        "urihash" : "pfgtXoðhhd7v9x2E",
        "sysuri" : "https://developer.arm.com/documentation/101761/1-0/en",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 5369310,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650878000,
        "sysconcepts" : "documentation ; release ; implementations ; Confidentiality ; reference ; interference ; arm ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
        "concepts" : "documentation ; release ; implementations ; Confidentiality ; reference ; interference ; arm ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
        "documenttype" : "html",
        "sysindexeddate" : 1665650896000,
        "permanentid" : "c8c798758f5892fe8e777583757eb1dac82bfca19424a30d56207939c2ee",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0beda191e7fe058058c",
        "transactionid" : 989772,
        "title" : "DSTREAM-HT System and Interface Design Reference Guide ",
        "products" : [ "DSTREAM-HT" ],
        "date" : 1665650896000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101761:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650896651216138,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 7878,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650893761,
        "syssize" : 7878,
        "sysdate" : 1665650896000,
        "haslayout" : "1",
        "topparent" : "5369310",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369310,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "DSTREAM-HT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-HT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-HT or those designing PCBs.",
        "wordcount" : 494,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650896000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101761/1-0/?lang=en",
        "modified" : 1665650878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650896651216138,
        "uri" : "https://developer.arm.com/documentation/101761/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "DSTREAM-HT System and Interface Design Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/101761/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101761/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en",
      "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
      "FirstSentences" : "DSTREAM-HT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 ..."
    }, {
      "title" : "Debug and trace interface",
      "uri" : "https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface",
      "printableUri" : "https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface",
      "clickUri" : "https://developer.arm.com/documentation/101761/1-0/Debug-and-trace-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface",
      "excerpt" : "Return Clock signal Occasionally, a target device requires the JTAG interface to be externally synchronized ... Typical SWD circuit A typical SWD circuit: Typical JTAG circuit A typical JTAG ...",
      "firstSentences" : "Debug and trace interface The Arm debug and trace interface enables powerful software debug and optimization on an Arm\\u00AE processor-based target system. It is based on the IEEE 1149.1 (JTAG) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DSTREAM-HT System and Interface Design Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101761/1-0/en",
        "printableUri" : "https://developer.arm.com/documentation/101761/1-0/en",
        "clickUri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en",
        "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
        "firstSentences" : "DSTREAM-HT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "DSTREAM-HT System and Interface Design Reference Guide ",
          "document_number" : "101761",
          "document_version" : "1-0",
          "content_type" : "Reference Guide",
          "systopparent" : "5369310",
          "sysurihash" : "pfgtXoðhhd7v9x2E",
          "urihash" : "pfgtXoðhhd7v9x2E",
          "sysuri" : "https://developer.arm.com/documentation/101761/1-0/en",
          "systransactionid" : 989772,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1665360000000,
          "topparentid" : 5369310,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665650878000,
          "sysconcepts" : "documentation ; release ; implementations ; Confidentiality ; reference ; interference ; arm ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
          "concepts" : "documentation ; release ; implementations ; Confidentiality ; reference ; interference ; arm ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
          "documenttype" : "html",
          "sysindexeddate" : 1665650896000,
          "permanentid" : "c8c798758f5892fe8e777583757eb1dac82bfca19424a30d56207939c2ee",
          "syslanguage" : [ "English" ],
          "itemid" : "6347d0beda191e7fe058058c",
          "transactionid" : 989772,
          "title" : "DSTREAM-HT System and Interface Design Reference Guide ",
          "products" : [ "DSTREAM-HT" ],
          "date" : 1665650896000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Debug and Trace Products",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "101761:1-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665650896651216138,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 7878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665650893761,
          "syssize" : 7878,
          "sysdate" : 1665650896000,
          "haslayout" : "1",
          "topparent" : "5369310",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5369310,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "DSTREAM-HT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-HT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-HT or those designing PCBs.",
          "wordcount" : 494,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665650896000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101761/1-0/?lang=en",
          "modified" : 1665650878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665650896651216138,
          "uri" : "https://developer.arm.com/documentation/101761/1-0/en",
          "syscollection" : "default"
        },
        "Title" : "DSTREAM-HT System and Interface Design Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101761/1-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101761/1-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/101761/1-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en",
        "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
        "FirstSentences" : "DSTREAM-HT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Debug and trace interface ",
        "document_number" : "101761",
        "document_version" : "1-0",
        "content_type" : "Reference Guide",
        "systopparent" : "5369310",
        "sysurihash" : "2l2wCd2vbfmð8ekx",
        "urihash" : "2l2wCd2vbfmð8ekx",
        "sysuri" : "https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 5369310,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650878000,
        "sysconcepts" : "signals ; trace interface ; target ; Arm ; JTAG ; u00AE ; IEEE ; Development Studio ; run-control ; simplified view ; commonly used ; command-line utilities ; low-speed control ; circuit boards ; sequence of instructions ; ConfigItems",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
        "attachmentparentid" : 5369310,
        "parentitem" : "6347d0beda191e7fe058058c",
        "concepts" : "signals ; trace interface ; target ; Arm ; JTAG ; u00AE ; IEEE ; Development Studio ; run-control ; simplified view ; commonly used ; command-line utilities ; low-speed control ; circuit boards ; sequence of instructions ; ConfigItems",
        "documenttype" : "html",
        "isattachment" : "5369310",
        "sysindexeddate" : 1665650896000,
        "permanentid" : "911ebaefaf3eb52b51986856a0c014eb63b3d7a5b9d191a9cd3931e1b7e9",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0beda191e7fe0580592",
        "transactionid" : 989772,
        "title" : "Debug and trace interface ",
        "products" : [ "DSTREAM-HT" ],
        "date" : 1665650896000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101761:1-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650896589514280,
        "sysisattachment" : "5369310",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5369310,
        "size" : 2550,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101761/1-0/Debug-and-trace-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650893761,
        "syssize" : 2550,
        "sysdate" : 1665650896000,
        "haslayout" : "1",
        "topparent" : "5369310",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369310,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "DSTREAM-HT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-HT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-HT or those designing PCBs.",
        "wordcount" : 203,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650896000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101761/1-0/Debug-and-trace-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101761/1-0/Debug-and-trace-interface?lang=en",
        "modified" : 1665650878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650896589514280,
        "uri" : "https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface",
        "syscollection" : "default"
      },
      "Title" : "Debug and trace interface",
      "Uri" : "https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101761/1-0/Debug-and-trace-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en/Debug-and-trace-interface",
      "Excerpt" : "Return Clock signal Occasionally, a target device requires the JTAG interface to be externally synchronized ... Typical SWD circuit A typical SWD circuit: Typical JTAG circuit A typical JTAG ...",
      "FirstSentences" : "Debug and trace interface The Arm debug and trace interface enables powerful software debug and optimization on an Arm\\u00AE processor-based target system. It is based on the IEEE 1149.1 (JTAG) ..."
    } ],
    "totalNumberOfChildResults" : 20,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "DSTREAM-HT System and Interface Design Reference Guide ",
      "document_number" : "101761",
      "document_version" : "1-0",
      "content_type" : "Reference Guide",
      "systopparent" : "5369310",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "6sXCIo4XñHEsak4j",
      "urihash" : "6sXCIo4XñHEsak4j",
      "sysuri" : "https://developer.arm.com/documentation/101761/1-0/en/pdf/dstream_ht_system_and_interface_design_reference_guide_101761_1.0_02_en.pdf",
      "systransactionid" : 989772,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1665360000000,
      "topparentid" : 5369310,
      "numberofpages" : 58,
      "sysconcepts" : "DSTREAM-ST ; target devices ; Arm Limited ; arm ; documentation ; interference ; rising edge ; logic levels ; signals ; pull-down resistors ; power rails ; DSTREAM-ST unit ; connectors ; capacitors ; reflections ; system failure",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
      "attachmentparentid" : 5369310,
      "parentitem" : "6347d0beda191e7fe058058c",
      "concepts" : "DSTREAM-ST ; target devices ; Arm Limited ; arm ; documentation ; interference ; rising edge ; logic levels ; signals ; pull-down resistors ; power rails ; DSTREAM-ST unit ; connectors ; capacitors ; reflections ; system failure",
      "documenttype" : "pdf",
      "isattachment" : "5369310",
      "sysindexeddate" : 1665650900000,
      "permanentid" : "053078650676f4f15f8eb23b7be97ef1d7a7fcf78953a6ac74a2781ca4f8",
      "syslanguage" : [ "English" ],
      "itemid" : "6347d0bfda191e7fe05805ce",
      "transactionid" : 989772,
      "title" : "DSTREAM-HT System and Interface Design Reference Guide ",
      "subject" : "DSTREAM-HT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-HT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-HT or those designing PCBs.",
      "date" : 1665650900000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101761:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665650900055883532,
      "sysisattachment" : "5369310",
      "navigationhierarchiescontenttype" : "Reference Guide",
      "sysattachmentparentid" : 5369310,
      "size" : 751822,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6347d0bfda191e7fe05805ce",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665650895635,
      "syssubject" : "DSTREAM-HT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-HT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-HT or those designing PCBs.",
      "syssize" : 751822,
      "sysdate" : 1665650900000,
      "topparent" : "5369310",
      "author" : "Arm Ltd.",
      "label_version" : "1.0",
      "systopparentid" : 5369310,
      "content_description" : "DSTREAM-HT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-HT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-HT or those designing PCBs.",
      "wordcount" : 1720,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665650900000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6347d0bfda191e7fe05805ce",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665650900055883532,
      "uri" : "https://developer.arm.com/documentation/101761/1-0/en/pdf/dstream_ht_system_and_interface_design_reference_guide_101761_1.0_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "DSTREAM-HT System and Interface Design Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/101761/1-0/en/pdf/dstream_ht_system_and_interface_design_reference_guide_101761_1.0_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101761/1-0/en/pdf/dstream_ht_system_and_interface_design_reference_guide_101761_1.0_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6347d0bfda191e7fe05805ce",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101761/1-0/en/pdf/dstream_ht_system_and_interface_design_reference_guide_101761_1.0_02_en.pdf",
    "Excerpt" : "0100-01 ... INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND ... DSTREAM-HT System and Interface Design Reference ... Guide ... Document ID: 101761_1.0_02_en ... Version 1.0",
    "FirstSentences" : "DSTREAM-HT Version 1.0 System and Interface Design Reference Guide Non-Conﬁdential Copyright © 2019, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 101761_1.0_02_en DSTREAM-HT ..."
  }, {
    "title" : "DSTREAM-HT Getting Started Guide",
    "uri" : "https://developer.arm.com/documentation/101760/1-0/en/pdf/dstream_ht_getting_started_guide_101760_1.0_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101760/1-0/en/pdf/dstream_ht_getting_started_guide_101760_1.0_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6347d0bbda191e7fe05804f3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en/pdf/dstream_ht_getting_started_guide_101760_1.0_02_en.pdf",
    "excerpt" : "0100-02 ... REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... Version 1.0 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
    "firstSentences" : "DSTREAM-HT Version 1.0 Getting Started Guide Non-Conﬁdential Copyright © 2019, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 101760_1.0_02_en DSTREAM-HT Getting Started Guide",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "DSTREAM-HT Getting Started Guide",
      "uri" : "https://developer.arm.com/documentation/101760/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/101760/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en",
      "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates ... If purchased directly from Arm, Arm provides free collection. ... DSTREAM-HT Getting Started Guide",
      "firstSentences" : "DSTREAM-HT Getting Started Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 December 2019 Non- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DSTREAM-HT Getting Started Guide ",
        "document_number" : "101760",
        "document_version" : "1-0",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5369280",
        "sysurihash" : "Wrzðqð8ZnObBVErQ",
        "urihash" : "Wrzðqð8ZnObBVErQ",
        "sysuri" : "https://developer.arm.com/documentation/101760/1-0/en",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 5369280,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650873000,
        "sysconcepts" : "documentation ; release ; Confidentiality ; implementations ; arm ; free collection ; interference ; languages ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
        "concepts" : "documentation ; release ; Confidentiality ; implementations ; arm ; free collection ; interference ; languages ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
        "documenttype" : "html",
        "sysindexeddate" : 1665650891000,
        "permanentid" : "88622829d2b9089982cdc7ca3617e962ebadcb115fbd8d3c8ba8c884fa8d",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0b9da191e7fe05804d4",
        "transactionid" : 989772,
        "title" : "DSTREAM-HT Getting Started Guide ",
        "products" : [ "DSTREAM-HT" ],
        "date" : 1665650891000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101760:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650891242703313,
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "size" : 7834,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650888904,
        "syssize" : 7834,
        "sysdate" : 1665650891000,
        "haslayout" : "1",
        "topparent" : "5369280",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369280,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "Describes the DSTREAM-HT debug and trace system which enables you to debug and optimize your software on Arm processor-based hardware targets.",
        "wordcount" : 495,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650891000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101760/1-0/?lang=en",
        "modified" : 1665650873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650891242703313,
        "uri" : "https://developer.arm.com/documentation/101760/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "DSTREAM-HT Getting Started Guide",
      "Uri" : "https://developer.arm.com/documentation/101760/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101760/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en",
      "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates ... If purchased directly from Arm, Arm provides free collection. ... DSTREAM-HT Getting Started Guide",
      "FirstSentences" : "DSTREAM-HT Getting Started Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 December 2019 Non- ..."
    },
    "childResults" : [ {
      "title" : "DSTREAM-HT Getting Started Guide",
      "uri" : "https://developer.arm.com/documentation/101760/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/101760/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en",
      "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates ... If purchased directly from Arm, Arm provides free collection. ... DSTREAM-HT Getting Started Guide",
      "firstSentences" : "DSTREAM-HT Getting Started Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 December 2019 Non- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DSTREAM-HT Getting Started Guide ",
        "document_number" : "101760",
        "document_version" : "1-0",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5369280",
        "sysurihash" : "Wrzðqð8ZnObBVErQ",
        "urihash" : "Wrzðqð8ZnObBVErQ",
        "sysuri" : "https://developer.arm.com/documentation/101760/1-0/en",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 5369280,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650873000,
        "sysconcepts" : "documentation ; release ; Confidentiality ; implementations ; arm ; free collection ; interference ; languages ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
        "concepts" : "documentation ; release ; Confidentiality ; implementations ; arm ; free collection ; interference ; languages ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
        "documenttype" : "html",
        "sysindexeddate" : 1665650891000,
        "permanentid" : "88622829d2b9089982cdc7ca3617e962ebadcb115fbd8d3c8ba8c884fa8d",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0b9da191e7fe05804d4",
        "transactionid" : 989772,
        "title" : "DSTREAM-HT Getting Started Guide ",
        "products" : [ "DSTREAM-HT" ],
        "date" : 1665650891000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101760:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650891242703313,
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "size" : 7834,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650888904,
        "syssize" : 7834,
        "sysdate" : 1665650891000,
        "haslayout" : "1",
        "topparent" : "5369280",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369280,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "Describes the DSTREAM-HT debug and trace system which enables you to debug and optimize your software on Arm processor-based hardware targets.",
        "wordcount" : 495,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650891000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101760/1-0/?lang=en",
        "modified" : 1665650873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650891242703313,
        "uri" : "https://developer.arm.com/documentation/101760/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "DSTREAM-HT Getting Started Guide",
      "Uri" : "https://developer.arm.com/documentation/101760/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101760/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en",
      "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates ... If purchased directly from Arm, Arm provides free collection. ... DSTREAM-HT Getting Started Guide",
      "FirstSentences" : "DSTREAM-HT Getting Started Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 December 2019 Non- ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/101760/1-0/en/Introduction",
      "printableUri" : "https://developer.arm.com/documentation/101760/1-0/en/Introduction",
      "clickUri" : "https://developer.arm.com/documentation/101760/1-0/Introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en/Introduction",
      "excerpt" : "Introduction Describes the DSTREAM-HT debug and trace system which enables you to debug and optimize your ... Conventions The following subsections describe conventions used in Arm documents.",
      "firstSentences" : "Introduction Describes the DSTREAM-HT debug and trace system which enables you to debug and optimize your software on Arm\\u00AE processor-based hardware targets. Conventions The following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DSTREAM-HT Getting Started Guide",
        "uri" : "https://developer.arm.com/documentation/101760/1-0/en",
        "printableUri" : "https://developer.arm.com/documentation/101760/1-0/en",
        "clickUri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en",
        "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates ... If purchased directly from Arm, Arm provides free collection. ... DSTREAM-HT Getting Started Guide",
        "firstSentences" : "DSTREAM-HT Getting Started Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 December 2019 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "DSTREAM-HT Getting Started Guide ",
          "document_number" : "101760",
          "document_version" : "1-0",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5369280",
          "sysurihash" : "Wrzðqð8ZnObBVErQ",
          "urihash" : "Wrzðqð8ZnObBVErQ",
          "sysuri" : "https://developer.arm.com/documentation/101760/1-0/en",
          "systransactionid" : 989772,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1665360000000,
          "topparentid" : 5369280,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665650873000,
          "sysconcepts" : "documentation ; release ; Confidentiality ; implementations ; arm ; free collection ; interference ; languages ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
          "concepts" : "documentation ; release ; Confidentiality ; implementations ; arm ; free collection ; interference ; languages ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
          "documenttype" : "html",
          "sysindexeddate" : 1665650891000,
          "permanentid" : "88622829d2b9089982cdc7ca3617e962ebadcb115fbd8d3c8ba8c884fa8d",
          "syslanguage" : [ "English" ],
          "itemid" : "6347d0b9da191e7fe05804d4",
          "transactionid" : 989772,
          "title" : "DSTREAM-HT Getting Started Guide ",
          "products" : [ "DSTREAM-HT" ],
          "date" : 1665650891000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Debug and Trace Products",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "101760:1-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665650891242703313,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 7834,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665650888904,
          "syssize" : 7834,
          "sysdate" : 1665650891000,
          "haslayout" : "1",
          "topparent" : "5369280",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5369280,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "Describes the DSTREAM-HT debug and trace system which enables you to debug and optimize your software on Arm processor-based hardware targets.",
          "wordcount" : 495,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665650891000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101760/1-0/?lang=en",
          "modified" : 1665650873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665650891242703313,
          "uri" : "https://developer.arm.com/documentation/101760/1-0/en",
          "syscollection" : "default"
        },
        "Title" : "DSTREAM-HT Getting Started Guide",
        "Uri" : "https://developer.arm.com/documentation/101760/1-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101760/1-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en",
        "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates ... If purchased directly from Arm, Arm provides free collection. ... DSTREAM-HT Getting Started Guide",
        "FirstSentences" : "DSTREAM-HT Getting Started Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 December 2019 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "101760",
        "document_version" : "1-0",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5369280",
        "sysurihash" : "aR0g2ga5m9APRfer",
        "urihash" : "aR0g2ga5m9APRfer",
        "sysuri" : "https://developer.arm.com/documentation/101760/1-0/en/Introduction",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 5369280,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650873000,
        "sysconcepts" : "Arm ; resources ; conventions ; hardware targets ; trace system ; subsections ; optimize ; DSTREAM-HT",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
        "attachmentparentid" : 5369280,
        "parentitem" : "6347d0b9da191e7fe05804d4",
        "concepts" : "Arm ; resources ; conventions ; hardware targets ; trace system ; subsections ; optimize ; DSTREAM-HT",
        "documenttype" : "html",
        "isattachment" : "5369280",
        "sysindexeddate" : 1665650891000,
        "permanentid" : "d90efa81c0d7acab34dce75ba98b3d35b8c85c78c1b58cff395e213335dc",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0bada191e7fe05804d6",
        "transactionid" : 989772,
        "title" : "Introduction ",
        "products" : [ "DSTREAM-HT" ],
        "date" : 1665650891000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101760:1-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650891203862719,
        "sysisattachment" : "5369280",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5369280,
        "size" : 471,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101760/1-0/Introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650888904,
        "syssize" : 471,
        "sysdate" : 1665650891000,
        "haslayout" : "1",
        "topparent" : "5369280",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369280,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "Describes the DSTREAM-HT debug and trace system which enables you to debug and optimize your software on Arm processor-based hardware targets.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650891000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101760/1-0/Introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101760/1-0/Introduction?lang=en",
        "modified" : 1665650873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650891203862719,
        "uri" : "https://developer.arm.com/documentation/101760/1-0/en/Introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/101760/1-0/en/Introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/101760/1-0/en/Introduction",
      "ClickUri" : "https://developer.arm.com/documentation/101760/1-0/Introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en/Introduction",
      "Excerpt" : "Introduction Describes the DSTREAM-HT debug and trace system which enables you to debug and optimize your ... Conventions The following subsections describe conventions used in Arm documents.",
      "FirstSentences" : "Introduction Describes the DSTREAM-HT debug and trace system which enables you to debug and optimize your software on Arm\\u00AE processor-based hardware targets. Conventions The following ..."
    }, {
      "title" : "Install the USB drivers for the DSTREAM-HT system on Linux",
      "uri" : "https://developer.arm.com/documentation/101760/1-0/en/Set-up-your-DSTREAM-HT/Install-the-USB-drivers-for-the-DSTREAM-HT-system-on-Linux",
      "printableUri" : "https://developer.arm.com/documentation/101760/1-0/en/Set-up-your-DSTREAM-HT/Install-the-USB-drivers-for-the-DSTREAM-HT-system-on-Linux",
      "clickUri" : "https://developer.arm.com/documentation/101760/1-0/Set-up-your-DSTREAM-HT/Install-the-USB-drivers-for-the-DSTREAM-HT-system-on-Linux?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en/Set-up-your-DSTREAM-HT/Install-the-USB-drivers-for-the-DSTREAM-HT-system-on-Linux",
      "excerpt" : "Install the USB drivers for the DSTREAM-HT system on Linux To use the DSTREAM-HT system with a USB ... The USB drivers for the DSTREAM-HT system are provided with Arm\\u00AE Development Studio.",
      "firstSentences" : "Install the USB drivers for the DSTREAM-HT system on Linux To use the DSTREAM-HT system with a USB connection, install the USB device drivers for your operating system. The USB drivers for the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DSTREAM-HT Getting Started Guide",
        "uri" : "https://developer.arm.com/documentation/101760/1-0/en",
        "printableUri" : "https://developer.arm.com/documentation/101760/1-0/en",
        "clickUri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en",
        "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates ... If purchased directly from Arm, Arm provides free collection. ... DSTREAM-HT Getting Started Guide",
        "firstSentences" : "DSTREAM-HT Getting Started Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 December 2019 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "DSTREAM-HT Getting Started Guide ",
          "document_number" : "101760",
          "document_version" : "1-0",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5369280",
          "sysurihash" : "Wrzðqð8ZnObBVErQ",
          "urihash" : "Wrzðqð8ZnObBVErQ",
          "sysuri" : "https://developer.arm.com/documentation/101760/1-0/en",
          "systransactionid" : 989772,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1665360000000,
          "topparentid" : 5369280,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665650873000,
          "sysconcepts" : "documentation ; release ; Confidentiality ; implementations ; arm ; free collection ; interference ; languages ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
          "concepts" : "documentation ; release ; Confidentiality ; implementations ; arm ; free collection ; interference ; languages ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
          "documenttype" : "html",
          "sysindexeddate" : 1665650891000,
          "permanentid" : "88622829d2b9089982cdc7ca3617e962ebadcb115fbd8d3c8ba8c884fa8d",
          "syslanguage" : [ "English" ],
          "itemid" : "6347d0b9da191e7fe05804d4",
          "transactionid" : 989772,
          "title" : "DSTREAM-HT Getting Started Guide ",
          "products" : [ "DSTREAM-HT" ],
          "date" : 1665650891000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Debug and Trace Products",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "101760:1-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665650891242703313,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 7834,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665650888904,
          "syssize" : 7834,
          "sysdate" : 1665650891000,
          "haslayout" : "1",
          "topparent" : "5369280",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5369280,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "Describes the DSTREAM-HT debug and trace system which enables you to debug and optimize your software on Arm processor-based hardware targets.",
          "wordcount" : 495,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
          "document_revision" : "0100-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665650891000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101760/1-0/?lang=en",
          "modified" : 1665650873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665650891242703313,
          "uri" : "https://developer.arm.com/documentation/101760/1-0/en",
          "syscollection" : "default"
        },
        "Title" : "DSTREAM-HT Getting Started Guide",
        "Uri" : "https://developer.arm.com/documentation/101760/1-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101760/1-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/101760/1-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en",
        "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates ... If purchased directly from Arm, Arm provides free collection. ... DSTREAM-HT Getting Started Guide",
        "FirstSentences" : "DSTREAM-HT Getting Started Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2019 Non-Confidential New document for v1.0 0100-01 13 December 2019 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Install the USB drivers for the DSTREAM-HT system on Linux ",
        "document_number" : "101760",
        "document_version" : "1-0",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5369280",
        "sysurihash" : "1oðyOXaðIMGjiGRh",
        "urihash" : "1oðyOXaðIMGjiGRh",
        "sysuri" : "https://developer.arm.com/documentation/101760/1-0/en/Set-up-your-DSTREAM-HT/Install-the-USB-drivers-for-the-DSTREAM-HT-system-on-Linux",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 5369280,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650873000,
        "sysconcepts" : "Arm Development Studio ; DSTREAM-HT system ; USB drivers ; privileges ; Linux ; Related tasks ; script file ; Procedure Using",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
        "attachmentparentid" : 5369280,
        "parentitem" : "6347d0b9da191e7fe05804d4",
        "concepts" : "Arm Development Studio ; DSTREAM-HT system ; USB drivers ; privileges ; Linux ; Related tasks ; script file ; Procedure Using",
        "documenttype" : "html",
        "isattachment" : "5369280",
        "sysindexeddate" : 1665650891000,
        "permanentid" : "208220a67fc9f42cb5e36ed7d96e868b0d8d84092c645bc64912ee102c39",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0bada191e7fe05804e1",
        "transactionid" : 989772,
        "title" : "Install the USB drivers for the DSTREAM-HT system on Linux ",
        "products" : [ "DSTREAM-HT" ],
        "date" : 1665650891000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101760:1-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650891172039207,
        "sysisattachment" : "5369280",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5369280,
        "size" : 920,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101760/1-0/Set-up-your-DSTREAM-HT/Install-the-USB-drivers-for-the-DSTREAM-HT-system-on-Linux?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650888904,
        "syssize" : 920,
        "sysdate" : 1665650891000,
        "haslayout" : "1",
        "topparent" : "5369280",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369280,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "Describes the DSTREAM-HT debug and trace system which enables you to debug and optimize your software on Arm processor-based hardware targets.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
        "document_revision" : "0100-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650891000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101760/1-0/Set-up-your-DSTREAM-HT/Install-the-USB-drivers-for-the-DSTREAM-HT-system-on-Linux?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101760/1-0/Set-up-your-DSTREAM-HT/Install-the-USB-drivers-for-the-DSTREAM-HT-system-on-Linux?lang=en",
        "modified" : 1665650873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650891172039207,
        "uri" : "https://developer.arm.com/documentation/101760/1-0/en/Set-up-your-DSTREAM-HT/Install-the-USB-drivers-for-the-DSTREAM-HT-system-on-Linux",
        "syscollection" : "default"
      },
      "Title" : "Install the USB drivers for the DSTREAM-HT system on Linux",
      "Uri" : "https://developer.arm.com/documentation/101760/1-0/en/Set-up-your-DSTREAM-HT/Install-the-USB-drivers-for-the-DSTREAM-HT-system-on-Linux",
      "PrintableUri" : "https://developer.arm.com/documentation/101760/1-0/en/Set-up-your-DSTREAM-HT/Install-the-USB-drivers-for-the-DSTREAM-HT-system-on-Linux",
      "ClickUri" : "https://developer.arm.com/documentation/101760/1-0/Set-up-your-DSTREAM-HT/Install-the-USB-drivers-for-the-DSTREAM-HT-system-on-Linux?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en/Set-up-your-DSTREAM-HT/Install-the-USB-drivers-for-the-DSTREAM-HT-system-on-Linux",
      "Excerpt" : "Install the USB drivers for the DSTREAM-HT system on Linux To use the DSTREAM-HT system with a USB ... The USB drivers for the DSTREAM-HT system are provided with Arm\\u00AE Development Studio.",
      "FirstSentences" : "Install the USB drivers for the DSTREAM-HT system on Linux To use the DSTREAM-HT system with a USB connection, install the USB device drivers for your operating system. The USB drivers for the ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "DSTREAM-HT Getting Started Guide ",
      "document_number" : "101760",
      "document_version" : "1-0",
      "content_type" : "Getting Started Guide",
      "systopparent" : "5369280",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "syTaYVb1Bpqf7VDg",
      "urihash" : "syTaYVb1Bpqf7VDg",
      "sysuri" : "https://developer.arm.com/documentation/101760/1-0/en/pdf/dstream_ht_getting_started_guide_101760_1.0_02_en.pdf",
      "systransactionid" : 989772,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1665360000000,
      "topparentid" : 5369280,
      "numberofpages" : 39,
      "sysconcepts" : "DSTREAM-HT ; DSTREAM-ST unit ; targets ; arm ; probes ; ribbon cable ; connectivity ; configurations ; documentation ; system failure ; free collection ; interference ; equipment ; processor-based targets ; third party ; optimization",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed" ],
      "attachmentparentid" : 5369280,
      "parentitem" : "6347d0b9da191e7fe05804d4",
      "concepts" : "DSTREAM-HT ; DSTREAM-ST unit ; targets ; arm ; probes ; ribbon cable ; connectivity ; configurations ; documentation ; system failure ; free collection ; interference ; equipment ; processor-based targets ; third party ; optimization",
      "documenttype" : "pdf",
      "isattachment" : "5369280",
      "sysindexeddate" : 1665650891000,
      "permanentid" : "a29a2fb844bc07232203908f3baf086027697886be7476a3c1d0e908aaea",
      "syslanguage" : [ "English" ],
      "itemid" : "6347d0bbda191e7fe05804f3",
      "transactionid" : 989772,
      "title" : "DSTREAM-HT Getting Started Guide ",
      "subject" : "Describes the DSTREAM-HT debug and trace system which enables you to debug and optimize your software on Arm processor-based hardware targets.",
      "date" : 1665650891000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101760:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665650891660672574,
      "sysisattachment" : "5369280",
      "navigationhierarchiescontenttype" : "Getting Started Guide",
      "sysattachmentparentid" : 5369280,
      "size" : 1476865,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6347d0bbda191e7fe05804f3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665650890488,
      "syssubject" : "Describes the DSTREAM-HT debug and trace system which enables you to debug and optimize your software on Arm processor-based hardware targets.",
      "syssize" : 1476865,
      "sysdate" : 1665650891000,
      "topparent" : "5369280",
      "author" : "Arm Ltd.",
      "label_version" : "1.0",
      "systopparentid" : 5369280,
      "content_description" : "Describes the DSTREAM-HT debug and trace system which enables you to debug and optimize your software on Arm processor-based hardware targets.",
      "wordcount" : 1285,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665650891000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6347d0bbda191e7fe05804f3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665650891660672574,
      "uri" : "https://developer.arm.com/documentation/101760/1-0/en/pdf/dstream_ht_getting_started_guide_101760_1.0_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "DSTREAM-HT Getting Started Guide",
    "Uri" : "https://developer.arm.com/documentation/101760/1-0/en/pdf/dstream_ht_getting_started_guide_101760_1.0_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101760/1-0/en/pdf/dstream_ht_getting_started_guide_101760_1.0_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6347d0bbda191e7fe05804f3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101760/1-0/en/pdf/dstream_ht_getting_started_guide_101760_1.0_02_en.pdf",
    "Excerpt" : "0100-02 ... REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... Version 1.0 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
    "FirstSentences" : "DSTREAM-HT Version 1.0 Getting Started Guide Non-Conﬁdential Copyright © 2019, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 101760_1.0_02_en DSTREAM-HT Getting Started Guide"
  }, {
    "title" : "DSTREAM-XT System and Interface Design Reference Guide",
    "uri" : "https://developer.arm.com/documentation/102444/1-0/en/pdf/dstream_xt_system_and_interface_design_reference_guide_102444_1.0_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102444/1-0/en/pdf/dstream_xt_system_and_interface_design_reference_guide_102444_1.0_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6347d0ba4c59b30b5177396d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en/pdf/dstream_xt_system_and_interface_design_reference_guide_102444_1.0_01_en.pdf",
    "excerpt" : "All rights reserved. ... Guide ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "firstSentences" : "DSTREAM-XT Version 1.0 System and Interface Design Reference Guide Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102444_1.0_01_en DSTREAM-XT ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "DSTREAM-XT System and Interface Design Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102444/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/102444/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en",
      "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
      "firstSentences" : "DSTREAM-XT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2021 Non-Confidential New document for v1.0 0100-01 10 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DSTREAM-XT System and Interface Design Reference Guide ",
        "document_number" : "102444",
        "document_version" : "1-0",
        "content_type" : "Reference Guide",
        "systopparent" : "4717377",
        "sysurihash" : "flJ1z0e3mJ55YPYf",
        "urihash" : "flJ1z0e3mJ55YPYf",
        "sysuri" : "https://developer.arm.com/documentation/102444/1-0/en",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 4717377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650873000,
        "sysconcepts" : "documentation ; patents ; implementations ; Confidentiality ; release ; reference ; interference ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|60fe60897d1ce24e9cae0fb5" ],
        "concepts" : "documentation ; patents ; implementations ; Confidentiality ; release ; reference ; interference ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
        "documenttype" : "html",
        "sysindexeddate" : 1665650888000,
        "permanentid" : "cb963cee6a337a391af2280901486589e209c3bb2751a33897c09a27f409",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0b94c59b30b51773924",
        "transactionid" : 989772,
        "title" : "DSTREAM-XT System and Interface Design Reference Guide ",
        "products" : [ "DSTREAM-XT" ],
        "date" : 1665650888000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "102444:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650888700833444,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 7795,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650884213,
        "syssize" : 7795,
        "sysdate" : 1665650888000,
        "haslayout" : "1",
        "topparent" : "4717377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4717377,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "DSTREAM-XT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-XT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-XT or those designing target boards to be used with DSTREAM-XT.",
        "wordcount" : 492,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650888000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102444/1-0/?lang=en",
        "modified" : 1665650873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650888700833444,
        "uri" : "https://developer.arm.com/documentation/102444/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "DSTREAM-XT System and Interface Design Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102444/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102444/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en",
      "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
      "FirstSentences" : "DSTREAM-XT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2021 Non-Confidential New document for v1.0 0100-01 10 ..."
    },
    "childResults" : [ {
      "title" : "Debug and trace interface",
      "uri" : "https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface",
      "printableUri" : "https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface",
      "clickUri" : "https://developer.arm.com/documentation/102444/1-0/Debug-and-trace-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface",
      "excerpt" : "However, low-speed control might be possible through ConfigItems and the command-line utilities. ... Typical SWD circuit A typical SWD circuit: Typical JTAG circuit A typical JTAG circuit: ...",
      "firstSentences" : "Debug and trace interface The Arm debug and trace interface enables powerful software debug and optimization on an Arm\\u00AE processor-based target system. It is based on the IEEE 1149.1 (JTAG) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DSTREAM-XT System and Interface Design Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102444/1-0/en",
        "printableUri" : "https://developer.arm.com/documentation/102444/1-0/en",
        "clickUri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en",
        "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
        "firstSentences" : "DSTREAM-XT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2021 Non-Confidential New document for v1.0 0100-01 10 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "DSTREAM-XT System and Interface Design Reference Guide ",
          "document_number" : "102444",
          "document_version" : "1-0",
          "content_type" : "Reference Guide",
          "systopparent" : "4717377",
          "sysurihash" : "flJ1z0e3mJ55YPYf",
          "urihash" : "flJ1z0e3mJ55YPYf",
          "sysuri" : "https://developer.arm.com/documentation/102444/1-0/en",
          "systransactionid" : 989772,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1665360000000,
          "topparentid" : 4717377,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665650873000,
          "sysconcepts" : "documentation ; patents ; implementations ; Confidentiality ; release ; reference ; interference ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|60fe60897d1ce24e9cae0fb5" ],
          "concepts" : "documentation ; patents ; implementations ; Confidentiality ; release ; reference ; interference ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
          "documenttype" : "html",
          "sysindexeddate" : 1665650888000,
          "permanentid" : "cb963cee6a337a391af2280901486589e209c3bb2751a33897c09a27f409",
          "syslanguage" : [ "English" ],
          "itemid" : "6347d0b94c59b30b51773924",
          "transactionid" : 989772,
          "title" : "DSTREAM-XT System and Interface Design Reference Guide ",
          "products" : [ "DSTREAM-XT" ],
          "date" : 1665650888000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Debug and Trace Products",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "102444:1-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665650888700833444,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 7795,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665650884213,
          "syssize" : 7795,
          "sysdate" : 1665650888000,
          "haslayout" : "1",
          "topparent" : "4717377",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4717377,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "DSTREAM-XT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-XT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-XT or those designing target boards to be used with DSTREAM-XT.",
          "wordcount" : 492,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665650888000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102444/1-0/?lang=en",
          "modified" : 1665650873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665650888700833444,
          "uri" : "https://developer.arm.com/documentation/102444/1-0/en",
          "syscollection" : "default"
        },
        "Title" : "DSTREAM-XT System and Interface Design Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102444/1-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102444/1-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en",
        "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
        "FirstSentences" : "DSTREAM-XT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2021 Non-Confidential New document for v1.0 0100-01 10 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Debug and trace interface ",
        "document_number" : "102444",
        "document_version" : "1-0",
        "content_type" : "Reference Guide",
        "systopparent" : "4717377",
        "sysurihash" : "tvPmvAu5SvqjfHHU",
        "urihash" : "tvPmvAu5SvqjfHHU",
        "sysuri" : "https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 4717377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650873000,
        "sysconcepts" : "signals ; trace interface ; target ; Arm ; JTAG ; u00AE ; IEEE ; Development Studio ; simplified view ; backward compatible ; logic levels ; commonly used ; command-line utilities ; low-speed control ; sequence of instructions ; ConfigItems",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|60fe60897d1ce24e9cae0fb5" ],
        "attachmentparentid" : 4717377,
        "parentitem" : "6347d0b94c59b30b51773924",
        "concepts" : "signals ; trace interface ; target ; Arm ; JTAG ; u00AE ; IEEE ; Development Studio ; simplified view ; backward compatible ; logic levels ; commonly used ; command-line utilities ; low-speed control ; sequence of instructions ; ConfigItems",
        "documenttype" : "html",
        "isattachment" : "4717377",
        "sysindexeddate" : 1665650889000,
        "permanentid" : "712cb894480fcb9ddd0aace73c6e7f979d34e87d47da94635896854e863d",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0ba4c59b30b5177392a",
        "transactionid" : 989772,
        "title" : "Debug and trace interface ",
        "products" : [ "DSTREAM-XT" ],
        "date" : 1665650889000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "102444:1-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650889366291223,
        "sysisattachment" : "4717377",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 4717377,
        "size" : 2936,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102444/1-0/Debug-and-trace-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650884213,
        "syssize" : 2936,
        "sysdate" : 1665650889000,
        "haslayout" : "1",
        "topparent" : "4717377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4717377,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "DSTREAM-XT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-XT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-XT or those designing target boards to be used with DSTREAM-XT.",
        "wordcount" : 232,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650889000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102444/1-0/Debug-and-trace-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102444/1-0/Debug-and-trace-interface?lang=en",
        "modified" : 1665650873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650889366291223,
        "uri" : "https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface",
        "syscollection" : "default"
      },
      "Title" : "Debug and trace interface",
      "Uri" : "https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface",
      "ClickUri" : "https://developer.arm.com/documentation/102444/1-0/Debug-and-trace-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface",
      "Excerpt" : "However, low-speed control might be possible through ConfigItems and the command-line utilities. ... Typical SWD circuit A typical SWD circuit: Typical JTAG circuit A typical JTAG circuit: ...",
      "FirstSentences" : "Debug and trace interface The Arm debug and trace interface enables powerful software debug and optimization on an Arm\\u00AE processor-based target system. It is based on the IEEE 1149.1 (JTAG) ..."
    }, {
      "title" : "I/O diagrams for DSTREAM-XT signals",
      "uri" : "https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-XT-signals",
      "printableUri" : "https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-XT-signals",
      "clickUri" : "https://developer.arm.com/documentation/102444/1-0/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-XT-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-XT-signals",
      "excerpt" : "Figure 1. ... Reset signals Parallel trace signals The parallel trace signals (TRACEDATA[0-3] and TRACECLK) ... Figure 4. ... Figure 5. VTREF signals I/O diagrams for DSTREAM-XT signals",
      "firstSentences" : "I\\/O diagrams for DSTREAM-XT signals The following diagrams and descriptions show a simplified view of how each signal type is connected within the debug unit. Note All comparator inputs have an ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DSTREAM-XT System and Interface Design Reference Guide",
        "uri" : "https://developer.arm.com/documentation/102444/1-0/en",
        "printableUri" : "https://developer.arm.com/documentation/102444/1-0/en",
        "clickUri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en",
        "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
        "firstSentences" : "DSTREAM-XT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2021 Non-Confidential New document for v1.0 0100-01 10 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "DSTREAM-XT System and Interface Design Reference Guide ",
          "document_number" : "102444",
          "document_version" : "1-0",
          "content_type" : "Reference Guide",
          "systopparent" : "4717377",
          "sysurihash" : "flJ1z0e3mJ55YPYf",
          "urihash" : "flJ1z0e3mJ55YPYf",
          "sysuri" : "https://developer.arm.com/documentation/102444/1-0/en",
          "systransactionid" : 989772,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1665360000000,
          "topparentid" : 4717377,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665650873000,
          "sysconcepts" : "documentation ; patents ; implementations ; Confidentiality ; release ; reference ; interference ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|60fe60897d1ce24e9cae0fb5" ],
          "concepts" : "documentation ; patents ; implementations ; Confidentiality ; release ; reference ; interference ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
          "documenttype" : "html",
          "sysindexeddate" : 1665650888000,
          "permanentid" : "cb963cee6a337a391af2280901486589e209c3bb2751a33897c09a27f409",
          "syslanguage" : [ "English" ],
          "itemid" : "6347d0b94c59b30b51773924",
          "transactionid" : 989772,
          "title" : "DSTREAM-XT System and Interface Design Reference Guide ",
          "products" : [ "DSTREAM-XT" ],
          "date" : 1665650888000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Debug and Trace Products",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "102444:1-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665650888700833444,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 7795,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665650884213,
          "syssize" : 7795,
          "sysdate" : 1665650888000,
          "haslayout" : "1",
          "topparent" : "4717377",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4717377,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "DSTREAM-XT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-XT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-XT or those designing target boards to be used with DSTREAM-XT.",
          "wordcount" : 492,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665650888000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102444/1-0/?lang=en",
          "modified" : 1665650873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665650888700833444,
          "uri" : "https://developer.arm.com/documentation/102444/1-0/en",
          "syscollection" : "default"
        },
        "Title" : "DSTREAM-XT System and Interface Design Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/102444/1-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102444/1-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en",
        "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
        "FirstSentences" : "DSTREAM-XT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2021 Non-Confidential New document for v1.0 0100-01 10 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "I/O diagrams for DSTREAM-XT signals ",
        "document_number" : "102444",
        "document_version" : "1-0",
        "content_type" : "Reference Guide",
        "systopparent" : "4717377",
        "sysurihash" : "iKgcJIñq2p3oNxB7",
        "urihash" : "iKgcJIñq2p3oNxB7",
        "sysuri" : "https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-XT-signals",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 4717377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650873000,
        "sysconcepts" : "output signals ; standard inputs ; target system ; VTREF ; diagrams ; parallel trace ; Arm Development Studio ; u2126 resistors ; termination rail ; pull-down functionality ; weak pull-up ; switchable capacitor ; voltage region ; simplified view",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|60fe60897d1ce24e9cae0fb5" ],
        "attachmentparentid" : 4717377,
        "parentitem" : "6347d0b94c59b30b51773924",
        "concepts" : "output signals ; standard inputs ; target system ; VTREF ; diagrams ; parallel trace ; Arm Development Studio ; u2126 resistors ; termination rail ; pull-down functionality ; weak pull-up ; switchable capacitor ; voltage region ; simplified view",
        "documenttype" : "html",
        "isattachment" : "4717377",
        "sysindexeddate" : 1665650889000,
        "permanentid" : "3e1c9e3b0c2210c77c40e0c4ebbd4c79620c54f0cfec7ed013dc23a37fc1",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0ba4c59b30b51773933",
        "transactionid" : 989772,
        "title" : "I/O diagrams for DSTREAM-XT signals ",
        "products" : [ "DSTREAM-XT" ],
        "date" : 1665650889000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "102444:1-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650889326489558,
        "sysisattachment" : "4717377",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 4717377,
        "size" : 2031,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102444/1-0/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-XT-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650884213,
        "syssize" : 2031,
        "sysdate" : 1665650889000,
        "haslayout" : "1",
        "topparent" : "4717377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4717377,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "DSTREAM-XT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-XT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-XT or those designing target boards to be used with DSTREAM-XT.",
        "wordcount" : 156,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650889000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102444/1-0/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-XT-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102444/1-0/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-XT-signals?lang=en",
        "modified" : 1665650873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650889326489558,
        "uri" : "https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-XT-signals",
        "syscollection" : "default"
      },
      "Title" : "I/O diagrams for DSTREAM-XT signals",
      "Uri" : "https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-XT-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-XT-signals",
      "ClickUri" : "https://developer.arm.com/documentation/102444/1-0/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-XT-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en/Debug-and-trace-interface/I-O-diagrams-for-DSTREAM-XT-signals",
      "Excerpt" : "Figure 1. ... Reset signals Parallel trace signals The parallel trace signals (TRACEDATA[0-3] and TRACECLK) ... Figure 4. ... Figure 5. VTREF signals I/O diagrams for DSTREAM-XT signals",
      "FirstSentences" : "I\\/O diagrams for DSTREAM-XT signals The following diagrams and descriptions show a simplified view of how each signal type is connected within the debug unit. Note All comparator inputs have an ..."
    }, {
      "title" : "DSTREAM-XT System and Interface Design Reference Guide",
      "uri" : "https://developer.arm.com/documentation/102444/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/102444/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en",
      "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
      "firstSentences" : "DSTREAM-XT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2021 Non-Confidential New document for v1.0 0100-01 10 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DSTREAM-XT System and Interface Design Reference Guide ",
        "document_number" : "102444",
        "document_version" : "1-0",
        "content_type" : "Reference Guide",
        "systopparent" : "4717377",
        "sysurihash" : "flJ1z0e3mJ55YPYf",
        "urihash" : "flJ1z0e3mJ55YPYf",
        "sysuri" : "https://developer.arm.com/documentation/102444/1-0/en",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 4717377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650873000,
        "sysconcepts" : "documentation ; patents ; implementations ; Confidentiality ; release ; reference ; interference ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|60fe60897d1ce24e9cae0fb5" ],
        "concepts" : "documentation ; patents ; implementations ; Confidentiality ; release ; reference ; interference ; free collection ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications",
        "documenttype" : "html",
        "sysindexeddate" : 1665650888000,
        "permanentid" : "cb963cee6a337a391af2280901486589e209c3bb2751a33897c09a27f409",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0b94c59b30b51773924",
        "transactionid" : 989772,
        "title" : "DSTREAM-XT System and Interface Design Reference Guide ",
        "products" : [ "DSTREAM-XT" ],
        "date" : 1665650888000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "102444:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650888700833444,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 7795,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650884213,
        "syssize" : 7795,
        "sysdate" : 1665650888000,
        "haslayout" : "1",
        "topparent" : "4717377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4717377,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "DSTREAM-XT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-XT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-XT or those designing target boards to be used with DSTREAM-XT.",
        "wordcount" : 492,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650888000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102444/1-0/?lang=en",
        "modified" : 1665650873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650888700833444,
        "uri" : "https://developer.arm.com/documentation/102444/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "DSTREAM-XT System and Interface Design Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/102444/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102444/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/102444/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en",
      "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
      "FirstSentences" : "DSTREAM-XT System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 15 July 2021 Non-Confidential New document for v1.0 0100-01 10 ..."
    } ],
    "totalNumberOfChildResults" : 6,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "DSTREAM-XT System and Interface Design Reference Guide ",
      "document_number" : "102444",
      "document_version" : "1-0",
      "content_type" : "Reference Guide",
      "systopparent" : "4717377",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "8AjjdpWc6JjOhyBk",
      "urihash" : "8AjjdpWc6JjOhyBk",
      "sysuri" : "https://developer.arm.com/documentation/102444/1-0/en/pdf/dstream_xt_system_and_interface_design_reference_guide_102444_1.0_01_en.pdf",
      "systransactionid" : 989772,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1665360000000,
      "topparentid" : 4717377,
      "numberofpages" : 71,
      "sysconcepts" : "signals ; connectors ; DSTREAM-XT ; target devices ; target boards ; documentation ; interference ; rising edge ; voltage domains ; root port ; resistors ; capacitors ; adapters ; ribbon cable ; motherboards ; series terminating",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|60fe60897d1ce24e9cae0fb5" ],
      "attachmentparentid" : 4717377,
      "parentitem" : "6347d0b94c59b30b51773924",
      "concepts" : "signals ; connectors ; DSTREAM-XT ; target devices ; target boards ; documentation ; interference ; rising edge ; voltage domains ; root port ; resistors ; capacitors ; adapters ; ribbon cable ; motherboards ; series terminating",
      "documenttype" : "pdf",
      "isattachment" : "4717377",
      "sysindexeddate" : 1665650890000,
      "permanentid" : "2c0c0967febe647f9dcd212c3a486b44cb34ca2ac76869d816c1ade6e652",
      "syslanguage" : [ "English" ],
      "itemid" : "6347d0ba4c59b30b5177396d",
      "transactionid" : 989772,
      "title" : "DSTREAM-XT System and Interface Design Reference Guide ",
      "subject" : "DSTREAM-XT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-XT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-XT or those designing target boards to be used with DSTREAM-XT.",
      "date" : 1665650890000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102444:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665650890021610593,
      "sysisattachment" : "4717377",
      "navigationhierarchiescontenttype" : "Reference Guide",
      "sysattachmentparentid" : 4717377,
      "size" : 905883,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6347d0ba4c59b30b5177396d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665650886506,
      "syssubject" : "DSTREAM-XT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-XT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-XT or those designing target boards to be used with DSTREAM-XT.",
      "syssize" : 905883,
      "sysdate" : 1665650890000,
      "topparent" : "4717377",
      "author" : "Arm Ltd.",
      "label_version" : "1.0",
      "systopparentid" : 4717377,
      "content_description" : "DSTREAM-XT System and Interface Design Reference Guide describes the interfaces of the DSTREAM-XT debug and trace units, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-XT or those designing target boards to be used with DSTREAM-XT.",
      "wordcount" : 2136,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-XT" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665650890000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6347d0ba4c59b30b5177396d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665650890021610593,
      "uri" : "https://developer.arm.com/documentation/102444/1-0/en/pdf/dstream_xt_system_and_interface_design_reference_guide_102444_1.0_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "DSTREAM-XT System and Interface Design Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/102444/1-0/en/pdf/dstream_xt_system_and_interface_design_reference_guide_102444_1.0_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102444/1-0/en/pdf/dstream_xt_system_and_interface_design_reference_guide_102444_1.0_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6347d0ba4c59b30b5177396d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102444/1-0/en/pdf/dstream_xt_system_and_interface_design_reference_guide_102444_1.0_01_en.pdf",
    "Excerpt" : "All rights reserved. ... Guide ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "FirstSentences" : "DSTREAM-XT Version 1.0 System and Interface Design Reference Guide Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102444_1.0_01_en DSTREAM-XT ..."
  }, {
    "title" : "DSTREAM-ST System and Interface Design Reference Guide",
    "uri" : "https://developer.arm.com/documentation/100893/1-0/en/pdf/dstream_st_system_and_interface_design_reference_guide_100893_1.0_07_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100893/1-0/en/pdf/dstream_st_system_and_interface_design_reference_guide_100893_1.0_07_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6347d0814c59b30b51773916",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en/pdf/dstream_st_system_and_interface_design_reference_guide_100893_1.0_07_en.pdf",
    "excerpt" : "00 ... 30 April 2019 ... 13 December ... 2019 ... 10 October 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential ... Change ... First release ... Document ID: 100893_1.0_07_en",
    "firstSentences" : "DSTREAM-ST Version 1.0 System and Interface Design Reference Guide Non-Conﬁdential Copyright © 2017–2019, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 100893_1.0_07_en DSTREAM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "DSTREAM-ST System and Interface Design Reference Guide",
      "uri" : "https://developer.arm.com/documentation/100893/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/100893/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en",
      "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
      "firstSentences" : "DSTREAM-ST System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 31 March 2017 Non-Confidential First release 0100-01 24 November ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DSTREAM-ST System and Interface Design Reference Guide ",
        "document_number" : "100893",
        "document_version" : "1-0",
        "content_type" : "Reference Guide",
        "systopparent" : "5369238",
        "sysurihash" : "Kep7CEz1vzv1wTfo",
        "urihash" : "Kep7CEz1vzv1wTfo",
        "sysuri" : "https://developer.arm.com/documentation/100893/1-0/en",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 5369238,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650815000,
        "sysconcepts" : "documentation ; arm ; free collection ; interference ; languages ; equipment ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications ; agreement",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb" ],
        "concepts" : "documentation ; arm ; free collection ; interference ; languages ; equipment ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications ; agreement",
        "documenttype" : "html",
        "sysindexeddate" : 1665650867000,
        "permanentid" : "c916d04d484a6c53c9b5529db544d7bccf8fa4dc226a9fc1f1fdcafd4833",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d07f4c59b30b517738b3",
        "transactionid" : 989772,
        "title" : "DSTREAM-ST System and Interface Design Reference Guide ",
        "products" : [ "DSTREAM-ST" ],
        "date" : 1665650867000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "100893:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650867556083799,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 8309,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650850355,
        "syssize" : 8309,
        "sysdate" : 1665650867000,
        "haslayout" : "1",
        "topparent" : "5369238",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369238,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "DSTREAM-ST System and Interface Design Reference Guide describes the interfaces of the DSTREAM-ST debug and trace unit, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-ST or those designing PCBs.",
        "wordcount" : 511,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
        "document_revision" : "0100-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650867000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100893/1-0/?lang=en",
        "modified" : 1665650815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650867556083799,
        "uri" : "https://developer.arm.com/documentation/100893/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "DSTREAM-ST System and Interface Design Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/100893/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100893/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en",
      "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
      "FirstSentences" : "DSTREAM-ST System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 31 March 2017 Non-Confidential First release 0100-01 24 November ..."
    },
    "childResults" : [ {
      "title" : "DSTREAM-ST System and Interface Design Reference Guide",
      "uri" : "https://developer.arm.com/documentation/100893/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/100893/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en",
      "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
      "firstSentences" : "DSTREAM-ST System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 31 March 2017 Non-Confidential First release 0100-01 24 November ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DSTREAM-ST System and Interface Design Reference Guide ",
        "document_number" : "100893",
        "document_version" : "1-0",
        "content_type" : "Reference Guide",
        "systopparent" : "5369238",
        "sysurihash" : "Kep7CEz1vzv1wTfo",
        "urihash" : "Kep7CEz1vzv1wTfo",
        "sysuri" : "https://developer.arm.com/documentation/100893/1-0/en",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 5369238,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650815000,
        "sysconcepts" : "documentation ; arm ; free collection ; interference ; languages ; equipment ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications ; agreement",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb" ],
        "concepts" : "documentation ; arm ; free collection ; interference ; languages ; equipment ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications ; agreement",
        "documenttype" : "html",
        "sysindexeddate" : 1665650867000,
        "permanentid" : "c916d04d484a6c53c9b5529db544d7bccf8fa4dc226a9fc1f1fdcafd4833",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d07f4c59b30b517738b3",
        "transactionid" : 989772,
        "title" : "DSTREAM-ST System and Interface Design Reference Guide ",
        "products" : [ "DSTREAM-ST" ],
        "date" : 1665650867000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "100893:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650867556083799,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 8309,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650850355,
        "syssize" : 8309,
        "sysdate" : 1665650867000,
        "haslayout" : "1",
        "topparent" : "5369238",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369238,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "DSTREAM-ST System and Interface Design Reference Guide describes the interfaces of the DSTREAM-ST debug and trace unit, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-ST or those designing PCBs.",
        "wordcount" : 511,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
        "document_revision" : "0100-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650867000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100893/1-0/?lang=en",
        "modified" : 1665650815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650867556083799,
        "uri" : "https://developer.arm.com/documentation/100893/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "DSTREAM-ST System and Interface Design Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/100893/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100893/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en",
      "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
      "FirstSentences" : "DSTREAM-ST System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 31 March 2017 Non-Confidential First release 0100-01 24 November ..."
    }, {
      "title" : "Return Clock signal",
      "uri" : "https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Return-Clock-signal",
      "printableUri" : "https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Return-Clock-signal",
      "clickUri" : "https://developer.arm.com/documentation/100893/1-0/Debug-and-trace-interface/Return-Clock-signal?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Return-Clock-signal",
      "excerpt" : "If the target clock frequency is too low, a JTAG timeout might occur, leaving the JTAG ... Note Adaptive clocking can be enabled using the configuration settings in Arm ... Return Clock signal",
      "firstSentences" : "Return Clock signal Occasionally, a target device requires the JTAG interface to be externally synchronized to a clock within the device due to it being slow, non-continuous, or variable. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DSTREAM-ST System and Interface Design Reference Guide",
        "uri" : "https://developer.arm.com/documentation/100893/1-0/en",
        "printableUri" : "https://developer.arm.com/documentation/100893/1-0/en",
        "clickUri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en",
        "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
        "firstSentences" : "DSTREAM-ST System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 31 March 2017 Non-Confidential First release 0100-01 24 November ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "DSTREAM-ST System and Interface Design Reference Guide ",
          "document_number" : "100893",
          "document_version" : "1-0",
          "content_type" : "Reference Guide",
          "systopparent" : "5369238",
          "sysurihash" : "Kep7CEz1vzv1wTfo",
          "urihash" : "Kep7CEz1vzv1wTfo",
          "sysuri" : "https://developer.arm.com/documentation/100893/1-0/en",
          "systransactionid" : 989772,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1665360000000,
          "topparentid" : 5369238,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665650815000,
          "sysconcepts" : "documentation ; arm ; free collection ; interference ; languages ; equipment ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications ; agreement",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb" ],
          "concepts" : "documentation ; arm ; free collection ; interference ; languages ; equipment ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications ; agreement",
          "documenttype" : "html",
          "sysindexeddate" : 1665650867000,
          "permanentid" : "c916d04d484a6c53c9b5529db544d7bccf8fa4dc226a9fc1f1fdcafd4833",
          "syslanguage" : [ "English" ],
          "itemid" : "6347d07f4c59b30b517738b3",
          "transactionid" : 989772,
          "title" : "DSTREAM-ST System and Interface Design Reference Guide ",
          "products" : [ "DSTREAM-ST" ],
          "date" : 1665650867000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Debug and Trace Products",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "100893:1-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665650867556083799,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 8309,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665650850355,
          "syssize" : 8309,
          "sysdate" : 1665650867000,
          "haslayout" : "1",
          "topparent" : "5369238",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5369238,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "DSTREAM-ST System and Interface Design Reference Guide describes the interfaces of the DSTREAM-ST debug and trace unit, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-ST or those designing PCBs.",
          "wordcount" : 511,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
          "document_revision" : "0100-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665650867000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100893/1-0/?lang=en",
          "modified" : 1665650815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665650867556083799,
          "uri" : "https://developer.arm.com/documentation/100893/1-0/en",
          "syscollection" : "default"
        },
        "Title" : "DSTREAM-ST System and Interface Design Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/100893/1-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100893/1-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en",
        "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
        "FirstSentences" : "DSTREAM-ST System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 31 March 2017 Non-Confidential First release 0100-01 24 November ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Return Clock signal ",
        "document_number" : "100893",
        "document_version" : "1-0",
        "content_type" : "Reference Guide",
        "systopparent" : "5369238",
        "sysurihash" : "orxs2jUrdpfH0ffX",
        "urihash" : "orxs2jUrdpfH0ffX",
        "sysuri" : "https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Return-Clock-signal",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 5369238,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650815000,
        "sysconcepts" : "adaptive clocking ; target device ; JTAG interface ; timeouts ; delays ; Development Studio ; configuration settings ; sampling TDO ; unknown state ; synchronization chain",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb" ],
        "attachmentparentid" : 5369238,
        "parentitem" : "6347d07f4c59b30b517738b3",
        "concepts" : "adaptive clocking ; target device ; JTAG interface ; timeouts ; delays ; Development Studio ; configuration settings ; sampling TDO ; unknown state ; synchronization chain",
        "documenttype" : "html",
        "isattachment" : "5369238",
        "sysindexeddate" : 1665650867000,
        "permanentid" : "a0794bf8a16ed63f2b41bde8508ac615a5e8450ebae2c7613cf433d0b2c8",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0804c59b30b517738c8",
        "transactionid" : 989772,
        "title" : "Return Clock signal ",
        "products" : [ "DSTREAM-ST" ],
        "date" : 1665650867000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "100893:1-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650867487660776,
        "sysisattachment" : "5369238",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5369238,
        "size" : 1965,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100893/1-0/Debug-and-trace-interface/Return-Clock-signal?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650850355,
        "syssize" : 1965,
        "sysdate" : 1665650867000,
        "haslayout" : "1",
        "topparent" : "5369238",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369238,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "DSTREAM-ST System and Interface Design Reference Guide describes the interfaces of the DSTREAM-ST debug and trace unit, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-ST or those designing PCBs.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
        "document_revision" : "0100-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650867000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100893/1-0/Debug-and-trace-interface/Return-Clock-signal?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100893/1-0/Debug-and-trace-interface/Return-Clock-signal?lang=en",
        "modified" : 1665650815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650867487660776,
        "uri" : "https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Return-Clock-signal",
        "syscollection" : "default"
      },
      "Title" : "Return Clock signal",
      "Uri" : "https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Return-Clock-signal",
      "PrintableUri" : "https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Return-Clock-signal",
      "ClickUri" : "https://developer.arm.com/documentation/100893/1-0/Debug-and-trace-interface/Return-Clock-signal?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Return-Clock-signal",
      "Excerpt" : "If the target clock frequency is too low, a JTAG timeout might occur, leaving the JTAG ... Note Adaptive clocking can be enabled using the configuration settings in Arm ... Return Clock signal",
      "FirstSentences" : "Return Clock signal Occasionally, a target device requires the JTAG interface to be externally synchronized to a clock within the device due to it being slow, non-continuous, or variable. The ..."
    }, {
      "title" : "Run-Control signals",
      "uri" : "https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Run-Control-signals",
      "printableUri" : "https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Run-Control-signals",
      "clickUri" : "https://developer.arm.com/documentation/100893/1-0/Debug-and-trace-interface/Run-Control-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Run-Control-signals",
      "excerpt" : "Run-Control signals The run-control signals are now deprecated within Arm\\u00AE Development Studio, ... Debug Request (DBGRQ) The Debug Request (DBGRQ) pin stops the target processor and puts ...",
      "firstSentences" : "Run-Control signals The run-control signals are now deprecated within Arm\\u00AE Development Studio, however, low-speed control might still be possible through ConfigItems and the command-line ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DSTREAM-ST System and Interface Design Reference Guide",
        "uri" : "https://developer.arm.com/documentation/100893/1-0/en",
        "printableUri" : "https://developer.arm.com/documentation/100893/1-0/en",
        "clickUri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en",
        "excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
        "firstSentences" : "DSTREAM-ST System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 31 March 2017 Non-Confidential First release 0100-01 24 November ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "DSTREAM-ST System and Interface Design Reference Guide ",
          "document_number" : "100893",
          "document_version" : "1-0",
          "content_type" : "Reference Guide",
          "systopparent" : "5369238",
          "sysurihash" : "Kep7CEz1vzv1wTfo",
          "urihash" : "Kep7CEz1vzv1wTfo",
          "sysuri" : "https://developer.arm.com/documentation/100893/1-0/en",
          "systransactionid" : 989772,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1665360000000,
          "topparentid" : 5369238,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665650815000,
          "sysconcepts" : "documentation ; arm ; free collection ; interference ; languages ; equipment ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications ; agreement",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb" ],
          "concepts" : "documentation ; arm ; free collection ; interference ; languages ; equipment ; conformance ; inclusive communities ; export laws ; facilities ; distributor ; precautions ; communications ; agreement",
          "documenttype" : "html",
          "sysindexeddate" : 1665650867000,
          "permanentid" : "c916d04d484a6c53c9b5529db544d7bccf8fa4dc226a9fc1f1fdcafd4833",
          "syslanguage" : [ "English" ],
          "itemid" : "6347d07f4c59b30b517738b3",
          "transactionid" : 989772,
          "title" : "DSTREAM-ST System and Interface Design Reference Guide ",
          "products" : [ "DSTREAM-ST" ],
          "date" : 1665650867000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Debug and Trace Products",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "100893:1-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665650867556083799,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 8309,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665650850355,
          "syssize" : 8309,
          "sysdate" : 1665650867000,
          "haslayout" : "1",
          "topparent" : "5369238",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5369238,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "DSTREAM-ST System and Interface Design Reference Guide describes the interfaces of the DSTREAM-ST debug and trace unit, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-ST or those designing PCBs.",
          "wordcount" : 511,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
          "document_revision" : "0100-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665650867000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100893/1-0/?lang=en",
          "modified" : 1665650815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665650867556083799,
          "uri" : "https://developer.arm.com/documentation/100893/1-0/en",
          "syscollection" : "default"
        },
        "Title" : "DSTREAM-ST System and Interface Design Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/100893/1-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100893/1-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/100893/1-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en",
        "Excerpt" : "The CE mark indicates conformity within EU member states and the UKCA mark indicates conformity ... If purchased directly from Arm, Arm provides free collection. ... Consult Arm for help.",
        "FirstSentences" : "DSTREAM-ST System and Interface Design Reference Guide Version 1.0 Release information Issue Date Confidentiality Change 0100-00 31 March 2017 Non-Confidential First release 0100-01 24 November ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Run-Control signals ",
        "document_number" : "100893",
        "document_version" : "1-0",
        "content_type" : "Reference Guide",
        "systopparent" : "5369238",
        "sysurihash" : "8WfdñðrzkJhgrP7q",
        "urihash" : "8WfdñðrzkJhgrP7q",
        "sysuri" : "https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Run-Control-signals",
        "systransactionid" : 989772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665360000000,
        "topparentid" : 5369238,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650815000,
        "sysconcepts" : "target ; longer used ; signals ; request ; Arm ; pin ; run-control ; command-line utilities ; low-speed control ; Development Studio ; ConfigItems",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb" ],
        "attachmentparentid" : 5369238,
        "parentitem" : "6347d07f4c59b30b517738b3",
        "concepts" : "target ; longer used ; signals ; request ; Arm ; pin ; run-control ; command-line utilities ; low-speed control ; Development Studio ; ConfigItems",
        "documenttype" : "html",
        "isattachment" : "5369238",
        "sysindexeddate" : 1665650867000,
        "permanentid" : "30891a06ca22a913953e0ca7bb5016d7a40e68090737eaf51537136eebd4",
        "syslanguage" : [ "English" ],
        "itemid" : "6347d0804c59b30b517738cc",
        "transactionid" : 989772,
        "title" : "Run-Control signals ",
        "products" : [ "DSTREAM-ST" ],
        "date" : 1665650867000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "100893:1-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650867440092983,
        "sysisattachment" : "5369238",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5369238,
        "size" : 832,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100893/1-0/Debug-and-trace-interface/Run-Control-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650850355,
        "syssize" : 832,
        "sysdate" : 1665650867000,
        "haslayout" : "1",
        "topparent" : "5369238",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369238,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "DSTREAM-ST System and Interface Design Reference Guide describes the interfaces of the DSTREAM-ST debug and trace unit, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-ST or those designing PCBs.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
        "document_revision" : "0100-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650867000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100893/1-0/Debug-and-trace-interface/Run-Control-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100893/1-0/Debug-and-trace-interface/Run-Control-signals?lang=en",
        "modified" : 1665650815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650867440092983,
        "uri" : "https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Run-Control-signals",
        "syscollection" : "default"
      },
      "Title" : "Run-Control signals",
      "Uri" : "https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Run-Control-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Run-Control-signals",
      "ClickUri" : "https://developer.arm.com/documentation/100893/1-0/Debug-and-trace-interface/Run-Control-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en/Debug-and-trace-interface/Run-Control-signals",
      "Excerpt" : "Run-Control signals The run-control signals are now deprecated within Arm\\u00AE Development Studio, ... Debug Request (DBGRQ) The Debug Request (DBGRQ) pin stops the target processor and puts ...",
      "FirstSentences" : "Run-Control signals The run-control signals are now deprecated within Arm\\u00AE Development Studio, however, low-speed control might still be possible through ConfigItems and the command-line ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "DSTREAM-ST System and Interface Design Reference Guide ",
      "document_number" : "100893",
      "document_version" : "1-0",
      "content_type" : "Reference Guide",
      "systopparent" : "5369238",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "jX5nWñHvnryqcbkE",
      "urihash" : "jX5nWñHvnryqcbkE",
      "sysuri" : "https://developer.arm.com/documentation/100893/1-0/en/pdf/dstream_st_system_and_interface_design_reference_guide_100893_1.0_07_en.pdf",
      "systransactionid" : 989772,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1665360000000,
      "topparentid" : 5369238,
      "numberofpages" : 56,
      "sysconcepts" : "target devices ; signals ; DSTREAM-ST unit ; connectors ; documentation ; DSTREAM-ST ; logic levels ; rising edge ; power rails ; resistors ; capacitor ; Arm Limited ; trace ; series termination ; reflections ; arm",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb" ],
      "attachmentparentid" : 5369238,
      "parentitem" : "6347d07f4c59b30b517738b3",
      "concepts" : "target devices ; signals ; DSTREAM-ST unit ; connectors ; documentation ; DSTREAM-ST ; logic levels ; rising edge ; power rails ; resistors ; capacitor ; Arm Limited ; trace ; series termination ; reflections ; arm",
      "documenttype" : "pdf",
      "isattachment" : "5369238",
      "sysindexeddate" : 1665650869000,
      "permanentid" : "f52470d0779fa865b3cf57912c736f5c93d0d42504d3a91956d5ffd7e94f",
      "syslanguage" : [ "English" ],
      "itemid" : "6347d0814c59b30b51773916",
      "transactionid" : 989772,
      "title" : "DSTREAM-ST System and Interface Design Reference Guide ",
      "subject" : "DSTREAM-ST System and Interface Design Reference Guide describes the interfaces of the DSTREAM-ST debug and trace unit, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-ST or those designing PCBs.",
      "date" : 1665650869000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100893:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665650869301559238,
      "sysisattachment" : "5369238",
      "navigationhierarchiescontenttype" : "Reference Guide",
      "sysattachmentparentid" : 5369238,
      "size" : 737355,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6347d0814c59b30b51773916",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665650863318,
      "syssubject" : "DSTREAM-ST System and Interface Design Reference Guide describes the interfaces of the DSTREAM-ST debug and trace unit, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-ST or those designing PCBs.",
      "syssize" : 737355,
      "sysdate" : 1665650869000,
      "topparent" : "5369238",
      "author" : "Arm Ltd.",
      "label_version" : "1.0",
      "systopparentid" : 5369238,
      "content_description" : "DSTREAM-ST System and Interface Design Reference Guide describes the interfaces of the DSTREAM-ST debug and trace unit, with details about designing Arm architecture-based devices and PCBs. This document is written for those using DSTREAM-ST or those designing PCBs.",
      "wordcount" : 1685,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665650869000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6347d0814c59b30b51773916",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665650869301559238,
      "uri" : "https://developer.arm.com/documentation/100893/1-0/en/pdf/dstream_st_system_and_interface_design_reference_guide_100893_1.0_07_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "DSTREAM-ST System and Interface Design Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/100893/1-0/en/pdf/dstream_st_system_and_interface_design_reference_guide_100893_1.0_07_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100893/1-0/en/pdf/dstream_st_system_and_interface_design_reference_guide_100893_1.0_07_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6347d0814c59b30b51773916",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100893/1-0/en/pdf/dstream_st_system_and_interface_design_reference_guide_100893_1.0_07_en.pdf",
    "Excerpt" : "00 ... 30 April 2019 ... 13 December ... 2019 ... 10 October 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential ... Change ... First release ... Document ID: 100893_1.0_07_en",
    "FirstSentences" : "DSTREAM-ST Version 1.0 System and Interface Design Reference Guide Non-Conﬁdential Copyright © 2017–2019, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 100893_1.0_07_en DSTREAM ..."
  }, {
    "title" : "How do I find my serial number or my order ID for my Arm tools?",
    "uri" : "https://developer.arm.com/documentation/ka005158/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005158/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005158/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005158/1-0/en",
    "excerpt" : "For RVT units the sticker is normally not visible while it is connected to an RVI. ... Care should be taken not to confuse the serial number with the MAC address. ... KBA",
    "firstSentences" : "Article ID: KA005158 Applies To: Arm Development Studio Confidentiality: Customer Non-confidential Summary This article describes some of the different formats used for the serial numbers or order ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How do I find my serial number or my order ID for my Arm tools? ",
      "document_number" : "ka005158",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5317131",
      "sysurihash" : "asgXJdTepiaZ8Ebs",
      "urihash" : "asgXJdTepiaZ8Ebs",
      "sysuri" : "https://developer.arm.com/documentation/ka005158/1-0/en",
      "systransactionid" : 1008592,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666861593000,
      "topparentid" : 5317131,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666861685000,
      "sysconcepts" : "ID ; Using Arm ; formats ; MAC address ; hexadecimal code ; environment variable ; eeprom ; FlexNet Embedded ; distributor ; Daugterboard ; Daughterboard",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
      "concepts" : "ID ; Using Arm ; formats ; MAC address ; hexadecimal code ; environment variable ; eeprom ; FlexNet Embedded ; distributor ; Daugterboard ; Daughterboard",
      "documenttype" : "html",
      "sysindexeddate" : 1666861697000,
      "permanentid" : "feadc862469bcfb5a83136646cd548baf37622273417871cc49c447ba4c7",
      "syslanguage" : [ "English" ],
      "itemid" : "635a4a75c5a70d2cdb15fd21",
      "transactionid" : 1008592,
      "title" : "How do I find my serial number or my order ID for my Arm tools? ",
      "products" : [ "Arm Development Studio", "DS000", "DS100" ],
      "date" : 1666861697000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005158:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666861697788187852,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 6764,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005158/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666861696240,
      "syssize" : 6764,
      "sysdate" : 1666861697000,
      "haslayout" : "1",
      "topparent" : "5317131",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5317131,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 350,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666861697000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005158/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005158/1-0/?lang=en",
      "modified" : 1666861685000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666861697788187852,
      "uri" : "https://developer.arm.com/documentation/ka005158/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I find my serial number or my order ID for my Arm tools?",
    "Uri" : "https://developer.arm.com/documentation/ka005158/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005158/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005158/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005158/1-0/en",
    "Excerpt" : "For RVT units the sticker is normally not visible while it is connected to an RVI. ... Care should be taken not to confuse the serial number with the MAC address. ... KBA",
    "FirstSentences" : "Article ID: KA005158 Applies To: Arm Development Studio Confidentiality: Customer Non-confidential Summary This article describes some of the different formats used for the serial numbers or order ..."
  }, {
    "title" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en/pdf/arm_cortex_a715_mp148_software_developer_errata_notice_v10_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en/pdf/arm_cortex_a715_mp148_software_developer_errata_notice_v10_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6347ce5cda191e7fe05802c6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2148827/1000/en/pdf/arm_cortex_a715_mp148_software_developer_errata_notice_v10_0.pdf",
    "excerpt" : "To provide feedback on Arm Cortex-A715 (MP148), create a ticket on https://support. ... Inclusive language commitment ... Date of issue: 30-Sep-2022 ... Contents ... r1p0 implementation fixes",
    "firstSentences" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice Date of issue: 30-Sep-2022 Non-Confidential Copyright © 2021-2022 Arm® Limited (or its affiliates). All rights reserved. This document ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN2148827/1000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2148827/1000/en",
      "excerpt" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. Arm Cortex-A715 (MP148) Software Developer Errata Notice Cortex- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice ",
        "document_number" : "SDEN2148827",
        "document_version" : "1000",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5369235",
        "sysurihash" : "RzJK3ðNpgVdHhb2P",
        "urihash" : "RzJK3ðNpgVdHhb2P",
        "sysuri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en",
        "systransactionid" : 989770,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1664496000000,
        "topparentid" : 5369235,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650268000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665650326000,
        "permanentid" : "154e08a1f033605da547c0f6f61cbba1718214488fa351f30b8aa51818aa",
        "syslanguage" : [ "English" ],
        "itemid" : "6347ce5cda191e7fe05802c4",
        "transactionid" : 989770,
        "title" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice ",
        "products" : [ "Cortex-A715" ],
        "date" : 1665650326000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "SDEN2148827:1000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650326653258977,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 213,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN2148827/1000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650297274,
        "syssize" : 213,
        "sysdate" : 1665650326000,
        "haslayout" : "1",
        "topparent" : "5369235",
        "label_version" : "10.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369235,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650326000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN2148827/1000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN2148827/1000/?lang=en",
        "modified" : 1665650268000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650326653258977,
        "uri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN2148827/1000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2148827/1000/en",
      "Excerpt" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. Arm Cortex-A715 (MP148) Software Developer Errata Notice Cortex- ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN2148827/1000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2148827/1000/en",
      "excerpt" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. Arm Cortex-A715 (MP148) Software Developer Errata Notice Cortex- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice ",
        "document_number" : "SDEN2148827",
        "document_version" : "1000",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5369235",
        "sysurihash" : "RzJK3ðNpgVdHhb2P",
        "urihash" : "RzJK3ðNpgVdHhb2P",
        "sysuri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en",
        "systransactionid" : 989770,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1664496000000,
        "topparentid" : 5369235,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665650268000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665650326000,
        "permanentid" : "154e08a1f033605da547c0f6f61cbba1718214488fa351f30b8aa51818aa",
        "syslanguage" : [ "English" ],
        "itemid" : "6347ce5cda191e7fe05802c4",
        "transactionid" : 989770,
        "title" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice ",
        "products" : [ "Cortex-A715" ],
        "date" : 1665650326000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "SDEN2148827:1000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665650326653258977,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 213,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN2148827/1000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665650297274,
        "syssize" : 213,
        "sysdate" : 1665650326000,
        "haslayout" : "1",
        "topparent" : "5369235",
        "label_version" : "10.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5369235,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665650326000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN2148827/1000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN2148827/1000/?lang=en",
        "modified" : 1665650268000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665650326653258977,
        "uri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN2148827/1000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2148827/1000/en",
      "Excerpt" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. Arm Cortex-A715 (MP148) Software Developer Errata Notice Cortex- ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice ",
      "document_number" : "SDEN2148827",
      "document_version" : "1000",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5369235",
      "sysurihash" : "SHk3ObmpJYnGs6mh",
      "urihash" : "SHk3ObmpJYnGs6mh",
      "sysuri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en/pdf/arm_cortex_a715_mp148_software_developer_errata_notice_v10_0.pdf",
      "systransactionid" : 989770,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1664496000000,
      "topparentid" : 5369235,
      "numberofpages" : 112,
      "sysconcepts" : "instructions ; workarounds ; erratum ; configurations ; Speculatively ; software-step ; coherency operations ; met ; execution ; errata ; ordered-before semantics ; Non-Cacheable ; invalidated mappings ; stores ; ELx ; registers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
      "attachmentparentid" : 5369235,
      "parentitem" : "6347ce5cda191e7fe05802c4",
      "concepts" : "instructions ; workarounds ; erratum ; configurations ; Speculatively ; software-step ; coherency operations ; met ; execution ; errata ; ordered-before semantics ; Non-Cacheable ; invalidated mappings ; stores ; ELx ; registers",
      "documenttype" : "pdf",
      "isattachment" : "5369235",
      "sysindexeddate" : 1665650327000,
      "permanentid" : "544604f366d1a562bfd2898d6e4f2cbfca991d8aaced5270fd0a4b0d7c77",
      "syslanguage" : [ "English" ],
      "itemid" : "6347ce5cda191e7fe05802c6",
      "transactionid" : 989770,
      "title" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice ",
      "date" : 1665650327000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "SDEN2148827:1000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Architects", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665650327622555920,
      "sysisattachment" : "5369235",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5369235,
      "size" : 752913,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6347ce5cda191e7fe05802c6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665650299060,
      "syssize" : 752913,
      "sysdate" : 1665650327000,
      "topparent" : "5369235",
      "label_version" : "10.0",
      "systopparentid" : 5369235,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 1755,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665650327000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6347ce5cda191e7fe05802c6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665650327622555920,
      "uri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en/pdf/arm_cortex_a715_mp148_software_developer_errata_notice_v10_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en/pdf/arm_cortex_a715_mp148_software_developer_errata_notice_v10_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/SDEN2148827/1000/en/pdf/arm_cortex_a715_mp148_software_developer_errata_notice_v10_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6347ce5cda191e7fe05802c6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN2148827/1000/en/pdf/arm_cortex_a715_mp148_software_developer_errata_notice_v10_0.pdf",
    "Excerpt" : "To provide feedback on Arm Cortex-A715 (MP148), create a ticket on https://support. ... Inclusive language commitment ... Date of issue: 30-Sep-2022 ... Contents ... r1p0 implementation fixes",
    "FirstSentences" : "Arm Cortex-A715 (MP148) Software Developer Errata Notice Date of issue: 30-Sep-2022 Non-Confidential Copyright © 2021-2022 Arm® Limited (or its affiliates). All rights reserved. This document ..."
  }, {
    "title" : "Where can I get Arm Compiler to validate processor IP?",
    "uri" : "https://developer.arm.com/documentation/ka005098/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005098/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005098/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005098/1-0/en",
    "excerpt" : "Obtain a suitable license Using Arm Compiler for Arm processor IP validation requires you to ... The *.elmap files within this directory are the product definition files you will need. ... KBA",
    "firstSentences" : "Article ID: KA005098 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Where can I get Arm Compiler to validate processor IP? ",
      "document_number" : "ka005098",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5277044",
      "sysurihash" : "n9pzWKðNwBmJ8KyL",
      "urihash" : "n9pzWKðNwBmJ8KyL",
      "sysuri" : "https://developer.arm.com/documentation/ka005098/1-0/en",
      "systransactionid" : 1016375,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1667389872000,
      "topparentid" : 5277044,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1667389965000,
      "sysconcepts" : "Arm Compiler ; processor IP ; product definition ; installation directory ; PATH variable ; toolchain ; tool vendor ; testing environment ; FlexNet Publisher ; permanent location ; Software Success Kits ; Embedded FuSa ; Functional Safety ; instructions ; developmentstudio ; command-line",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c5", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c5|5eec6e98e24a5e02d07b25c8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec6e66e24a5e02d07b2591|6267a36531ef6e1748f0f18d", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f562237e4e09d0d3cd1f", "5eec6e60e24a5e02d07b2586|60b9f562237e4e09d0d3cd1f", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff", "5eec6e7de24a5e02d07b25a4|6329776ada63ea0d54902dff", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274d", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec70b9e24a5e02d07b26b2" ],
      "concepts" : "Arm Compiler ; processor IP ; product definition ; installation directory ; PATH variable ; toolchain ; tool vendor ; testing environment ; FlexNet Publisher ; permanent location ; Software Success Kits ; Embedded FuSa ; Functional Safety ; instructions ; developmentstudio ; command-line",
      "documenttype" : "html",
      "sysindexeddate" : 1667390035000,
      "permanentid" : "180c67e1cc001eab03a8d96cb8a71640168e61185f97c740e15464ec0b7c",
      "syslanguage" : [ "English" ],
      "itemid" : "63625a0dc7882d1f2d341600",
      "transactionid" : 1016375,
      "title" : "Where can I get Arm Compiler to validate processor IP? ",
      "products" : [ "ACOMP-BN-616EL", "ACOMP-BN-616EM", "ACOMP-BN-616EN", "ACOMP-BN-616EV", "ACOMP-BN-660EL ", "ACOMP-BN-660EM", "ACOMP-BN-660EN", "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AS134", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT420", "AT421", "AT422", "AT423", "AT424", "AT425", "AT425-GRP", "AT426", "AT427", "AT427-GRP", "AT428", "AT428-PRU", "AT428-TRM", "AT430", "AT440", "AT470", "AT470-PRU", "AT471", "AT472", "AT475", "AT480", "AT481", "AT490", "AT497", "AT510-GRP", "AT511", "AT512", "AT513", "AT514", "AT520", "AT521", "AT521-GRP", "AT522", "AT527", "AT527-GRP", "AT528", "AT528-PRU", "AT528-TRM", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "AT570", "AT571", "AT571-PRU", "AT571-TRM", "AT575", "AT575-GRP", "AT577", "AT577-GRP", "AT590", "AT590-GRP", "AT597", "AT597-GRP", "AT598", "AT598-PRU", "AT598-TRM", "AT610", "AT611", "AT611-GRP", "AT617", "AT617-GRP", "AT621", "AT621-GRP", "AT623", "AT624", "AT624-GRP", "AT625", "AT625-GRP", "AT626", "AT626-GRP", "AT627", "AT628", "AT629", "AT633", "AT633-PRU", "AT633-TRM", "AT634", "AT634-PRU", "AT634-TRM", "AT635", "AT636", "AT636-PRU", "AT636-TRM", "AT638", "AT639", "AT640", "Arm Compiler 5", "Arm Compiler 6", "Arm Compiler for Embedded FuSa", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A15", "Cortex-A17", "Cortex-A32", "Cortex-A34", "Cortex-A35", "Cortex-A5", "Cortex-A510", "Cortex-A53", "Cortex-A55", "Cortex-A57", "Cortex-A65", "Cortex-A65AE", "Cortex-A7", "Cortex-A710", "Cortex-A72", "Cortex-A73", "Cortex-A75", "Cortex-A76", "Cortex-A76AE", "Cortex-A77", "Cortex-A78", "Cortex-A78AE", "Cortex-A78C", "Cortex-A8", "Cortex-A9", "Cortex-M0", "Cortex-M0+", "Cortex-M1", "Cortex-M23", "Cortex-M3", "Cortex-M33", "Cortex-M4", "Cortex-M55", "Cortex-M7", "Cortex-M85", "Cortex-R4", "Cortex-R5", "Cortex-R52", "Cortex-R52+", "Cortex-R7", "Cortex-R8", "Cortex-R82", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "DynamIQ Shared Unit", "DynamIQ Shared Unit 110", "FA110", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "HM001", "HM002", "HM003", "KLMKT-QS-00044", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP014", "MP015", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP040", "MP040-GRP", "MP041", "MP042", "MP043", "MP043-PRU", "MP043-TRM", "MP047", "MP047-GRP", "MP048", "MP049", "MP050", "MP050-SAC", "MP050-SAC-S+M", "MP051", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP076", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP088", "MP088-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP098", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP108", "MP111", "MP117", "MP124", "MP124-PRU", "MP124-SAC", "MP124-SAC-S+M", "MP124-TRM", "MP125", "MP125-PRU", "MP125-TRM", "MP127", "MP127-PRU", "MP127-TRM", "MP128", "MP135", "MP154", "MP155", "MP158", "MP164", "MSI-0342A", "MSI-0342B", "MSI-0343A", "Neoverse E1", "Neoverse N1", "Neoverse N2", "Neoverse Performance", "Neoverse V1", "Neoverse V2", "PL460", "PL460-PRU", "PL460-TRM", "RVDS", "RVP31", "RVP40", "RVP41", "RVS20", "RVS21", "RVS22", "RVS30", "RVS31", "RVS40", "RVS41", "RealView Development Suite", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TM891", "TM892", "TM932", "TM976", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "V2M-N1SDP-0342A", "V2M-N1SDP-0343A", "ZA065", "ZA076", "ZA077", "ZA323", "ZA324", "ZA557", "ZA558", "ZA559", "ZA561", "ZA612", "ZA618", "ZA640", "ZA641", "ZA644", "ZA645", "ZA647", "ZA648", "ZA649", "ZA662", "ZA663", "ZA664", "ZA665", "ZA666", "ZA699", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA790", "ZA791", "ZA792", "ZA793", "ZA794", "ZA795", "ZA802", "ZA803", "ZA804", "ZA808", "ZA818", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA839", "ZA840", "ZA841", "ZA842", "ZA845", "ZA846", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA896", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA929", "ZA930", "ZA933", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA944", "ZA945", "ZA946", "ZA947", "ZA948", "ZA951", "ZA964", "ZA965", "ZA966", "ZA967", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB104", "ZB107", "ZB108", "ZB109", "ZB115", "ZB116", "ZB132", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB146", "ZB147", "ZB148", "ZB149", "ZB156", "ZB157", "ZB158", "ZB159", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB182", "ZB183", "ZB184", "ZB185", "ZB186", "ZB187", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB211", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB292", "ZB305", "ZB322", "ZB330", "ZB358", "ZB359", "ZB360", "ZB361", "ZB362", "ZB363", "ZB365", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB476", "ZB477", "ZB478", "ZB479", "ZB480", "ZB492", "ZB493", "ZB503", "ZB504", "ZB509", "ZB510", "ZB511", "ZB512", "ZB516", "ZB517", "ZB518", "ZB522", "ZB524", "ZB525", "ZB527", "ZB528", "ZB530", "ZB534", "ZB535", "ZB536", "ZB540", "ZB541", "ZB542", "ZB543", "ZB544", "ZB545", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB692", "ZB693", "ZB695", "ZB696", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB746", "ZB747", "ZB749", "ZB750", "ZB751", "ZB752", "ZB787", "ZB804", "ZB810", "ZB813", "ZB814", "ZB816", "ZB835", "ZB876", "ZB877", "ZB878", "ZB891", "ZB892", "ZB893", "ZB897", "ZB898", "ZB900", "ZB901", "ZB903", "ZB904", "ZB905", "ZB906" ],
      "date" : 1667390035000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005098:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1667390035469544299,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 9453,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005098/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1667390000533,
      "syssize" : 9453,
      "sysdate" : 1667390035000,
      "haslayout" : "1",
      "topparent" : "5277044",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5277044,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 435,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|DesignStart|FPGA", "IP Products|DesignStart|FPGA|FPGA Xilinx", "IP Products|Processors|Cortex-R|Cortex-R4", "Cortex-R|Cortex-R4", "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+", "IP Products|Processors|Cortex-M|Cortex-M7", "Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M35P", "Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55", "IP Products|Processors|Cortex-M|Cortex-M85", "Cortex-M|Cortex-M85", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R52+", "Cortex-R|Cortex-R52+", "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12", "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1", "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse V2", "Neoverse|Neoverse V2", "IP Products|Processors|Neoverse|Neoverse Performance", "Neoverse|Neoverse Performance", "Tools and Software|Legacy Tools|RealView Development Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Compilers|Embedded Compilers|Legacy Embedded Compilers", "Tools Licensing|Embedded Compilers|Legacy Embedded Compilers", "IP Products|Legacy products|RealView SoC Designer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-R|Cortex-R4", "IP Products|Processors|Cortex-R|Cortex-R82", "IP Products|Processors|Cortex-R|Cortex-R52+", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|Processors|Cortex-M|Cortex-M1", "IP Products|Processors|Cortex-M|Cortex-M0+", "IP Products|Processors|Cortex-M|Cortex-M0", "IP Products|Processors|Cortex-M|Cortex-M55", "IP Products|Processors|Cortex-M|Cortex-M85", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse E1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "IP Products|Processors|Neoverse|Neoverse V2", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|DesignStart|FPGA", "IP Products|DesignStart|FPGA|FPGA Xilinx", "IP Products|Legacy products", "IP Products|Legacy products|RealView SoC Designer", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|RealView Development Suite", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1667390035000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005098/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005098/1-0/?lang=en",
      "modified" : 1667389965000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1667390035469544299,
      "uri" : "https://developer.arm.com/documentation/ka005098/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Where can I get Arm Compiler to validate processor IP?",
    "Uri" : "https://developer.arm.com/documentation/ka005098/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005098/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005098/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005098/1-0/en",
    "Excerpt" : "Obtain a suitable license Using Arm Compiler for Arm processor IP validation requires you to ... The *.elmap files within this directory are the product definition files you will need. ... KBA",
    "FirstSentences" : "Article ID: KA005098 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex ..."
  }, {
    "title" : "Model Shell for Fast Models Reference Guide",
    "uri" : "https://developer.arm.com/documentation/100969/1119/en/pdf/model_shell_rg_100969_1119_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100969/1119/en/pdf/model_shell_rg_100969_1119_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/631f6be4defc2c309b711c79",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en/pdf/model_shell_rg_100969_1119_00_en.pdf",
    "excerpt" : "1110- ... 1111- 00 ... Date ... 31 August 2017 ... 2017 ... 22 June 2018 ... 17 August 2018 ... 23 November ... 2018 ... 26 February ... 17 May 2019 ... 5 September ... Non-Conﬁdential",
    "firstSentences" : "Model Shell for Fast Models Version 11.19 Reference Guide Non-Conﬁdential Copyright © 2017–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100969_1119_00_en Model Shell for Fast ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Model Shell for Fast Models Reference Guide",
      "uri" : "https://developer.arm.com/documentation/100969/1119/en",
      "printableUri" : "https://developer.arm.com/documentation/100969/1119/en",
      "clickUri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en",
      "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Model Shell for Fast Models Reference Guide Version 11.19 This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Model Shell for Fast Models Reference Guide ",
        "document_number" : "100969",
        "document_version" : "1119",
        "content_type" : "Reference Guide",
        "systopparent" : "5334027",
        "sysurihash" : "BEbGEAonZLdYG6yo",
        "urihash" : "BEbGEAonZLdYG6yo",
        "sysuri" : "https://developer.arm.com/documentation/100969/1119/en",
        "systransactionid" : 965339,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 5334027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663003619000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1663003631000,
        "permanentid" : "a6de9c23251db5bc8762320a4898fc29632786e102dd6d6926e8068ce70b",
        "syslanguage" : [ "English" ],
        "itemid" : "631f6be3defc2c309b711c66",
        "transactionid" : 965339,
        "title" : "Model Shell for Fast Models Reference Guide ",
        "products" : [ "Fast Models" ],
        "date" : 1663003631000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "100969:1119:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663003631357947977,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 5810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663003627660,
        "syssize" : 5810,
        "sysdate" : 1663003631000,
        "haslayout" : "1",
        "topparent" : "5334027",
        "label_version" : "1119",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5334027,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm deprecates Model Shell in Fast Models version 11.2 and later. Use Integrated SIMulators (ISIMs) instead.",
        "wordcount" : 371,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "1119-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663003631000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100969/1119/?lang=en",
        "modified" : 1663003619000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663003631357947977,
        "uri" : "https://developer.arm.com/documentation/100969/1119/en",
        "syscollection" : "default"
      },
      "Title" : "Model Shell for Fast Models Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/100969/1119/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100969/1119/en",
      "ClickUri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en",
      "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Model Shell for Fast Models Reference Guide Version 11.19 This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm ..."
    },
    "childResults" : [ {
      "title" : "Model Shell for Fast Models Reference Guide",
      "uri" : "https://developer.arm.com/documentation/100969/1119/en",
      "printableUri" : "https://developer.arm.com/documentation/100969/1119/en",
      "clickUri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en",
      "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Model Shell for Fast Models Reference Guide Version 11.19 This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Model Shell for Fast Models Reference Guide ",
        "document_number" : "100969",
        "document_version" : "1119",
        "content_type" : "Reference Guide",
        "systopparent" : "5334027",
        "sysurihash" : "BEbGEAonZLdYG6yo",
        "urihash" : "BEbGEAonZLdYG6yo",
        "sysuri" : "https://developer.arm.com/documentation/100969/1119/en",
        "systransactionid" : 965339,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 5334027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663003619000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1663003631000,
        "permanentid" : "a6de9c23251db5bc8762320a4898fc29632786e102dd6d6926e8068ce70b",
        "syslanguage" : [ "English" ],
        "itemid" : "631f6be3defc2c309b711c66",
        "transactionid" : 965339,
        "title" : "Model Shell for Fast Models Reference Guide ",
        "products" : [ "Fast Models" ],
        "date" : 1663003631000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "100969:1119:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663003631357947977,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 5810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663003627660,
        "syssize" : 5810,
        "sysdate" : 1663003631000,
        "haslayout" : "1",
        "topparent" : "5334027",
        "label_version" : "1119",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5334027,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm deprecates Model Shell in Fast Models version 11.2 and later. Use Integrated SIMulators (ISIMs) instead.",
        "wordcount" : 371,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "1119-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663003631000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100969/1119/?lang=en",
        "modified" : 1663003619000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663003631357947977,
        "uri" : "https://developer.arm.com/documentation/100969/1119/en",
        "syscollection" : "default"
      },
      "Title" : "Model Shell for Fast Models Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/100969/1119/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100969/1119/en",
      "ClickUri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en",
      "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Model Shell for Fast Models Reference Guide Version 11.19 This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm ..."
    }, {
      "title" : "Model Shell shutdown",
      "uri" : "https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown",
      "printableUri" : "https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown",
      "clickUri" : "https://developer.arm.com/documentation/100969/1119/Model-Shell-commands/Model-Shell-shutdown?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown",
      "excerpt" : "Model Shell shutdown This section describes the actions that stop Model Shell manually, and the options that stop it automatically. Model Shell shutdown Fast ModelsModel Shell",
      "firstSentences" : "Model Shell shutdown This section describes the actions that stop Model Shell manually, and the options that stop it automatically. Model Shell shutdown Fast ModelsModel Shell",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Model Shell for Fast Models Reference Guide",
        "uri" : "https://developer.arm.com/documentation/100969/1119/en",
        "printableUri" : "https://developer.arm.com/documentation/100969/1119/en",
        "clickUri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Model Shell for Fast Models Reference Guide Version 11.19 This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Model Shell for Fast Models Reference Guide ",
          "document_number" : "100969",
          "document_version" : "1119",
          "content_type" : "Reference Guide",
          "systopparent" : "5334027",
          "sysurihash" : "BEbGEAonZLdYG6yo",
          "urihash" : "BEbGEAonZLdYG6yo",
          "sysuri" : "https://developer.arm.com/documentation/100969/1119/en",
          "systransactionid" : 965339,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 5334027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663003619000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663003631000,
          "permanentid" : "a6de9c23251db5bc8762320a4898fc29632786e102dd6d6926e8068ce70b",
          "syslanguage" : [ "English" ],
          "itemid" : "631f6be3defc2c309b711c66",
          "transactionid" : 965339,
          "title" : "Model Shell for Fast Models Reference Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663003631000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "100969:1119:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663003631357947977,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663003627660,
          "syssize" : 5810,
          "sysdate" : 1663003631000,
          "haslayout" : "1",
          "topparent" : "5334027",
          "label_version" : "1119",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5334027,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm deprecates Model Shell in Fast Models version 11.2 and later. Use Integrated SIMulators (ISIMs) instead.",
          "wordcount" : 371,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "1119-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663003631000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100969/1119/?lang=en",
          "modified" : 1663003619000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663003631357947977,
          "uri" : "https://developer.arm.com/documentation/100969/1119/en",
          "syscollection" : "default"
        },
        "Title" : "Model Shell for Fast Models Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/100969/1119/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100969/1119/en",
        "ClickUri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Model Shell for Fast Models Reference Guide Version 11.19 This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Model Shell shutdown ",
        "document_number" : "100969",
        "document_version" : "1119",
        "content_type" : "Reference Guide",
        "systopparent" : "5334027",
        "sysurihash" : "Oxp3vnpT9Ofñ8T3L",
        "urihash" : "Oxp3vnpT9Ofñ8T3L",
        "sysuri" : "https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown",
        "systransactionid" : 965339,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 5334027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663003619000,
        "sysconcepts" : "Model Shell",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 5334027,
        "parentitem" : "631f6be3defc2c309b711c66",
        "concepts" : "Model Shell",
        "documenttype" : "html",
        "isattachment" : "5334027",
        "sysindexeddate" : 1663003631000,
        "permanentid" : "cae1e45af279925e9c2ba5b627834f19a19d7bf971b0e6aadc35ce4252b8",
        "syslanguage" : [ "English" ],
        "itemid" : "631f6be4defc2c309b711c74",
        "transactionid" : 965339,
        "title" : "Model Shell shutdown ",
        "products" : [ "Fast Models" ],
        "date" : 1663003631000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "100969:1119:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663003631323556892,
        "sysisattachment" : "5334027",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5334027,
        "size" : 175,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100969/1119/Model-Shell-commands/Model-Shell-shutdown?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663003627660,
        "syssize" : 175,
        "sysdate" : 1663003631000,
        "haslayout" : "1",
        "topparent" : "5334027",
        "label_version" : "1119",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5334027,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm deprecates Model Shell in Fast Models version 11.2 and later. Use Integrated SIMulators (ISIMs) instead.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "1119-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663003631000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100969/1119/Model-Shell-commands/Model-Shell-shutdown?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100969/1119/Model-Shell-commands/Model-Shell-shutdown?lang=en",
        "modified" : 1663003619000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663003631323556892,
        "uri" : "https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown",
        "syscollection" : "default"
      },
      "Title" : "Model Shell shutdown",
      "Uri" : "https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown",
      "PrintableUri" : "https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown",
      "ClickUri" : "https://developer.arm.com/documentation/100969/1119/Model-Shell-commands/Model-Shell-shutdown?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown",
      "Excerpt" : "Model Shell shutdown This section describes the actions that stop Model Shell manually, and the options that stop it automatically. Model Shell shutdown Fast ModelsModel Shell",
      "FirstSentences" : "Model Shell shutdown This section describes the actions that stop Model Shell manually, and the options that stop it automatically. Model Shell shutdown Fast ModelsModel Shell"
    }, {
      "title" : "Automatic Model Shell shutdown",
      "uri" : "https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown/Automatic-Model-Shell-shutdown",
      "printableUri" : "https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown/Automatic-Model-Shell-shutdown",
      "clickUri" : "https://developer.arm.com/documentation/100969/1119/Model-Shell-commands/Model-Shell-shutdown/Automatic-Model-Shell-shutdown?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown/Automatic-Model-Shell-shutdown",
      "excerpt" : "Automatic Model Shell shutdown Command-line options that define when to stop Model Shell. None1 Simulation end. --break1 Breakpoint. --cyclelimit12 Cycles > cycle limit. --timelimit Time > ...",
      "firstSentences" : "Automatic Model Shell shutdown Command-line options that define when to stop Model Shell. None1 Simulation end. --break1 Breakpoint. --cyclelimit12 Cycles > cycle limit. --timelimit Time > running ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Model Shell for Fast Models Reference Guide",
        "uri" : "https://developer.arm.com/documentation/100969/1119/en",
        "printableUri" : "https://developer.arm.com/documentation/100969/1119/en",
        "clickUri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Model Shell for Fast Models Reference Guide Version 11.19 This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Model Shell for Fast Models Reference Guide ",
          "document_number" : "100969",
          "document_version" : "1119",
          "content_type" : "Reference Guide",
          "systopparent" : "5334027",
          "sysurihash" : "BEbGEAonZLdYG6yo",
          "urihash" : "BEbGEAonZLdYG6yo",
          "sysuri" : "https://developer.arm.com/documentation/100969/1119/en",
          "systransactionid" : 965339,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663113600000,
          "topparentid" : 5334027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663003619000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1663003631000,
          "permanentid" : "a6de9c23251db5bc8762320a4898fc29632786e102dd6d6926e8068ce70b",
          "syslanguage" : [ "English" ],
          "itemid" : "631f6be3defc2c309b711c66",
          "transactionid" : 965339,
          "title" : "Model Shell for Fast Models Reference Guide ",
          "products" : [ "Fast Models" ],
          "date" : 1663003631000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "100969:1119:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663003631357947977,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663003627660,
          "syssize" : 5810,
          "sysdate" : 1663003631000,
          "haslayout" : "1",
          "topparent" : "5334027",
          "label_version" : "1119",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5334027,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm deprecates Model Shell in Fast Models version 11.2 and later. Use Integrated SIMulators (ISIMs) instead.",
          "wordcount" : 371,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "1119-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663003631000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100969/1119/?lang=en",
          "modified" : 1663003619000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663003631357947977,
          "uri" : "https://developer.arm.com/documentation/100969/1119/en",
          "syscollection" : "default"
        },
        "Title" : "Model Shell for Fast Models Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/100969/1119/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100969/1119/en",
        "ClickUri" : "https://developer.arm.com/documentation/100969/1119/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Model Shell for Fast Models Reference Guide Version 11.19 This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Automatic Model Shell shutdown ",
        "document_number" : "100969",
        "document_version" : "1119",
        "content_type" : "Reference Guide",
        "systopparent" : "5334027",
        "sysurihash" : "funBVCSeDJXeñðYE",
        "urihash" : "funBVCSeDJXeñðYE",
        "sysuri" : "https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown/Automatic-Model-Shell-shutdown",
        "systransactionid" : 965339,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663113600000,
        "topparentid" : 5334027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663003619000,
        "sysconcepts" : "Model Shell ; Elapsed processor ; performance loss ; execution speed ; fulfilled condition ; Command-line options ; kernel ; granularity",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 5334027,
        "parentitem" : "631f6be3defc2c309b711c66",
        "concepts" : "Model Shell ; Elapsed processor ; performance loss ; execution speed ; fulfilled condition ; Command-line options ; kernel ; granularity",
        "documenttype" : "html",
        "isattachment" : "5334027",
        "sysindexeddate" : 1663003631000,
        "permanentid" : "c1244a47cfd064901accf7d13b718aba80f63880e381f2470bdfdb3e361f",
        "syslanguage" : [ "English" ],
        "itemid" : "631f6be4defc2c309b711c76",
        "transactionid" : 965339,
        "title" : "Automatic Model Shell shutdown ",
        "products" : [ "Fast Models" ],
        "date" : 1663003631000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "100969:1119:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663003631244966015,
        "sysisattachment" : "5334027",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5334027,
        "size" : 560,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100969/1119/Model-Shell-commands/Model-Shell-shutdown/Automatic-Model-Shell-shutdown?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663003627660,
        "syssize" : 560,
        "sysdate" : 1663003631000,
        "haslayout" : "1",
        "topparent" : "5334027",
        "label_version" : "1119",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5334027,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm deprecates Model Shell in Fast Models version 11.2 and later. Use Integrated SIMulators (ISIMs) instead.",
        "wordcount" : 62,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "1119-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663003631000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100969/1119/Model-Shell-commands/Model-Shell-shutdown/Automatic-Model-Shell-shutdown?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100969/1119/Model-Shell-commands/Model-Shell-shutdown/Automatic-Model-Shell-shutdown?lang=en",
        "modified" : 1663003619000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663003631244966015,
        "uri" : "https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown/Automatic-Model-Shell-shutdown",
        "syscollection" : "default"
      },
      "Title" : "Automatic Model Shell shutdown",
      "Uri" : "https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown/Automatic-Model-Shell-shutdown",
      "PrintableUri" : "https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown/Automatic-Model-Shell-shutdown",
      "ClickUri" : "https://developer.arm.com/documentation/100969/1119/Model-Shell-commands/Model-Shell-shutdown/Automatic-Model-Shell-shutdown?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en/Model-Shell-commands/Model-Shell-shutdown/Automatic-Model-Shell-shutdown",
      "Excerpt" : "Automatic Model Shell shutdown Command-line options that define when to stop Model Shell. None1 Simulation end. --break1 Breakpoint. --cyclelimit12 Cycles > cycle limit. --timelimit Time > ...",
      "FirstSentences" : "Automatic Model Shell shutdown Command-line options that define when to stop Model Shell. None1 Simulation end. --break1 Breakpoint. --cyclelimit12 Cycles > cycle limit. --timelimit Time > running ..."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Model Shell for Fast Models Reference Guide ",
      "document_number" : "100969",
      "document_version" : "1119",
      "content_type" : "Reference Guide",
      "systopparent" : "5334027",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "DnpDSW5VNVEiñtðu",
      "urihash" : "DnpDSW5VNVEiñtðu",
      "sysuri" : "https://developer.arm.com/documentation/100969/1119/en/pdf/model_shell_rg_100969_1119_00_en.pdf",
      "systransactionid" : 965339,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1663113600000,
      "topparentid" : 5334027,
      "numberofpages" : 16,
      "sysconcepts" : "Model Shell ; simulation ; commands ; documentation ; arm ; standard output ; debuggers ; targets ; semihosting input ; CADI server ; configuration files ; export laws ; confidentiality ; Non-Confidential ; complete ; cores",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
      "attachmentparentid" : 5334027,
      "parentitem" : "631f6be3defc2c309b711c66",
      "concepts" : "Model Shell ; simulation ; commands ; documentation ; arm ; standard output ; debuggers ; targets ; semihosting input ; CADI server ; configuration files ; export laws ; confidentiality ; Non-Confidential ; complete ; cores",
      "documenttype" : "pdf",
      "isattachment" : "5334027",
      "sysindexeddate" : 1663003631000,
      "permanentid" : "251d94d6ebf838345b787716e126d072a5bd31812b1b677d3576bf147f8f",
      "syslanguage" : [ "English" ],
      "itemid" : "631f6be4defc2c309b711c79",
      "transactionid" : 965339,
      "title" : "Model Shell for Fast Models Reference Guide ",
      "subject" : "This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm deprecates Model Shell in Fast Models version 11.2 and later. Use Integrated SIMulators (ISIMs) instead.",
      "date" : 1663003631000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100969:1119:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663003631767255460,
      "sysisattachment" : "5334027",
      "navigationhierarchiescontenttype" : "Reference Guide",
      "sysattachmentparentid" : 5334027,
      "size" : 238345,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/631f6be4defc2c309b711c79",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663003629151,
      "syssubject" : "This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm deprecates Model Shell in Fast Models version 11.2 and later. Use Integrated SIMulators (ISIMs) instead.",
      "syssize" : 238345,
      "sysdate" : 1663003631000,
      "topparent" : "5334027",
      "author" : "Arm Ltd.",
      "label_version" : "1119",
      "systopparentid" : 5334027,
      "content_description" : "This document describes how to use Model Shell to configure and run Component Architecture Debug Interface (CADI)-compliant models. Arm deprecates Model Shell in Fast Models version 11.2 and later. Use Integrated SIMulators (ISIMs) instead.",
      "wordcount" : 835,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663003631000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/631f6be4defc2c309b711c79",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663003631767255460,
      "uri" : "https://developer.arm.com/documentation/100969/1119/en/pdf/model_shell_rg_100969_1119_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Model Shell for Fast Models Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/100969/1119/en/pdf/model_shell_rg_100969_1119_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100969/1119/en/pdf/model_shell_rg_100969_1119_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/631f6be4defc2c309b711c79",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100969/1119/en/pdf/model_shell_rg_100969_1119_00_en.pdf",
    "Excerpt" : "1110- ... 1111- 00 ... Date ... 31 August 2017 ... 2017 ... 22 June 2018 ... 17 August 2018 ... 23 November ... 2018 ... 26 February ... 17 May 2019 ... 5 September ... Non-Conﬁdential",
    "FirstSentences" : "Model Shell for Fast Models Version 11.19 Reference Guide Non-Conﬁdential Copyright © 2017–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100969_1119_00_en Model Shell for Fast ..."
  }, {
    "title" : "Can I apply the same uncertainty on logic and memories of the same process/platform?",
    "uri" : "https://developer.arm.com/documentation/ka005151/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005151/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005151/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005151/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Can I apply the same uncertainty on logic and memories of the same process/platform? ",
      "document_number" : "ka005151",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5321351",
      "sysurihash" : "JEqBrWrMmRnVpBZ3",
      "urihash" : "JEqBrWrMmRnVpBZ3",
      "sysuri" : "https://developer.arm.com/documentation/ka005151/1-0/en",
      "systransactionid" : 965291,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1662994387000,
      "topparentid" : 5321351,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662994447000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fa3e24a5e02d07b2675", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1918e527a03a85ed271", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1938e527a03a85ed272", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1958e527a03a85ed274", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba196cd74e712c449726f", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1988e527a03a85ed276", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b2678", "5eec6e98e24a5e02d07b25ca|5fbba199cd74e712c4497271", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba187cd74e712c4497264", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b267a", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba1898e527a03a85ed26c", "5eec6e98e24a5e02d07b25ca|5fbba19bcd74e712c4497273", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18b8e527a03a85ed26e", "5eec6e98e24a5e02d07b25ca|5fbba19dcd74e712c4497275", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18acd74e712c4497266", "5eec6e98e24a5e02d07b25ca|5fbba19a8e527a03a85ed278", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18dcd74e712c4497268", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18e8e527a03a85ed270", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba194cd74e712c449726d" ],
      "documenttype" : "html",
      "sysindexeddate" : 1662994639000,
      "permanentid" : "a5807a04be4e12bb50b0120b97b465fbeea4c8c00b449cf396f8b468b63e",
      "syslanguage" : [ "English" ],
      "itemid" : "631f480fdefc2c309b711bf1",
      "transactionid" : 965291,
      "title" : "Can I apply the same uncertainty on logic and memories of the same process/platform? ",
      "products" : [ "AN00CA000", "AN00CB000", "AN00CD000", "AN00CE000", "AN00CF000", "AN00IG000", "AN00IG001", "AN00IG002", "AN00LB000", "AN00LB001", "AN00LB002", "AN00LB003", "AN00LP000", "AN00LP001", "AN00LP002", "AN00LP003", "AN00TC000", "AN00TF000", "CH00CA000", "CH00CB000", "CH00CD000", "CH00CE000", "CH00CF000", "CH00CG000", "CH00IG000", "CH00IG001", "CH00LB000", "CH00LP000", "CH00TC000", "CH00TF000", "CP00CA000", "CP00CA001", "CP00CA002", "CP00CA003", "CP00CA004", "CP00CB000", "CP00CB001", "CP00CD000", "CP00CE000", "CP00CE001", "CP00CF000", "CP00LB000", "CP00LB001", "CP00LB002", "CP00LB003", "CP00LB004", "CP00LB005", "CP00LB006", "CP00LB007", "CP00LB008", "CP00LE000", "CP00LE001", "CP00LE002", "CP00LP000", "CP00LP001", "CP00LP002", "CP00LP003", "CP00LP004", "CP00LP005", "CP00LP006", "CP00LP007", "CP00LP008", "CP00MH000", "CP00TC000", "CP00TC001", "CP00TC002", "CP11CA003", "CP18CA000", "CP18CA001", "CP18CB000", "CP18CD000", "CP18CD001", "CP18CE000", "CP18CF000", "CP18ID000", "CP18ID001", "CP18IG000", "CP18LB000", "CP18LB001", "CP18LB002", "CP18LB003", "CP18LB004", "CP18LB005", "CP18LE000", "CP18LE001", "CP18LH000", "CP18LH001", "CP18LH002", "CP18LP000", "CP18LP001", "CP18LP002", "CP18LP003", "CP18LP004", "CP18LP005", "CP18MH000", "CP18MH001", "CP18MH002", "CP18PA000", "CP18TF000", "CP21CA000", "CP21CA001", "CP21CA002", "CP21CB000", "CP21CB001", "CP21CD000", "CP21CD001", "CP21CD002", "CP21CE000", "CP21CE001", "CP21CF000", "CP21ID000", "CP21ID001", "CP21IG000", "CP21LB000", "CP21LB001", "CP21LB002", "CP21LB003", "CP21LB004", "CP21LB005", "CP21LB006", "CP21LB007", "CP21LB008", "CP21LB009", "CP21LB010", "CP21LB011", "CP21LB012", "CP21LB013", "CP21LB014", "CP21LB015", "CP21LB016", "CP21LB017", "CP21LB018", "CP21LB019", "CP21LB020", "CP21LE000", "CP21LE001", "CP21LH000", "CP21LH001", "CP21LH002", "CP21LH003", "CP21LH004", "CP21LH005", "CP21LH006", "CP21LH007", "CP21LH008", "CP21LH009", "CP21LP000", "CP21LP001", "CP21LP002", "CP21LP003", "CP21LP004", "CP21LP005", "CP21LP006", "CP21LP007", "CP21LP008", "CP21LP009", "CP21LP010", "CP21LP011", "CP21LR000", "CP21LR001", "CP21LR002", "CP21LR003", "CP21LR004", "CP21LR005", "CP21LR006", "CP21LR007", "CP21LR008", "CP21LR009", "CP21LR010", "CP21LR011", "CP21LS000", "CP21LS001", "CP21LS002", "CP21LS003", "CP21LS004", "CP21MH000", "CP21MH001", "CP21PA000", "CP21TC000", "CP21TC001", "CP21TC003", "CP21TC004", "CP21TC005", "CP21TC006", "CP21TF000", "CP21TF001", "CP35CA000", "CP35CA001", "CP35CD000", "CP35CE000", "CP35CF000", "CP35IG000", "CP35LB000", "CP35LB001", "CP35LB002", "CP35LB003", "CP35LB004", "CP35LB005", "CP35LB006", "CP35LB007", "CP35LB008", "CP35LB009", "CP35LB010", "CP35LB011", "CP35LB012", "CP35LB013", "CP35LE000", "CP35LE001", "CP35LE002", "CP35LE003", "CP35LE004", "CP35LE005", "CP35LE006", "CP35LE007", "CP35LE008", "CP35LE009", "CP35LE010", "CP35LE011", "CP35LH000", "CP35LH001", "CP35LH002", "CP35LH003", "CP35LH004", "CP35LH005", "CP35LH006", "CP35LH007", "CP35LH008", "CP35LH009", "CP35LH010", "CP35LH011", "CP35LP000", "CP35LP001", "CP35LP002", "CP35LP003", "CP35LP004", "CP35LP005", "CP35LP006", "CP35LP007", "CP35LP008", "CP35LP009", "CP35LP010", "CP35LP011", "CP35LP012", "CP35LP013", "CP35LR000", "CP35LR001", "CP35LR002", "CP35LR003", "CP35LR004", "CP35LR005", "CP35LS000", "CP35LS001", "CP35LS002", "CP35LS003", "CP35LS004", "CP35LS005", "CP35LS006", "CP35LS007", "CP35LS008", "CP35LS009", "CP35LS010", "CP35LS011", "CP35LS012", "CP35LS013", "CP35LS014", "CP35LS015", "CP35LS016", "CP35LS024", "CP35LS025", "CP35LS026", "CP35LS027", "CP35LS028", "CP35LS029", "CP35LS030", "CP35LS031", "CP35LS032", "CP35LS033", "CP35LS034", "CP35LS035", "CP35LS036", "CP35LS037", "CP35MH000", "CP35MH001", "CP35PA000", "CP35TC000", "CP35TF000", "CS00IG500", "CS00LB500", "CS01CA500", "CS01CB500", "CS01CG500", "CS01IG500", "CS01IG501", "CS01LB500", "CS02CA500", "CS02CB500", "CS02CD500", "CS02CE500", "CS02CG500", "CS02IG500", "CS02IG501", "CS02LB500", "CS03LB500", "CS04CA500", "CS04CA501", "CS04CA502", "CS04CA503", "CS04CA504", "CS04CA505", "CS04CB500", "CS04CB501", "CS04CB502", "CS04CD500", "CS04CD501", "CS04CE500", "CS04CE501", "CS04CE502", "CS04CF500", "CS04CG500", "CS04IG500", "CS04IG501", "CS04LB500", "CS04LB501", "CS04LB502", "CS04LB503", "CS04LB504", "CS04LB505", "CS04LB506", "CS04LB507", "CS04LB508", "CS04LB509", "CS04LE501", "CS04LE502", "CS04LE505", "CS04LP501", "CS04LP502", "CS04LP503", "CS04LP504", "CS04LP505", "CS04LP506", "CS04LP507", "CS04LP508", "CS04LP509", "CS04MH500", "CS04MX000", "CS04TF500", "CS05IG500", "CS05LB000", "CS05LB500", "CS05LP000", "CS05TF000", "CS06CA500", "CS06CD500", "CS06CE500", "CS06CE501", "CS06CG500", "CS06LB500", "CS06LB501", "CS07CA500", "CS07CA501", "CS07CA502", "CS07CB500", "CS07CB501", "CS07CB502", "CS07CB503", "CS07CD500", "CS07CD501", "CS07CD502", "CS07CE500", "CS07CE501", "CS07CE502", "CS07CF500", "CS07CG500", "CS07IG500", "CS07IG501", "CS07LB500", "CS07LB501", "CS07LB502", "CS07LB503", "CS07LB504", "CS07LB505", "CS07LB506", "CS08LB500", "CS08TF500", "CS09CA500", "CS09CA501", "CS09CB500", "CS09CD500", "CS09CE500", "CS09CF000", "CS09CG500", "CS09IG500", "CS09IG501", "CS09LB000", "CS09LB001", "CS09LB500", "CS09LB501", "CS09LB506", "CS09LP000", "CS09TF000", "CS10CA500", "CS10CA501", "CS10CA502", "CS10CA503", "CS10CA504", "CS10CA505", "CS10CA506", "CS10CB500", "CS10CB501", "CS10CB502", "CS10CD500", "CS10CE500", "CS10CF500", "CS10IG500", "CS10IG501", "CS10LB500", "CS10LB501", "CS10LB502", "CS10LB503", "CS10LB504", "CS10LB505", "CS10LE500", "CS10LE501", "CS10LP500", "CS10LP501", "CS10LP502", "CS10LP503", "CS10LP504", "CS10MH500", "CS11CA500", "CS11CA501", "CS11CA502", "CS11CA503", "CS11CA504", "CS11CB500", "CS11CB501", "CS11CD500", "CS11CE500", "CS11CF500", "CS11IG500", "CS11LB500", "CS11LB501", "CS11LB502", "CS11LB503", "CS11LB504", "CS11LB505", "CS11LB506", "CS11LE500", "CS11LE501", "CS11LP500", "CS11LP501", "CS11LP502", "CS11LP503", "CS11LP504", "CS11LP505", "CS11LS507", "CS11LS508", "CS11LS509", "CS11TC000", "CS11TC001", "CS12CA500", "CS12CA501", "CS12CB500", "CS12CD500", "CS12CE500", "CS12CF500", "CS12ID500", "CS12ID501", "CS12ID502", "CS12ID503", "CS12IG500", "CS12IG501", "CS12IG502", "CS12IG503", "CS12IG504", "CS12IG505", "CS12IS500", "CS12IS501", "CS12IS502", "CS12IS503", "CS12IS504", "CS12IS505", "CS12IS506", "CS12IS507", "CS12LB500", "CS12LB501", "CS12LB502", "CS12LB503", "CS12LB504", "CS12LB505", "CS12LP500", "CS12LP501", "CS12LP502", "CS12LP503", "CS12LP504", "CS12LP505", "CS12TF500", "CS13CA502", "CS13CA503", "CS13CA504", "CS13CB501", "CS13CB502", "CS13CD501", "CS13CE501", "CS13CF500", "CS13IG502", "CS13IG503", "CS13IG504", "CS13IG505", "CS13IS500", "CS13IS501", "CS13IS502", "CS13IS503", "CS13IS504", "CS13IS505", "CS13LB502", "CS13LB503", "CS13LB504", "CS13LB505", "CS13LP500", "CS13LP501", "CS13LP502", "CS13LP503", "CS13TF500", "CS14CA500", "CS14CA501", "CS14CB500", "CS14CB501", "CS14CB502", "CS14CD500", "CS14CE501", "CS14CF500", "CS14IG500", "CS14IG501", "CS14LB500", "CS14LB502", "CS14LB503", "CS14LB504", "CS16CA500", "CS16CB500", "CS16CD500", "CS16CE500", "CS16CG500", "CS16IG500", "CS16IG501", "CS16LB000", "CS16LB500", "CS16LB501", "CS16LP000", "CS16TF000", "CS18CA500", "CS18CA501", "CS18CB500", "CS18CD500", "CS18CE500", "CS18CF500", "CS18IG500", "CS18LB500", "CS18LB501", "CS18LB502", "CS18LB503", "CS18LB504", "CS18LB505", "CS18LE000", "CS18LE501", "CS18LH500", "CS18LP500", "CS18LP501", "CS18LP502", "CS18LP503", "CS18LP504", "CS18LP505", "CS18MH500", "CS18TF500", "CS19CA000", "CS19CA001", "CS19CB000", "CS19CD000", "CS19CE000", "CS19CF000", "CS19CG000", "CS19LB000", "CS19LB001", "CS19LB002", "CS19LB003", "CS19LP000", "CS19LP001", "CS19TC000", "CS19TF000", "CS21CA000", "CS21CA001", "CS21CB000", "CS21CD000", "CS21CD001", "CS21CE000", "CS21CF000", "CS21IG000", "CS21LB000", "CS21LB001", "CS21LB002", "CS21LB003", "CS21LB004", "CS21LB005", "CS21LE000", "CS21LE001", "CS21LH000", "CS21LP000", "CS21LP001", "CS21LP002", "CS21LP003", "CS21LP004", "CS21LP005", "CS21TF000", "DE00CA500", "DE00CB500", "DE00CD500", "DE00CE500", "DE00CG500", "DE00IG500", "DE00IG501", "DE00LB500", "DE00LB501", "DE01CA500", "DE01CB500", "DE01CD000", "DE01CE000", "DE01IG500", "DE01LB500", "DE02CA500", "DE02CB500", "DE02CD500", "DE02CE000", "DE02CE500", "DE02CG500", "DE02LB500", "DE02LB501", "DE02LP500", "DE02TC000", "DE02TC001", "DE02TF000", "DE04CA000", "FJ00LB500", "FJ00LB501", "FJ00LB502", "FS00CA500", "FS00CB500", "FS00CE500", "FS00CG500", "FS00IG500", "FS00LB500", "FS01CA500", "FS01CB500", "FS01CE500", "FS01CG500", "FS01IG500", "FS01IG501", "FS01IS500", "FS01LB500", "FS02CA500", "FS02CB500", "FS02CD500", "FS02CE500", "FS02CG500", "FS02IG500", "FS02IG501", "FS02LB500", "FS03CA500", "FS03CB500", "FS03CD500", "FS03CE500", "FS03CG500", "FS03IG500", "FS03IG501", "FS03LB500", "FS03LB501", "FS04CA500", "FS04CB500", "FS04IG500", "FS04LB500", "FS05CA500", "FS05CB500", "FS05IG500", "FS05LB500", "GD00TF000", "GE00LB000", "GF00CA000", "GF00CA001", "GF00CA002", "GF00CB000", "GF00CD000", "GF00CD001", "GF00CE000", "GF00CE001", "GF00CE002", "GF00CE003", "GF00CF000", "GF00IG000", "GF00IG001", "GF00LB000", "GF00LB001", "GF00LB002", "GF00LB003", "GF00LB004", "GF00LB005", "GF00LB006", "GF00LB007", "GF00LB008", "GF00LB009", "GF00LB010", "GF00LB011", "GF00LB012", "GF00LB013", "GF00LB014", "GF00LB015", "GF00LB016", "GF00LB017", "GF00LB018", "GF00LB019", "GF00LE000", "GF00LE001", "GF00LH000", "GF00LH001", "GF00LH002", "GF00LP000", "GF00LP001", "GF00LP002", "GF00LP003", "GF00LP004", "GF00LP005", "GF00LP006", "GF00LP007", "GF00LP008", "GF00LP009", "GF00LP010", "GF00LP011", "GF00LP012", "GF00LP013", "GF00LP014", "GF00LP015", "GF00LP016", "GF00LP017", "GF00LR000", "GF00LR001", "GF00LR002", "GF00LR003", "GF00LR004", "GF00LR005", "GF00LR006", "GF00LR007", "GF00MA000", "GF00MA002", "GF00MD000", "GF00MD001", "GF00PL000", "GF00TC000", "GF00TC001", "GF00TC002", "GF00TF000", "GF01CA000", "GF01CB000", "GF01CD000", "GF01CD001", "GF01CE000", "GF01CF000", "GF01IG000", "GF01IG001", "GF01LB000", "GF01LB001", "GF01LB002", "GF01LB003", "GF01LB004", "GF01LB005", "GF01LE000", "GF01LE001", "GF01LP000", "GF01LP001", "GF01LP002", "GF01LP003", "GF01LP004", "GF01LP005", "GF01TC000", "GF02CA000", "GF02CA001", "GF02CB000", "GF02CD000", "GF02CD001", "GF02CE000", "GF02CF000", "GF02LB000", "GF02LB001", "GF02LB002", "GF02LB003", "GF02LB004", "GF02LB005", "GF02LB006", "GF02LB007", "GF02LB008", "GF02LE000", "GF02LE001", "GF02LE002", "GF02LP000", "GF02LP001", "GF02LP002", "GF02LP003", "GF02LP004", "GF02LP005", "GF02LP006", "GF02LP007", "GF02LP008", "GF02MH000", "GF02PS000", "GF02TC000", "GF02TC001", "GF02TF000", "GF03LB000", "GF03LB001", "GF03TF000", "GF03TF001", "GF21CA000", "GF21CA001", "GF21CA002", "GF21CB000", "GF21CB001", "GF21CD000", "GF21CD001", "GF21CD002", "GF21CE000", "GF21CE001", "GF21CF000", "GF21IG000", "GF21LB000", "GF21LB001", "GF21LB002", "GF21LB003", "GF21LB004", "GF21LB005", "GF21LB006", "GF21LB007", "GF21LB008", "GF21LB009", "GF21LB010", "GF21LB011", "GF21LB012", "GF21LB013", "GF21LB014", "GF21LB015", "GF21LB016", "GF21LB017", "GF21LB018", "GF21LB019", "GF21LB020", "GF21LB021", "GF21LB022", "GF21LB023", "GF21LB024", "GF21LB025", "GF21LB026", "GF21LB027", "GF21LB028", "GF21LB029", "GF21LB030", "GF21LB031", "GF21LB032", "GF21LE000", "GF21LE001", "GF21LE002", "GF21LH000", "GF21LH001", "GF21LH002", "GF21LH003", "GF21LH004", "GF21LH005", "GF21LH006", "GF21LH007", "GF21LH008", "GF21LH009", "GF21LH010", "GF21LH011", "GF21LH012", "GF21LH013", "GF21LH014", "GF21LP000", "GF21LP001", "GF21LP002", "GF21LP003", "GF21LP004", "GF21LP005", "GF21LP006", "GF21LP007", "GF21LP008", "GF21LP009", "GF21LP010", "GF21LP011", "GF21LP012", "GF21LP013", "GF21LP014", "GF21LP015", "GF21LP016", "GF21LP017", "GF21LP018", "GF21LP019", "GF21LR000", "GF21LR001", "GF21LR002", "GF21LR003", "GF21LR004", "GF21LR005", "GF21LR006", "GF21LR007", "GF21LR008", "GF21LR009", "GF21LR010", "GF21LR011", "GF21LR012", "GF21LR013", "GF21LR014", "GF21LR015", "GF21LR016", "GF21MH000", "GF21MH001", "GF21MH002", "GF21MH003", "GF21MH004", "GF21MH005", "GF21MH006", "GF21MH007", "GF21MX000", "GF21PA001", "GF21PA002", "GF21PL000", "GF21TC000", "GF21TC001", "GF21TC002", "GF21TC003", "GF21TC004", "GF21TC005", "GF21TC006", "GF21TC007", "GF21TC008", "GF21TC009", "GF21TF000", "GF23CA000", "GF23CA001", "GF23CA002", "GF23CB000", "GF23CD000", "GF23CE000", "GF23CF000", "GF23CF001", "GF23IG000", "GF23LB000", "GF23LB001", "GF23LB002", "GF23LB003", "GF23LB004", "GF23LB005", "GF23LB006", "GF23LB007", "GF23LB008", "GF23LB009", "GF23LB010", "GF23LB011", "GF23LB012", "GF23LE000", "GF23LE001", "GF23LP000", "GF23LP001", "GF23LP002", "GF23LP003", "GF23LP004", "GF23LP005", "GF23LR000", "GF23LR001", "GF23LR002", "GF23LR003", "GF23PA000", "GF23PL000", "GF23PL001", "GF23PL002", "GF23TC000", "GF23TC001", "GF23TC002", "GF23TF000", "GF26CA000", "GF26CA001", "GF26CB000", "GF26CD000", "GF26CE000", "GF26CF000", "GF26IG000", "GF26LB000", "GF26LB001", "GF26LB002", "GF26LB003", "GF26LB004", "GF26LB005", "GF26LB006", "GF26LB007", "GF26LB008", "GF26LB009", "GF26LB010", "GF26LB011", "GF26LB012", "GF26LB013", "GF26LB014", "GF26LB015", "GF26LB016", "GF26LE000", "GF26LE001", "GF26LP000", "GF26LP001", "GF26LP002", "GF26LP003", "GF26LP004", "GF26LP005", "GF26LP006", "GF26LP007", "GF26LP008", "GF26LP009", "GF26LP010", "GF26LP011", "GF26LP012", "GF26LP013", "GF26LP014", "GF26LP015", "GF26LP016", "GF26LR000", "GF26LR001", "GF26LR002", "GF26LR003", "GF26TC000", "GF26TF000", "GF28CA000", "GF28CA001", "GF28CB000", "GF28CD000", "GF28CE000", "GF28CG000", "GF28LB000", "GF28LB001", "GF28LB002", "GF28LB003", "GF28LB004", "GF28LB005", "GF28LP000", "GF28TC000", "GF28TC001", "GF28TF000", "GF28TF001", "GF29CA000", "GF29CF000", "GF29LB000", "GF29TC000", "GF29TF000", "GF30CA001", "GF30CA002", "GF30CB000", "GF30CD000", "GF30CE000", "GF30CF000", "GF30LB000", "GF30LB001", "GF30LB002", "GF30LB003", "GF30LB004", "GF30LB005", "GF30LB006", "GF30LB007", "GF30LB008", "GF30LB009", "GF30LB010", "GF30LB011", "GF30LE000", "GF30LE001", "GF30LP000", "GF30LP001", "GF30LP002", "GF30LP003", "GF30LP004", "GF30LP005", "GF30LR000", "GF30LR001", "GF30LR002", "GF30LR003", "GF30PA000", "GF30PL000", "GF30PL001", "GF30PL002", "GF30TC000", "GF30TC001", "GF30TF000", "GF31CA000", "GF31CB000", "GF31CD000", "GF31CE000", "GF31LB000", "GF31LB001", "GF31LB002", "GF31LB003", "GF31LE000", "GF31LE001", "GF31LP000", "GF31LP001", "GF31LP002", "GF31LP003", "GF31TC000", "GF31TF000", "GF32CA000", "GF32CA001", "GF32CA002", "GF32CA003", "GF32CB000", "GF32CB001", "GF32CD000", "GF32CD001", "GF32CE000", "GF32CE001", "GF32CF000", "GF32CF001", "GF32LB000", "GF32LB001", "GF32LB002", "GF32LB003", "GF32LB004", "GF32LB005", "GF32LB006", "GF32LB007", "GF32LB008", "GF32LB009", "GF32LB010", "GF32LB011", "GF32LB012", "GF32LB013", "GF32LB014", "GF32LB015", "GF32LB016", "GF32LB017", "GF32LB018", "GF32LB019", "GF32LB020", "GF32LB021", "GF32LB022", "GF32LB023", "GF32LB024", "GF32LB025", "GF32LB026", "GF32LB027", "GF32LE000", "GF32LE001", "GF32LE002", "GF32LE003", "GF32LP000", "GF32LP001", "GF32LP002", "GF32LP003", "GF32LP004", "GF32LP005", "GF32LP006", "GF32LP007", "GF32LS000", "GF32LS001", "GF32LS002", "GF32LS003", "GF32LS004", "GF32LS005", "GF32LS006", "GF32LS007", "GF32LS008", "GF32LS009", "GF32LS010", "GF32LS011", "GF32LS012", "GF32LS013", "GF32LS014", "GF32LS015", "GF32LS016", "GF32LS017", "GF32LS018", "GF32LS019", "GF32LS020", "GF32LS021", "GF32LS022", "GF32LS023", "GF32LS024", "GF32LS025", "GF32LS026", "GF32LS027", "GF32MX000", "GF32PL000", "GF32TC000", "GF32TF000", "GF32TF001", "GF33CA000", "GF33CA001", "GF33CA002", "GF33CA003", "GF33CA004", "GF33CA005", "GF33CA006", "GF33CA007", "GF33CA008", "GF33CA009", "GF33CA010", "GF33CA011", "GF33CA012", "GF33CA013", "GF33CA014", "GF33CB000", "GF33CB001", "GF33CD000", "GF33CD001", "GF33CD002", "GF33CD003", "GF33CD004", "GF33CD005", "GF33CE000", "GF33CE001", "GF33CF000", "GF33CF001", "GF33CF002", "GF33CF003", "GF33CG000", "GF33CG001", "GF33LB000", "GF33LB001", "GF33LB002", "GF33LB003", "GF33LB004", "GF33LB005", "GF33LB006", "GF33LB007", "GF33LB008", "GF33LB009", "GF33LB010", "GF33LB011", "GF33LB012", "GF33LB013", "GF33LB014", "GF33LB015", "GF33LB016", "GF33LB017", "GF33LB018", "GF33LB019", "GF33LB020", "GF33LB021", "GF33LB022", "GF33LB023", "GF33LB024", "GF33LB025", "GF33LB026", "GF33LB027", "GF33LB028", "GF33LB029", "GF33LB030", "GF33LE000", "GF33LE001", "GF33LE002", "GF33LE003", "GF33LE004", "GF33LE005", "GF33LP000", "GF33LP001", "GF33LP002", "GF33LP003", "GF33LP004", "GF33LP005", "GF33LP006", "GF33LP007", "GF33LP008", "GF33LP009", "GF33LP010", "GF33LP011", "GF33LP012", "GF33LP013", "GF33LP014", "GF33LP015", "GF33LP016", "GF33LP017", "GF33LP018", "GF33LP019", "GF33LP020", "GF33LP021", "GF33LP022", "GF33LP023", "GF33LP024", "GF33LP025", "GF33LP026", "GF33LP027", "GF33LP028", "GF33LP029", "GF33LP030", "GF33LP031", "GF33LP032", "GF33LP033", "GF33LP034", "GF33LP035", "GF33LP036", "GF33LP037", "GF33LP038", "GF33LP039", "GF33LP040", "GF33LP041", "GF33LP042", "GF33LP043", "GF33PL000", "GF33PL001", "GF33TC000", "GF33TC001", "GF33TC002", "GF33TC003", "GF33TC004", "GF33TC005", "GF33TC006", "GF33TC007", "GF33TF000", "GF34CA000", "GF34CA001", "GF34CD000", "GF34CE000", "GF34CF000", "GF34IG000", "GF34LB000", "GF34LB001", "GF34LB002", "GF34LB003", "GF34LB004", "GF34LB005", "GF34LB006", "GF34LB007", "GF34LB008", "GF34LB009", "GF34LB010", "GF34LB011", "GF34LB012", "GF34LB013", "GF34LB014", "GF34LB015", "GF34LB016", "GF34LB017", "GF34LB018", "GF34LB019", "GF34LE000", "GF34LE001", "GF34LE002", "GF34LE003", "GF34LE004", "GF34LE005", "GF34LE006", "GF34LE007", "GF34LE008", "GF34LE009", "GF34LE010", "GF34LE011", "GF34LE012", "GF34LE013", "GF34LE014", "GF34LE015", "GF34LE016", "GF34LP000", "GF34LP001", "GF34LP002", "GF34LP003", "GF34LP004", "GF34LP005", "GF34LP006", "GF34LP007", "GF34LP008", "GF34LP009", "GF34LP010", "GF34LP011", "GF34LP012", "GF34LP013", "GF34LP014", "GF34LP015", "GF34LP016", "GF34LP017", "GF34LP018", "GF34LP019", "GF34LR000", "GF34LR001", "GF34LR002", "GF34LR003", "GF34LR004", "GF34LR005", "GF34LR006", "GF34LR007", "GF34LR008", "GF34LS000", "GF34LS001", "GF34LS002", "GF34LS003", "GF34LS004", "GF34LS005", "GF34LS006", "GF34LS007", "GF34LS008", "GF34LS009", "GF34LS010", "GF34LS011", "GF34LS012", "GF34LS013", "GF34LS014", "GF34LS015", "GF34LS016", "GF34PL000", "GF34PL001", "GF34TC000", "GF34TC001", "GF34TF000", "GF35CA000", "GF35CA001", "GF35CD000", "GF35CE000", "GF35CF000", "GF35IG000", "GF35LB000", "GF35LB001", "GF35LB002", "GF35LB003", "GF35LB004", "GF35LB005", "GF35LB006", "GF35LB007", "GF35LB008", "GF35LB009", "GF35LB010", "GF35LB011", "GF35LB012", "GF35LB013", "GF35LE000", "GF35LE001", "GF35LE002", "GF35LE003", "GF35LE004", "GF35LE005", "GF35LE006", "GF35LE007", "GF35LE008", "GF35LE009", "GF35LE010", "GF35LE011", "GF35LH000", "GF35LH001", "GF35LH002", "GF35LH003", "GF35LH004", "GF35LH005", "GF35LH006", "GF35LH007", "GF35LH008", "GF35LH009", "GF35LH010", "GF35LH011", "GF35LP000", "GF35LP001", "GF35LP002", "GF35LP003", "GF35LP004", "GF35LP005", "GF35LP006", "GF35LP007", "GF35LP008", "GF35LP009", "GF35LP010", "GF35LP011", "GF35LP012", "GF35LP013", "GF35LR000", "GF35LR001", "GF35LR002", "GF35LR003", "GF35LR004", "GF35LR005", "GF35LS000", "GF35LS001", "GF35LS002", "GF35LS003", "GF35LS004", "GF35LS005", "GF35LS006", "GF35LS007", "GF35LS008", "GF35LS009", "GF35LS010", "GF35LS011", "GF35LS012", "GF35LS013", "GF35LS014", "GF35LS015", "GF35LS016", "GF35LS017", "GF35LS018", "GF35LS019", "GF35LS020", "GF35LS021", "GF35LS022", "GF35LS023", "GF35LS024", "GF35LS025", "GF35LS026", "GF35LS027", "GF35LS028", "GF35LS029", "GF35LS030", "GF35LS031", "GF35LS032", "GF35LS033", "GF35LS034", "GF35LS035", "GF35LS036", "GF35LS037", "GF35PL000", "GF35PL001", "GF35PL002", "GF35TC000", "GF35TF000", "GF36CA000", "GF36CA001", "GF36CB000", "GF36CD000", "GF36CF000", "GF36LB000", "GF36LB001", "GF36LB002", "GF36LB003", "GF36LB004", "GF36LE000", "GF36LH000", "GF36LH001", "GF36LH002", "GF36LH003", "GF36LH004", "GF36LP000", "GF36LP001", "GF36LS000", "GF36LS001", "GF36LS002", "GF36LS003", "GF36LS004", "GF36LS005", "GF36LS006", "GF36LS007", "GF36LS008", "GF36LS009", "GF36LS010", "GF36LS011", "GF36TC000", "GF36TC001", "GF36TF000", "GF37CA000", "GF37CA001", "GF37CD000", "GF37CE000", "GF37CF000", "GF37IG000", "GF37LB000", "GF37LB001", "GF37LB002", "GF37LB003", "GF37LB004", "GF37LB005", "GF37LB006", "GF37LB007", "GF37LB008", "GF37LB009", "GF37LB010", "GF37LB011", "GF37LB012", "GF37LB013", "GF37LE000", "GF37LE001", "GF37LE002", "GF37LE003", "GF37LE004", "GF37LE005", "GF37LE006", "GF37LE007", "GF37LE008", "GF37LE009", "GF37LE010", "GF37LE011", "GF37LH000", "GF37LH001", "GF37LH002", "GF37LH003", "GF37LH004", "GF37LH005", "GF37LH006", "GF37LH007", "GF37LH008", "GF37LH009", "GF37LH010", "GF37LH011", "GF37LP000", "GF37LP001", "GF37LP002", "GF37LP003", "GF37LP004", "GF37LP005", "GF37LP006", "GF37LP007", "GF37LP008", "GF37LP009", "GF37LP010", "GF37LP011", "GF37LP012", "GF37LP013", "GF37LR000", "GF37LR001", "GF37LR002", "GF37LR003", "GF37LR004", "GF37LR005", "GF37LS000", "GF37LS001", "GF37LS002", "GF37LS003", "GF37LS004", "GF37LS005", "GF37LS006", "GF37LS007", "GF37LS008", "GF37LS009", "GF37LS010", "GF37LS011", "GF37LS012", "GF37LS013", "GF37LS014", "GF37LS015", "GF37LS016", "GF37LS024", "GF37LS025", "GF37LS026", "GF37LS027", "GF37LS028", "GF37LS034", "GF37LS035", "GF37PL000", "GF37PL001", "GF37TC000", "GF37TF000", "GF39CB000", "GF39CC000", "GF39CF000", "GF39IG000", "GF39IG001", "GF39LB000", "GF39LB001", "GF39LB002", "GF39LB003", "GF39LB004", "GF39LB005", "GF39LB006", "GF39LB007", "GF39LB008", "GF39LB009", "GF39LB010", "GF39LB011", "GF39LB012", "GF39LB013", "GF39LE000", "GF39LP000", "GF39LP001", "GF39TF000", "GS00CA500", "GS00CB500", "GS00CD500", "GS00CE500", "GS00CG500", "GS00IG500", "GS00IG501", "GS00LB001", "GS00LB500", "GS00LS500", "GS00TF000", "GS01CA000", "GS01CB000", "GS01CF000", "GS01IG000", "GS01LB000", "GS01PS000", "GS01TC000", "GS01TF000", "GS02CA000", "GS02CD000", "GS02CF000", "GS02IG000", "GS02LB000", "GS02LB001", "GS02LP000", "GS02TC000", "GS02TF000", "GS03CA000", "GS03CB000", "GS03CD000", "GS03CE000", "GS03CG000", "GS03LB000", "GS03LB001", "GS03TF000", "GS04LB000", "GS04TF000", "GS05CA000", "GS05CB000", "GS05CD000", "GS05CE000", "GS05CG000", "GS05LB000", "GS05LP000", "GS05TF000", "GS06LB000", "GS06LB001", "GS06LE000", "GS06LE001", "GS06LP000", "GS06LP001", "GS06TF000", "HC00CA500", "HC00CB500", "HC00CD500", "HC00CE500", "HC00CG500", "HC00IG500", "HC00IG501", "HC00LB500", "HJ00CA500", "HJ00CA501", "HJ00CB500", "HJ00IG500", "HJ00LB500", "HJ01CA500", "HJ01CA501", "HJ01CB000", "HJ01IG500", "HJ01LB500", "HJ03LB000", "HJ03TF000", "HS00LB000", "HS00LB500", "HS00PS000", "HS01LB000", "HS01LB001", "HS01LP000", "HS01LP001", "HS01PS000", "HS01TF000", "HS02CA000", "HS02CA001", "HS02CB000", "HS02CD000", "HS02CE000", "HS02CF000", "HS02IG000", "HS02LB000", "HS02LB001", "HS02LB002", "HS02LB003", "HS02LB004", "HS02LB005", "HS02LE000", "HS02LP000", "HS02LP001", "HS02LS000", "HS02LS001", "HS02LS002", "HS02LS003", "HS02LS004", "HS02LS005", "HS02PL000", "HS02TC000", "HS02TC001", "HS02TF000", "HS04CA000", "HS04CA001", "HS04CD000", "HS04LB000", "HS04LB001", "HS04LB002", "HS04LE000", "HS04LP000", "HS04TC000", "HS04TF000", "IB00CA000", "IB00CA500", "IB00CA501", "IB00CB500", "IB00CB501", "IB00CD500", "IB00CD501", "IB00CE500", "IB00CF500", "IB00CF501", "IB00IG500", "IB00LB500", "IB00LB501", "IB01CA500", "IB01CB500", "IB01CD500", "IB01CE500", "IB01CF500", "IB01IG500", "IB01IG501", "IB01IG502", "IB01IG503", "IB01IG504", "IB01IG505", "IB01LB500", "IB02LB500", "IB03CA501", "IB03CA502", "IB03CB500", "IB03CB501", "IB03CD500", "IB03CD501", "IB03CE500", "IB03CE501", "IB03CF500", "IB03CF501", "IB03IG500", "IB03IG501", "IB03IG502", "IB03LB500", "IB03LB501", "IB07CA500", "IB07CB500", "IB07CD500", "IB07CE500", "IB07CF500", "IB07IG500", "IB07IG501", "IB07LB500", "IB07LB501", "IB09CA500", "IB09CA501", "IB09CA502", "IB09CB500", "IB09CB501", "IB09CD500", "IB09CE500", "IB09CF500", "IB09IG500", "IB09IG501", "IB09IG502", "IB09IG503", "IB09IG504", "IB09IG505", "IB09IG506", "IB09IG507", "IB09IG508", "IB09IG509", "IB09IG510", "IB09IG511", "IB09LB500", "IB09LB501", "IB09LB502", "IB09LB503", "IB09LP500", "IB09LP501", "IB09LP502", "IB09LP503", "IB09TC000", "IB09TC001", "IB09TC002", "IB09TC003", "IB09TF500", "IB10CA500", "IB10CA501", "IB10CA502", "IB10CA503", "IB10CA504", "IB10CA505", "IB10CA506", "IB10CB500", "IB10CB501", "IB10CB502", "IB10CD500", "IB10CE500", "IB10CF500", "IB10IG500", "IB10IG501", "IB10IG502", "IB10IG503", "IB10IG504", "IB10IG505", "IB10LB500", "IB10LB501", "IB10LB502", "IB10LB503", "IB10LB504", "IB10LB505", "IB10LE501", "IB10LE505", "IB10LP500", "IB10LP501", "IB10LP502", "IB10LP503", "IB10LP504", "IB11CA500", "IB11CA501", "IB11CA502", "IB11CA503", "IB11CA504", "IB11CA505", "IB11CA506", "IB11CB500", "IB11CB501", "IB11CD500", "IB11CE500", "IB11CF500", "IB11IG500", "IB11IG501", "IB11IG502", "IB11IG503", "IB11IG504", "IB11LB500", "IB11LB501", "IB11LB502", "IB11LB503", "IB11LB504", "IB11LB505", "IB11LE500", "IB11LE501", "IB11LP500", "IB11LP501", "IB11LP502", "IB11LP503", "IB11LP504", "IB11LP505", "IB12CA500", "IB12CA501", "IB12CA502", "IB12CB500", "IB12CD500", "IB12CE500", "IB12CF500", "IB12ID500", "IB12ID501", "IB12ID502", "IB12ID503", "IB12IG500", "IB12IG501", "IB12IG502", "IB12IG503", "IB12IG504", "IB12IG505", "IB12IS500", "IB12IS501", "IB12IS502", "IB12IS503", "IB12IS504", "IB12IS505", "IB12IS506", "IB12IS507", "IB12LB500", "IB12LB501", "IB12LB502", "IB12LB503", "IB12LB504", "IB12LB505", "IB12LB506", "IB12LB508", "IB12LB509", "IB12LB510", "IB12LP500", "IB12LP502", "IB12LP503", "IB12LP504", "IB12LP505", "IB12LP506", "IB12TF500", "IB14CA500", "IB14CB500", "IB14CC500", "IB14CE500", "IB14CF500", "IB14ID500", "IB14ID501", "IB14IG000", "IB14IG500", "IB14IS500", "IB14IS501", "IB14LB500", "IB14LB501", "IB14LB502", "IB14LB503", "IB14LB504", "IB14LB505", "IB14LB506", "IB14LB507", "IB14LB508", "IB14LB509", "IB14LB510", "IB14LB511", "IB14LB512", "IB14LB513", "IB14LB514", "IB14LB515", "IB14LB516", "IB14LE500", "IB14LP500", "IB14LP503", "IB14TC000", "IB14TC001", "IB14TF500", "IB15CA500", "IB15CA501", "IB15CB500", "IB15CB501", "IB15CD500", "IB15CD501", "IB15CE500", "IB15CE501", "IB15CF500", "IB15CF501", "IB15LB500", "IB15LB501", "IB16CA500", "IB16LB500", "IB16LB501", "IB16LB502", "IB16LP500", "IB16LP501", "IB16LP502", "IB16TC000", "IB16TF500", "IB17CF000", "IB17LB000", "IB17LB001", "IB17LB002", "IB17LB003", "IB17LB004", "IB17LB005", "IB17LB006", "IB17LB007", "IB17LB008", "IB17LB009", "IB17LB010", "IB17LB011", "IB17LE000", "IB17LP000", "IB17MF000", "IB17TC000", "IB17TF000", "IB18CA500", "IB18CA501", "IB18CB500", "IB18CD500", "IB18CE500", "IB18CF500", "IB18IG500", "IB18LB500", "IB18LB501", "IB18LB502", "IB18LB503", "IB18LB504", "IB18LB505", "IB18LE000", "IB18LE501", "IB18LH500", "IB18LP500", "IB18LP501", "IB18LP502", "IB18LP503", "IB18LP504", "IB18LP505", "IB18TF500", "IB21CA000", "IB21CA001", "IB21CB000", "IB21CD000", "IB21CD001", "IB21CE000", "IB21CF000", "IB21IG000", "IB21LB000", "IB21LB001", "IB21LB002", "IB21LB003", "IB21LB004", "IB21LB005", "IB21LE000", "IB21LE001", "IB21LH000", "IB21LP000", "IB21LP001", "IB21LP002", "IB21LP003", "IB21LP004", "IB21LP005", "IB21LR000", "IB21LR001", "IB21LR002", "IB21LR003", "IB21LR004", "IB21LR005", "IB21LR006", "IB21LR007", "IB21LR008", "IB21LR009", "IB21LR010", "IB21LR011", "IB21TC000", "IB21TC003", "IB21TF000", "IB22LB000", "IB22LB001", "IB22LB002", "IB22LB003", "IB22LB004", "IB22LB005", "IB22LB006", "IB22LB007", "IB22LB008", "IB22LB009", "IB22LE000", "IB22LH000", "IB22LH001", "IB22LH002", "IB22LP000", "IB22LP001", "IB22LP002", "IB22LP003", "IB22LP004", "IB22LR000", "IB22LR001", "IB22PL000", "IB22TF000", "IB25CB000", "IB25CE000", "IB25CF000", "IB25LB000", "IB25TF000", "IB28CF000", "IB28LB000", "IB28LB001", "IB28LB002", "IB28LB003", "IB28LB004", "IB28LB005", "IB28LB006", "IB28LB007", "IB28LB008", "IB28LB009", "IB28LE000", "IB28LE001", "IB28LH000", "IB28LP000", "IB28LP001", "IB28LR000", "IB28PL000", "IB28TF000", "IG14IS500", "IG14IS501", "IN01CA000", "IN01CA001", "IN01CD000", "IN01CE000", "IN01LB000", "IN01LB001", "IN01LB002", "IN01LB003", "IN01LB004", "IN01LB005", "IN01LB006", "IN01LB007", "IN01LE000", "IN01LE001", "IN01LP000", "IN01LP001", "IN01LP002", "IN01LP003", "IN01LP004", "IN01LP005", "IN01LP006", "IN01LP007", "IN01LR000", "IN01LR001", "IN01LR002", "IN01LR003", "IN01LS000", "IN01LS001", "IN01LS002", "IN01LS003", "IN01LS004", "IN01LS005", "IN01LS006", "IN01LS007", "IN01MH000", "IN01MH001", "IN01MH002", "IN01MH003", "IN01MH004", "IN01MH005", "IN01MH006", "IN01MH007", "IN01MH008", "IN01MH009", "IN01MH010", "IN01MH011", "IN01PA000", "IN01PA001", "IN01PA002", "IN01TC000", "IN01TC001", "IN01TF000", "IN02CD000", "IN02TC000", "IN02TC001", "MC00LB000", "MC00TF000", "MF00TC000", "MF00TC001", "MP00CA000", "MP00CA001", "MP00CA002", "MP00CA500", "MP00CA501", "MP00CB000", "MP00CB001", "MP00CD000", "MP00CD001", "MP00CD500", "MP00CD501", "MP00CE000", "MP00LB000", "MP00LB001", "MP00LB500", "MP00LB501", "MP00TC000", "MP01CE000", "MP01LB000", "MP01LE000", "MP01LP000", "MP01TF000", "MS00CA500", "MS00CB500", "MS00CE500", "MS00CG500", "MS00LB500", "MS00LB501", "MS02CA000", "MS02CF000", "MS03LB000", "MS03LP000", "MS03TF000", "MS04CA000", "MS04CF000", "NC00CD500", "NC00CE500", "NC00LB500", "NC00LB501", "NC02CA500", "NC02CB500", "NC02CD500", "NC02CE500", "NC02LB500", "NC02LB502", "NC04CA000", "NC04CA001", "NC04CB000", "NC04CD000", "NC04CE000", "NC04CF000", "NC04LB000", "NC04LB001", "NC04LB002", "NC04LE000", "NC04LP000", "NC04TF000", "NS00PL000", "NS00PL001", "NS00PL002", "NS00PL010", "NS00PL011", "NS00PL012", "NS00PL013", "NS00PL014", "NS00PL015", "NS00PL016", "NS00PL017", "NS99ML000", "NS99PR000", "NS99PT000", "NS99TE000", "NS99TM000", "OK00CA001", "OK00CA500", "OK00IG500", "OK00LB000", "OK00LB001", "OK00LB500", "OK00LB501", "OS00CA500", "OS00CB500", "OS00CD500", "OS00CE500", "OS00CG500", "OS00IG500", "OS00IG501", "OS00LB500", "OS01CA500", "OS01CB500", "OS01CE500", "OS01CE501", "OS01CG500", "OS01IG500", "OS01IG501", "OS01LB500", "SE01CA500", "SE01CA501", "SE01CA502", "SE01CA503", "SE01CA504", "SE01CB500", "SE01CB501", "SE01CD500", "SE01CE500", "SE01CF500", "SE01IG500", "SE01IG501", "SE01IG502", "SE01IG503", "SE01IG504", "SE01IG505", "SE01IG506", "SE01IG507", "SE01IS500", "SE01IS501", "SE01IS502", "SE01IS503", "SE01IS504", "SE01IS505", "SE01LB000", "SE01LB001", "SE01LB002", "SE01LB003", "SE01LB004", "SE01LB005", "SE01LB500", "SE01LB501", "SE01LB502", "SE01LB503", "SE01LB504", "SE01LB505", "SE01LP500", "SE01LP501", "SE01LP502", "SE01LP503", "SE01LP504", "SE01LP505", "SE04TC000", "SE04TC001", "SE04TC002", "SE05CA001", "SE05CD001", "SE05LB005", "SE05LB006", "SE05LB007", "SE05LB008", "SE05LB009", "SE05LE001", "SE05LP002", "SE05LP003", "SE05TC000", "SE05TC001", "SE06CA500", "SE06CE500", "SE06CF500", "SE06LB500", "SE06LB501", "SE06TF500", "SE10CA500", "SE10CA501", "SE10CA502", "SE10CA503", "SE10CA504", "SE10CA505", "SE10CA506", "SE10CB501", "SE10CB502", "SE10CB503", "SE10CD500", "SE10CE500", "SE10CF000", "SE10CF500", "SE10IG500", "SE10IG501", "SE10IG502", "SE10IG503", "SE10IG504", "SE10IG505", "SE10IS500", "SE10IS501", "SE10IS502", "SE10IS503", "SE10IS504", "SE10IS505", "SE10LB500", "SE10LB501", "SE10LB502", "SE10LB503", "SE10LB504", "SE10LB505", "SE10LE501", "SE10LE504", "SE10LP500", "SE10LP501", "SE10LP502", "SE10LP503", "SE10LP505", "SE12CA000", "SE12CA001", "SE12CA500", "SE12CA501", "SE12CA502", "SE12CA503", "SE12CB000", "SE12CB001", "SE12CB500", "SE12CB501", "SE12CB502", "SE12CD000", "SE12CD001", "SE12CD500", "SE12CE000", "SE12CE500", "SE12CF000", "SE12CF500", "SE12ID500", "SE12ID501", "SE12ID502", "SE12ID503", "SE12IG000", "SE12IG001", "SE12IG002", "SE12IG003", "SE12IG004", "SE12IG005", "SE12IG500", "SE12IG501", "SE12IG502", "SE12IG503", "SE12IG504", "SE12IG505", "SE12IS500", "SE12IS501", "SE12IS502", "SE12IS503", "SE12IS504", "SE12IS505", "SE12IS506", "SE12IS507", "SE12LB000", "SE12LB001", "SE12LB002", "SE12LB003", "SE12LB004", "SE12LB005", "SE12LB500", "SE12LB501", "SE12LB502", "SE12LB503", "SE12LB504", "SE12LB505", "SE12LP000", "SE12LP001", "SE12LP002", "SE12LP003", "SE12LP004", "SE12LP005", "SE12LP500", "SE12LP501", "SE12LP502", "SE12LP503", "SE12LP504", "SE12LP505", "SE12LS000", "SE12LS001", "SE12LS002", "SE12LS003", "SE12LS004", "SE12LS005", "SE12TC000", "SE12TF000", "SE12TF500", "SE18CA000", "SE18CA001", "SE18CA500", "SE18CA501", "SE18CB000", "SE18CB500", "SE18CD000", "SE18CD001", "SE18CD500", "SE18CD501", "SE18CE000", "SE18CE500", "SE18CF000", "SE18CF500", "SE18IG500", "SE18LB500", "SE18LB501", "SE18LB502", "SE18LB503", "SE18LB504", "SE18LB505", "SE18LE500", "SE18LE501", "SE18LH500", "SE18LP500", "SE18LP501", "SE18LP502", "SE18LP503", "SE18LP504", "SE18LP505", "SE18MX000", "SE18TF500", "SE21CA000", "SE21CA001", "SE21CA002", "SE21CB000", "SE21CB001", "SE21CD000", "SE21CD001", "SE21CD002", "SE21CE000", "SE21CE001", "SE21CF000", "SE21IG000", "SE21LB000", "SE21LB001", "SE21LB002", "SE21LB003", "SE21LB004", "SE21LB005", "SE21LB007", "SE21LB009", "SE21LE000", "SE21LE001", "SE21LH000", "SE21LP000", "SE21LP001", "SE21LP002", "SE21LP003", "SE21LP004", "SE21LP005", "SE21LP007", "SE21LP009", "SE21LR000", "SE21LR001", "SE21LR002", "SE21LR003", "SE21LR004", "SE21LR005", "SE21LR006", "SE21LR007", "SE21LR008", "SE21LR009", "SE21LR010", "SE21LR011", "SE21MX000", "SE21TC000", "SE21TC001", "SE21TC003", "SE21TC004", "SE21TC005", "SE21TF000", "SE23CA000", "SE23CA001", "SE23CA002", "SE23CB000", "SE23CD000", "SE23CD001", "SE23CE000", "SE23CE001", "SE23CF000", "SE23IG000", "SE23IG001", "SE23LB000", "SE23LB001", "SE23LB002", "SE23LB003", "SE23LB004", "SE23LB005", "SE23LB006", "SE23LB007", "SE23LB008", "SE23LB009", "SE23LB010", "SE23LB011", "SE23LB012", "SE23LB013", "SE23LE000", "SE23LE001", "SE23LP000", "SE23LP001", "SE23LP002", "SE23LP003", "SE23LP004", "SE23LP005", "SE23LP006", "SE23LP007", "SE23LP008", "SE23LP009", "SE23LP010", "SE23LP011", "SE23LR000", "SE23LR001", "SE23LR002", "SE23LR003", "SE23LR004", "SE23LR005", "SE23LR006", "SE23LR007", "SE23LR008", "SE23LR009", "SE23LR010", "SE23LR011", "SE23LS000", "SE23MX000", "SE23PL000", "SE23TC000", "SE23TC001", "SE23TC002", "SE23TC003", "SE23TF000", "SE25LH000", "SE25LH001", "SE25LH002", "SE25LH003", "SE25LH004", "SE25LS000", "SE25LS001", "SE25LS002", "SE25LS003", "SE25LS004", "SE25LS005", "SE25LS006", "SE25LS007", "SE25LS008", "SE25LS009", "SE25TC000", "SE25TC001", "SE25TC002", "SE25TF000", "SE26CA000", "SE26CA001", "SE26CB000", "SE26CD000", "SE26CE000", "SE26CF000", "SE26IG000", "SE26LB000", "SE26LB001", "SE26LB002", "SE26LB003", "SE26LB004", "SE26LB005", "SE26LB006", "SE26LB007", "SE26LB008", "SE26LB009", "SE26LB010", "SE26LB011", "SE26LB012", "SE26LB013", "SE26LB014", "SE26LE000", "SE26LE001", "SE26LE002", "SE26LP000", "SE26LP001", "SE26LP002", "SE26LP003", "SE26LP004", "SE26LP005", "SE26LP006", "SE26LP007", "SE26LP008", "SE26LP009", "SE26LP010", "SE26LP011", "SE26LP012", "SE26LR000", "SE26LR001", "SE26LR002", "SE26LR003", "SE26LR004", "SE26LS000", "SE26PL000", "SE26TC000", "SE26TF000", "SE28CA000", "SE28CA001", "SE28CB000", "SE28CD000", "SE28CD001", "SE28CE000", "SE28CF000", "SE28IG000", "SE28LB000", "SE28LB001", "SE28LB002", "SE28LB003", "SE28LB004", "SE28LB005", "SE28LB006", "SE28LB007", "SE28LB008", "SE28LB009", "SE28LB010", "SE28LB011", "SE28LB012", "SE28LB013", "SE28LB014", "SE28LE000", "SE28LE001", "SE28LE002", "SE28LE003", "SE28LE004", "SE28LE005", "SE28LH000", "SE28LH001", "SE28LH002", "SE28LH003", "SE28LH004", "SE28LP000", "SE28LP001", "SE28LP002", "SE28LP003", "SE28LP004", "SE28LP005", "SE28LP006", "SE28LP007", "SE28LP008", "SE28LP009", "SE28LP010", "SE28LP011", "SE28LP012", "SE28LR000", "SE28LR001", "SE28LR002", "SE28LR003", "SE28LR004", "SE28LR005", "SE28LS000", "SE28LS001", "SE28LS002", "SE28LS003", "SE28LS004", "SE28LS005", "SE28LS006", "SE28LS007", "SE28LS008", "SE28LS009", "SE28LS010", "SE28LS011", "SE28MA000", "SE28MX000", "SE28PL000", "SE28TC000", "SE28TC001", "SE28TC002", "SE28TC003", "SE28TC004", "SE28TF000", "SE29CA000", "SE29CA001", "SE29CB000", "SE29CD000", "SE29CE000", "SE29CF000", "SE29IG000", "SE29LB000", "SE29LB001", "SE29LB002", "SE29LB003", "SE29LB004", "SE29LB005", "SE29LB006", "SE29LB007", "SE29LB008", "SE29LB009", "SE29LB010", "SE29LB011", "SE29LB012", "SE29LB013", "SE29LB014", "SE29LB015", "SE29LB016", "SE29LB017", "SE29LB018", "SE29LB019", "SE29LE000", "SE29LE001", "SE29LE002", "SE29LE003", "SE29LE004", "SE29LE005", "SE29LE006", "SE29LE007", "SE29LE008", "SE29LE009", "SE29LE010", "SE29LE011", "SE29LE012", "SE29LE013", "SE29LE014", "SE29LE015", "SE29LE016", "SE29LH000", "SE29LH001", "SE29LH002", "SE29LH003", "SE29LH004", "SE29LH006", "SE29LH007", "SE29LH008", "SE29LH009", "SE29LH010", "SE29LH011", "SE29LH012", "SE29LH013", "SE29LH014", "SE29LH015", "SE29LH016", "SE29LH017", "SE29LP000", "SE29LP001", "SE29LP002", "SE29LP003", "SE29LP004", "SE29LP005", "SE29LP006", "SE29LP007", "SE29LP008", "SE29LP009", "SE29LP010", "SE29LP011", "SE29LP012", "SE29LP013", "SE29LP014", "SE29LP015", "SE29LP016", "SE29LP017", "SE29LP018", "SE29LP019", "SE29LR000", "SE29LR001", "SE29LR002", "SE29LR003", "SE29LR004", "SE29LR005", "SE29LR006", "SE29LR007", "SE29LR008", "SE29LS000", "SE29LS001", "SE29LS002", "SE29LS003", "SE29LS004", "SE29LS005", "SE29LS006", "SE29LS007", "SE29LS008", "SE29LS009", "SE29LS010", "SE29LS011", "SE29LS012", "SE29LS013", "SE29LS014", "SE29LS015", "SE29LS016", "SE29LS017", "SE29LS018", "SE29LS019", "SE29LS020", "SE29LS021", "SE29LS022", "SE29LS023", "SE29LS024", "SE29LS025", "SE29LS026", "SE29LS027", "SE29LS028", "SE29LS029", "SE29LS030", "SE29LS031", "SE29LS032", "SE29LS033", "SE29LS034", "SE29LS035", "SE29LS036", "SE29LS037", "SE29LS038", "SE29LS039", "SE29LS040", "SE29LS041", "SE29LS042", "SE29LS043", "SE29LS044", "SE29LS045", "SE29LS046", "SE29LS047", "SE29LS048", "SE29LS049", "SE29LS050", "SE29LS051", "SE29LS052", "SE29LS053", "SE29LS054", "SE29LS055", "SE29LS056", "SE29LS057", "SE29LS058", "SE29LS059", "SE29LS060", "SE29LS061", "SE29LS062", "SE29LS063", "SE29LS064", "SE29LS065", "SE29LS066", "SE29LS067", "SE29LS068", "SE29LS069", "SE29LS070", "SE29LS071", "SE29LS072", "SE29LS073", "SE29LS074", "SE29LS075", "SE29LS076", "SE29MA000", "SE29ME000", "SE29MX000", "SE29PL000", "SE29TC000", "SE29TF000", "SE30CA000", "SE30IC000", "SE30LB000", "SE30LB001", "SE30LB002", "SE30LB003", "SE30LB004", "SE30LB005", "SE30LB006", "SE30LB007", "SE30LB008", "SE30LE000", "SE30LP000", "SE30LP001", "SE30LP002", "SE30LP003", "SE30LP004", "SE30LP005", "SE30LP006", "SE30LP007", "SE30MH000", "SE30MK000", "SE30PA000", "SE30PA001", "SE30PL000", "SE30TC000", "SE30TC001", "SE30TF000", "SE35CA000", "SE35CA001", "SE35CD000", "SE35CE000", "SE35CF000", "SE35IG000", "SE35LB000", "SE35LB001", "SE35LB002", "SE35LB003", "SE35LB004", "SE35LB005", "SE35LB006", "SE35LB007", "SE35LB008", "SE35LB009", "SE35LB010", "SE35LB011", "SE35LB012", "SE35LB013", "SE35LE000", "SE35LE001", "SE35LE002", "SE35LE003", "SE35LE004", "SE35LE005", "SE35LE006", "SE35LE007", "SE35LE008", "SE35LE009", "SE35LE010", "SE35LE011", "SE35LH000", "SE35LH001", "SE35LH002", "SE35LH003", "SE35LH004", "SE35LH005", "SE35LH006", "SE35LH007", "SE35LH008", "SE35LH009", "SE35LH010", "SE35LH011", "SE35LP000", "SE35LP001", "SE35LP002", "SE35LP003", "SE35LP004", "SE35LP005", "SE35LP006", "SE35LP007", "SE35LP008", "SE35LP009", "SE35LP010", "SE35LP011", "SE35LP012", "SE35LP013", "SE35LR000", "SE35LR001", "SE35LR002", "SE35LR003", "SE35LR004", "SE35LR005", "SE35LS000", "SE35LS001", "SE35LS002", "SE35LS003", "SE35LS004", "SE35LS005", "SE35LS006", "SE35LS007", "SE35LS008", "SE35LS009", "SE35LS010", "SE35LS011", "SE35LS012", "SE35LS013", "SE35LS014", "SE35LS015", "SE35LS016", "SE35LS017", "SE35LS018", "SE35LS019", "SE35LS020", "SE35LS021", "SE35LS022", "SE35LS023", "SE35LS024", "SE35LS025", "SE35LS026", "SE35LS027", "SE35LS028", "SE35LS029", "SE35LS030", "SE35LS031", "SE35LS032", "SE35LS033", "SE35LS034", "SE35LS035", "SE35LS036", "SE35LS037", "SE35MH000", "SE35MH001", "SE35MX000", "SE35PA000", "SE35PA001", "SE35TC000", "SE35TF000", "SE38CA000", "SE38CA001", "SE38CD000", "SE38CE000", "SE38CF000", "SE38IG000", "SE38LB000", "SE38LB001", "SE38LB002", "SE38LB003", "SE38LB004", "SE38LB005", "SE38LE000", "SE38LE001", "SE38LE002", "SE38LE003", "SE38LE004", "SE38LE005", "SE38LH000", "SE38LH001", "SE38LH002", "SE38LH003", "SE38LH004", "SE38LH005", "SE38LP000", "SE38LP001", "SE38LP002", "SE38LP003", "SE38LP004", "SE38LP005", "SE38LR000", "SE38LR001", "SE38LR002", "SE38MH000", "SE38MH001", "SE38MH002", "SE38MH003", "SE38MH004", "SE38MH005", "SE38TC000", "SE38TF000", "SE40CA000", "SE40CA001", "SE40CA002", "SE40CB000", "SE40CC000", "SE40CD000", "SE40CD001", "SE40CD002", "SE40CE000", "SE40CF000", "SE40IG000", "SE40IG001", "SE40LB000", "SE40LB001", "SE40LB002", "SE40LB003", "SE40LB004", "SE40LB005", "SE40LB006", "SE40LB007", "SE40LB008", "SE40LB009", "SE40LB010", "SE40LB011", "SE40LE000", "SE40LE001", "SE40LE002", "SE40LE003", "SE40LE004", "SE40LE005", "SE40LE006", "SE40LE007", "SE40LE008", "SE40LE009", "SE40LE010", "SE40LE011", "SE40LP000", "SE40LP001", "SE40LP002", "SE40LP003", "SE40LP004", "SE40LP005", "SE40LP006", "SE40LP007", "SE40LP008", "SE40LP009", "SE40LP010", "SE40LP011", "SE40LR000", "SE40LR001", "SE40LR002", "SE40LR003", "SE40LR004", "SE40LR005", "SE40MX000", "SE40TF000", "SI00CA500", "SI00CB500", "SI00CD500", "SI00CE500", "SI00CG500", "SI00IG500", "SI00IG501", "SI00LB500", "SI00LB501", "SI00LB502", "SI01CA500", "SI01CA501", "SI01CB500", "SI01CD500", "SI01CE500", "SI01CG500", "SI01IG500", "SI01LB500", "SI02CA500", "SI02CB500", "SI02CD500", "SI02CE500", "SI02LB500", "SI02LB501", "SI02LB502", "SI02LB503", "SI02LP502", "SI02TF500", "SI03LB000", "SI03TF000", "SI04LB000", "SI04TF000", "SI05CA000", "SI05CD000", "SI05CF000", "SI05IG000", "SI05LB000", "SI05LB001", "SI05TC000", "SI05TF000", "SI06CA000", "SI06CA002", "SI06CB000", "SI06CD000", "SI06CF000", "SI06IG000", "SI06LB000", "SI06LB001", "SI06LB002", "SI06TC000", "SI06TF000", "SM00CA500", "SM00CB500", "SM00CD500", "SM00CE500", "SM00CG500", "SM00LB500", "SM00LB501", "SM00LS000", "SM00TF000", "SM00TF001", "SM01CA500", "SM01CB500", "SM01CD500", "SM01CE500", "SM01CG500", "SM01LB500", "SM02CA500", "SM02CB500", "SM02CD500", "SM02CE500", "SM02CG500", "SM02LB000", "SM02LB001", "SM02LB500", "SM02LB501", "SM02LB502", "SM02LB503", "SM02LB504", "SM02LP504", "SM02LP505", "SM02TF000", "SM02TF001", "SM02TF500", "SM02TF501", "SM03LB500", "SM04CA500", "SM04CB500", "SM04CD500", "SM04CE500", "SM04CF500", "SM04CG500", "SM04LB500", "SM04LB501", "SM04LB502", "SM04LB503", "SM04TF000", "SM05CA500", "SM05CB500", "SM05CD000", "SM05CD500", "SM05CE500", "SM05CF500", "SM05LB000", "SM05LB500", "SM05LB501", "SM05LB502", "SM05LP500", "SM05LP501", "SM05LP502", "SM05MA000", "SM05MA001", "SM05MA002", "SM05ME000", "SM05TC000", "SM05TF000", "SM06CA501", "SM06CB501", "SM06CD501", "SM06CE501", "SM06CG501", "SM06LB500", "SM06LB501", "SM06LB502", "SM06LB503", "SM06TF500", "SM07LB000", "SM07TF000", "SM08CA000", "SM08CB000", "SM08CD000", "SM08CE000", "SM08CF000", "SM08LB000", "SM08LB001", "SM08LB002", "SM08LB003", "SM08LB004", "SM08LB005", "SM08LE000", "SM08LE001", "SM08LP000", "SM08LP001", "SM08LP002", "SM08LP003", "SM08MX000", "SM08PS000", "SM08TC000", "SM08TF000", "SM09CA000", "SM09CB000", "SM09CD000", "SM09CE000", "SM09CF000", "SM09LB000", "SM09LB001", "SM09LB002", "SM09LB003", "SM09LB004", "SM09LB005", "SM09LB006", "SM09LB007", "SM09LB008", "SM09LB009", "SM09LB010", "SM09LB011", "SM09LB012", "SM09LE000", "SM09LE001", "SM09LH000", "SM09LH001", "SM09LH002", "SM09LH003", "SM09LH004", "SM09LH005", "SM09LH006", "SM09LP000", "SM09LP001", "SM09LP002", "SM09LP003", "SM09LS000", "SM09LS001", "SM09LS002", "SM09LS003", "SM09LS004", "SM09LS005", "SM09LS006", "SM09MA000", "SM09MH000", "SM09MH001", "SM09MX000", "SM09PA000", "SM09PL000", "SM09PS000", "SM09TC000", "SM09TC001", "SM09TC002", "SM09TC003", "SM09TF000", "SM09TF001", "SM10LB000", "SM10LB001", "SM10TF000", "SM11CA000", "SM11CB000", "SM11CD000", "SM11CE000", "SM11CG000", "SM11LB000", "SM11LB001", "SM11TF000", "SM12CA000", "SM12CB000", "SM12CD000", "SM12CE000", "SM12CF000", "SM12LB000", "SM12LB001", "SM12LB002", "SM12LB003", "SM12LB004", "SM12LB005", "SM12LE000", "SM12LE001", "SM12LP000", "SM12LP001", "SM12LP002", "SM12LP003", "SM12PS000", "SM12TF000", "SM13CA000", "SM13CB000", "SM13CD000", "SM13CE000", "SM13CF000", "SM13IG000", "SM13LB000", "SM13LB001", "SM13LB002", "SM13LB003", "SM13LB004", "SM13LB005", "SM13LB006", "SM13LB007", "SM13LB008", "SM13LB009", "SM13LB010", "SM13LB011", "SM13LB012", "SM13LB013", "SM13LB014", "SM13LE000", "SM13LE001", "SM13LE011", "SM13LH000", "SM13LH001", "SM13LH002", "SM13LH003", "SM13LH004", "SM13LH005", "SM13LH006", "SM13LH007", "SM13LH008", "SM13LH009", "SM13LP000", "SM13LP001", "SM13LP002", "SM13LP003", "SM13LP004", "SM13LP005", "SM13LP006", "SM13LP007", "SM13LP008", "SM13MH000", "SM13MH001", "SM13MH002", "SM13MH003", "SM13MH004", "SM13MH005", "SM13PA000", "SM13PA001", "SM13PL000", "SM13TC000", "SM13TC001", "SM13TC002", "SM13TC003", "SM13TC004", "SM13TC005", "SM13TC006", "SM13TF000", "SM14CA000", "SM14CA001", "SM14CB000", "SM14CD000", "SM14CD001", "SM14CD002", "SM14CE000", "SM14CE001", "SM14CF000", "SM14IG000", "SM14LB000", "SM14LB001", "SM14LB002", "SM14LB003", "SM14LB004", "SM14LB005", "SM14LB006", "SM14LB007", "SM14LB008", "SM14LB009", "SM14LB010", "SM14LB011", "SM14LB012", "SM14LB013", "SM14LB014", "SM14LB015", "SM14LB016", "SM14LB017", "SM14LB018", "SM14LB019", "SM14LB020", "SM14LB021", "SM14LB022", "SM14LB023", "SM14LB024", "SM14LB025", "SM14LB026", "SM14LB027", "SM14LB028", "SM14LB029", "SM14LB030", "SM14LB031", "SM14LB032", "SM14LB033", "SM14LB034", "SM14LB035", "SM14LB036", "SM14LB037", "SM14LB038", "SM14LB039", "SM14LB040", "SM14LE000", "SM14LE001", "SM14LE002", "SM14LE003", "SM14LE004", "SM14LE005", "SM14LE006", "SM14LH000", "SM14LH001", "SM14LH002", "SM14LH003", "SM14LH004", "SM14LH005", "SM14LH006", "SM14LH007", "SM14LH008", "SM14LH009", "SM14LH010", "SM14LH011", "SM14LH012", "SM14LH013", "SM14LH014", "SM14LH015", "SM14LH016", "SM14LH017", "SM14LH018", "SM14LP000", "SM14LP001", "SM14LP002", "SM14LP003", "SM14LP004", "SM14LP005", "SM14LP006", "SM14LP007", "SM14LP008", "SM14LP009", "SM14LP010", "SM14LP011", "SM14LP012", "SM14LP013", "SM14LP014", "SM14LP015", "SM14LP016", "SM14LP017", "SM14LP018", "SM14LP019", "SM14LP020", "SM14LP021", "SM14LP022", "SM14LP023", "SM14LP024", "SM14LP025", "SM14LP026", "SM14LP027", "SM14LP028", "SM14LP029", "SM14LP030", "SM14LR000", "SM14LR001", "SM14LR002", "SM14LR003", "SM14LR004", "SM14LR005", "SM14MA000", "SM14MA001", "SM14MB000", "SM14MD000", "SM14MD001", "SM14MD002", "SM14ME000", "SM14ME001", "SM14MF000", "SM14MH000", "SM14MH001", "SM14MH002", "SM14MH003", "SM14MH004", "SM14MH005", "SM14MH006", "SM14MH007", "SM14PA000", "SM14PA001", "SM14TC000", "SM14TC001", "SM14TC002", "SM14TC003", "SM14TC004", "SM14TC005", "SM14TC006", "SM14TC007", "SM14TC008", "SM14TF000", "SM15CA000", "SM15CA001", "SM15CB000", "SM15CD000", "SM15CE000", "SM15CF000", "SM15IG000", "SM15LB000", "SM15LB001", "SM15LB002", "SM15LB003", "SM15LB004", "SM15LB005", "SM15LB006", "SM15LB007", "SM15LB008", "SM15LB009", "SM15LB010", "SM15LB011", "SM15LB012", "SM15LB013", "SM15LB014", "SM15LB015", "SM15LB016", "SM15LB017", "SM15LB018", "SM15LB019", "SM15LB020", "SM15LB021", "SM15LB022", "SM15LB023", "SM15LB024", "SM15LB025", "SM15LB026", "SM15LE000", "SM15LE001", "SM15LE002", "SM15LH000", "SM15LH001", "SM15LH002", "SM15LH003", "SM15LH004", "SM15LH005", "SM15LH006", "SM15LH007", "SM15LH008", "SM15LH009", "SM15LH010", "SM15LH011", "SM15LH012", "SM15LH013", "SM15LH014", "SM15LH015", "SM15LH016", "SM15LH017", "SM15LH018", "SM15LH019", "SM15LH020", "SM15LH021", "SM15LH022", "SM15LH023", "SM15LH024", "SM15LH025", "SM15LH026", "SM15LP000", "SM15LP001", "SM15LP002", "SM15LP003", "SM15LP004", "SM15LP005", "SM15LP006", "SM15LP007", "SM15LP008", "SM15LP009", "SM15LP010", "SM15LP011", "SM15MB000", "SM15ME000", "SM15MH000", "SM15MH001", "SM15MH002", "SM15MH003", "SM15PA000", "SM15PA001", "SM15PA002", "SM15PA003", "SM15TC000", "SM15TC001", "SM15TC002", "SM15TC003", "SM15TC004", "SM15TF000", "SM16TC000", "SM16TC001", "SM16TC002", "SM17LB000", "SM18CA000", "SM18CA001", "SM18CB000", "SM18CC000", "SM18CD000", "SM18CD001", "SM18CE000", "SM18CF000", "SM18PL000", "SM18TC000", "SM18TC001", "SM19PL000", "TF00LB000", "TF00TC000", "TF00TF000", "TS00CA500", "TS00CA501", "TS00CB500", "TS00CB501", "TS00CE500", "TS00CF000", "TS00CG000", "TS00IG500", "TS00IG501", "TS00LB500", "TS00MF000", "TS01CA500", "TS01CG500", "TS01LB500", "TS02CA000", "TS02CA500", "TS02CA501", "TS02CA502", "TS02CA503", "TS02CB500", "TS02CB501", "TS02CD500", "TS02CE500", "TS02CF000", "TS02CG500", "TS02IG500", "TS02IG501", "TS02IG502", "TS02IG503", "TS02IG504", "TS02IG505", "TS02IG506", "TS02LB000", "TS02LB001", "TS02LB500", "TS02LB501", "TS02LP000", "TS02LP001", "TS02LS000", "TS02LS001", "TS02MD000", "TS02TF000", "TS03CA500", "TS03CB500", "TS03CG500", "TS03IG500", "TS03LB500", "TS03LS000", "TS04CA500", "TS04CB500", "TS04LB500", "TS06CA500", "TS07CA500", "TS07CD500", "TS08LB500", "TS09CA500", "TS09CD500", "TS10CA500", "TS10CB500", "TS10CD500", "TS10CE500", "TS10CG500", "TS10IG500", "TS10LB500", "TS11CA500", "TS11CB500", "TS11CD500", "TS11CE500", "TS11CG500", "TS11IG500", "TS11LB500", "TS12CA500", "TS12CA501", "TS12CA502", "TS12CB500", "TS12CB501", "TS12CD000", "TS12CD500", "TS12CD501", "TS12CE000", "TS12CE500", "TS12CE501", "TS12CF000", "TS12CG500", "TS12CG501", "TS12ID000", "TS12ID001", "TS12ID002", "TS12ID003", "TS12ID004", "TS12ID005", "TS12ID006", "TS12ID007", "TS12ID008", "TS12ID009", "TS12ID500", "TS12ID501", "TS12IG500", "TS12IG501", "TS12IG502", "TS12IG503", "TS12IG504", "TS12IG505", "TS12IG506", "TS12IG507", "TS12IG508", "TS12IG509", "TS12IG510", "TS12IG511", "TS12IG700", "TS12IS500", "TS12LB000", "TS12LB001", "TS12LB002", "TS12LB500", "TS12LB501", "TS12LB502", "TS12LP001", "TS12LP501", "TS12LS000", "TS12LS001", "TS14CA500", "TS14CB500", "TS14CD500", "TS14CE500", "TS14CG500", "TS14IG500", "TS14IG501", "TS14IG502", "TS14LB000", "TS14LB500", "TS14LS000", "TS14MA000", "TS14MD000", "TS14ME000", "TS15CA000", "TS15CA500", "TS15CA501", "TS15CA502", "TS15CB500", "TS15CD500", "TS15CD501", "TS15CE000", "TS15CE500", "TS15CE501", "TS15CF000", "TS15ID000", "TS15ID001", "TS15ID002", "TS15ID003", "TS15ID004", "TS15ID005", "TS15ID006", "TS15ID007", "TS15ID008", "TS15ID009", "TS15ID500", "TS15ID501", "TS15ID502", "TS15ID503", "TS15IG500", "TS15IG501", "TS15IG502", "TS15IS500", "TS15IS501", "TS15LB000", "TS15LB500", "TS15LB501", "TS15LS000", "TS16CA500", "TS16CA501", "TS16CB500", "TS16CB501", "TS16CD500", "TS16CE500", "TS16LB500", "TS16LB501", "TS17CA500", "TS17CA501", "TS17CB500", "TS17CD500", "TS17CE500", "TS17CG500", "TS17ID500", "TS17LB500", "TS17LB501", "TS17LB502", "TS17LB503", "TS17TF000", "TS18LB500", "TS18LB501", "TS18LB502", "TS18LB503", "TS19CA500", "TS19CA501", "TS19CB500", "TS19CB501", "TS19CD500", "TS19CE000", "TS19CE500", "TS19CE501", "TS19CG500", "TS19ID000", "TS19ID001", "TS19ID002", "TS19ID003", "TS19ID004", "TS19ID005", "TS19ID006", "TS19ID007", "TS19ID008", "TS19ID009", "TS19ID010", "TS19ID011", "TS19ID012", "TS19ID013", "TS19ID014", "TS19ID015", "TS19ID500", "TS19ID501", "TS19ID502", "TS19ID503", "TS19IG500", "TS19IG501", "TS19IG502", "TS19IG503", "TS19IG504", "TS19IP000", "TS19IP001", "TS19IP002", "TS19IP003", "TS19IP004", "TS19IP005", "TS19IP006", "TS19IP007", "TS19IP008", "TS19IP009", "TS19IP010", "TS19IS000", "TS19IS001", "TS19IS500", "TS19IS501", "TS19LB000", "TS19LB001", "TS19LB002", "TS19LB003", "TS19LB004", "TS19LB005", "TS19LB006", "TS19LB007", "TS19LB008", "TS19LB500", "TS19LB501", "TS19LB502", "TS19LB503", "TS19LB504", "TS19LB505", "TS19LP000", "TS19LP001", "TS19LP002", "TS19LP500", "TS19MH000", "TS19MH500", "TS19TF000", "TS20CA000", "TS20CB000", "TS20CD000", "TS20CE000", "TS20CE001", "TS20CG000", "TS20ID500", "TS20IG500", "TS20IP000", "TS20IP001", "TS20IP002", "TS20IP003", "TS20IP005", "TS20LB000", "TS20LB001", "TS20LB500", "TS20LB501", "TS20LP000", "TS21CA000", "TS21CD000", "TS21CE000", "TS21CE001", "TS21ID000", "TS21ID001", "TS21ID002", "TS21ID500", "TS21IG700", "TS21IS500", "TS21LB000", "TS21LB001", "TS21LB002", "TS21LB003", "TS21LB004", "TS21LP000", "TS21LP001", "TS21LP002", "TS21LP003", "TS21TF000", "TS22LB500", "TS22LB501", "TS22LB502", "TS23LB500", "TS23LB501", "TS24CA500", "TS24CA501", "TS24CB500", "TS24CD500", "TS24CD501", "TS24CE500", "TS24CE501", "TS24CF500", "TS24CF501", "TS24ID000", "TS24ID001", "TS24ID002", "TS24ID003", "TS24ID004", "TS24ID005", "TS24ID006", "TS24ID007", "TS24ID008", "TS24ID009", "TS24ID010", "TS24ID011", "TS24ID500", "TS24ID501", "TS24ID502", "TS24ID503", "TS24ID504", "TS24IG500", "TS24IG501", "TS24IG502", "TS24IG503", "TS24IG504", "TS24IP000", "TS24IP001", "TS24IP002", "TS24IP003", "TS24IP004", "TS24IP005", "TS24IP006", "TS24IP007", "TS24IP008", "TS24IS000", "TS24IS500", "TS24IS501", "TS24IS502", "TS24LB000", "TS24LB001", "TS24LB002", "TS24LB003", "TS24LB004", "TS24LB500", "TS24LB501", "TS24LB502", "TS24LP000", "TS24LP001", "TS24LP002", "TS24LP500", "TS24LP501", "TS24LP502", "TS24MF000", "TS24MH500", "TS24PS000", "TS24TF000", "TS25CA000", "TS25CA001", "TS25CA002", "TS25CB000", "TS25CB001", "TS25CD000", "TS25CD001", "TS25CE000", "TS25CE001", "TS25CF000", "TS25CF001", "TS25ID000", "TS25ID001", "TS25ID002", "TS25ID003", "TS25ID004", "TS25ID005", "TS25ID006", "TS25ID007", "TS25ID008", "TS25ID009", "TS25ID500", "TS25ID501", "TS25IG500", "TS25IG501", "TS25IG502", "TS25IG503", "TS25IG504", "TS25IG505", "TS25IG506", "TS25IG507", "TS25IG700", "TS25IP000", "TS25IP001", "TS25IP002", "TS25IP003", "TS25IP004", "TS25IP005", "TS25IS500", "TS25IS501", "TS25LB000", "TS25LB001", "TS25LB002", "TS25LB003", "TS25LB004", "TS25LB005", "TS25LB006", "TS25LB007", "TS25LB008", "TS25LB009", "TS25LB010", "TS25LB011", "TS25LB012", "TS25LB013", "TS25LB014", "TS25LB015", "TS25LB016", "TS25LB017", "TS25LB018", "TS25LB019", "TS25LB020", "TS25LB021", "TS25LB022", "TS25LB023", "TS25LB024", "TS25LB025", "TS25LE000", "TS25LE001", "TS25LE002", "TS25LE003", "TS25LE004", "TS25LE005", "TS25LP000", "TS25LP001", "TS25LP002", "TS25LP003", "TS25LP004", "TS25LP005", "TS25LP006", "TS25LP007", "TS25LP008", "TS25LP009", "TS25LP010", "TS25LP011", "TS25LP012", "TS25LP013", "TS25LP014", "TS25LP015", "TS25LP016", "TS25LP017", "TS25LP018", "TS25LP019", "TS25LP020", "TS25MH000", "TS25MH500", "TS25MX000", "TS25PS000", "TS25TC000", "TS25TF000", "TS26CA500", "TS26CA501", "TS26CB500", "TS26CB501", "TS26CD500", "TS26CE500", "TS26CE501", "TS26CF000", "TS26LB000", "TS26LB001", "TS26LB002", "TS26LB003", "TS26LB004", "TS26LB500", "TS26LP000", "TS26LP001", "TS26LP002", "TS26LP003", "TS26LP004", "TS26MF000", "TS26TC000", "TS27CA000", "TS27CA500", "TS27CB500", "TS27CD000", "TS27CD500", "TS27CE500", "TS27CF500", "TS27ID000", "TS27ID001", "TS27ID002", "TS27ID003", "TS27ID004", "TS27ID502", "TS27ID503", "TS27IG000", "TS27IG001", "TS27IG500", "TS27IG501", "TS27IS000", "TS27IS001", "TS27IS500", "TS27IT000", "TS27LB000", "TS27LB001", "TS27LB002", "TS27LB003", "TS27LB004", "TS27LB005", "TS27LB006", "TS27LB007", "TS27LB008", "TS27LB009", "TS27LB010", "TS27LB011", "TS27LB012", "TS27LB013", "TS27LB014", "TS27LB015", "TS27LB016", "TS27LB017", "TS27LB018", "TS27LB019", "TS27LB020", "TS27LB500", "TS27LB501", "TS27LB502", "TS27LE000", "TS27LE001", "TS27LE002", "TS27LE003", "TS27LH000", "TS27LH001", "TS27LP000", "TS27LP001", "TS27LP002", "TS27LP003", "TS27LP004", "TS27LP005", "TS27LP006", "TS27LP007", "TS27LP008", "TS27LP009", "TS27LP010", "TS27LP500", "TS27LP501", "TS27LP502", "TS27LP503", "TS27LP504", "TS27MH001", "TS27MH002", "TS27MH500", "TS27MX000", "TS27PA000", "TS27PP000", "TS27PP001", "TS27PS000", "TS27TC000", "TS27TC001", "TS27TC002", "TS27TC003", "TS27TF001", "TS28CA000", "TS28CA001", "TS28CA002", "TS28CB000", "TS28CD000", "TS28CE000", "TS28CF000", "TS28ID000", "TS28IG000", "TS28LB000", "TS28LB001", "TS28LB002", "TS28LB003", "TS28LB004", "TS28LB005", "TS28LB006", "TS28LB007", "TS28LB008", "TS28LB009", "TS28LB010", "TS28LB011", "TS28LB012", "TS28LB013", "TS28LB500", "TS28LB501", "TS28LB502", "TS28LB503", "TS28LE000", "TS28LE001", "TS28LH000", "TS28LH001", "TS28LH002", "TS28LH003", "TS28LH004", "TS28LH005", "TS28LP000", "TS28LP001", "TS28LP002", "TS28LP003", "TS28LP004", "TS28LP500", "TS28LP501", "TS28LS000", "TS28LS001", "TS28LS002", "TS28LS003", "TS28LS004", "TS28LS005", "TS28LS006", "TS28LS007", "TS28LS008", "TS28LS009", "TS28LS010", "TS28LS011", "TS28LS012", "TS28LS013", "TS28LS014", "TS28LS015", "TS28LS016", "TS28LS017", "TS28LS018", "TS28LS019", "TS28LS020", "TS28MA000", "TS28MA001", "TS28MA002", "TS28MA003", "TS28MD000", "TS28MH000", "TS28MH001", "TS28MH002", "TS28MH003", "TS28MH004", "TS28MH005", "TS28MH006", "TS28MH007", "TS28MH008", "TS28MH009", "TS28MH010", "TS28MH011", "TS28MH012", "TS28MX000", "TS28PA000", "TS28PA001", "TS28PA002", "TS28PA003", "TS28PP000", "TS28PP001", "TS28TC000", "TS28TC001", "TS28TC002", "TS28TF000", "TS30CA000", "TS30CD000", "TS30CE000", "TS30LB500", "TS30MH000", "TS30MX000", "TS30TC000", "TS31CA000", "TS31CA500", "TS31CA501", "TS31CA502", "TS31CB000", "TS31CB500", "TS31CD500", "TS31CD501", "TS31CE000", "TS31CE500", "TS31CE501", "TS31CF000", "TS31CG000", "TS31CG500", "TS31ID000", "TS31ID001", "TS31ID002", "TS31ID003", "TS31ID004", "TS31ID005", "TS31ID006", "TS31ID007", "TS31ID008", "TS31ID500", "TS31ID501", "TS31ID502", "TS31ID503", "TS31ID504", "TS31ID505", "TS31ID506", "TS31ID507", "TS31ID508", "TS31ID509", "TS31IG500", "TS31IG501", "TS31IG502", "TS31IG503", "TS31IG700", "TS31IP000", "TS31LB000", "TS31LB500", "TS31LB501", "TS31LS000", "TS32CA500", "TS32CD500", "TS32LB000", "TS32LB500", "TS32LB501", "TS32LP000", "TS32LP500", "TS32LS000", "TS32MD000", "TS32MH000", "TS32MH500", "TS32PA000", "TS32TF000", "TS33CA000", "TS33CA001", "TS33CB000", "TS33CD000", "TS33CD001", "TS33CE000", "TS33CF000", "TS33ID000", "TS33ID001", "TS33LB000", "TS33LB001", "TS33LB002", "TS33LB003", "TS33LB004", "TS33LB005", "TS33LB006", "TS33LB007", "TS33LB008", "TS33LB009", "TS33LB010", "TS33LB011", "TS33LB012", "TS33LB013", "TS33LB014", "TS33LE000", "TS33LE001", "TS33LE002", "TS33LH000", "TS33LH001", "TS33LH002", "TS33LH003", "TS33LH004", "TS33LP000", "TS33LP001", "TS33LP002", "TS33LP003", "TS33LP004", "TS33LP005", "TS33LP006", "TS33LP007", "TS33LP008", "TS33LP009", "TS33LP010", "TS33LP011", "TS33LP012", "TS33LR000", "TS33LR001", "TS33LR002", "TS33LS000", "TS33MA000", "TS33MB000", "TS33ME000", "TS33MF000", "TS33MH000", "TS33MH001", "TS33MH002", "TS33MH003", "TS33MX000", "TS33PA000", "TS33PA001", "TS33TC000", "TS33TC001", "TS33TC002", "TS33TF000", "TS34LB000", "TS34LH001", "TS34TF000", "TS35CE000", "TS36ID000", "TS37CA000", "TS37CA001", "TS37CD000", "TS37CD001", "TS37CF000", "TS37CG000", "TS37LB000", "TS37LB001", "TS37LP000", "TS37TF000", "TS38CA000", "TS38CA001", "TS38CA002", "TS38CA003", "TS38CB000", "TS38CB001", "TS38CD000", "TS38CD001", "TS38CD002", "TS38CD003", "TS38CE000", "TS38CE001", "TS38CE002", "TS38CF000", "TS38CF001", "TS38CF002", "TS38CF003", "TS38LB000", "TS38LB001", "TS38LB002", "TS38LB003", "TS38LB004", "TS38LB005", "TS38LP000", "TS38LP001", "TS38PS000", "TS38TC000", "TS38TF000", "TS39CA000", "TS39CA001", "TS39CD000", "TS39CD001", "TS39CF000", "TS39ID000", "TS39LB000", "TS39TF000", "TS40IG000", "TS40LB000", "TS40LB001", "TS40LB002", "TS40LB003", "TS40LB004", "TS40LB005", "TS40LB006", "TS40LB007", "TS40LB008", "TS40LH000", "TS40LH001", "TS40LH002", "TS40LP000", "TS40LP001", "TS40MH000", "TS40MH001", "TS40MH002", "TS40PA000", "TS40TC000", "TS40TF000", "TS41PA000", "TS41PA001", "TS42CA000", "TS42CD000", "TS42CE000", "TS42CF000", "TS42IG000", "TS42IG001", "TS42LB005", "TS42LB006", "TS42LB007", "TS42LB008", "TS42LB009", "TS42LB010", "TS42LB011", "TS42LB012", "TS42LB013", "TS42LB014", "TS42LB015", "TS42LB016", "TS42LB017", "TS42LE000", "TS42LH003", "TS42LH004", "TS42LH005", "TS42LH006", "TS42LH007", "TS42LH008", "TS42LH009", "TS42LH010", "TS42LH011", "TS42LH012", "TS42LH013", "TS42LP002", "TS42LP003", "TS42LP004", "TS42LP005", "TS42LP006", "TS42LP007", "TS42LP008", "TS42LR000", "TS42LR001", "TS42LR002", "TS42MA000", "TS42MF000", "TS42MH003", "TS42MH004", "TS42MH005", "TS42MH006", "TS42MH007", "TS42MH008", "TS42MH009", "TS42PA000", "TS42PA001", "TS42PA002", "TS42TC000", "TS42TC001", "TS42TF000", "TS43LB500", "TS44CA000", "TS44CA001", "TS44CB000", "TS44CC000", "TS44CD000", "TS44CD001", "TS44CE000", "TS44CE001", "TS44CE002", "TS44CF000", "TS44ID000", "TS44ID001", "TS44IG000", "TS44LB000", "TS44LB001", "TS44LB002", "TS44LB003", "TS44LB005", "TS44LB007", "TS44LB008", "TS44LB009", "TS44LB011", "TS44LB012", "TS44LB013", "TS44LB014", "TS44LB015", "TS44LB016", "TS44LB017", "TS44LB018", "TS44LB019", "TS44LB020", "TS44LB021", "TS44LB022", "TS44LB023", "TS44LE000", "TS44LE002", "TS44LE003", "TS44LH000", "TS44LH001", "TS44LH003", "TS44LH004", "TS44LH005", "TS44LH007", "TS44LH008", "TS44LH009", "TS44LH010", "TS44LH011", "TS44LH012", "TS44LH013", "TS44LH014", "TS44LH015", "TS44LH016", "TS44LH017", "TS44LH018", "TS44LH019", "TS44LP000", "TS44LP001", "TS44LP002", "TS44LP003", "TS44LP004", "TS44LP005", "TS44LP006", "TS44LP007", "TS44LP010", "TS44LP011", "TS44LP012", "TS44LP013", "TS44LP014", "TS44LP015", "TS44LP016", "TS44LP017", "TS44LP018", "TS44LP019", "TS44LR000", "TS44LR001", "TS44LR004", "TS44LR005", "TS44LR006", "TS44LS000", "TS44LS001", "TS44LS002", "TS44LS003", "TS44LS004", "TS44LS005", "TS44LS006", "TS44LS007", "TS44LS008", "TS44LS009", "TS44LS010", "TS44LS011", "TS44LS012", "TS44LS013", "TS44LS014", "TS44LS015", "TS44LS016", "TS44LS017", "TS44LS018", "TS44LS019", "TS44LS020", "TS44LS021", "TS44LS022", "TS44LS023", "TS44LS024", "TS44LS025", "TS44LS026", "TS44MA000", "TS44MD000", "TS44MH000", "TS44MH001", "TS44MH002", "TS44MH003", "TS44MH004", "TS44MH005", "TS44MH006", "TS44MH007", "TS44MH008", "TS44MH009", "TS44MH010", "TS44MH011", "TS44MH012", "TS44MH013", "TS44MH014", "TS44MH015", "TS44MH016", "TS44MH017", "TS44MH018", "TS44MH019", "TS44MH020", "TS44MH021", "TS44MH022", "TS44MH023", "TS44MH024", "TS44MH025", "TS44MH026", "TS44MH027", "TS44MH028", "TS44MH029", "TS44MH030", "TS44MX000", "TS44PA000", "TS44PA001", "TS44PA002", "TS44PA003", "TS44PA004", "TS44PA005", "TS44PA006", "TS44PA007", "TS44PA008", "TS44PA009", "TS44PA010", "TS44PA011", "TS44PA012", "TS44PL000", "TS44PP001", "TS44TC000", "TS44TC001", "TS44TC002", "TS44TC003", "TS44TC004", "TS44TF000", "TS45TC000", "TS45TF000", "TS46CA000", "TS46CA001", "TS46CB000", "TS46CD000", "TS46CE000", "TS46CF000", "TS46CF001", "TS46LB000", "TS46LB001", "TS46LB002", "TS46LB003", "TS46LB004", "TS46LB005", "TS46LB006", "TS46LB007", "TS46LB008", "TS46LE000", "TS46LE001", "TS46LE003", "TS46LP000", "TS46LP001", "TS46LP002", "TS46LP003", "TS46LP004", "TS46LP005", "TS46LP006", "TS46LP007", "TS46LP008", "TS46MD000", "TS46MF000", "TS46TF000", "TS48MA000", "TS48MD000", "TS48ME000", "TS49CA000", "TS49CG000", "TS49LB000", "TS49LB001", "TS49LP000", "TS49MA000", "TS49MA001", "TS49MA002", "TS49MG000", "TS49TC000", "TS49TF000", "TS50CA000", "TS50CD000", "TS50CE000", "TS50LB000", "TS50LB001", "TS50LB002", "TS50LB003", "TS50LP000", "TS50LP001", "TS50LP002", "TS50LP003", "TS50LS000", "TS50LS001", "TS50LS002", "TS50LS003", "TS50MX000", "TS50TC000", "TS50TF000", "TS50TF001", "TS51LB000", "TS51LB001", "TS51LB002", "TS51LB003", "TS51LH000", "TS51LH001", "TS51LP000", "TS51MH000", "TS51MH001", "TS51MH002", "TS51MH003", "TS51MH004", "TS51MH005", "TS51MH006", "TS51PA000", "TS51PA001", "TS51PA002", "TS51TC000", "TS52CA000", "TS52CA001", "TS52CB000", "TS52CB001", "TS52CC000", "TS52CD000", "TS52CD001", "TS52CD002", "TS52CE000", "TS52CF000", "TS52LB000", "TS52LB001", "TS52LB002", "TS52LB003", "TS52LB004", "TS52LB005", "TS52LB006", "TS52LB007", "TS52LB008", "TS52LB009", "TS52LB010", "TS52LB011", "TS52LB012", "TS52LB013", "TS52LB014", "TS52LB015", "TS52LB016", "TS52LB017", "TS52LB018", "TS52LB019", "TS52LB020", "TS52LB021", "TS52LB022", "TS52LB023", "TS52LB024", "TS52LB025", "TS52LB026", "TS52LE000", "TS52LE001", "TS52LE002", "TS52LH000", "TS52LH001", "TS52LH002", "TS52LH003", "TS52LH004", "TS52LH005", "TS52LH006", "TS52LH007", "TS52LH008", "TS52LH009", "TS52LH010", "TS52LH011", "TS52LH012", "TS52LH013", "TS52LH014", "TS52LH015", "TS52LH016", "TS52LH017", "TS52LH018", "TS52LH019", "TS52LH020", "TS52LH021", "TS52LH022", "TS52LH023", "TS52LH024", "TS52LH025", "TS52LH026", "TS52LP000", "TS52LP001", "TS52LP002", "TS52LP003", "TS52LP004", "TS52LP005", "TS52LP006", "TS52LP007", "TS52LP008", "TS52LP009", "TS52LP010", "TS52LP011", "TS52LP012", "TS52LP013", "TS52LP014", "TS52LP015", "TS52LP016", "TS52LP017", "TS52LR000", "TS52LR001", "TS52LR002", "TS52LR003", "TS52LR004", "TS52LR005", "TS52MH000", "TS52MH001", "TS52MH002", "TS52MH003", "TS52MH004", "TS52MH005", "TS52MH006", "TS52PA000", "TS52PL000", "TS52TC000", "TS52TC001", "TS52TF000", "TS53CA000", "TS53CF000", "TS53LB000", "TS53TF000", "TS54CA000", "TS54CF000", "TS54LB000", "TS54TF000", "TS55CA000", "TS55CB000", "TS55CD000", "TS55CE000", "TS55CF000", "TS55LB000", "TS55LB001", "TS55LB002", "TS55LB003", "TS55LB004", "TS55LB005", "TS55LB006", "TS55LB007", "TS55LB008", "TS55LB009", "TS55LE000", "TS55LE001", "TS55LH000", "TS55LH001", "TS55LH002", "TS55LH003", "TS55LH004", "TS55LH005", "TS55LH006", "TS55LH007", "TS55LH008", "TS55LH009", "TS55LP000", "TS55LP001", "TS55LP002", "TS55LP003", "TS55LP004", "TS55LP005", "TS55MH000", "TS55MH001", "TS55MH002", "TS55PA000", "TS55TF000", "TS56LB000", "TS56LB001", "TS56TF000", "TS57CD000", "TS57LB000", "TS57LB001", "TS57TC000", "TS57TF000", "TS58CA000", "TS58CB000", "TS58CD000", "TS58CE000", "TS58CF000", "TS58LB000", "TS58LB001", "TS58LB002", "TS58LB003", "TS58LB004", "TS58LB005", "TS58LB006", "TS58LB007", "TS58LB008", "TS58LB009", "TS58LB010", "TS58LB011", "TS58LB012", "TS58LB013", "TS58LB014", "TS58LB015", "TS58LB016", "TS58LB017", "TS58LB018", "TS58LB019", "TS58LE000", "TS58LE001", "TS58LH000", "TS58LH001", "TS58LH002", "TS58LH003", "TS58LH004", "TS58LH005", "TS58LH006", "TS58LH007", "TS58LH008", "TS58LH009", "TS58LH010", "TS58LH011", "TS58LH012", "TS58LH013", "TS58LH014", "TS58LH015", "TS58LH016", "TS58LH017", "TS58LH018", "TS58LH019", "TS58LP000", "TS58LP001", "TS58LP002", "TS58LP003", "TS58LP004", "TS58LP005", "TS58LP006", "TS58LP007", "TS58MA000", "TS58MD000", "TS58MX000", "TS58TC000", "TS58TF000", "TS59LB000", "TS59LP000", "TS59TF000", "TS60CA000", "TS60CA001", "TS60CB000", "TS60CB001", "TS60CC000", "TS60CD000", "TS60CD001", "TS60CD002", "TS60CE000", "TS60CF000", "TS60LB000", "TS60LB001", "TS60LB002", "TS60LB003", "TS60LB004", "TS60LB005", "TS60LB006", "TS60LB007", "TS60LB008", "TS60LB009", "TS60LB010", "TS60LB011", "TS60LH000", "TS60LH001", "TS60LH002", "TS60LH003", "TS60LH004", "TS60LH005", "TS60LH006", "TS60LH007", "TS60LH008", "TS60LH009", "TS60LH010", "TS60LH011", "TS60LP000", "TS60LP001", "TS60LP002", "TS60LP003", "TS60LP004", "TS60MH000", "TS60MH001", "TS60MH002", "TS60MH003", "TS60MH004", "TS60MH005", "TS60TC001", "TS60TF000", "TS61CA000", "TS61CB000", "TS61CC000", "TS61CD000", "TS61CD001", "TS61CD002", "TS61CE000", "TS61CF000", "TS61IG000", "TS61LB000", "TS61LB001", "TS61LB002", "TS61LB003", "TS61LB004", "TS61LB005", "TS61LB006", "TS61LB007", "TS61LB008", "TS61LB009", "TS61LB010", "TS61LB011", "TS61LB012", "TS61LB013", "TS61LB014", "TS61LB015", "TS61LB016", "TS61LB017", "TS61LE000", "TS61LE001", "TS61LE002", "TS61LE003", "TS61LE004", "TS61LE005", "TS61LE006", "TS61LE007", "TS61LE008", "TS61LE009", "TS61LE010", "TS61LE011", "TS61LH000", "TS61LH001", "TS61LH002", "TS61LH003", "TS61LH004", "TS61LH005", "TS61LH006", "TS61LH007", "TS61LH008", "TS61LH009", "TS61LH010", "TS61LH011", "TS61LH012", "TS61LH013", "TS61LH014", "TS61LH015", "TS61LH016", "TS61LH017", "TS61LP000", "TS61LP001", "TS61LP002", "TS61LP003", "TS61LP004", "TS61LP005", "TS61LP006", "TS61LP007", "TS61LP008", "TS61LP009", "TS61LP010", "TS61LP011", "TS61LP012", "TS61LP013", "TS61LP014", "TS61LP015", "TS61LP016", "TS61LP017", "TS61LP018", "TS61LR000", "TS61LR001", "TS61LR002", "TS61LR003", "TS61LR004", "TS61LR005", "TS61LS000", "TS61LS001", "TS61LS002", "TS61LS003", "TS61LS004", "TS61LS005", "TS61LS006", "TS61LS007", "TS61LS008", "TS61LS009", "TS61LS010", "TS61LS011", "TS61LS012", "TS61LS013", "TS61LS014", "TS61LS015", "TS61LS016", "TS61LS017", "TS61LS018", "TS61LS019", "TS61LS020", "TS61LS021", "TS61LS022", "TS61LS023", "TS61LS024", "TS61LS025", "TS61LS026", "TS61LS027", "TS61LS028", "TS61LS029", "TS61LS030", "TS61LS031", "TS61LS032", "TS61LS033", "TS61LS034", "TS61LS035", "TS61MA000", "TS61MB000", "TS61MC000", "TS61MD000", "TS61MD001", "TS61MD002", "TS61ME000", "TS61MF000", "TS61TC000", "TS61TC001", "TS61TF000", "TS62CA000", "TS62CD000", "TS62CD001", "TS62CE000", "TS62LB000", "TS62LB001", "TS62LB002", "TS62LB003", "TS62LB004", "TS62LB005", "TS62LB006", "TS62LB007", "TS62LB008", "TS62LB009", "TS62LB010", "TS62LB011", "TS62LE000", "TS62LE001", "TS62LP000", "TS62LP001", "TS62LP002", "TS62LP003", "TS62LP004", "TS62LP005", "TS62LP006", "TS62LP007", "TS62LP008", "TS62LP009", "TS62LP010", "TS62LP011", "TS62LR000", "TS62LR001", "TS62LR002", "TS62LR003", "TS62MH000", "TS62MH001", "TS62MH002", "TS62TF000", "TS63MD000", "TS63TC000", "TS64LB000", "TS64TF000", "TS65CA000", "TS65CA001", "TS65CB000", "TS65CC000", "TS65CD000", "TS65CD001", "TS65CE000", "TS65CE001", "TS65CF000", "TS65LB000", "TS65LB001", "TS65LB002", "TS65LB003", "TS65LB004", "TS65LB005", "TS65LB006", "TS65LB007", "TS65LB008", "TS65LB009", "TS65LB010", "TS65LB011", "TS65LB012", "TS65LB013", "TS65LB014", "TS65LB015", "TS65LB016", "TS65LB017", "TS65LB018", "TS65LB019", "TS65LB020", "TS65LB021", "TS65LB022", "TS65LB023", "TS65LB024", "TS65LB025", "TS65LB026", "TS65LB027", "TS65LB028", "TS65LB029", "TS65LB030", "TS65LB031", "TS65LB032", "TS65LB033", "TS65LB034", "TS65LB035", "TS65LB036", "TS65LB037", "TS65LB038", "TS65LB039", "TS65LB040", "TS65LB041", "TS65LE000", "TS65LE001", "TS65LE002", "TS65LH000", "TS65LH001", "TS65LH002", "TS65LH003", "TS65LH004", "TS65LH005", "TS65LH006", "TS65LH007", "TS65LH008", "TS65LH009", "TS65LH010", "TS65LH011", "TS65LH012", "TS65LH013", "TS65LH014", "TS65LH015", "TS65LH016", "TS65LH017", "TS65LH018", "TS65LH019", "TS65LH020", "TS65LH021", "TS65LH022", "TS65LH023", "TS65LH024", "TS65LH025", "TS65LH026", "TS65LH027", "TS65LH028", "TS65LH029", "TS65LH030", "TS65LH031", "TS65LH032", "TS65LH033", "TS65LH034", "TS65LH035", "TS65LH036", "TS65LH037", "TS65LH038", "TS65LH039", "TS65LH040", "TS65LH041", "TS65LP000", "TS65LP001", "TS65LP002", "TS65LP003", "TS65LP004", "TS65LP005", "TS65LP006", "TS65LP007", "TS65LP008", "TS65LP009", "TS65LP010", "TS65LP011", "TS65LP012", "TS65LP013", "TS65LP014", "TS65LP015", "TS65LP016", "TS65LP017", "TS65LP018", "TS65LP019", "TS65LP020", "TS65LP021", "TS65LP022", "TS65LP023", "TS65LP024", "TS65LP025", "TS65LP026", "TS65LR000", "TS65LR001", "TS65LR002", "TS65LR003", "TS65LR004", "TS65LR005", "TS65MA000", "TS65MD000", "TS65MH000", "TS65MH001", "TS65MH002", "TS65MH003", "TS65MH004", "TS65MH005", "TS65MH006", "TS65MH007", "TS65MX000", "TS65PA000", "TS65PA001", "TS65PL000", "TS65TC000", "TS65TC001", "TS65TF000", "TS66CA000", "TS66CA001", "TS66CA002", "TS66CB000", "TS66CB001", "TS66CC000", "TS66CD000", "TS66CD001", "TS66CD002", "TS66CE000", "TS66CF000", "TS66IG000", "TS66IG001", "TS66LB000", "TS66LB001", "TS66LB002", "TS66LB003", "TS66LB004", "TS66LB005", "TS66LB006", "TS66LB007", "TS66LB008", "TS66LB009", "TS66LB010", "TS66LB011", "TS66LB012", "TS66LB013", "TS66LB014", "TS66LB015", "TS66LB016", "TS66LB017", "TS66LB018", "TS66LB019", "TS66LB020", "TS66LB021", "TS66LB022", "TS66LB023", "TS66LB024", "TS66LB025", "TS66LB026", "TS66LB027", "TS66LB028", "TS66LB029", "TS66LB030", "TS66LB031", "TS66LB032", "TS66LB033", "TS66LB034", "TS66LB035", "TS66LB036", "TS66LB037", "TS66LB038", "TS66LB039", "TS66LB040", "TS66LB041", "TS66LB042", "TS66LB043", "TS66LB044", "TS66LB045", "TS66LB046", "TS66LB047", "TS66LB048", "TS66LB049", "TS66LB050", "TS66LB051", "TS66LB052", "TS66LB053", "TS66LB054", "TS66LB055", "TS66LB056", "TS66LB057", "TS66LB058", "TS66LB059", "TS66LB060", "TS66LB061", "TS66LB062", "TS66LB063", "TS66LB064", "TS66LB065", "TS66LB066", "TS66LB067", "TS66LB068", "TS66LB069", "TS66LB070", "TS66LB071", "TS66LB072", "TS66LB073", "TS66LB074", "TS66LB075", "TS66LB076", "TS66LB077", "TS66LB078", "TS66LB079", "TS66LB080", "TS66LB081", "TS66LB082", "TS66LB083", "TS66LE000", "TS66LE001", "TS66LE002", "TS66LE003", "TS66LE004", "TS66LE005", "TS66LH000", "TS66LH001", "TS66LH002", "TS66LH003", "TS66LH004", "TS66LH005", "TS66LH006", "TS66LH007", "TS66LH008", "TS66LH009", "TS66LH010", "TS66LH011", "TS66LH012", "TS66LH013", "TS66LH014", "TS66LH015", "TS66LH016", "TS66LH017", "TS66LH018", "TS66LH019", "TS66LH020", "TS66LH021", "TS66LH022", "TS66LH023", "TS66LH024", "TS66LH025", "TS66LH026", "TS66LH027", "TS66LH028", "TS66LH029", "TS66LH030", "TS66LH031", "TS66LH032", "TS66LH033", "TS66LH034", "TS66LH035", "TS66LH036", "TS66LH037", "TS66LH038", "TS66LH039", "TS66LH040", "TS66LH041", "TS66LH042", "TS66LH043", "TS66LH044", "TS66LH045", "TS66LH046", "TS66LH047", "TS66LH048", "TS66LH049", "TS66LH050", "TS66LH051", "TS66LH052", "TS66LH053", "TS66LH054", "TS66LH055", "TS66LH056", "TS66LH057", "TS66LH058", "TS66LH059", "TS66LH060", "TS66LH061", "TS66LH062", "TS66LH063", "TS66LH064", "TS66LH065", "TS66LH066", "TS66LH067", "TS66LH068", "TS66LH069", "TS66LH070", "TS66LH071", "TS66LH072", "TS66LH073", "TS66LH074", "TS66LH075", "TS66LH076", "TS66LH077", "TS66LH078", "TS66LH079", "TS66LH080", "TS66LH081", "TS66LH082", "TS66LH083", "TS66LP000", "TS66LP001", "TS66LP002", "TS66LP003", "TS66LP004", "TS66LP005", "TS66LP006", "TS66LP007", "TS66LP008", "TS66LP009", "TS66LP010", "TS66LP011", "TS66LP012", "TS66LP013", "TS66LP014", "TS66LP015", "TS66LP016", "TS66LP017", "TS66LP018", "TS66LP019", "TS66LP020", "TS66LP021", "TS66LP022", "TS66LP023", "TS66LP024", "TS66LP025", "TS66LP026", "TS66LP027", "TS66LP028", "TS66LP029", "TS66LP030", "TS66LP031", "TS66LP032", "TS66LP033", "TS66LP034", "TS66LP035", "TS66LP036", "TS66LP037", "TS66LP038", "TS66LP039", "TS66LP040", "TS66LP041", "TS66LP042", "TS66LP043", "TS66LP044", "TS66LP045", "TS66LP046", "TS66LP047", "TS66LR000", "TS66LR001", "TS66LR002", "TS66LR003", "TS66LR004", "TS66LR005", "TS66LR006", "TS66LR007", "TS66LR008", "TS66LR009", "TS66LR010", "TS66LR011", "TS66LS000", "TS66LS001", "TS66MA000", "TS66MB000", "TS66MH000", "TS66MH001", "TS66MH002", "TS66MH003", "TS66MH004", "TS66MH005", "TS66MH006", "TS66MH007", "TS66MH008", "TS66MH011", "TS66MH012", "TS66MH013", "TS66MH014", "TS66MH015", "TS66MH016", "TS66MH017", "TS66MH018", "TS66MH019", "TS66MH021", "TS66MH022", "TS66MH023", "TS66MH024", "TS66MH025", "TS66MH026", "TS66MH027", "TS66MH028", "TS66MH029", "TS66MH030", "TS66MH031", "TS66MH032", "TS66MH033", "TS66MH035", "TS66MH036", "TS66MH037", "TS66MH038", "TS66MH039", "TS66MH040", "TS66MH041", "TS66MX000", "TS66PA000", "TS66PA001", "TS66PA002", "TS66PA003", "TS66PA004", "TS66PA005", "TS66PA006", "TS66PA007", "TS66PA008", "TS66TC000", "TS66TC001", "TS66TC002", "TS66TC003", "TS66TC004", "TS66TC005", "TS66TF000", "TS66TF001", "TS67CA000", "TS67CA001", "TS67CB000", "TS67CB001", "TS67CC000", "TS67CD000", "TS67CD001", "TS67CE000", "TS67CF000", "TS67LB000", "TS67LB001", "TS67LB002", "TS67LB003", "TS67LB004", "TS67LB005", "TS67LB006", "TS67LB007", "TS67LB008", "TS67LB009", "TS67LB010", "TS67LB011", "TS67LB012", "TS67LB013", "TS67LB014", "TS67LB015", "TS67LB016", "TS67LB017", "TS67LB018", "TS67LB019", "TS67LB020", "TS67LB021", "TS67LB022", "TS67LB023", "TS67LE000", "TS67LE001", "TS67LH000", "TS67LH001", "TS67LH002", "TS67LH003", "TS67LH004", "TS67LH005", "TS67LH006", "TS67LH007", "TS67LH008", "TS67LH009", "TS67LH010", "TS67LH011", "TS67LH012", "TS67LH013", "TS67LH014", "TS67LH015", "TS67LH016", "TS67LH017", "TS67LH018", "TS67LH019", "TS67LH020", "TS67LH021", "TS67LH022", "TS67LH023", "TS67LP000", "TS67LP001", "TS67LP002", "TS67LP003", "TS67LP004", "TS67LP005", "TS67LP006", "TS67LP007", "TS67LP008", "TS67LP009", "TS67LP010", "TS67LP011", "TS67LP012", "TS67LP013", "TS67LP014", "TS67LP015", "TS67LR000", "TS67LR001", "TS67LR002", "TS67LR003", "TS67MH000", "TS67MH001", "TS67MH002", "TS67MH003", "TS67MH004", "TS67PA000", "TS67TF000", "TS69CA000", "TS69CD000", "TS69CF000", "TS69IG000", "TS69LB000", "TS69LB001", "TS69LB002", "TS69LB003", "TS69LB004", "TS69LB005", "TS69LB006", "TS69LB007", "TS69LB008", "TS69LB009", "TS69LB010", "TS69LB011", "TS69LB012", "TS69LB013", "TS69LB017", "TS69LE000", "TS69LE001", "TS69LH000", "TS69LH001", "TS69LH002", "TS69LH003", "TS69LH004", "TS69LH005", "TS69LH006", "TS69LH007", "TS69LH008", "TS69LH009", "TS69LH010", "TS69LH011", "TS69LH012", "TS69LH013", "TS69LP000", "TS69LP001", "TS69LP002", "TS69LP003", "TS69LP004", "TS69LP005", "TS69LP006", "TS69LP007", "TS69LS000", "TS69LS001", "TS69LS002", "TS69LS003", "TS69LS004", "TS69LS005", "TS69LS006", "TS69LS007", "TS69LS008", "TS69LS009", "TS69LS010", "TS69LS011", "TS69LS012", "TS69LS013", "TS69MA000", "TS69MX000", "TS69PA000", "TS69TC000", "TS69TC001", "TS69TC002", "TS69TF000", "TS70LB000", "TS70LB001", "TS70LP000", "TS70TF000", "TS71CA000", "TS71CA001", "TS71CA002", "TS71CA003", "TS71CA004", "TS71CB000", "TS71CC000", "TS71CD000", "TS71CD001", "TS71CD002", "TS71CD003", "TS71CD004", "TS71CD005", "TS71CD006", "TS71CE000", "TS71CE001", "TS71CE002", "TS71CE003", "TS71CF000", "TS71CF001", "TS71CF002", "TS71LB000", "TS71LB001", "TS71LB002", "TS71LB003", "TS71LB004", "TS71LB005", "TS71LB006", "TS71LB007", "TS71LB008", "TS71LB009", "TS71LB010", "TS71LB011", "TS71LB012", "TS71LB013", "TS71LB014", "TS71LB015", "TS71LB016", "TS71LB017", "TS71LB018", "TS71LB019", "TS71LB020", "TS71LB021", "TS71LB022", "TS71LB023", "TS71LB024", "TS71LB025", "TS71LB026", "TS71LB027", "TS71LB028", "TS71LB029", "TS71LB030", "TS71LB031", "TS71LB032", "TS71LB033", "TS71LB034", "TS71LB035", "TS71LB036", "TS71LB037", "TS71LB038", "TS71LB039", "TS71LB040", "TS71LB041", "TS71LB042", "TS71LB043", "TS71LB044", "TS71LE000", "TS71LE001", "TS71LE002", "TS71LH000", "TS71LH001", "TS71LH002", "TS71LH003", "TS71LH004", "TS71LH005", "TS71LH006", "TS71LH007", "TS71LH008", "TS71LH009", "TS71LH010", "TS71LH011", "TS71LH012", "TS71LH013", "TS71LH014", "TS71LH015", "TS71LH016", "TS71LH017", "TS71LH018", "TS71LH019", "TS71LH020", "TS71LH021", "TS71LH022", "TS71LH023", "TS71LH024", "TS71LH025", "TS71LH026", "TS71LH027", "TS71LH028", "TS71LH029", "TS71LH030", "TS71LH031", "TS71LH032", "TS71LH033", "TS71LH034", "TS71LH035", "TS71LH036", "TS71LH037", "TS71LH038", "TS71LH039", "TS71LH040", "TS71LH041", "TS71LH042", "TS71LH043", "TS71LH044", "TS71LP000", "TS71LP001", "TS71LP002", "TS71LP003", "TS71LP004", "TS71LP005", "TS71LP006", "TS71LP007", "TS71LP008", "TS71LP009", "TS71LP010", "TS71LP011", "TS71LP012", "TS71LP013", "TS71LP014", "TS71LP015", "TS71LP016", "TS71LP017", "TS71LP018", "TS71LP019", "TS71LP020", "TS71LP021", "TS71LP022", "TS71LP023", "TS71LP024", "TS71LP025", "TS71LP026", "TS71LP027", "TS71LP028", "TS71LP029", "TS71LR000", "TS71LR001", "TS71LR002", "TS71LR003", "TS71LR004", "TS71LR005", "TS71MA000", "TS71MH000", "TS71MH001", "TS71MH002", "TS71MH003", "TS71MH004", "TS71MH005", "TS71MH006", "TS71MH007", "TS71MH008", "TS71MH009", "TS71MH010", "TS71MH011", "TS71MH012", "TS71MH013", "TS71MH014", "TS71MH015", "TS71MH016", "TS71MH017", "TS71MX000", "TS71MX001", "TS71PA000", "TS71PA001", "TS71PA002", "TS71PA003", "TS71PA004", "TS71PA005", "TS71PA006", "TS71TC000", "TS71TC001", "TS71TC002", "TS71TF000", "TS72IG000", "TS72LB000", "TS72LB001", "TS72LB002", "TS72LB003", "TS72LB004", "TS72LB006", "TS72LP000", "TS72LP001", "TS72LP002", "TS72LP003", "TS72MD000", "TS72TF000", "TS74CA000", "TS74CA001", "TS74CA002", "TS74CA003", "TS74CA004", "TS74CA005", "TS74CA007", "TS74CB000", "TS74CB002", "TS74CC000", "TS74CC001", "TS74CC002", "TS74CD001", "TS74CD002", "TS74CD003", "TS74CD004", "TS74CD005", "TS74CE000", "TS74CE002", "TS74CF000", "TS74CF001", "TS74CF002", "TS74IG000", "TS74IG001", "TS74LB000", "TS74LB001", "TS74LB002", "TS74LB003", "TS74LB004", "TS74LB005", "TS74LB006", "TS74LB007", "TS74LB008", "TS74LB009", "TS74LB010", "TS74LB011", "TS74LB012", "TS74LB013", "TS74LB014", "TS74LB015", "TS74LB016", "TS74LB017", "TS74LB018", "TS74LB019", "TS74LB020", "TS74LB021", "TS74LB022", "TS74LB023", "TS74LE000", "TS74LE001", "TS74LH000", "TS74LH001", "TS74LH002", "TS74LH003", "TS74LH004", "TS74LH005", "TS74LH006", "TS74LH007", "TS74LH008", "TS74LH009", "TS74LH010", "TS74LH011", "TS74LH012", "TS74LH013", "TS74LH014", "TS74LH015", "TS74LH016", "TS74LH017", "TS74LH018", "TS74LH019", "TS74LH020", "TS74LH021", "TS74LH022", "TS74LH023", "TS74LP000", "TS74LP001", "TS74LP002", "TS74LP003", "TS74LP004", "TS74LP005", "TS74LP006", "TS74LP007", "TS74LP008", "TS74LP009", "TS74LP010", "TS74LP011", "TS74LR000", "TS74LR001", "TS74LR002", "TS74LR003", "TS74LS000", "TS74LS001", "TS74LS002", "TS74LS003", "TS74LS004", "TS74LS005", "TS74LS006", "TS74LS007", "TS74LS008", "TS74LS009", "TS74LS010", "TS74LS011", "TS74LS012", "TS74LS013", "TS74LS014", "TS74LS015", "TS74LS016", "TS74LS017", "TS74LS018", "TS74LS019", "TS74LS020", "TS74LS021", "TS74LS022", "TS74LS023", "TS74MA000", "TS74MF000", "TS74MH000", "TS74MH001", "TS74MH002", "TS74MH003", "TS74MH004", "TS74MH005", "TS74MH006", "TS74MH007", "TS74MH008", "TS74MH009", "TS74MH010", "TS74MH011", "TS74MH012", "TS74MH013", "TS74MH014", "TS74MH015", "TS74MH016", "TS74MH017", "TS74MH018", "TS74MH019", "TS74MH020", "TS74MH021", "TS74MH022", "TS74MH023", "TS74MH024", "TS74MH025", "TS74MX000", "TS74PA000", "TS74PA001", "TS74PA002", "TS74PA003", "TS74PA004", "TS74TC000", "TS74TC001", "TS74TC002", "TS74TC003", "TS74TC004", "TS74TF000", "TS75CA000", "TS75CA001", "TS75CB000", "TS75CC000", "TS75CD000", "TS75CE000", "TS75CF000", "TS75IG000", "TS75IG001", "TS75LB000", "TS75LB001", "TS75LB002", "TS75LB003", "TS75LB004", "TS75LB005", "TS75LB006", "TS75LB007", "TS75LB008", "TS75LB009", "TS75LB010", "TS75LB011", "TS75LB018", "TS75LB019", "TS75LB020", "TS75LB021", "TS75LB022", "TS75LB023", "TS75LB024", "TS75LB025", "TS75LB026", "TS75LB027", "TS75LB028", "TS75LB029", "TS75LE000", "TS75LE001", "TS75LE002", "TS75LE003", "TS75LP000", "TS75LP001", "TS75LP002", "TS75LP005", "TS75LP006", "TS75LP007", "TS75LP008", "TS75LP009", "TS75LP010", "TS75LP011", "TS75LP012", "TS75LP013", "TS75LP014", "TS75LP015", "TS75LP016", "TS75LP017", "TS75LR000", "TS75LR001", "TS75LR002", "TS75LR003", "TS75LR004", "TS75LR005", "TS75LR006", "TS75LR007", "TS75LS000", "TS75LS001", "TS75LS002", "TS75LS003", "TS75LS004", "TS75LS005", "TS75MA000", "TS75MA001", "TS75MD000", "TS75MD001", "TS75MH000", "TS75MH001", "TS75MH002", "TS75MH003", "TS75MH004", "TS75MH005", "TS75MH006", "TS75MH007", "TS75MH008", "TS75MH009", "TS75MH010", "TS75MH011", "TS75MH012", "TS75MH013", "TS75MH014", "TS75MX000", "TS75PA000", "TS75PA001", "TS75PA002", "TS75PA003", "TS75PL000", "TS75TC000", "TS75TC001", "TS75TF000", "TS76CA000", "TS77IG000", "TS77TC000", "TS78IG000", "TS78TC000", "TS79CA000", "TS79CG000", "TS79LB000", "TS79TC000", "TS79TF000", "TS82CA000", "TS82CA001", "TS82CB000", "TS82CD000", "TS82CE000", "TS82CF000", "TS82PA000", "TS82TF000", "TS83CA000", "TS83CA001", "TS83CA002", "TS83CA003", "TS83CB000", "TS83CC000", "TS83CD000", "TS83CD001", "TS83CF000", "TS83IG000", "TS83LB000", "TS83LB001", "TS83LB002", "TS83LB003", "TS83LB004", "TS83LB005", "TS83LB006", "TS83LB007", "TS83LB008", "TS83LB009", "TS83LB010", "TS83LB011", "TS83LB012", "TS83LB013", "TS83LB014", "TS83LB015", "TS83LB016", "TS83LB017", "TS83LB018", "TS83LB019", "TS83LB020", "TS83LB021", "TS83LB022", "TS83LE000", "TS83LE001", "TS83LH000", "TS83LH001", "TS83LH002", "TS83LH003", "TS83LH004", "TS83LH005", "TS83LH006", "TS83LH007", "TS83LH008", "TS83LH009", "TS83LH010", "TS83LP000", "TS83LP001", "TS83LP002", "TS83LP003", "TS83LP004", "TS83LP005", "TS83LP006", "TS83LP007", "TS83LP008", "TS83LP009", "TS83LP010", "TS83LP011", "TS83LP012", "TS83LP013", "TS83LP014", "TS83LP015", "TS83LP016", "TS83LP017", "TS83LP018", "TS83LR000", "TS83LR001", "TS83MX000", "TS83PI000", "TS83PI001", "TS83TF000", "TS99LB000", "TW00CA500", "TW00CB500", "TW00CD500", "TW00CE500", "TW00CF500", "TW00IG500", "TW00IG501", "TW00LB500", "TW01IS500", "TW02CA000", "TW02CA500", "TW02CB500", "TW02CD500", "TW02CE500", "TW02CF500", "TW02IG000", "TW02IG500", "TW02IG501", "TW02IG502", "TW02IG503", "TW02IG504", "TW02IG505", "TW02IG506", "TW02IS500", "TW02IS501", "TW02IS502", "TW02IS503", "TW02IS504", "TW02IS505", "TW02IS506", "TW02LB000", "TW02LB001", "TW02LB500", "TW02LB501", "TW02LP000", "TW02LP001", "TW02MG500", "TW02TF000", "UM00CA500", "UM00CB500", "UM00IG500", "UM00IG501", "UM00LB000", "UM00LB500", "UM00LB501", "UM00TF000", "UM01CA500", "UM01CB500", "UM01IG500", "UM01LB500", "UM01LS500", "UM02CA500", "UM02LB500", "UM03CA500", "UM03CB500", "UM03CD500", "UM03CE500", "UM03CF500", "UM03IG500", "UM03IG501", "UM03IG502", "UM03IG503", "UM03LB500", "UM03LB501", "UM03LB502", "UM03LP502", "UM03LS500", "UM05CA500", "UM05CB500", "UM05IG500", "UM05IG501", "UM05LB500", "UM05LB501", "UM05LB502", "UM05LB503", "UM07CA500", "UM07CB500", "UM07CD500", "UM07CE500", "UM07CF500", "UM07ID500", "UM07ID501", "UM07ID502", "UM07IG500", "UM07IG501", "UM07IS500", "UM07IS501", "UM07IS502", "UM07IS503", "UM07IS504", "UM07IS505", "UM07LB500", "UM07LB501", "UM07LB502", "UM07LB503", "UM07LB504", "UM07LB505", "UM07LP502", "UM07LP503", "UM07MA000", "UM07MA001", "UM07MA002", "UM07MA003", "UM07MA004", "UM08LB500", "UM08LB501", "UM09CA500", "UM09CB500", "UM09CD500", "UM09CE500", "UM09CE501", "UM09CF500", "UM09IG500", "UM09IG501", "UM09LB500", "UM09LB501", "UM09LP500", "UM09LP501", "UM10CA500", "UM10CD500", "UM10CE500", "UM10CE501", "UM10CF500", "UM10IG500", "UM10IG501", "UM10LB500", "UM10LB501", "UM10LP500", "UM10LP501", "UM10TF500", "UM11LB500", "UM12CA000", "UM12CA001", "UM12CA002", "UM12CA003", "UM12CB000", "UM12CD000", "UM12CD001", "UM12CE000", "UM12CE001", "UM12CE002", "UM12CF000", "UM12LB000", "UM12LB001", "UM12LB002", "UM12LB003", "UM12LB004", "UM12LB005", "UM12LB006", "UM12LB007", "UM12LB008", "UM12LB009", "UM12LB010", "UM12LB011", "UM12LB012", "UM12LB013", "UM12LB014", "UM12LB015", "UM12LB016", "UM12LB017", "UM12LB018", "UM12LB019", "UM12LB020", "UM12LB021", "UM12LE000", "UM12LE001", "UM12LE002", "UM12LH000", "UM12LH001", "UM12LH002", "UM12LH003", "UM12LH004", "UM12LH005", "UM12LH006", "UM12LH007", "UM12LP000", "UM12LP001", "UM12LP002", "UM12LP003", "UM12LP004", "UM12LP005", "UM12LP006", "UM12LP007", "UM12LP008", "UM12LP009", "UM12LP010", "UM12LP011", "UM12LP012", "UM12LP013", "UM12LP014", "UM12LP015", "UM12LP016", "UM12LR000", "UM12LR001", "UM12LR002", "UM12LR003", "UM12MH000", "UM12MH001", "UM12MH002", "UM12MH003", "UM12MH004", "UM12MH005", "UM12PA000", "UM12PA001", "UM12TC000", "UM12TC001", "UM12TC002", "UM12TC003", "UM12TC004", "UM12TC005", "UM12TF000", "UM13CA000", "UM13CA001", "UM13CB000", "UM13CD000", "UM13CE000", "UM13CF000", "UM13LB000", "UM13LB001", "UM13LB002", "UM13LB003", "UM13LB004", "UM13LB005", "UM13LB006", "UM13LB007", "UM13LB008", "UM13LB009", "UM13LB010", "UM13LB011", "UM13LB012", "UM13LB013", "UM13LE000", "UM13LE001", "UM13LH000", "UM13LH001", "UM13LH002", "UM13LH003", "UM13LH004", "UM13LH005", "UM13LH006", "UM13LP000", "UM13LP001", "UM13LP002", "UM13LP003", "UM13LS000", "UM13LS001", "UM13LS002", "UM13LS003", "UM13LS004", "UM13LS005", "UM13LS006", "UM13MH000", "UM13MH001", "UM13MH002", "UM13PA000", "UM13PL000", "UM13TC000", "UM13TC001", "UM13TC002", "UM13TC003", "UM13TC004", "UM13TC005", "UM13TC006", "UM13TC007", "UM13TF000", "UM15TC000", "UM16LB000", "UM16TF000", "UM17CA000", "UM17CB000", "UM17CD000", "UM17CE000", "UM17CF000", "UM17LB000", "UM17LB001", "UM17LB002", "UM17LB003", "UM17LB004", "UM17LB005", "UM17LB006", "UM17LB007", "UM17LB008", "UM17LB009", "UM17LB010", "UM17LB011", "UM17LE000", "UM17LE001", "UM17LH000", "UM17LH001", "UM17LH002", "UM17LH003", "UM17LH004", "UM17LH005", "UM17LP000", "UM17LP001", "UM17LP002", "UM17LP003", "UM17LP004", "UM17LP005", "UM17LP006", "UM17LP007", "UM17MH000", "UM17MH001", "UM17PA000", "UM17TC000", "UM17TF000", "UM18CA000", "UM18CB000", "UM18CD000", "UM18CE000", "UM18CF000", "UM18LB000", "UM18LB001", "UM18LB002", "UM18LB003", "UM18LB004", "UM18LB005", "UM18LB006", "UM18LB007", "UM18LB008", "UM18LB009", "UM18LE000", "UM18LE001", "UM18LP000", "UM18LP001", "UM18LP002", "UM18LP003", "UM18LP004", "UM18LP005", "UM18PA000", "UM18PL000", "UM18TC000", "UM18TF000", "UM19CA000", "UM19CB000", "UM19CD000", "UM19CE000", "UM19MH000", "UM19MH001", "UM19PA000", "UM19TC000", "UM20CA000", "UM20CD000", "UM20CE000", "UM20CF000", "UM20LB000", "UM20LB001", "UM20LB002", "UM20LB003", "UM20LB004", "UM20LE000", "UM20LE001", "UM20LP000", "UM20LP001", "UM20LP002", "UM20LP003", "UM20LP004", "UM20LP005", "UM20LS000", "UM20TC000", "UM20TC001", "UM20TF000", "UM21CA000", "UM21CD000", "UM21CE000", "UM21CF000", "UM21LB000", "UM21LB001", "UM21LB002", "UM21LB003", "UM21LB004", "UM21LB005", "UM21LB006", "UM21LB007", "UM21LB008", "UM21LB009", "UM21LB010", "UM21LB011", "UM21LB012", "UM21LE000", "UM21LE001", "UM21LE003", "UM21LP000", "UM21LP001", "UM21LP002", "UM21LP003", "UM21LP004", "UM21LP005", "UM21LP008", "UM21MA000", "UM21MX000", "UM21TC000", "UM21TC001", "UM21TC002", "UM21TC003", "UM21TF000", "UM22CA000", "UM22CA001", "UM22CB000", "UM22CC000", "UM22CD000", "UM22CD001", "UM22CE000", "UM22CF000", "UM22LB000", "UM22LB001", "UM22LB002", "UM22LB003", "UM22LB004", "UM22LB005", "UM22LB006", "UM22LB007", "UM22LB008", "UM22LB009", "UM22LB010", "UM22LB011", "UM22LB012", "UM22LB013", "UM22LB014", "UM22LB015", "UM22LB016", "UM22LB017", "UM22LB018", "UM22LB019", "UM22LB020", "UM22LB021", "UM22LB022", "UM22LB023", "UM22LB024", "UM22LB025", "UM22LB026", "UM22LB027", "UM22LB028", "UM22LB029", "UM22LB030", "UM22LB031", "UM22LB032", "UM22LB033", "UM22LB034", "UM22LB035", "UM22LB036", "UM22LB037", "UM22LB038", "UM22LB039", "UM22LB040", "UM22LB041", "UM22LB042", "UM22LB043", "UM22LB044", "UM22LB045", "UM22LB046", "UM22LB047", "UM22LB048", "UM22LB049", "UM22LB050", "UM22LB051", "UM22LB052", "UM22LB053", "UM22LB054", "UM22LB055", "UM22LB056", "UM22LB057", "UM22LB058", "UM22LB059", "UM22LB060", "UM22LB061", "UM22LB062", "UM22LB063", "UM22LB064", "UM22LB065", "UM22LB066", "UM22LB067", "UM22LB068", "UM22LB069", "UM22LB070", "UM22LB071", "UM22LB072", "UM22LB073", "UM22LB074", "UM22LB075", "UM22LB076", "UM22LB077", "UM22LB078", "UM22LB079", "UM22LB080", "UM22LB081", "UM22LB082", "UM22LB083", "UM22LE000", "UM22LE001", "UM22LE002", "UM22LE003", "UM22LE004", "UM22LE005", "UM22LH000", "UM22LH001", "UM22LH002", "UM22LH003", "UM22LH004", "UM22LH005", "UM22LH006", "UM22LH007", "UM22LH008", "UM22LH009", "UM22LH010", "UM22LH011", "UM22LH012", "UM22LH013", "UM22LH014", "UM22LH015", "UM22LH016", "UM22LH017", "UM22LH018", "UM22LH019", "UM22LH020", "UM22LH021", "UM22LH022", "UM22LH023", "UM22LH024", "UM22LH025", "UM22LH026", "UM22LH027", "UM22LH028", "UM22LH029", "UM22LH030", "UM22LH031", "UM22LH032", "UM22LH033", "UM22LH034", "UM22LH035", "UM22LH036", "UM22LH037", "UM22LH038", "UM22LH039", "UM22LH040", "UM22LH041", "UM22LH042", "UM22LH043", "UM22LH044", "UM22LH045", "UM22LH046", "UM22LH047", "UM22LH048", "UM22LH049", "UM22LH050", "UM22LH051", "UM22LH052", "UM22LH053", "UM22LH054", "UM22LH055", "UM22LH056", "UM22LH057", "UM22LH058", "UM22LH059", "UM22LH060", "UM22LH061", "UM22LH062", "UM22LH063", "UM22LH064", "UM22LH065", "UM22LH066", "UM22LH067", "UM22LH068", "UM22LH069", "UM22LH070", "UM22LH071", "UM22LH072", "UM22LH073", "UM22LH074", "UM22LH075", "UM22LH076", "UM22LH077", "UM22LH078", "UM22LH079", "UM22LH080", "UM22LH081", "UM22LH082", "UM22LH083", "UM22LP000", "UM22LP001", "UM22LP002", "UM22LP003", "UM22LP004", "UM22LP005", "UM22LP006", "UM22LP007", "UM22LP008", "UM22LP009", "UM22LP010", "UM22LP011", "UM22LP012", "UM22LP013", "UM22LP014", "UM22LP015", "UM22LP016", "UM22LP017", "UM22LP018", "UM22LP019", "UM22LP020", "UM22LP021", "UM22LP022", "UM22LP023", "UM22LP024", "UM22LP025", "UM22LP026", "UM22LP027", "UM22LP028", "UM22LP029", "UM22LP030", "UM22LP031", "UM22LP032", "UM22LP033", "UM22LP034", "UM22LP035", "UM22LP036", "UM22LP037", "UM22LP038", "UM22LP039", "UM22LP040", "UM22LP041", "UM22LP042", "UM22LP043", "UM22LP044", "UM22LP045", "UM22LP046", "UM22LP047", "UM22LP048", "UM22LP049", "UM22LP050", "UM22LP051", "UM22LP052", "UM22LP053", "UM22LR000", "UM22LR001", "UM22LR002", "UM22LR003", "UM22LR004", "UM22LR005", "UM22LR006", "UM22LR007", "UM22LR008", "UM22LR009", "UM22LR010", "UM22LR011", "UM22MH000", "UM22MH001", "UM22MH002", "UM22MH003", "UM22MX000", "UM22PA000", "UM22PA001", "UM22PL000", "UM22TC000", "UM22TC001", "UM22TC002", "UM22TF000", "UM23LB000", "UM24CA000", "UM24CD000", "UM24CF000", "UM24LB000", "UM24LB001", "UM24LB002", "UM24LB003", "UM24LB004", "UM24LB005", "UM24LB006", "UM24LB007", "UM24LB008", "UM24LB009", "UM24LB010", "UM24LB011", "UM24LB012", "UM24LB013", "UM24LB014", "UM24LB015", "UM24LB016", "UM24LE000", "UM24LE001", "UM24LH000", "UM24LH001", "UM24LH002", "UM24LH003", "UM24LH004", "UM24LH005", "UM24LH006", "UM24LH007", "UM24LH008", "UM24LH009", "UM24LH010", "UM24LH011", "UM24LH012", "UM24LH013", "UM24LH014", "UM24LH015", "UM24LP000", "UM24LP001", "UM24LP002", "UM24LP003", "UM24LP004", "UM24LP005", "UM24LP006", "UM24LP007", "UM24LP008", "UM24LP009", "UM24LP010", "UM24LP011", "UM24LP012", "UM24LS000", "UM24LS001", "UM24LS002", "UM24LS003", "UM24LS004", "UM24LS005", "UM24LS006", "UM24LS007", "UM24LS008", "UM24LS009", "UM24LS010", "UM24LS011", "UM24LS012", "UM24LS013", "UM24LS014", "UM24LS015", "UM24TC000", "UM24TC001", "UM24TF000", "UM25CA000", "UM25CD000", "UM25CF000", "UM25LB000", "UM25LB001", "UM25LB002", "UM25LB003", "UM25LB004", "UM25LB005", "UM25LB006", "UM25LB007", "UM25LB008", "UM25LB009", "UM25LB011", "UM25LB012", "UM25LB013", "UM25LB014", "UM25LB015", "UM25LB016", "UM25LB018", "UM25LB019", "UM25LE000", "UM25LE001", "UM25LE002", "UM25LE003", "UM25LE004", "UM25LP000", "UM25LP001", "UM25LP002", "UM25LP003", "UM25LP004", "UM25LP005", "UM25LP006", "UM25LP007", "UM25LP008", "UM25LP009", "UM25LP010", "UM25LP011", "UM25LP012", "UM25MX000", "UM25TC000", "UM25TF000", "UM28CA000", "UM28CA001", "UM28CB000", "UM28CD000", "UM28CE000", "UM28CF000", "UM28LB000", "UM28LB001", "UM28LB002", "UM28LB003", "UM28LB004", "UM28LB005", "UM28LB006", "UM28LB007", "UM28LB008", "UM28LB009", "UM28LB010", "UM28LB011", "UM28LB012", "UM28LB013", "UM28LB014", "UM28LB015", "UM28LE000", "UM28LE001", "UM28LH000", "UM28LH001", "UM28LH002", "UM28LH003", "UM28LH004", "UM28LH005", "UM28LH006", "UM28LH007", "UM28LH008", "UM28LH009", "UM28LH010", "UM28LH011", "UM28LH012", "UM28LH013", "UM28LH014", "UM28LH015", "UM28LP000", "UM28LP001", "UM28LP002", "UM28LP003", "UM28LS000", "UM28LS001", "UM28LS002", "UM28LS003", "UM28LS004", "UM28LS005", "UM28LS006", "UM28LS007", "UM28LS008", "UM28LS009", "UM28LS010", "UM28LS011", "UM28LS012", "UM28LS013", "UM28LS014", "UM28LS015", "UM28TC000", "UM28TC001", "UM28TF000", "UM29CA000", "UM29CA001", "UM29CB000", "UM29CC000", "UM29CD000", "UM29CD001", "UM29CE000", "UM29CF000", "UM29LB000", "UM29LB001", "UM29LB002", "UM29LB003", "UM29LB004", "UM29LB005", "UM29LB006", "UM29LB007", "UM29LB008", "UM29LB009", "UM29LB010", "UM29LB011", "UM29LB012", "UM29LB013", "UM29LB014", "UM29LB015", "UM29LB016", "UM29LB017", "UM29LB018", "UM29LB019", "UM29LB020", "UM29LB021", "UM29LB022", "UM29LB023", "UM29LB024", "UM29LB025", "UM29LB026", "UM29LB027", "UM29LB028", "UM29LB029", "UM29LB030", "UM29LB031", "UM29LB032", "UM29LB033", "UM29LB034", "UM29LB035", "UM29LB036", "UM29LB037", "UM29LB038", "UM29LB039", "UM29LB040", "UM29LB041", "UM29LB042", "UM29LB043", "UM29LB044", "UM29LE000", "UM29LE001", "UM29LE002", "UM29LE003", "UM29LE004", "UM29LE005", "UM29LE006", "UM29LE007", "UM29LE008", "UM29LH000", "UM29LH001", "UM29LH002", "UM29LH003", "UM29LH004", "UM29LH005", "UM29LH006", "UM29LH007", "UM29LH008", "UM29LH009", "UM29LH010", "UM29LH011", "UM29LH012", "UM29LH013", "UM29LH014", "UM29LH015", "UM29LH016", "UM29LH017", "UM29LH018", "UM29LH019", "UM29LH020", "UM29LH021", "UM29LH022", "UM29LH023", "UM29LH024", "UM29LH025", "UM29LH026", "UM29LH027", "UM29LH028", "UM29LH029", "UM29LH030", "UM29LH031", "UM29LH032", "UM29LH033", "UM29LH034", "UM29LH035", "UM29LH036", "UM29LH037", "UM29LH038", "UM29LH039", "UM29LH040", "UM29LH041", "UM29LH042", "UM29LH043", "UM29LH044", "UM29LP000", "UM29LP001", "UM29LP002", "UM29LP003", "UM29LP004", "UM29LP005", "UM29LP006", "UM29LP007", "UM29LP008", "UM29LP009", "UM29LP010", "UM29LP011", "UM29LP012", "UM29LP013", "UM29LP014", "UM29LP015", "UM29LP016", "UM29LP017", "UM29LP018", "UM29LP019", "UM29LP020", "UM29LP021", "UM29LP022", "UM29LP023", "UM29LP024", "UM29LP025", "UM29LP026", "UM29LP027", "UM29LP028", "UM29LP029", "UM29LR000", "UM29LR001", "UM29LR002", "UM29LR003", "UM29LR004", "UM29LR005", "UM29MH000", "UM29MH001", "UM29PA000", "UM29TC000", "UM29TC001", "UM29TC002", "UM29TF000", "UM31CA000", "UM31CA001", "UM31CA002", "UM31CA003", "UM31CB000", "UM31CC000", "UM31CC001", "UM31CD000", "UM31CD001", "UM31CE000", "UM31CF000", "UM31LB000", "UM31LB001", "UM31LB002", "UM31LB003", "UM31LB004", "UM31LB005", "UM31LB006", "UM31LB007", "UM31LB008", "UM31LB009", "UM31LB010", "UM31LB011", "UM31LB012", "UM31LB013", "UM31LB014", "UM31LB015", "UM31LB016", "UM31LB017", "UM31LB018", "UM31LB019", "UM31LB020", "UM31LB021", "UM31LB022", "UM31LB023", "UM31LB024", "UM31LB025", "UM31LB026", "UM31LB027", "UM31LB028", "UM31LB029", "UM31LB030", "UM31LE000", "UM31LE001", "UM31LH000", "UM31LH001", "UM31LH002", "UM31LH003", "UM31LH004", "UM31LH005", "UM31LH006", "UM31LH007", "UM31LH008", "UM31LH009", "UM31LH010", "UM31LH011", "UM31LH012", "UM31LH013", "UM31LH014", "UM31LH015", "UM31LH016", "UM31LH017", "UM31LH018", "UM31LH019", "UM31LP000", "UM31LP001", "UM31LP002", "UM31LP003", "UM31LP004", "UM31LP005", "UM31LP006", "UM31LP007", "UM31LP008", "UM31LP009", "UM31LP010", "UM31LP011", "UM31LP012", "UM31LP013", "UM31LP014", "UM31LP015", "UM31LP016", "UM31LP017", "UM31LP018", "UM31LP019", "UM31LP020", "UM31LP021", "UM31LP022", "UM31LP023", "UM31LP024", "UM31LP025", "UM31LP026", "UM31LP027", "UM31LP028", "UM31LP029", "UM31LP030", "UM31LR000", "UM31LR001", "UM31LR002", "UM31LR003", "UM31MX000", "UM31TF000", "VS00CA500", "VS00LB500", "VS00LS000", "VS00LS001", "VS00LS002", "VS00TF000", "VS00TF001", "VS01LB000", "VS01LB500", "VS01LP000", "VS01TF000", "VS02CA000", "VS02CA001", "VS02CG000", "VS02LB001", "VS02TF000", "VS03LB000", "VS03TF000", "XL00CA000", "XL00CE000", "XL00LB000", "XL00LB001", "XL00LB002", "XL00LB003", "XL00LB004", "XL00LB005", "XL00LE000", "XL00LE001", "XL00LP000", "XL00LP001", "XL00MF000", "XL00MH000", "XL01CA000", "XL01CE000", "XL01CF001", "XL01IG000", "XL01LB000", "XL01LB001", "XL01LB002", "XL01LB003", "XL01LB004", "XL01LB005", "XL01LE000", "XL01LE001", "XL01LH000", "XL01LH001", "XL01LH002", "XL01LP000", "XL01LP001", "XL01LP002", "XL01LR000", "XL01MF000", "XL01MH000", "XL01PS000", "XL01TC000", "XL01TF000", "XM00CA000", "XM00CB000", "XM00CD000", "XM00CE000", "XM00CF000", "XM00IG000", "XM00LB000", "XM00LB001", "XM00LB002", "XM00LB003", "XM00LB004", "XM00LE000", "XM00LE001", "XM00LP000", "XM00LP001", "XM00LP002", "XM00LP003", "XM00TC000", "XM00TF000" ],
      "date" : 1662994639000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005151:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662994639128312327,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005151/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662994459782,
      "syssize" : 63,
      "sysdate" : 1662994639000,
      "haslayout" : "1",
      "topparent" : "5321351",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5321351,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Physical IP|Embedded Memory", "Physical IP|Memory Compilers|Single Port SRAM Compilers", "Physical IP|Memory Compilers|Dual Port SRAM Compilers", "Physical IP|Memory Compilers|Single Port RF Compilers", "Physical IP|Memory Compilers|Two Port RF Compilers", "Physical IP|Memory Compilers|ROM Compilers", "IP Products|Physical IP|Interface", "Physical IP|IO Products", "Physical IP|Logic Libraries|Logic Libraries Base Kit", "IP Products|Physical IP|Logic", "Physical IP|Logic Libraries|Logic Libraries PMK Kit", "Physical IP|Routing Kits", "Physical IP|Logic Libraries|Logic Libraries ECO Kit", "Physical IP|Memory FCIs", "Physical IP|Logic Libraries|Logic Libraries HPK Kit", "Physical IP|POP Products", "Physical IP|Logic Libraries|Logic Libraries RKLO Kit", "Physical IP|Logic Libraries|Logic Libraries Supplemental Cell Kit", "Physical IP|Memory Compilers|Two Port SRAM Compilers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|DesignStart", "IP Products|DesignStart|Physical IP", "IP Products|Physical IP", "IP Products|Physical IP|Embedded Memory", "IP Products|Physical IP|Interface", "IP Products|Physical IP|Logic" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662994639000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005151/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005151/1-0/?lang=en",
      "modified" : 1662994447000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662994639128312327,
      "uri" : "https://developer.arm.com/documentation/ka005151/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can I apply the same uncertainty on logic and memories of the same process/platform?",
    "Uri" : "https://developer.arm.com/documentation/ka005151/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005151/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005151/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005151/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Which sign-off methodology should I use for my Physical IP, AOCV or LVF?",
    "uri" : "https://developer.arm.com/documentation/ka005154/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005154/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005154/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005154/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Which sign-off methodology should I use for my Physical IP, AOCV or LVF? ",
      "document_number" : "ka005154",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5321317",
      "sysurihash" : "Ncetwdpbpm4HwamX",
      "urihash" : "Ncetwdpbpm4HwamX",
      "sysuri" : "https://developer.arm.com/documentation/ka005154/1-0/en",
      "systransactionid" : 965290,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1662994251000,
      "topparentid" : 5321317,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662994275000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fa3e24a5e02d07b2675", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1918e527a03a85ed271", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1938e527a03a85ed272", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1958e527a03a85ed274", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba196cd74e712c449726f", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1988e527a03a85ed276", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b2678", "5eec6e98e24a5e02d07b25ca|5fbba199cd74e712c4497271", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba187cd74e712c4497264", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b267a", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba1898e527a03a85ed26c", "5eec6e98e24a5e02d07b25ca|5fbba19bcd74e712c4497273", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18b8e527a03a85ed26e", "5eec6e98e24a5e02d07b25ca|5fbba19dcd74e712c4497275", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18acd74e712c4497266", "5eec6e98e24a5e02d07b25ca|5fbba19a8e527a03a85ed278", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18dcd74e712c4497268", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18e8e527a03a85ed270", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba194cd74e712c449726d" ],
      "documenttype" : "html",
      "sysindexeddate" : 1662994639000,
      "permanentid" : "c01152203b96d4cdb5177a7fd01a58c65fb1aabba6e26555e5d3bb76b5f4",
      "syslanguage" : [ "English" ],
      "itemid" : "631f4763e60c8274af98df6f",
      "transactionid" : 965290,
      "title" : "Which sign-off methodology should I use for my Physical IP, AOCV or LVF? ",
      "products" : [ "AN00CA000", "AN00CB000", "AN00CD000", "AN00CE000", "AN00CF000", "AN00IG000", "AN00IG001", "AN00IG002", "AN00LB000", "AN00LB001", "AN00LB002", "AN00LB003", "AN00LP000", "AN00LP001", "AN00LP002", "AN00LP003", "AN00TC000", "AN00TF000", "CH00CA000", "CH00CB000", "CH00CD000", "CH00CE000", "CH00CF000", "CH00CG000", "CH00IG000", "CH00IG001", "CH00LB000", "CH00LP000", "CH00TC000", "CH00TF000", "CP00CA000", "CP00CA001", "CP00CA002", "CP00CA003", "CP00CA004", "CP00CB000", "CP00CB001", "CP00CD000", "CP00CE000", "CP00CE001", "CP00CF000", "CP00LB000", "CP00LB001", "CP00LB002", "CP00LB003", "CP00LB004", "CP00LB005", "CP00LB006", "CP00LB007", "CP00LB008", "CP00LE000", "CP00LE001", "CP00LE002", "CP00LP000", "CP00LP001", "CP00LP002", "CP00LP003", "CP00LP004", "CP00LP005", "CP00LP006", "CP00LP007", "CP00LP008", "CP00MH000", "CP00TC000", "CP00TC001", "CP00TC002", "CP11CA003", "CP18CA000", "CP18CA001", "CP18CB000", "CP18CD000", "CP18CD001", "CP18CE000", "CP18CF000", "CP18ID000", "CP18ID001", "CP18IG000", "CP18LB000", "CP18LB001", "CP18LB002", "CP18LB003", "CP18LB004", "CP18LB005", "CP18LE000", "CP18LE001", "CP18LH000", "CP18LH001", "CP18LH002", "CP18LP000", "CP18LP001", "CP18LP002", "CP18LP003", "CP18LP004", "CP18LP005", "CP18MH000", "CP18MH001", "CP18MH002", "CP18PA000", "CP18TF000", "CP21CA000", "CP21CA001", "CP21CA002", "CP21CB000", "CP21CB001", "CP21CD000", "CP21CD001", "CP21CD002", "CP21CE000", "CP21CE001", "CP21CF000", "CP21ID000", "CP21ID001", "CP21IG000", "CP21LB000", "CP21LB001", "CP21LB002", "CP21LB003", "CP21LB004", "CP21LB005", "CP21LB006", "CP21LB007", "CP21LB008", "CP21LB009", "CP21LB010", "CP21LB011", "CP21LB012", "CP21LB013", "CP21LB014", "CP21LB015", "CP21LB016", "CP21LB017", "CP21LB018", "CP21LB019", "CP21LB020", "CP21LE000", "CP21LE001", "CP21LH000", "CP21LH001", "CP21LH002", "CP21LH003", "CP21LH004", "CP21LH005", "CP21LH006", "CP21LH007", "CP21LH008", "CP21LH009", "CP21LP000", "CP21LP001", "CP21LP002", "CP21LP003", "CP21LP004", "CP21LP005", "CP21LP006", "CP21LP007", "CP21LP008", "CP21LP009", "CP21LP010", "CP21LP011", "CP21LR000", "CP21LR001", "CP21LR002", "CP21LR003", "CP21LR004", "CP21LR005", "CP21LR006", "CP21LR007", "CP21LR008", "CP21LR009", "CP21LR010", "CP21LR011", "CP21LS000", "CP21LS001", "CP21LS002", "CP21LS003", "CP21LS004", "CP21MH000", "CP21MH001", "CP21PA000", "CP21TC000", "CP21TC001", "CP21TC003", "CP21TC004", "CP21TC005", "CP21TC006", "CP21TF000", "CP21TF001", "CP35CA000", "CP35CA001", "CP35CD000", "CP35CE000", "CP35CF000", "CP35IG000", "CP35LB000", "CP35LB001", "CP35LB002", "CP35LB003", "CP35LB004", "CP35LB005", "CP35LB006", "CP35LB007", "CP35LB008", "CP35LB009", "CP35LB010", "CP35LB011", "CP35LB012", "CP35LB013", "CP35LE000", "CP35LE001", "CP35LE002", "CP35LE003", "CP35LE004", "CP35LE005", "CP35LE006", "CP35LE007", "CP35LE008", "CP35LE009", "CP35LE010", "CP35LE011", "CP35LH000", "CP35LH001", "CP35LH002", "CP35LH003", "CP35LH004", "CP35LH005", "CP35LH006", "CP35LH007", "CP35LH008", "CP35LH009", "CP35LH010", "CP35LH011", "CP35LP000", "CP35LP001", "CP35LP002", "CP35LP003", "CP35LP004", "CP35LP005", "CP35LP006", "CP35LP007", "CP35LP008", "CP35LP009", "CP35LP010", "CP35LP011", "CP35LP012", "CP35LP013", "CP35LR000", "CP35LR001", "CP35LR002", "CP35LR003", "CP35LR004", "CP35LR005", "CP35LS000", "CP35LS001", "CP35LS002", "CP35LS003", "CP35LS004", "CP35LS005", "CP35LS006", "CP35LS007", "CP35LS008", "CP35LS009", "CP35LS010", "CP35LS011", "CP35LS012", "CP35LS013", "CP35LS014", "CP35LS015", "CP35LS016", "CP35LS024", "CP35LS025", "CP35LS026", "CP35LS027", "CP35LS028", "CP35LS029", "CP35LS030", "CP35LS031", "CP35LS032", "CP35LS033", "CP35LS034", "CP35LS035", "CP35LS036", "CP35LS037", "CP35MH000", "CP35MH001", "CP35PA000", "CP35TC000", "CP35TF000", "CS00IG500", "CS00LB500", "CS01CA500", "CS01CB500", "CS01CG500", "CS01IG500", "CS01IG501", "CS01LB500", "CS02CA500", "CS02CB500", "CS02CD500", "CS02CE500", "CS02CG500", "CS02IG500", "CS02IG501", "CS02LB500", "CS03LB500", "CS04CA500", "CS04CA501", "CS04CA502", "CS04CA503", "CS04CA504", "CS04CA505", "CS04CB500", "CS04CB501", "CS04CB502", "CS04CD500", "CS04CD501", "CS04CE500", "CS04CE501", "CS04CE502", "CS04CF500", "CS04CG500", "CS04IG500", "CS04IG501", "CS04LB500", "CS04LB501", "CS04LB502", "CS04LB503", "CS04LB504", "CS04LB505", "CS04LB506", "CS04LB507", "CS04LB508", "CS04LB509", "CS04LE501", "CS04LE502", "CS04LE505", "CS04LP501", "CS04LP502", "CS04LP503", "CS04LP504", "CS04LP505", "CS04LP506", "CS04LP507", "CS04LP508", "CS04LP509", "CS04MH500", "CS04MX000", "CS04TF500", "CS05IG500", "CS05LB000", "CS05LB500", "CS05LP000", "CS05TF000", "CS06CA500", "CS06CD500", "CS06CE500", "CS06CE501", "CS06CG500", "CS06LB500", "CS06LB501", "CS07CA500", "CS07CA501", "CS07CA502", "CS07CB500", "CS07CB501", "CS07CB502", "CS07CB503", "CS07CD500", "CS07CD501", "CS07CD502", "CS07CE500", "CS07CE501", "CS07CE502", "CS07CF500", "CS07CG500", "CS07IG500", "CS07IG501", "CS07LB500", "CS07LB501", "CS07LB502", "CS07LB503", "CS07LB504", "CS07LB505", "CS07LB506", "CS08LB500", "CS08TF500", "CS09CA500", "CS09CA501", "CS09CB500", "CS09CD500", "CS09CE500", "CS09CF000", "CS09CG500", "CS09IG500", "CS09IG501", "CS09LB000", "CS09LB001", "CS09LB500", "CS09LB501", "CS09LB506", "CS09LP000", "CS09TF000", "CS10CA500", "CS10CA501", "CS10CA502", "CS10CA503", "CS10CA504", "CS10CA505", "CS10CA506", "CS10CB500", "CS10CB501", "CS10CB502", "CS10CD500", "CS10CE500", "CS10CF500", "CS10IG500", "CS10IG501", "CS10LB500", "CS10LB501", "CS10LB502", "CS10LB503", "CS10LB504", "CS10LB505", "CS10LE500", "CS10LE501", "CS10LP500", "CS10LP501", "CS10LP502", "CS10LP503", "CS10LP504", "CS10MH500", "CS11CA500", "CS11CA501", "CS11CA502", "CS11CA503", "CS11CA504", "CS11CB500", "CS11CB501", "CS11CD500", "CS11CE500", "CS11CF500", "CS11IG500", "CS11LB500", "CS11LB501", "CS11LB502", "CS11LB503", "CS11LB504", "CS11LB505", "CS11LB506", "CS11LE500", "CS11LE501", "CS11LP500", "CS11LP501", "CS11LP502", "CS11LP503", "CS11LP504", "CS11LP505", "CS11LS507", "CS11LS508", "CS11LS509", "CS11TC000", "CS11TC001", "CS12CA500", "CS12CA501", "CS12CB500", "CS12CD500", "CS12CE500", "CS12CF500", "CS12ID500", "CS12ID501", "CS12ID502", "CS12ID503", "CS12IG500", "CS12IG501", "CS12IG502", "CS12IG503", "CS12IG504", "CS12IG505", "CS12IS500", "CS12IS501", "CS12IS502", "CS12IS503", "CS12IS504", "CS12IS505", "CS12IS506", "CS12IS507", "CS12LB500", "CS12LB501", "CS12LB502", "CS12LB503", "CS12LB504", "CS12LB505", "CS12LP500", "CS12LP501", "CS12LP502", "CS12LP503", "CS12LP504", "CS12LP505", "CS12TF500", "CS13CA502", "CS13CA503", "CS13CA504", "CS13CB501", "CS13CB502", "CS13CD501", "CS13CE501", "CS13CF500", "CS13IG502", "CS13IG503", "CS13IG504", "CS13IG505", "CS13IS500", "CS13IS501", "CS13IS502", "CS13IS503", "CS13IS504", "CS13IS505", "CS13LB502", "CS13LB503", "CS13LB504", "CS13LB505", "CS13LP500", "CS13LP501", "CS13LP502", "CS13LP503", "CS13TF500", "CS14CA500", "CS14CA501", "CS14CB500", "CS14CB501", "CS14CB502", "CS14CD500", "CS14CE501", "CS14CF500", "CS14IG500", "CS14IG501", "CS14LB500", "CS14LB502", "CS14LB503", "CS14LB504", "CS16CA500", "CS16CB500", "CS16CD500", "CS16CE500", "CS16CG500", "CS16IG500", "CS16IG501", "CS16LB000", "CS16LB500", "CS16LB501", "CS16LP000", "CS16TF000", "CS18CA500", "CS18CA501", "CS18CB500", "CS18CD500", "CS18CE500", "CS18CF500", "CS18IG500", "CS18LB500", "CS18LB501", "CS18LB502", "CS18LB503", "CS18LB504", "CS18LB505", "CS18LE000", "CS18LE501", "CS18LH500", "CS18LP500", "CS18LP501", "CS18LP502", "CS18LP503", "CS18LP504", "CS18LP505", "CS18MH500", "CS18TF500", "CS19CA000", "CS19CA001", "CS19CB000", "CS19CD000", "CS19CE000", "CS19CF000", "CS19CG000", "CS19LB000", "CS19LB001", "CS19LB002", "CS19LB003", "CS19LP000", "CS19LP001", "CS19TC000", "CS19TF000", "CS21CA000", "CS21CA001", "CS21CB000", "CS21CD000", "CS21CD001", "CS21CE000", "CS21CF000", "CS21IG000", "CS21LB000", "CS21LB001", "CS21LB002", "CS21LB003", "CS21LB004", "CS21LB005", "CS21LE000", "CS21LE001", "CS21LH000", "CS21LP000", "CS21LP001", "CS21LP002", "CS21LP003", "CS21LP004", "CS21LP005", "CS21TF000", "DE00CA500", "DE00CB500", "DE00CD500", "DE00CE500", "DE00CG500", "DE00IG500", "DE00IG501", "DE00LB500", "DE00LB501", "DE01CA500", "DE01CB500", "DE01CD000", "DE01CE000", "DE01IG500", "DE01LB500", "DE02CA500", "DE02CB500", "DE02CD500", "DE02CE000", "DE02CE500", "DE02CG500", "DE02LB500", "DE02LB501", "DE02LP500", "DE02TC000", "DE02TC001", "DE02TF000", "DE04CA000", "FJ00LB500", "FJ00LB501", "FJ00LB502", "FS00CA500", "FS00CB500", "FS00CE500", "FS00CG500", "FS00IG500", "FS00LB500", "FS01CA500", "FS01CB500", "FS01CE500", "FS01CG500", "FS01IG500", "FS01IG501", "FS01IS500", "FS01LB500", "FS02CA500", "FS02CB500", "FS02CD500", "FS02CE500", "FS02CG500", "FS02IG500", "FS02IG501", "FS02LB500", "FS03CA500", "FS03CB500", "FS03CD500", "FS03CE500", "FS03CG500", "FS03IG500", "FS03IG501", "FS03LB500", "FS03LB501", "FS04CA500", "FS04CB500", "FS04IG500", "FS04LB500", "FS05CA500", "FS05CB500", "FS05IG500", "FS05LB500", "GD00TF000", "GE00LB000", "GF00CA000", "GF00CA001", "GF00CA002", "GF00CB000", "GF00CD000", "GF00CD001", "GF00CE000", "GF00CE001", "GF00CE002", "GF00CE003", "GF00CF000", "GF00IG000", "GF00IG001", "GF00LB000", "GF00LB001", "GF00LB002", "GF00LB003", "GF00LB004", "GF00LB005", "GF00LB006", "GF00LB007", "GF00LB008", "GF00LB009", "GF00LB010", "GF00LB011", "GF00LB012", "GF00LB013", "GF00LB014", "GF00LB015", "GF00LB016", "GF00LB017", "GF00LB018", "GF00LB019", "GF00LE000", "GF00LE001", "GF00LH000", "GF00LH001", "GF00LH002", "GF00LP000", "GF00LP001", "GF00LP002", "GF00LP003", "GF00LP004", "GF00LP005", "GF00LP006", "GF00LP007", "GF00LP008", "GF00LP009", "GF00LP010", "GF00LP011", "GF00LP012", "GF00LP013", "GF00LP014", "GF00LP015", "GF00LP016", "GF00LP017", "GF00LR000", "GF00LR001", "GF00LR002", "GF00LR003", "GF00LR004", "GF00LR005", "GF00LR006", "GF00LR007", "GF00MA000", "GF00MA002", "GF00MD000", "GF00MD001", "GF00PL000", "GF00TC000", "GF00TC001", "GF00TC002", "GF00TF000", "GF01CA000", "GF01CB000", "GF01CD000", "GF01CD001", "GF01CE000", "GF01CF000", "GF01IG000", "GF01IG001", "GF01LB000", "GF01LB001", "GF01LB002", "GF01LB003", "GF01LB004", "GF01LB005", "GF01LE000", "GF01LE001", "GF01LP000", "GF01LP001", "GF01LP002", "GF01LP003", "GF01LP004", "GF01LP005", "GF01TC000", "GF02CA000", "GF02CA001", "GF02CB000", "GF02CD000", "GF02CD001", "GF02CE000", "GF02CF000", "GF02LB000", "GF02LB001", "GF02LB002", "GF02LB003", "GF02LB004", "GF02LB005", "GF02LB006", "GF02LB007", "GF02LB008", "GF02LE000", "GF02LE001", "GF02LE002", "GF02LP000", "GF02LP001", "GF02LP002", "GF02LP003", "GF02LP004", "GF02LP005", "GF02LP006", "GF02LP007", "GF02LP008", "GF02MH000", "GF02PS000", "GF02TC000", "GF02TC001", "GF02TF000", "GF03LB000", "GF03LB001", "GF03TF000", "GF03TF001", "GF21CA000", "GF21CA001", "GF21CA002", "GF21CB000", "GF21CB001", "GF21CD000", "GF21CD001", "GF21CD002", "GF21CE000", "GF21CE001", "GF21CF000", "GF21IG000", "GF21LB000", "GF21LB001", "GF21LB002", "GF21LB003", "GF21LB004", "GF21LB005", "GF21LB006", "GF21LB007", "GF21LB008", "GF21LB009", "GF21LB010", "GF21LB011", "GF21LB012", "GF21LB013", "GF21LB014", "GF21LB015", "GF21LB016", "GF21LB017", "GF21LB018", "GF21LB019", "GF21LB020", "GF21LB021", "GF21LB022", "GF21LB023", "GF21LB024", "GF21LB025", "GF21LB026", "GF21LB027", "GF21LB028", "GF21LB029", "GF21LB030", "GF21LB031", "GF21LB032", "GF21LE000", "GF21LE001", "GF21LE002", "GF21LH000", "GF21LH001", "GF21LH002", "GF21LH003", "GF21LH004", "GF21LH005", "GF21LH006", "GF21LH007", "GF21LH008", "GF21LH009", "GF21LH010", "GF21LH011", "GF21LH012", "GF21LH013", "GF21LH014", "GF21LP000", "GF21LP001", "GF21LP002", "GF21LP003", "GF21LP004", "GF21LP005", "GF21LP006", "GF21LP007", "GF21LP008", "GF21LP009", "GF21LP010", "GF21LP011", "GF21LP012", "GF21LP013", "GF21LP014", "GF21LP015", "GF21LP016", "GF21LP017", "GF21LP018", "GF21LP019", "GF21LR000", "GF21LR001", "GF21LR002", "GF21LR003", "GF21LR004", "GF21LR005", "GF21LR006", "GF21LR007", "GF21LR008", "GF21LR009", "GF21LR010", "GF21LR011", "GF21LR012", "GF21LR013", "GF21LR014", "GF21LR015", "GF21LR016", "GF21MH000", "GF21MH001", "GF21MH002", "GF21MH003", "GF21MH004", "GF21MH005", "GF21MH006", "GF21MH007", "GF21MX000", "GF21PA001", "GF21PA002", "GF21PL000", "GF21TC000", "GF21TC001", "GF21TC002", "GF21TC003", "GF21TC004", "GF21TC005", "GF21TC006", "GF21TC007", "GF21TC008", "GF21TC009", "GF21TF000", "GF23CA000", "GF23CA001", "GF23CA002", "GF23CB000", "GF23CD000", "GF23CE000", "GF23CF000", "GF23CF001", "GF23IG000", "GF23LB000", "GF23LB001", "GF23LB002", "GF23LB003", "GF23LB004", "GF23LB005", "GF23LB006", "GF23LB007", "GF23LB008", "GF23LB009", "GF23LB010", "GF23LB011", "GF23LB012", "GF23LE000", "GF23LE001", "GF23LP000", "GF23LP001", "GF23LP002", "GF23LP003", "GF23LP004", "GF23LP005", "GF23LR000", "GF23LR001", "GF23LR002", "GF23LR003", "GF23PA000", "GF23PL000", "GF23PL001", "GF23PL002", "GF23TC000", "GF23TC001", "GF23TC002", "GF23TF000", "GF26CA000", "GF26CA001", "GF26CB000", "GF26CD000", "GF26CE000", "GF26CF000", "GF26IG000", "GF26LB000", "GF26LB001", "GF26LB002", "GF26LB003", "GF26LB004", "GF26LB005", "GF26LB006", "GF26LB007", "GF26LB008", "GF26LB009", "GF26LB010", "GF26LB011", "GF26LB012", "GF26LB013", "GF26LB014", "GF26LB015", "GF26LB016", "GF26LE000", "GF26LE001", "GF26LP000", "GF26LP001", "GF26LP002", "GF26LP003", "GF26LP004", "GF26LP005", "GF26LP006", "GF26LP007", "GF26LP008", "GF26LP009", "GF26LP010", "GF26LP011", "GF26LP012", "GF26LP013", "GF26LP014", "GF26LP015", "GF26LP016", "GF26LR000", "GF26LR001", "GF26LR002", "GF26LR003", "GF26TC000", "GF26TF000", "GF28CA000", "GF28CA001", "GF28CB000", "GF28CD000", "GF28CE000", "GF28CG000", "GF28LB000", "GF28LB001", "GF28LB002", "GF28LB003", "GF28LB004", "GF28LB005", "GF28LP000", "GF28TC000", "GF28TC001", "GF28TF000", "GF28TF001", "GF29CA000", "GF29CF000", "GF29LB000", "GF29TC000", "GF29TF000", "GF30CA001", "GF30CA002", "GF30CB000", "GF30CD000", "GF30CE000", "GF30CF000", "GF30LB000", "GF30LB001", "GF30LB002", "GF30LB003", "GF30LB004", "GF30LB005", "GF30LB006", "GF30LB007", "GF30LB008", "GF30LB009", "GF30LB010", "GF30LB011", "GF30LE000", "GF30LE001", "GF30LP000", "GF30LP001", "GF30LP002", "GF30LP003", "GF30LP004", "GF30LP005", "GF30LR000", "GF30LR001", "GF30LR002", "GF30LR003", "GF30PA000", "GF30PL000", "GF30PL001", "GF30PL002", "GF30TC000", "GF30TC001", "GF30TF000", "GF31CA000", "GF31CB000", "GF31CD000", "GF31CE000", "GF31LB000", "GF31LB001", "GF31LB002", "GF31LB003", "GF31LE000", "GF31LE001", "GF31LP000", "GF31LP001", "GF31LP002", "GF31LP003", "GF31TC000", "GF31TF000", "GF32CA000", "GF32CA001", "GF32CA002", "GF32CA003", "GF32CB000", "GF32CB001", "GF32CD000", "GF32CD001", "GF32CE000", "GF32CE001", "GF32CF000", "GF32CF001", "GF32LB000", "GF32LB001", "GF32LB002", "GF32LB003", "GF32LB004", "GF32LB005", "GF32LB006", "GF32LB007", "GF32LB008", "GF32LB009", "GF32LB010", "GF32LB011", "GF32LB012", "GF32LB013", "GF32LB014", "GF32LB015", "GF32LB016", "GF32LB017", "GF32LB018", "GF32LB019", "GF32LB020", "GF32LB021", "GF32LB022", "GF32LB023", "GF32LB024", "GF32LB025", "GF32LB026", "GF32LB027", "GF32LE000", "GF32LE001", "GF32LE002", "GF32LE003", "GF32LP000", "GF32LP001", "GF32LP002", "GF32LP003", "GF32LP004", "GF32LP005", "GF32LP006", "GF32LP007", "GF32LS000", "GF32LS001", "GF32LS002", "GF32LS003", "GF32LS004", "GF32LS005", "GF32LS006", "GF32LS007", "GF32LS008", "GF32LS009", "GF32LS010", "GF32LS011", "GF32LS012", "GF32LS013", "GF32LS014", "GF32LS015", "GF32LS016", "GF32LS017", "GF32LS018", "GF32LS019", "GF32LS020", "GF32LS021", "GF32LS022", "GF32LS023", "GF32LS024", "GF32LS025", "GF32LS026", "GF32LS027", "GF32MX000", "GF32PL000", "GF32TC000", "GF32TF000", "GF32TF001", "GF33CA000", "GF33CA001", "GF33CA002", "GF33CA003", "GF33CA004", "GF33CA005", "GF33CA006", "GF33CA007", "GF33CA008", "GF33CA009", "GF33CA010", "GF33CA011", "GF33CA012", "GF33CA013", "GF33CA014", "GF33CB000", "GF33CB001", "GF33CD000", "GF33CD001", "GF33CD002", "GF33CD003", "GF33CD004", "GF33CD005", "GF33CE000", "GF33CE001", "GF33CF000", "GF33CF001", "GF33CF002", "GF33CF003", "GF33CG000", "GF33CG001", "GF33LB000", "GF33LB001", "GF33LB002", "GF33LB003", "GF33LB004", "GF33LB005", "GF33LB006", "GF33LB007", "GF33LB008", "GF33LB009", "GF33LB010", "GF33LB011", "GF33LB012", "GF33LB013", "GF33LB014", "GF33LB015", "GF33LB016", "GF33LB017", "GF33LB018", "GF33LB019", "GF33LB020", "GF33LB021", "GF33LB022", "GF33LB023", "GF33LB024", "GF33LB025", "GF33LB026", "GF33LB027", "GF33LB028", "GF33LB029", "GF33LB030", "GF33LE000", "GF33LE001", "GF33LE002", "GF33LE003", "GF33LE004", "GF33LE005", "GF33LP000", "GF33LP001", "GF33LP002", "GF33LP003", "GF33LP004", "GF33LP005", "GF33LP006", "GF33LP007", "GF33LP008", "GF33LP009", "GF33LP010", "GF33LP011", "GF33LP012", "GF33LP013", "GF33LP014", "GF33LP015", "GF33LP016", "GF33LP017", "GF33LP018", "GF33LP019", "GF33LP020", "GF33LP021", "GF33LP022", "GF33LP023", "GF33LP024", "GF33LP025", "GF33LP026", "GF33LP027", "GF33LP028", "GF33LP029", "GF33LP030", "GF33LP031", "GF33LP032", "GF33LP033", "GF33LP034", "GF33LP035", "GF33LP036", "GF33LP037", "GF33LP038", "GF33LP039", "GF33LP040", "GF33LP041", "GF33LP042", "GF33LP043", "GF33PL000", "GF33PL001", "GF33TC000", "GF33TC001", "GF33TC002", "GF33TC003", "GF33TC004", "GF33TC005", "GF33TC006", "GF33TC007", "GF33TF000", "GF34CA000", "GF34CA001", "GF34CD000", "GF34CE000", "GF34CF000", "GF34IG000", "GF34LB000", "GF34LB001", "GF34LB002", "GF34LB003", "GF34LB004", "GF34LB005", "GF34LB006", "GF34LB007", "GF34LB008", "GF34LB009", "GF34LB010", "GF34LB011", "GF34LB012", "GF34LB013", "GF34LB014", "GF34LB015", "GF34LB016", "GF34LB017", "GF34LB018", "GF34LB019", "GF34LE000", "GF34LE001", "GF34LE002", "GF34LE003", "GF34LE004", "GF34LE005", "GF34LE006", "GF34LE007", "GF34LE008", "GF34LE009", "GF34LE010", "GF34LE011", "GF34LE012", "GF34LE013", "GF34LE014", "GF34LE015", "GF34LE016", "GF34LP000", "GF34LP001", "GF34LP002", "GF34LP003", "GF34LP004", "GF34LP005", "GF34LP006", "GF34LP007", "GF34LP008", "GF34LP009", "GF34LP010", "GF34LP011", "GF34LP012", "GF34LP013", "GF34LP014", "GF34LP015", "GF34LP016", "GF34LP017", "GF34LP018", "GF34LP019", "GF34LR000", "GF34LR001", "GF34LR002", "GF34LR003", "GF34LR004", "GF34LR005", "GF34LR006", "GF34LR007", "GF34LR008", "GF34LS000", "GF34LS001", "GF34LS002", "GF34LS003", "GF34LS004", "GF34LS005", "GF34LS006", "GF34LS007", "GF34LS008", "GF34LS009", "GF34LS010", "GF34LS011", "GF34LS012", "GF34LS013", "GF34LS014", "GF34LS015", "GF34LS016", "GF34PL000", "GF34PL001", "GF34TC000", "GF34TC001", "GF34TF000", "GF35CA000", "GF35CA001", "GF35CD000", "GF35CE000", "GF35CF000", "GF35IG000", "GF35LB000", "GF35LB001", "GF35LB002", "GF35LB003", "GF35LB004", "GF35LB005", "GF35LB006", "GF35LB007", "GF35LB008", "GF35LB009", "GF35LB010", "GF35LB011", "GF35LB012", "GF35LB013", "GF35LE000", "GF35LE001", "GF35LE002", "GF35LE003", "GF35LE004", "GF35LE005", "GF35LE006", "GF35LE007", "GF35LE008", "GF35LE009", "GF35LE010", "GF35LE011", "GF35LH000", "GF35LH001", "GF35LH002", "GF35LH003", "GF35LH004", "GF35LH005", "GF35LH006", "GF35LH007", "GF35LH008", "GF35LH009", "GF35LH010", "GF35LH011", "GF35LP000", "GF35LP001", "GF35LP002", "GF35LP003", "GF35LP004", "GF35LP005", "GF35LP006", "GF35LP007", "GF35LP008", "GF35LP009", "GF35LP010", "GF35LP011", "GF35LP012", "GF35LP013", "GF35LR000", "GF35LR001", "GF35LR002", "GF35LR003", "GF35LR004", "GF35LR005", "GF35LS000", "GF35LS001", "GF35LS002", "GF35LS003", "GF35LS004", "GF35LS005", "GF35LS006", "GF35LS007", "GF35LS008", "GF35LS009", "GF35LS010", "GF35LS011", "GF35LS012", "GF35LS013", "GF35LS014", "GF35LS015", "GF35LS016", "GF35LS017", "GF35LS018", "GF35LS019", "GF35LS020", "GF35LS021", "GF35LS022", "GF35LS023", "GF35LS024", "GF35LS025", "GF35LS026", "GF35LS027", "GF35LS028", "GF35LS029", "GF35LS030", "GF35LS031", "GF35LS032", "GF35LS033", "GF35LS034", "GF35LS035", "GF35LS036", "GF35LS037", "GF35PL000", "GF35PL001", "GF35PL002", "GF35TC000", "GF35TF000", "GF36CA000", "GF36CA001", "GF36CB000", "GF36CD000", "GF36CF000", "GF36LB000", "GF36LB001", "GF36LB002", "GF36LB003", "GF36LB004", "GF36LE000", "GF36LH000", "GF36LH001", "GF36LH002", "GF36LH003", "GF36LH004", "GF36LP000", "GF36LP001", "GF36LS000", "GF36LS001", "GF36LS002", "GF36LS003", "GF36LS004", "GF36LS005", "GF36LS006", "GF36LS007", "GF36LS008", "GF36LS009", "GF36LS010", "GF36LS011", "GF36TC000", "GF36TC001", "GF36TF000", "GF37CA000", "GF37CA001", "GF37CD000", "GF37CE000", "GF37CF000", "GF37IG000", "GF37LB000", "GF37LB001", "GF37LB002", "GF37LB003", "GF37LB004", "GF37LB005", "GF37LB006", "GF37LB007", "GF37LB008", "GF37LB009", "GF37LB010", "GF37LB011", "GF37LB012", "GF37LB013", "GF37LE000", "GF37LE001", "GF37LE002", "GF37LE003", "GF37LE004", "GF37LE005", "GF37LE006", "GF37LE007", "GF37LE008", "GF37LE009", "GF37LE010", "GF37LE011", "GF37LH000", "GF37LH001", "GF37LH002", "GF37LH003", "GF37LH004", "GF37LH005", "GF37LH006", "GF37LH007", "GF37LH008", "GF37LH009", "GF37LH010", "GF37LH011", "GF37LP000", "GF37LP001", "GF37LP002", "GF37LP003", "GF37LP004", "GF37LP005", "GF37LP006", "GF37LP007", "GF37LP008", "GF37LP009", "GF37LP010", "GF37LP011", "GF37LP012", "GF37LP013", "GF37LR000", "GF37LR001", "GF37LR002", "GF37LR003", "GF37LR004", "GF37LR005", "GF37LS000", "GF37LS001", "GF37LS002", "GF37LS003", "GF37LS004", "GF37LS005", "GF37LS006", "GF37LS007", "GF37LS008", "GF37LS009", "GF37LS010", "GF37LS011", "GF37LS012", "GF37LS013", "GF37LS014", "GF37LS015", "GF37LS016", "GF37LS024", "GF37LS025", "GF37LS026", "GF37LS027", "GF37LS028", "GF37LS034", "GF37LS035", "GF37PL000", "GF37PL001", "GF37TC000", "GF37TF000", "GF39CB000", "GF39CC000", "GF39CF000", "GF39IG000", "GF39IG001", "GF39LB000", "GF39LB001", "GF39LB002", "GF39LB003", "GF39LB004", "GF39LB005", "GF39LB006", "GF39LB007", "GF39LB008", "GF39LB009", "GF39LB010", "GF39LB011", "GF39LB012", "GF39LB013", "GF39LE000", "GF39LP000", "GF39LP001", "GF39TF000", "GS00CA500", "GS00CB500", "GS00CD500", "GS00CE500", "GS00CG500", "GS00IG500", "GS00IG501", "GS00LB001", "GS00LB500", "GS00LS500", "GS00TF000", "GS01CA000", "GS01CB000", "GS01CF000", "GS01IG000", "GS01LB000", "GS01PS000", "GS01TC000", "GS01TF000", "GS02CA000", "GS02CD000", "GS02CF000", "GS02IG000", "GS02LB000", "GS02LB001", "GS02LP000", "GS02TC000", "GS02TF000", "GS03CA000", "GS03CB000", "GS03CD000", "GS03CE000", "GS03CG000", "GS03LB000", "GS03LB001", "GS03TF000", "GS04LB000", "GS04TF000", "GS05CA000", "GS05CB000", "GS05CD000", "GS05CE000", "GS05CG000", "GS05LB000", "GS05LP000", "GS05TF000", "GS06LB000", "GS06LB001", "GS06LE000", "GS06LE001", "GS06LP000", "GS06LP001", "GS06TF000", "HC00CA500", "HC00CB500", "HC00CD500", "HC00CE500", "HC00CG500", "HC00IG500", "HC00IG501", "HC00LB500", "HJ00CA500", "HJ00CA501", "HJ00CB500", "HJ00IG500", "HJ00LB500", "HJ01CA500", "HJ01CA501", "HJ01CB000", "HJ01IG500", "HJ01LB500", "HJ03LB000", "HJ03TF000", "HS00LB000", "HS00LB500", "HS00PS000", "HS01LB000", "HS01LB001", "HS01LP000", "HS01LP001", "HS01PS000", "HS01TF000", "HS02CA000", "HS02CA001", "HS02CB000", "HS02CD000", "HS02CE000", "HS02CF000", "HS02IG000", "HS02LB000", "HS02LB001", "HS02LB002", "HS02LB003", "HS02LB004", "HS02LB005", "HS02LE000", "HS02LP000", "HS02LP001", "HS02LS000", "HS02LS001", "HS02LS002", "HS02LS003", "HS02LS004", "HS02LS005", "HS02PL000", "HS02TC000", "HS02TC001", "HS02TF000", "HS04CA000", "HS04CA001", "HS04CD000", "HS04LB000", "HS04LB001", "HS04LB002", "HS04LE000", "HS04LP000", "HS04TC000", "HS04TF000", "IB00CA000", "IB00CA500", "IB00CA501", "IB00CB500", "IB00CB501", "IB00CD500", "IB00CD501", "IB00CE500", "IB00CF500", "IB00CF501", "IB00IG500", "IB00LB500", "IB00LB501", "IB01CA500", "IB01CB500", "IB01CD500", "IB01CE500", "IB01CF500", "IB01IG500", "IB01IG501", "IB01IG502", "IB01IG503", "IB01IG504", "IB01IG505", "IB01LB500", "IB02LB500", "IB03CA501", "IB03CA502", "IB03CB500", "IB03CB501", "IB03CD500", "IB03CD501", "IB03CE500", "IB03CE501", "IB03CF500", "IB03CF501", "IB03IG500", "IB03IG501", "IB03IG502", "IB03LB500", "IB03LB501", "IB07CA500", "IB07CB500", "IB07CD500", "IB07CE500", "IB07CF500", "IB07IG500", "IB07IG501", "IB07LB500", "IB07LB501", "IB09CA500", "IB09CA501", "IB09CA502", "IB09CB500", "IB09CB501", "IB09CD500", "IB09CE500", "IB09CF500", "IB09IG500", "IB09IG501", "IB09IG502", "IB09IG503", "IB09IG504", "IB09IG505", "IB09IG506", "IB09IG507", "IB09IG508", "IB09IG509", "IB09IG510", "IB09IG511", "IB09LB500", "IB09LB501", "IB09LB502", "IB09LB503", "IB09LP500", "IB09LP501", "IB09LP502", "IB09LP503", "IB09TC000", "IB09TC001", "IB09TC002", "IB09TC003", "IB09TF500", "IB10CA500", "IB10CA501", "IB10CA502", "IB10CA503", "IB10CA504", "IB10CA505", "IB10CA506", "IB10CB500", "IB10CB501", "IB10CB502", "IB10CD500", "IB10CE500", "IB10CF500", "IB10IG500", "IB10IG501", "IB10IG502", "IB10IG503", "IB10IG504", "IB10IG505", "IB10LB500", "IB10LB501", "IB10LB502", "IB10LB503", "IB10LB504", "IB10LB505", "IB10LE501", "IB10LE505", "IB10LP500", "IB10LP501", "IB10LP502", "IB10LP503", "IB10LP504", "IB11CA500", "IB11CA501", "IB11CA502", "IB11CA503", "IB11CA504", "IB11CA505", "IB11CA506", "IB11CB500", "IB11CB501", "IB11CD500", "IB11CE500", "IB11CF500", "IB11IG500", "IB11IG501", "IB11IG502", "IB11IG503", "IB11IG504", "IB11LB500", "IB11LB501", "IB11LB502", "IB11LB503", "IB11LB504", "IB11LB505", "IB11LE500", "IB11LE501", "IB11LP500", "IB11LP501", "IB11LP502", "IB11LP503", "IB11LP504", "IB11LP505", "IB12CA500", "IB12CA501", "IB12CA502", "IB12CB500", "IB12CD500", "IB12CE500", "IB12CF500", "IB12ID500", "IB12ID501", "IB12ID502", "IB12ID503", "IB12IG500", "IB12IG501", "IB12IG502", "IB12IG503", "IB12IG504", "IB12IG505", "IB12IS500", "IB12IS501", "IB12IS502", "IB12IS503", "IB12IS504", "IB12IS505", "IB12IS506", "IB12IS507", "IB12LB500", "IB12LB501", "IB12LB502", "IB12LB503", "IB12LB504", "IB12LB505", "IB12LB506", "IB12LB508", "IB12LB509", "IB12LB510", "IB12LP500", "IB12LP502", "IB12LP503", "IB12LP504", "IB12LP505", "IB12LP506", "IB12TF500", "IB14CA500", "IB14CB500", "IB14CC500", "IB14CE500", "IB14CF500", "IB14ID500", "IB14ID501", "IB14IG000", "IB14IG500", "IB14IS500", "IB14IS501", "IB14LB500", "IB14LB501", "IB14LB502", "IB14LB503", "IB14LB504", "IB14LB505", "IB14LB506", "IB14LB507", "IB14LB508", "IB14LB509", "IB14LB510", "IB14LB511", "IB14LB512", "IB14LB513", "IB14LB514", "IB14LB515", "IB14LB516", "IB14LE500", "IB14LP500", "IB14LP503", "IB14TC000", "IB14TC001", "IB14TF500", "IB15CA500", "IB15CA501", "IB15CB500", "IB15CB501", "IB15CD500", "IB15CD501", "IB15CE500", "IB15CE501", "IB15CF500", "IB15CF501", "IB15LB500", "IB15LB501", "IB16CA500", "IB16LB500", "IB16LB501", "IB16LB502", "IB16LP500", "IB16LP501", "IB16LP502", "IB16TC000", "IB16TF500", "IB17CF000", "IB17LB000", "IB17LB001", "IB17LB002", "IB17LB003", "IB17LB004", "IB17LB005", "IB17LB006", "IB17LB007", "IB17LB008", "IB17LB009", "IB17LB010", "IB17LB011", "IB17LE000", "IB17LP000", "IB17MF000", "IB17TC000", "IB17TF000", "IB18CA500", "IB18CA501", "IB18CB500", "IB18CD500", "IB18CE500", "IB18CF500", "IB18IG500", "IB18LB500", "IB18LB501", "IB18LB502", "IB18LB503", "IB18LB504", "IB18LB505", "IB18LE000", "IB18LE501", "IB18LH500", "IB18LP500", "IB18LP501", "IB18LP502", "IB18LP503", "IB18LP504", "IB18LP505", "IB18TF500", "IB21CA000", "IB21CA001", "IB21CB000", "IB21CD000", "IB21CD001", "IB21CE000", "IB21CF000", "IB21IG000", "IB21LB000", "IB21LB001", "IB21LB002", "IB21LB003", "IB21LB004", "IB21LB005", "IB21LE000", "IB21LE001", "IB21LH000", "IB21LP000", "IB21LP001", "IB21LP002", "IB21LP003", "IB21LP004", "IB21LP005", "IB21LR000", "IB21LR001", "IB21LR002", "IB21LR003", "IB21LR004", "IB21LR005", "IB21LR006", "IB21LR007", "IB21LR008", "IB21LR009", "IB21LR010", "IB21LR011", "IB21TC000", "IB21TC003", "IB21TF000", "IB22LB000", "IB22LB001", "IB22LB002", "IB22LB003", "IB22LB004", "IB22LB005", "IB22LB006", "IB22LB007", "IB22LB008", "IB22LB009", "IB22LE000", "IB22LH000", "IB22LH001", "IB22LH002", "IB22LP000", "IB22LP001", "IB22LP002", "IB22LP003", "IB22LP004", "IB22LR000", "IB22LR001", "IB22PL000", "IB22TF000", "IB25CB000", "IB25CE000", "IB25CF000", "IB25LB000", "IB25TF000", "IB28CF000", "IB28LB000", "IB28LB001", "IB28LB002", "IB28LB003", "IB28LB004", "IB28LB005", "IB28LB006", "IB28LB007", "IB28LB008", "IB28LB009", "IB28LE000", "IB28LE001", "IB28LH000", "IB28LP000", "IB28LP001", "IB28LR000", "IB28PL000", "IB28TF000", "IG14IS500", "IG14IS501", "IN01CA000", "IN01CA001", "IN01CD000", "IN01CE000", "IN01LB000", "IN01LB001", "IN01LB002", "IN01LB003", "IN01LB004", "IN01LB005", "IN01LB006", "IN01LB007", "IN01LE000", "IN01LE001", "IN01LP000", "IN01LP001", "IN01LP002", "IN01LP003", "IN01LP004", "IN01LP005", "IN01LP006", "IN01LP007", "IN01LR000", "IN01LR001", "IN01LR002", "IN01LR003", "IN01LS000", "IN01LS001", "IN01LS002", "IN01LS003", "IN01LS004", "IN01LS005", "IN01LS006", "IN01LS007", "IN01MH000", "IN01MH001", "IN01MH002", "IN01MH003", "IN01MH004", "IN01MH005", "IN01MH006", "IN01MH007", "IN01MH008", "IN01MH009", "IN01MH010", "IN01MH011", "IN01PA000", "IN01PA001", "IN01PA002", "IN01TC000", "IN01TC001", "IN01TF000", "IN02CD000", "IN02TC000", "IN02TC001", "MC00LB000", "MC00TF000", "MF00TC000", "MF00TC001", "MP00CA000", "MP00CA001", "MP00CA002", "MP00CA500", "MP00CA501", "MP00CB000", "MP00CB001", "MP00CD000", "MP00CD001", "MP00CD500", "MP00CD501", "MP00CE000", "MP00LB000", "MP00LB001", "MP00LB500", "MP00LB501", "MP00TC000", "MP01CE000", "MP01LB000", "MP01LE000", "MP01LP000", "MP01TF000", "MS00CA500", "MS00CB500", "MS00CE500", "MS00CG500", "MS00LB500", "MS00LB501", "MS02CA000", "MS02CF000", "MS03LB000", "MS03LP000", "MS03TF000", "MS04CA000", "MS04CF000", "NC00CD500", "NC00CE500", "NC00LB500", "NC00LB501", "NC02CA500", "NC02CB500", "NC02CD500", "NC02CE500", "NC02LB500", "NC02LB502", "NC04CA000", "NC04CA001", "NC04CB000", "NC04CD000", "NC04CE000", "NC04CF000", "NC04LB000", "NC04LB001", "NC04LB002", "NC04LE000", "NC04LP000", "NC04TF000", "NS00PL000", "NS00PL001", "NS00PL002", "NS00PL010", "NS00PL011", "NS00PL012", "NS00PL013", "NS00PL014", "NS00PL015", "NS00PL016", "NS00PL017", "NS99ML000", "NS99PR000", "NS99PT000", "NS99TE000", "NS99TM000", "OK00CA001", "OK00CA500", "OK00IG500", "OK00LB000", "OK00LB001", "OK00LB500", "OK00LB501", "OS00CA500", "OS00CB500", "OS00CD500", "OS00CE500", "OS00CG500", "OS00IG500", "OS00IG501", "OS00LB500", "OS01CA500", "OS01CB500", "OS01CE500", "OS01CE501", "OS01CG500", "OS01IG500", "OS01IG501", "OS01LB500", "SE01CA500", "SE01CA501", "SE01CA502", "SE01CA503", "SE01CA504", "SE01CB500", "SE01CB501", "SE01CD500", "SE01CE500", "SE01CF500", "SE01IG500", "SE01IG501", "SE01IG502", "SE01IG503", "SE01IG504", "SE01IG505", "SE01IG506", "SE01IG507", "SE01IS500", "SE01IS501", "SE01IS502", "SE01IS503", "SE01IS504", "SE01IS505", "SE01LB000", "SE01LB001", "SE01LB002", "SE01LB003", "SE01LB004", "SE01LB005", "SE01LB500", "SE01LB501", "SE01LB502", "SE01LB503", "SE01LB504", "SE01LB505", "SE01LP500", "SE01LP501", "SE01LP502", "SE01LP503", "SE01LP504", "SE01LP505", "SE04TC000", "SE04TC001", "SE04TC002", "SE05CA001", "SE05CD001", "SE05LB005", "SE05LB006", "SE05LB007", "SE05LB008", "SE05LB009", "SE05LE001", "SE05LP002", "SE05LP003", "SE05TC000", "SE05TC001", "SE06CA500", "SE06CE500", "SE06CF500", "SE06LB500", "SE06LB501", "SE06TF500", "SE10CA500", "SE10CA501", "SE10CA502", "SE10CA503", "SE10CA504", "SE10CA505", "SE10CA506", "SE10CB501", "SE10CB502", "SE10CB503", "SE10CD500", "SE10CE500", "SE10CF000", "SE10CF500", "SE10IG500", "SE10IG501", "SE10IG502", "SE10IG503", "SE10IG504", "SE10IG505", "SE10IS500", "SE10IS501", "SE10IS502", "SE10IS503", "SE10IS504", "SE10IS505", "SE10LB500", "SE10LB501", "SE10LB502", "SE10LB503", "SE10LB504", "SE10LB505", "SE10LE501", "SE10LE504", "SE10LP500", "SE10LP501", "SE10LP502", "SE10LP503", "SE10LP505", "SE12CA000", "SE12CA001", "SE12CA500", "SE12CA501", "SE12CA502", "SE12CA503", "SE12CB000", "SE12CB001", "SE12CB500", "SE12CB501", "SE12CB502", "SE12CD000", "SE12CD001", "SE12CD500", "SE12CE000", "SE12CE500", "SE12CF000", "SE12CF500", "SE12ID500", "SE12ID501", "SE12ID502", "SE12ID503", "SE12IG000", "SE12IG001", "SE12IG002", "SE12IG003", "SE12IG004", "SE12IG005", "SE12IG500", "SE12IG501", "SE12IG502", "SE12IG503", "SE12IG504", "SE12IG505", "SE12IS500", "SE12IS501", "SE12IS502", "SE12IS503", "SE12IS504", "SE12IS505", "SE12IS506", "SE12IS507", "SE12LB000", "SE12LB001", "SE12LB002", "SE12LB003", "SE12LB004", "SE12LB005", "SE12LB500", "SE12LB501", "SE12LB502", "SE12LB503", "SE12LB504", "SE12LB505", "SE12LP000", "SE12LP001", "SE12LP002", "SE12LP003", "SE12LP004", "SE12LP005", "SE12LP500", "SE12LP501", "SE12LP502", "SE12LP503", "SE12LP504", "SE12LP505", "SE12LS000", "SE12LS001", "SE12LS002", "SE12LS003", "SE12LS004", "SE12LS005", "SE12TC000", "SE12TF000", "SE12TF500", "SE18CA000", "SE18CA001", "SE18CA500", "SE18CA501", "SE18CB000", "SE18CB500", "SE18CD000", "SE18CD001", "SE18CD500", "SE18CD501", "SE18CE000", "SE18CE500", "SE18CF000", "SE18CF500", "SE18IG500", "SE18LB500", "SE18LB501", "SE18LB502", "SE18LB503", "SE18LB504", "SE18LB505", "SE18LE500", "SE18LE501", "SE18LH500", "SE18LP500", "SE18LP501", "SE18LP502", "SE18LP503", "SE18LP504", "SE18LP505", "SE18MX000", "SE18TF500", "SE21CA000", "SE21CA001", "SE21CA002", "SE21CB000", "SE21CB001", "SE21CD000", "SE21CD001", "SE21CD002", "SE21CE000", "SE21CE001", "SE21CF000", "SE21IG000", "SE21LB000", "SE21LB001", "SE21LB002", "SE21LB003", "SE21LB004", "SE21LB005", "SE21LB007", "SE21LB009", "SE21LE000", "SE21LE001", "SE21LH000", "SE21LP000", "SE21LP001", "SE21LP002", "SE21LP003", "SE21LP004", "SE21LP005", "SE21LP007", "SE21LP009", "SE21LR000", "SE21LR001", "SE21LR002", "SE21LR003", "SE21LR004", "SE21LR005", "SE21LR006", "SE21LR007", "SE21LR008", "SE21LR009", "SE21LR010", "SE21LR011", "SE21MX000", "SE21TC000", "SE21TC001", "SE21TC003", "SE21TC004", "SE21TC005", "SE21TF000", "SE23CA000", "SE23CA001", "SE23CA002", "SE23CB000", "SE23CD000", "SE23CD001", "SE23CE000", "SE23CE001", "SE23CF000", "SE23IG000", "SE23IG001", "SE23LB000", "SE23LB001", "SE23LB002", "SE23LB003", "SE23LB004", "SE23LB005", "SE23LB006", "SE23LB007", "SE23LB008", "SE23LB009", "SE23LB010", "SE23LB011", "SE23LB012", "SE23LB013", "SE23LE000", "SE23LE001", "SE23LP000", "SE23LP001", "SE23LP002", "SE23LP003", "SE23LP004", "SE23LP005", "SE23LP006", "SE23LP007", "SE23LP008", "SE23LP009", "SE23LP010", "SE23LP011", "SE23LR000", "SE23LR001", "SE23LR002", "SE23LR003", "SE23LR004", "SE23LR005", "SE23LR006", "SE23LR007", "SE23LR008", "SE23LR009", "SE23LR010", "SE23LR011", "SE23LS000", "SE23MX000", "SE23PL000", "SE23TC000", "SE23TC001", "SE23TC002", "SE23TC003", "SE23TF000", "SE25LH000", "SE25LH001", "SE25LH002", "SE25LH003", "SE25LH004", "SE25LS000", "SE25LS001", "SE25LS002", "SE25LS003", "SE25LS004", "SE25LS005", "SE25LS006", "SE25LS007", "SE25LS008", "SE25LS009", "SE25TC000", "SE25TC001", "SE25TC002", "SE25TF000", "SE26CA000", "SE26CA001", "SE26CB000", "SE26CD000", "SE26CE000", "SE26CF000", "SE26IG000", "SE26LB000", "SE26LB001", "SE26LB002", "SE26LB003", "SE26LB004", "SE26LB005", "SE26LB006", "SE26LB007", "SE26LB008", "SE26LB009", "SE26LB010", "SE26LB011", "SE26LB012", "SE26LB013", "SE26LB014", "SE26LE000", "SE26LE001", "SE26LE002", "SE26LP000", "SE26LP001", "SE26LP002", "SE26LP003", "SE26LP004", "SE26LP005", "SE26LP006", "SE26LP007", "SE26LP008", "SE26LP009", "SE26LP010", "SE26LP011", "SE26LP012", "SE26LR000", "SE26LR001", "SE26LR002", "SE26LR003", "SE26LR004", "SE26LS000", "SE26PL000", "SE26TC000", "SE26TF000", "SE28CA000", "SE28CA001", "SE28CB000", "SE28CD000", "SE28CD001", "SE28CE000", "SE28CF000", "SE28IG000", "SE28LB000", "SE28LB001", "SE28LB002", "SE28LB003", "SE28LB004", "SE28LB005", "SE28LB006", "SE28LB007", "SE28LB008", "SE28LB009", "SE28LB010", "SE28LB011", "SE28LB012", "SE28LB013", "SE28LB014", "SE28LE000", "SE28LE001", "SE28LE002", "SE28LE003", "SE28LE004", "SE28LE005", "SE28LH000", "SE28LH001", "SE28LH002", "SE28LH003", "SE28LH004", "SE28LP000", "SE28LP001", "SE28LP002", "SE28LP003", "SE28LP004", "SE28LP005", "SE28LP006", "SE28LP007", "SE28LP008", "SE28LP009", "SE28LP010", "SE28LP011", "SE28LP012", "SE28LR000", "SE28LR001", "SE28LR002", "SE28LR003", "SE28LR004", "SE28LR005", "SE28LS000", "SE28LS001", "SE28LS002", "SE28LS003", "SE28LS004", "SE28LS005", "SE28LS006", "SE28LS007", "SE28LS008", "SE28LS009", "SE28LS010", "SE28LS011", "SE28MA000", "SE28MX000", "SE28PL000", "SE28TC000", "SE28TC001", "SE28TC002", "SE28TC003", "SE28TC004", "SE28TF000", "SE29CA000", "SE29CA001", "SE29CB000", "SE29CD000", "SE29CE000", "SE29CF000", "SE29IG000", "SE29LB000", "SE29LB001", "SE29LB002", "SE29LB003", "SE29LB004", "SE29LB005", "SE29LB006", "SE29LB007", "SE29LB008", "SE29LB009", "SE29LB010", "SE29LB011", "SE29LB012", "SE29LB013", "SE29LB014", "SE29LB015", "SE29LB016", "SE29LB017", "SE29LB018", "SE29LB019", "SE29LE000", "SE29LE001", "SE29LE002", "SE29LE003", "SE29LE004", "SE29LE005", "SE29LE006", "SE29LE007", "SE29LE008", "SE29LE009", "SE29LE010", "SE29LE011", "SE29LE012", "SE29LE013", "SE29LE014", "SE29LE015", "SE29LE016", "SE29LH000", "SE29LH001", "SE29LH002", "SE29LH003", "SE29LH004", "SE29LH006", "SE29LH007", "SE29LH008", "SE29LH009", "SE29LH010", "SE29LH011", "SE29LH012", "SE29LH013", "SE29LH014", "SE29LH015", "SE29LH016", "SE29LH017", "SE29LP000", "SE29LP001", "SE29LP002", "SE29LP003", "SE29LP004", "SE29LP005", "SE29LP006", "SE29LP007", "SE29LP008", "SE29LP009", "SE29LP010", "SE29LP011", "SE29LP012", "SE29LP013", "SE29LP014", "SE29LP015", "SE29LP016", "SE29LP017", "SE29LP018", "SE29LP019", "SE29LR000", "SE29LR001", "SE29LR002", "SE29LR003", "SE29LR004", "SE29LR005", "SE29LR006", "SE29LR007", "SE29LR008", "SE29LS000", "SE29LS001", "SE29LS002", "SE29LS003", "SE29LS004", "SE29LS005", "SE29LS006", "SE29LS007", "SE29LS008", "SE29LS009", "SE29LS010", "SE29LS011", "SE29LS012", "SE29LS013", "SE29LS014", "SE29LS015", "SE29LS016", "SE29LS017", "SE29LS018", "SE29LS019", "SE29LS020", "SE29LS021", "SE29LS022", "SE29LS023", "SE29LS024", "SE29LS025", "SE29LS026", "SE29LS027", "SE29LS028", "SE29LS029", "SE29LS030", "SE29LS031", "SE29LS032", "SE29LS033", "SE29LS034", "SE29LS035", "SE29LS036", "SE29LS037", "SE29LS038", "SE29LS039", "SE29LS040", "SE29LS041", "SE29LS042", "SE29LS043", "SE29LS044", "SE29LS045", "SE29LS046", "SE29LS047", "SE29LS048", "SE29LS049", "SE29LS050", "SE29LS051", "SE29LS052", "SE29LS053", "SE29LS054", "SE29LS055", "SE29LS056", "SE29LS057", "SE29LS058", "SE29LS059", "SE29LS060", "SE29LS061", "SE29LS062", "SE29LS063", "SE29LS064", "SE29LS065", "SE29LS066", "SE29LS067", "SE29LS068", "SE29LS069", "SE29LS070", "SE29LS071", "SE29LS072", "SE29LS073", "SE29LS074", "SE29LS075", "SE29LS076", "SE29MA000", "SE29ME000", "SE29MX000", "SE29PL000", "SE29TC000", "SE29TF000", "SE30CA000", "SE30IC000", "SE30LB000", "SE30LB001", "SE30LB002", "SE30LB003", "SE30LB004", "SE30LB005", "SE30LB006", "SE30LB007", "SE30LB008", "SE30LE000", "SE30LP000", "SE30LP001", "SE30LP002", "SE30LP003", "SE30LP004", "SE30LP005", "SE30LP006", "SE30LP007", "SE30MH000", "SE30MK000", "SE30PA000", "SE30PA001", "SE30PL000", "SE30TC000", "SE30TC001", "SE30TF000", "SE35CA000", "SE35CA001", "SE35CD000", "SE35CE000", "SE35CF000", "SE35IG000", "SE35LB000", "SE35LB001", "SE35LB002", "SE35LB003", "SE35LB004", "SE35LB005", "SE35LB006", "SE35LB007", "SE35LB008", "SE35LB009", "SE35LB010", "SE35LB011", "SE35LB012", "SE35LB013", "SE35LE000", "SE35LE001", "SE35LE002", "SE35LE003", "SE35LE004", "SE35LE005", "SE35LE006", "SE35LE007", "SE35LE008", "SE35LE009", "SE35LE010", "SE35LE011", "SE35LH000", "SE35LH001", "SE35LH002", "SE35LH003", "SE35LH004", "SE35LH005", "SE35LH006", "SE35LH007", "SE35LH008", "SE35LH009", "SE35LH010", "SE35LH011", "SE35LP000", "SE35LP001", "SE35LP002", "SE35LP003", "SE35LP004", "SE35LP005", "SE35LP006", "SE35LP007", "SE35LP008", "SE35LP009", "SE35LP010", "SE35LP011", "SE35LP012", "SE35LP013", "SE35LR000", "SE35LR001", "SE35LR002", "SE35LR003", "SE35LR004", "SE35LR005", "SE35LS000", "SE35LS001", "SE35LS002", "SE35LS003", "SE35LS004", "SE35LS005", "SE35LS006", "SE35LS007", "SE35LS008", "SE35LS009", "SE35LS010", "SE35LS011", "SE35LS012", "SE35LS013", "SE35LS014", "SE35LS015", "SE35LS016", "SE35LS017", "SE35LS018", "SE35LS019", "SE35LS020", "SE35LS021", "SE35LS022", "SE35LS023", "SE35LS024", "SE35LS025", "SE35LS026", "SE35LS027", "SE35LS028", "SE35LS029", "SE35LS030", "SE35LS031", "SE35LS032", "SE35LS033", "SE35LS034", "SE35LS035", "SE35LS036", "SE35LS037", "SE35MH000", "SE35MH001", "SE35MX000", "SE35PA000", "SE35PA001", "SE35TC000", "SE35TF000", "SE38CA000", "SE38CA001", "SE38CD000", "SE38CE000", "SE38CF000", "SE38IG000", "SE38LB000", "SE38LB001", "SE38LB002", "SE38LB003", "SE38LB004", "SE38LB005", "SE38LE000", "SE38LE001", "SE38LE002", "SE38LE003", "SE38LE004", "SE38LE005", "SE38LH000", "SE38LH001", "SE38LH002", "SE38LH003", "SE38LH004", "SE38LH005", "SE38LP000", "SE38LP001", "SE38LP002", "SE38LP003", "SE38LP004", "SE38LP005", "SE38LR000", "SE38LR001", "SE38LR002", "SE38MH000", "SE38MH001", "SE38MH002", "SE38MH003", "SE38MH004", "SE38MH005", "SE38TC000", "SE38TF000", "SE40CA000", "SE40CA001", "SE40CA002", "SE40CB000", "SE40CC000", "SE40CD000", "SE40CD001", "SE40CD002", "SE40CE000", "SE40CF000", "SE40IG000", "SE40IG001", "SE40LB000", "SE40LB001", "SE40LB002", "SE40LB003", "SE40LB004", "SE40LB005", "SE40LB006", "SE40LB007", "SE40LB008", "SE40LB009", "SE40LB010", "SE40LB011", "SE40LE000", "SE40LE001", "SE40LE002", "SE40LE003", "SE40LE004", "SE40LE005", "SE40LE006", "SE40LE007", "SE40LE008", "SE40LE009", "SE40LE010", "SE40LE011", "SE40LP000", "SE40LP001", "SE40LP002", "SE40LP003", "SE40LP004", "SE40LP005", "SE40LP006", "SE40LP007", "SE40LP008", "SE40LP009", "SE40LP010", "SE40LP011", "SE40LR000", "SE40LR001", "SE40LR002", "SE40LR003", "SE40LR004", "SE40LR005", "SE40MX000", "SE40TF000", "SI00CA500", "SI00CB500", "SI00CD500", "SI00CE500", "SI00CG500", "SI00IG500", "SI00IG501", "SI00LB500", "SI00LB501", "SI00LB502", "SI01CA500", "SI01CA501", "SI01CB500", "SI01CD500", "SI01CE500", "SI01CG500", "SI01IG500", "SI01LB500", "SI02CA500", "SI02CB500", "SI02CD500", "SI02CE500", "SI02LB500", "SI02LB501", "SI02LB502", "SI02LB503", "SI02LP502", "SI02TF500", "SI03LB000", "SI03TF000", "SI04LB000", "SI04TF000", "SI05CA000", "SI05CD000", "SI05CF000", "SI05IG000", "SI05LB000", "SI05LB001", "SI05TC000", "SI05TF000", "SI06CA000", "SI06CA002", "SI06CB000", "SI06CD000", "SI06CF000", "SI06IG000", "SI06LB000", "SI06LB001", "SI06LB002", "SI06TC000", "SI06TF000", "SM00CA500", "SM00CB500", "SM00CD500", "SM00CE500", "SM00CG500", "SM00LB500", "SM00LB501", "SM00LS000", "SM00TF000", "SM00TF001", "SM01CA500", "SM01CB500", "SM01CD500", "SM01CE500", "SM01CG500", "SM01LB500", "SM02CA500", "SM02CB500", "SM02CD500", "SM02CE500", "SM02CG500", "SM02LB000", "SM02LB001", "SM02LB500", "SM02LB501", "SM02LB502", "SM02LB503", "SM02LB504", "SM02LP504", "SM02LP505", "SM02TF000", "SM02TF001", "SM02TF500", "SM02TF501", "SM03LB500", "SM04CA500", "SM04CB500", "SM04CD500", "SM04CE500", "SM04CF500", "SM04CG500", "SM04LB500", "SM04LB501", "SM04LB502", "SM04LB503", "SM04TF000", "SM05CA500", "SM05CB500", "SM05CD000", "SM05CD500", "SM05CE500", "SM05CF500", "SM05LB000", "SM05LB500", "SM05LB501", "SM05LB502", "SM05LP500", "SM05LP501", "SM05LP502", "SM05MA000", "SM05MA001", "SM05MA002", "SM05ME000", "SM05TC000", "SM05TF000", "SM06CA501", "SM06CB501", "SM06CD501", "SM06CE501", "SM06CG501", "SM06LB500", "SM06LB501", "SM06LB502", "SM06LB503", "SM06TF500", "SM07LB000", "SM07TF000", "SM08CA000", "SM08CB000", "SM08CD000", "SM08CE000", "SM08CF000", "SM08LB000", "SM08LB001", "SM08LB002", "SM08LB003", "SM08LB004", "SM08LB005", "SM08LE000", "SM08LE001", "SM08LP000", "SM08LP001", "SM08LP002", "SM08LP003", "SM08MX000", "SM08PS000", "SM08TC000", "SM08TF000", "SM09CA000", "SM09CB000", "SM09CD000", "SM09CE000", "SM09CF000", "SM09LB000", "SM09LB001", "SM09LB002", "SM09LB003", "SM09LB004", "SM09LB005", "SM09LB006", "SM09LB007", "SM09LB008", "SM09LB009", "SM09LB010", "SM09LB011", "SM09LB012", "SM09LE000", "SM09LE001", "SM09LH000", "SM09LH001", "SM09LH002", "SM09LH003", "SM09LH004", "SM09LH005", "SM09LH006", "SM09LP000", "SM09LP001", "SM09LP002", "SM09LP003", "SM09LS000", "SM09LS001", "SM09LS002", "SM09LS003", "SM09LS004", "SM09LS005", "SM09LS006", "SM09MA000", "SM09MH000", "SM09MH001", "SM09MX000", "SM09PA000", "SM09PL000", "SM09PS000", "SM09TC000", "SM09TC001", "SM09TC002", "SM09TC003", "SM09TF000", "SM09TF001", "SM10LB000", "SM10LB001", "SM10TF000", "SM11CA000", "SM11CB000", "SM11CD000", "SM11CE000", "SM11CG000", "SM11LB000", "SM11LB001", "SM11TF000", "SM12CA000", "SM12CB000", "SM12CD000", "SM12CE000", "SM12CF000", "SM12LB000", "SM12LB001", "SM12LB002", "SM12LB003", "SM12LB004", "SM12LB005", "SM12LE000", "SM12LE001", "SM12LP000", "SM12LP001", "SM12LP002", "SM12LP003", "SM12PS000", "SM12TF000", "SM13CA000", "SM13CB000", "SM13CD000", "SM13CE000", "SM13CF000", "SM13IG000", "SM13LB000", "SM13LB001", "SM13LB002", "SM13LB003", "SM13LB004", "SM13LB005", "SM13LB006", "SM13LB007", "SM13LB008", "SM13LB009", "SM13LB010", "SM13LB011", "SM13LB012", "SM13LB013", "SM13LB014", "SM13LE000", "SM13LE001", "SM13LE011", "SM13LH000", "SM13LH001", "SM13LH002", "SM13LH003", "SM13LH004", "SM13LH005", "SM13LH006", "SM13LH007", "SM13LH008", "SM13LH009", "SM13LP000", "SM13LP001", "SM13LP002", "SM13LP003", "SM13LP004", "SM13LP005", "SM13LP006", "SM13LP007", "SM13LP008", "SM13MH000", "SM13MH001", "SM13MH002", "SM13MH003", "SM13MH004", "SM13MH005", "SM13PA000", "SM13PA001", "SM13PL000", "SM13TC000", "SM13TC001", "SM13TC002", "SM13TC003", "SM13TC004", "SM13TC005", "SM13TC006", "SM13TF000", "SM14CA000", "SM14CA001", "SM14CB000", "SM14CD000", "SM14CD001", "SM14CD002", "SM14CE000", "SM14CE001", "SM14CF000", "SM14IG000", "SM14LB000", "SM14LB001", "SM14LB002", "SM14LB003", "SM14LB004", "SM14LB005", "SM14LB006", "SM14LB007", "SM14LB008", "SM14LB009", "SM14LB010", "SM14LB011", "SM14LB012", "SM14LB013", "SM14LB014", "SM14LB015", "SM14LB016", "SM14LB017", "SM14LB018", "SM14LB019", "SM14LB020", "SM14LB021", "SM14LB022", "SM14LB023", "SM14LB024", "SM14LB025", "SM14LB026", "SM14LB027", "SM14LB028", "SM14LB029", "SM14LB030", "SM14LB031", "SM14LB032", "SM14LB033", "SM14LB034", "SM14LB035", "SM14LB036", "SM14LB037", "SM14LB038", "SM14LB039", "SM14LB040", "SM14LE000", "SM14LE001", "SM14LE002", "SM14LE003", "SM14LE004", "SM14LE005", "SM14LE006", "SM14LH000", "SM14LH001", "SM14LH002", "SM14LH003", "SM14LH004", "SM14LH005", "SM14LH006", "SM14LH007", "SM14LH008", "SM14LH009", "SM14LH010", "SM14LH011", "SM14LH012", "SM14LH013", "SM14LH014", "SM14LH015", "SM14LH016", "SM14LH017", "SM14LH018", "SM14LP000", "SM14LP001", "SM14LP002", "SM14LP003", "SM14LP004", "SM14LP005", "SM14LP006", "SM14LP007", "SM14LP008", "SM14LP009", "SM14LP010", "SM14LP011", "SM14LP012", "SM14LP013", "SM14LP014", "SM14LP015", "SM14LP016", "SM14LP017", "SM14LP018", "SM14LP019", "SM14LP020", "SM14LP021", "SM14LP022", "SM14LP023", "SM14LP024", "SM14LP025", "SM14LP026", "SM14LP027", "SM14LP028", "SM14LP029", "SM14LP030", "SM14LR000", "SM14LR001", "SM14LR002", "SM14LR003", "SM14LR004", "SM14LR005", "SM14MA000", "SM14MA001", "SM14MB000", "SM14MD000", "SM14MD001", "SM14MD002", "SM14ME000", "SM14ME001", "SM14MF000", "SM14MH000", "SM14MH001", "SM14MH002", "SM14MH003", "SM14MH004", "SM14MH005", "SM14MH006", "SM14MH007", "SM14PA000", "SM14PA001", "SM14TC000", "SM14TC001", "SM14TC002", "SM14TC003", "SM14TC004", "SM14TC005", "SM14TC006", "SM14TC007", "SM14TC008", "SM14TF000", "SM15CA000", "SM15CA001", "SM15CB000", "SM15CD000", "SM15CE000", "SM15CF000", "SM15IG000", "SM15LB000", "SM15LB001", "SM15LB002", "SM15LB003", "SM15LB004", "SM15LB005", "SM15LB006", "SM15LB007", "SM15LB008", "SM15LB009", "SM15LB010", "SM15LB011", "SM15LB012", "SM15LB013", "SM15LB014", "SM15LB015", "SM15LB016", "SM15LB017", "SM15LB018", "SM15LB019", "SM15LB020", "SM15LB021", "SM15LB022", "SM15LB023", "SM15LB024", "SM15LB025", "SM15LB026", "SM15LE000", "SM15LE001", "SM15LE002", "SM15LH000", "SM15LH001", "SM15LH002", "SM15LH003", "SM15LH004", "SM15LH005", "SM15LH006", "SM15LH007", "SM15LH008", "SM15LH009", "SM15LH010", "SM15LH011", "SM15LH012", "SM15LH013", "SM15LH014", "SM15LH015", "SM15LH016", "SM15LH017", "SM15LH018", "SM15LH019", "SM15LH020", "SM15LH021", "SM15LH022", "SM15LH023", "SM15LH024", "SM15LH025", "SM15LH026", "SM15LP000", "SM15LP001", "SM15LP002", "SM15LP003", "SM15LP004", "SM15LP005", "SM15LP006", "SM15LP007", "SM15LP008", "SM15LP009", "SM15LP010", "SM15LP011", "SM15MB000", "SM15ME000", "SM15MH000", "SM15MH001", "SM15MH002", "SM15MH003", "SM15PA000", "SM15PA001", "SM15PA002", "SM15PA003", "SM15TC000", "SM15TC001", "SM15TC002", "SM15TC003", "SM15TC004", "SM15TF000", "SM16TC000", "SM16TC001", "SM16TC002", "SM17LB000", "SM18CA000", "SM18CA001", "SM18CB000", "SM18CC000", "SM18CD000", "SM18CD001", "SM18CE000", "SM18CF000", "SM18PL000", "SM18TC000", "SM18TC001", "SM19PL000", "TF00LB000", "TF00TC000", "TF00TF000", "TS00CA500", "TS00CA501", "TS00CB500", "TS00CB501", "TS00CE500", "TS00CF000", "TS00CG000", "TS00IG500", "TS00IG501", "TS00LB500", "TS00MF000", "TS01CA500", "TS01CG500", "TS01LB500", "TS02CA000", "TS02CA500", "TS02CA501", "TS02CA502", "TS02CA503", "TS02CB500", "TS02CB501", "TS02CD500", "TS02CE500", "TS02CF000", "TS02CG500", "TS02IG500", "TS02IG501", "TS02IG502", "TS02IG503", "TS02IG504", "TS02IG505", "TS02IG506", "TS02LB000", "TS02LB001", "TS02LB500", "TS02LB501", "TS02LP000", "TS02LP001", "TS02LS000", "TS02LS001", "TS02MD000", "TS02TF000", "TS03CA500", "TS03CB500", "TS03CG500", "TS03IG500", "TS03LB500", "TS03LS000", "TS04CA500", "TS04CB500", "TS04LB500", "TS06CA500", "TS07CA500", "TS07CD500", "TS08LB500", "TS09CA500", "TS09CD500", "TS10CA500", "TS10CB500", "TS10CD500", "TS10CE500", "TS10CG500", "TS10IG500", "TS10LB500", "TS11CA500", "TS11CB500", "TS11CD500", "TS11CE500", "TS11CG500", "TS11IG500", "TS11LB500", "TS12CA500", "TS12CA501", "TS12CA502", "TS12CB500", "TS12CB501", "TS12CD000", "TS12CD500", "TS12CD501", "TS12CE000", "TS12CE500", "TS12CE501", "TS12CF000", "TS12CG500", "TS12CG501", "TS12ID000", "TS12ID001", "TS12ID002", "TS12ID003", "TS12ID004", "TS12ID005", "TS12ID006", "TS12ID007", "TS12ID008", "TS12ID009", "TS12ID500", "TS12ID501", "TS12IG500", "TS12IG501", "TS12IG502", "TS12IG503", "TS12IG504", "TS12IG505", "TS12IG506", "TS12IG507", "TS12IG508", "TS12IG509", "TS12IG510", "TS12IG511", "TS12IG700", "TS12IS500", "TS12LB000", "TS12LB001", "TS12LB002", "TS12LB500", "TS12LB501", "TS12LB502", "TS12LP001", "TS12LP501", "TS12LS000", "TS12LS001", "TS14CA500", "TS14CB500", "TS14CD500", "TS14CE500", "TS14CG500", "TS14IG500", "TS14IG501", "TS14IG502", "TS14LB000", "TS14LB500", "TS14LS000", "TS14MA000", "TS14MD000", "TS14ME000", "TS15CA000", "TS15CA500", "TS15CA501", "TS15CA502", "TS15CB500", "TS15CD500", "TS15CD501", "TS15CE000", "TS15CE500", "TS15CE501", "TS15CF000", "TS15ID000", "TS15ID001", "TS15ID002", "TS15ID003", "TS15ID004", "TS15ID005", "TS15ID006", "TS15ID007", "TS15ID008", "TS15ID009", "TS15ID500", "TS15ID501", "TS15ID502", "TS15ID503", "TS15IG500", "TS15IG501", "TS15IG502", "TS15IS500", "TS15IS501", "TS15LB000", "TS15LB500", "TS15LB501", "TS15LS000", "TS16CA500", "TS16CA501", "TS16CB500", "TS16CB501", "TS16CD500", "TS16CE500", "TS16LB500", "TS16LB501", "TS17CA500", "TS17CA501", "TS17CB500", "TS17CD500", "TS17CE500", "TS17CG500", "TS17ID500", "TS17LB500", "TS17LB501", "TS17LB502", "TS17LB503", "TS17TF000", "TS18LB500", "TS18LB501", "TS18LB502", "TS18LB503", "TS19CA500", "TS19CA501", "TS19CB500", "TS19CB501", "TS19CD500", "TS19CE000", "TS19CE500", "TS19CE501", "TS19CG500", "TS19ID000", "TS19ID001", "TS19ID002", "TS19ID003", "TS19ID004", "TS19ID005", "TS19ID006", "TS19ID007", "TS19ID008", "TS19ID009", "TS19ID010", "TS19ID011", "TS19ID012", "TS19ID013", "TS19ID014", "TS19ID015", "TS19ID500", "TS19ID501", "TS19ID502", "TS19ID503", "TS19IG500", "TS19IG501", "TS19IG502", "TS19IG503", "TS19IG504", "TS19IP000", "TS19IP001", "TS19IP002", "TS19IP003", "TS19IP004", "TS19IP005", "TS19IP006", "TS19IP007", "TS19IP008", "TS19IP009", "TS19IP010", "TS19IS000", "TS19IS001", "TS19IS500", "TS19IS501", "TS19LB000", "TS19LB001", "TS19LB002", "TS19LB003", "TS19LB004", "TS19LB005", "TS19LB006", "TS19LB007", "TS19LB008", "TS19LB500", "TS19LB501", "TS19LB502", "TS19LB503", "TS19LB504", "TS19LB505", "TS19LP000", "TS19LP001", "TS19LP002", "TS19LP500", "TS19MH000", "TS19MH500", "TS19TF000", "TS20CA000", "TS20CB000", "TS20CD000", "TS20CE000", "TS20CE001", "TS20CG000", "TS20ID500", "TS20IG500", "TS20IP000", "TS20IP001", "TS20IP002", "TS20IP003", "TS20IP005", "TS20LB000", "TS20LB001", "TS20LB500", "TS20LB501", "TS20LP000", "TS21CA000", "TS21CD000", "TS21CE000", "TS21CE001", "TS21ID000", "TS21ID001", "TS21ID002", "TS21ID500", "TS21IG700", "TS21IS500", "TS21LB000", "TS21LB001", "TS21LB002", "TS21LB003", "TS21LB004", "TS21LP000", "TS21LP001", "TS21LP002", "TS21LP003", "TS21TF000", "TS22LB500", "TS22LB501", "TS22LB502", "TS23LB500", "TS23LB501", "TS24CA500", "TS24CA501", "TS24CB500", "TS24CD500", "TS24CD501", "TS24CE500", "TS24CE501", "TS24CF500", "TS24CF501", "TS24ID000", "TS24ID001", "TS24ID002", "TS24ID003", "TS24ID004", "TS24ID005", "TS24ID006", "TS24ID007", "TS24ID008", "TS24ID009", "TS24ID010", "TS24ID011", "TS24ID500", "TS24ID501", "TS24ID502", "TS24ID503", "TS24ID504", "TS24IG500", "TS24IG501", "TS24IG502", "TS24IG503", "TS24IG504", "TS24IP000", "TS24IP001", "TS24IP002", "TS24IP003", "TS24IP004", "TS24IP005", "TS24IP006", "TS24IP007", "TS24IP008", "TS24IS000", "TS24IS500", "TS24IS501", "TS24IS502", "TS24LB000", "TS24LB001", "TS24LB002", "TS24LB003", "TS24LB004", "TS24LB500", "TS24LB501", "TS24LB502", "TS24LP000", "TS24LP001", "TS24LP002", "TS24LP500", "TS24LP501", "TS24LP502", "TS24MF000", "TS24MH500", "TS24PS000", "TS24TF000", "TS25CA000", "TS25CA001", "TS25CA002", "TS25CB000", "TS25CB001", "TS25CD000", "TS25CD001", "TS25CE000", "TS25CE001", "TS25CF000", "TS25CF001", "TS25ID000", "TS25ID001", "TS25ID002", "TS25ID003", "TS25ID004", "TS25ID005", "TS25ID006", "TS25ID007", "TS25ID008", "TS25ID009", "TS25ID500", "TS25ID501", "TS25IG500", "TS25IG501", "TS25IG502", "TS25IG503", "TS25IG504", "TS25IG505", "TS25IG506", "TS25IG507", "TS25IG700", "TS25IP000", "TS25IP001", "TS25IP002", "TS25IP003", "TS25IP004", "TS25IP005", "TS25IS500", "TS25IS501", "TS25LB000", "TS25LB001", "TS25LB002", "TS25LB003", "TS25LB004", "TS25LB005", "TS25LB006", "TS25LB007", "TS25LB008", "TS25LB009", "TS25LB010", "TS25LB011", "TS25LB012", "TS25LB013", "TS25LB014", "TS25LB015", "TS25LB016", "TS25LB017", "TS25LB018", "TS25LB019", "TS25LB020", "TS25LB021", "TS25LB022", "TS25LB023", "TS25LB024", "TS25LB025", "TS25LE000", "TS25LE001", "TS25LE002", "TS25LE003", "TS25LE004", "TS25LE005", "TS25LP000", "TS25LP001", "TS25LP002", "TS25LP003", "TS25LP004", "TS25LP005", "TS25LP006", "TS25LP007", "TS25LP008", "TS25LP009", "TS25LP010", "TS25LP011", "TS25LP012", "TS25LP013", "TS25LP014", "TS25LP015", "TS25LP016", "TS25LP017", "TS25LP018", "TS25LP019", "TS25LP020", "TS25MH000", "TS25MH500", "TS25MX000", "TS25PS000", "TS25TC000", "TS25TF000", "TS26CA500", "TS26CA501", "TS26CB500", "TS26CB501", "TS26CD500", "TS26CE500", "TS26CE501", "TS26CF000", "TS26LB000", "TS26LB001", "TS26LB002", "TS26LB003", "TS26LB004", "TS26LB500", "TS26LP000", "TS26LP001", "TS26LP002", "TS26LP003", "TS26LP004", "TS26MF000", "TS26TC000", "TS27CA000", "TS27CA500", "TS27CB500", "TS27CD000", "TS27CD500", "TS27CE500", "TS27CF500", "TS27ID000", "TS27ID001", "TS27ID002", "TS27ID003", "TS27ID004", "TS27ID502", "TS27ID503", "TS27IG000", "TS27IG001", "TS27IG500", "TS27IG501", "TS27IS000", "TS27IS001", "TS27IS500", "TS27IT000", "TS27LB000", "TS27LB001", "TS27LB002", "TS27LB003", "TS27LB004", "TS27LB005", "TS27LB006", "TS27LB007", "TS27LB008", "TS27LB009", "TS27LB010", "TS27LB011", "TS27LB012", "TS27LB013", "TS27LB014", "TS27LB015", "TS27LB016", "TS27LB017", "TS27LB018", "TS27LB019", "TS27LB020", "TS27LB500", "TS27LB501", "TS27LB502", "TS27LE000", "TS27LE001", "TS27LE002", "TS27LE003", "TS27LH000", "TS27LH001", "TS27LP000", "TS27LP001", "TS27LP002", "TS27LP003", "TS27LP004", "TS27LP005", "TS27LP006", "TS27LP007", "TS27LP008", "TS27LP009", "TS27LP010", "TS27LP500", "TS27LP501", "TS27LP502", "TS27LP503", "TS27LP504", "TS27MH001", "TS27MH002", "TS27MH500", "TS27MX000", "TS27PA000", "TS27PP000", "TS27PP001", "TS27PS000", "TS27TC000", "TS27TC001", "TS27TC002", "TS27TC003", "TS27TF001", "TS28CA000", "TS28CA001", "TS28CA002", "TS28CB000", "TS28CD000", "TS28CE000", "TS28CF000", "TS28ID000", "TS28IG000", "TS28LB000", "TS28LB001", "TS28LB002", "TS28LB003", "TS28LB004", "TS28LB005", "TS28LB006", "TS28LB007", "TS28LB008", "TS28LB009", "TS28LB010", "TS28LB011", "TS28LB012", "TS28LB013", "TS28LB500", "TS28LB501", "TS28LB502", "TS28LB503", "TS28LE000", "TS28LE001", "TS28LH000", "TS28LH001", "TS28LH002", "TS28LH003", "TS28LH004", "TS28LH005", "TS28LP000", "TS28LP001", "TS28LP002", "TS28LP003", "TS28LP004", "TS28LP500", "TS28LP501", "TS28LS000", "TS28LS001", "TS28LS002", "TS28LS003", "TS28LS004", "TS28LS005", "TS28LS006", "TS28LS007", "TS28LS008", "TS28LS009", "TS28LS010", "TS28LS011", "TS28LS012", "TS28LS013", "TS28LS014", "TS28LS015", "TS28LS016", "TS28LS017", "TS28LS018", "TS28LS019", "TS28LS020", "TS28MA000", "TS28MA001", "TS28MA002", "TS28MA003", "TS28MD000", "TS28MH000", "TS28MH001", "TS28MH002", "TS28MH003", "TS28MH004", "TS28MH005", "TS28MH006", "TS28MH007", "TS28MH008", "TS28MH009", "TS28MH010", "TS28MH011", "TS28MH012", "TS28MX000", "TS28PA000", "TS28PA001", "TS28PA002", "TS28PA003", "TS28PP000", "TS28PP001", "TS28TC000", "TS28TC001", "TS28TC002", "TS28TF000", "TS30CA000", "TS30CD000", "TS30CE000", "TS30LB500", "TS30MH000", "TS30MX000", "TS30TC000", "TS31CA000", "TS31CA500", "TS31CA501", "TS31CA502", "TS31CB000", "TS31CB500", "TS31CD500", "TS31CD501", "TS31CE000", "TS31CE500", "TS31CE501", "TS31CF000", "TS31CG000", "TS31CG500", "TS31ID000", "TS31ID001", "TS31ID002", "TS31ID003", "TS31ID004", "TS31ID005", "TS31ID006", "TS31ID007", "TS31ID008", "TS31ID500", "TS31ID501", "TS31ID502", "TS31ID503", "TS31ID504", "TS31ID505", "TS31ID506", "TS31ID507", "TS31ID508", "TS31ID509", "TS31IG500", "TS31IG501", "TS31IG502", "TS31IG503", "TS31IG700", "TS31IP000", "TS31LB000", "TS31LB500", "TS31LB501", "TS31LS000", "TS32CA500", "TS32CD500", "TS32LB000", "TS32LB500", "TS32LB501", "TS32LP000", "TS32LP500", "TS32LS000", "TS32MD000", "TS32MH000", "TS32MH500", "TS32PA000", "TS32TF000", "TS33CA000", "TS33CA001", "TS33CB000", "TS33CD000", "TS33CD001", "TS33CE000", "TS33CF000", "TS33ID000", "TS33ID001", "TS33LB000", "TS33LB001", "TS33LB002", "TS33LB003", "TS33LB004", "TS33LB005", "TS33LB006", "TS33LB007", "TS33LB008", "TS33LB009", "TS33LB010", "TS33LB011", "TS33LB012", "TS33LB013", "TS33LB014", "TS33LE000", "TS33LE001", "TS33LE002", "TS33LH000", "TS33LH001", "TS33LH002", "TS33LH003", "TS33LH004", "TS33LP000", "TS33LP001", "TS33LP002", "TS33LP003", "TS33LP004", "TS33LP005", "TS33LP006", "TS33LP007", "TS33LP008", "TS33LP009", "TS33LP010", "TS33LP011", "TS33LP012", "TS33LR000", "TS33LR001", "TS33LR002", "TS33LS000", "TS33MA000", "TS33MB000", "TS33ME000", "TS33MF000", "TS33MH000", "TS33MH001", "TS33MH002", "TS33MH003", "TS33MX000", "TS33PA000", "TS33PA001", "TS33TC000", "TS33TC001", "TS33TC002", "TS33TF000", "TS34LB000", "TS34LH001", "TS34TF000", "TS35CE000", "TS36ID000", "TS37CA000", "TS37CA001", "TS37CD000", "TS37CD001", "TS37CF000", "TS37CG000", "TS37LB000", "TS37LB001", "TS37LP000", "TS37TF000", "TS38CA000", "TS38CA001", "TS38CA002", "TS38CA003", "TS38CB000", "TS38CB001", "TS38CD000", "TS38CD001", "TS38CD002", "TS38CD003", "TS38CE000", "TS38CE001", "TS38CE002", "TS38CF000", "TS38CF001", "TS38CF002", "TS38CF003", "TS38LB000", "TS38LB001", "TS38LB002", "TS38LB003", "TS38LB004", "TS38LB005", "TS38LP000", "TS38LP001", "TS38PS000", "TS38TC000", "TS38TF000", "TS39CA000", "TS39CA001", "TS39CD000", "TS39CD001", "TS39CF000", "TS39ID000", "TS39LB000", "TS39TF000", "TS40IG000", "TS40LB000", "TS40LB001", "TS40LB002", "TS40LB003", "TS40LB004", "TS40LB005", "TS40LB006", "TS40LB007", "TS40LB008", "TS40LH000", "TS40LH001", "TS40LH002", "TS40LP000", "TS40LP001", "TS40MH000", "TS40MH001", "TS40MH002", "TS40PA000", "TS40TC000", "TS40TF000", "TS41PA000", "TS41PA001", "TS42CA000", "TS42CD000", "TS42CE000", "TS42CF000", "TS42IG000", "TS42IG001", "TS42LB005", "TS42LB006", "TS42LB007", "TS42LB008", "TS42LB009", "TS42LB010", "TS42LB011", "TS42LB012", "TS42LB013", "TS42LB014", "TS42LB015", "TS42LB016", "TS42LB017", "TS42LE000", "TS42LH003", "TS42LH004", "TS42LH005", "TS42LH006", "TS42LH007", "TS42LH008", "TS42LH009", "TS42LH010", "TS42LH011", "TS42LH012", "TS42LH013", "TS42LP002", "TS42LP003", "TS42LP004", "TS42LP005", "TS42LP006", "TS42LP007", "TS42LP008", "TS42LR000", "TS42LR001", "TS42LR002", "TS42MA000", "TS42MF000", "TS42MH003", "TS42MH004", "TS42MH005", "TS42MH006", "TS42MH007", "TS42MH008", "TS42MH009", "TS42PA000", "TS42PA001", "TS42PA002", "TS42TC000", "TS42TC001", "TS42TF000", "TS43LB500", "TS44CA000", "TS44CA001", "TS44CB000", "TS44CC000", "TS44CD000", "TS44CD001", "TS44CE000", "TS44CE001", "TS44CE002", "TS44CF000", "TS44ID000", "TS44ID001", "TS44IG000", "TS44LB000", "TS44LB001", "TS44LB002", "TS44LB003", "TS44LB005", "TS44LB007", "TS44LB008", "TS44LB009", "TS44LB011", "TS44LB012", "TS44LB013", "TS44LB014", "TS44LB015", "TS44LB016", "TS44LB017", "TS44LB018", "TS44LB019", "TS44LB020", "TS44LB021", "TS44LB022", "TS44LB023", "TS44LE000", "TS44LE002", "TS44LE003", "TS44LH000", "TS44LH001", "TS44LH003", "TS44LH004", "TS44LH005", "TS44LH007", "TS44LH008", "TS44LH009", "TS44LH010", "TS44LH011", "TS44LH012", "TS44LH013", "TS44LH014", "TS44LH015", "TS44LH016", "TS44LH017", "TS44LH018", "TS44LH019", "TS44LP000", "TS44LP001", "TS44LP002", "TS44LP003", "TS44LP004", "TS44LP005", "TS44LP006", "TS44LP007", "TS44LP010", "TS44LP011", "TS44LP012", "TS44LP013", "TS44LP014", "TS44LP015", "TS44LP016", "TS44LP017", "TS44LP018", "TS44LP019", "TS44LR000", "TS44LR001", "TS44LR004", "TS44LR005", "TS44LR006", "TS44LS000", "TS44LS001", "TS44LS002", "TS44LS003", "TS44LS004", "TS44LS005", "TS44LS006", "TS44LS007", "TS44LS008", "TS44LS009", "TS44LS010", "TS44LS011", "TS44LS012", "TS44LS013", "TS44LS014", "TS44LS015", "TS44LS016", "TS44LS017", "TS44LS018", "TS44LS019", "TS44LS020", "TS44LS021", "TS44LS022", "TS44LS023", "TS44LS024", "TS44LS025", "TS44LS026", "TS44MA000", "TS44MD000", "TS44MH000", "TS44MH001", "TS44MH002", "TS44MH003", "TS44MH004", "TS44MH005", "TS44MH006", "TS44MH007", "TS44MH008", "TS44MH009", "TS44MH010", "TS44MH011", "TS44MH012", "TS44MH013", "TS44MH014", "TS44MH015", "TS44MH016", "TS44MH017", "TS44MH018", "TS44MH019", "TS44MH020", "TS44MH021", "TS44MH022", "TS44MH023", "TS44MH024", "TS44MH025", "TS44MH026", "TS44MH027", "TS44MH028", "TS44MH029", "TS44MH030", "TS44MX000", "TS44PA000", "TS44PA001", "TS44PA002", "TS44PA003", "TS44PA004", "TS44PA005", "TS44PA006", "TS44PA007", "TS44PA008", "TS44PA009", "TS44PA010", "TS44PA011", "TS44PA012", "TS44PL000", "TS44PP001", "TS44TC000", "TS44TC001", "TS44TC002", "TS44TC003", "TS44TC004", "TS44TF000", "TS45TC000", "TS45TF000", "TS46CA000", "TS46CA001", "TS46CB000", "TS46CD000", "TS46CE000", "TS46CF000", "TS46CF001", "TS46LB000", "TS46LB001", "TS46LB002", "TS46LB003", "TS46LB004", "TS46LB005", "TS46LB006", "TS46LB007", "TS46LB008", "TS46LE000", "TS46LE001", "TS46LE003", "TS46LP000", "TS46LP001", "TS46LP002", "TS46LP003", "TS46LP004", "TS46LP005", "TS46LP006", "TS46LP007", "TS46LP008", "TS46MD000", "TS46MF000", "TS46TF000", "TS48MA000", "TS48MD000", "TS48ME000", "TS49CA000", "TS49CG000", "TS49LB000", "TS49LB001", "TS49LP000", "TS49MA000", "TS49MA001", "TS49MA002", "TS49MG000", "TS49TC000", "TS49TF000", "TS50CA000", "TS50CD000", "TS50CE000", "TS50LB000", "TS50LB001", "TS50LB002", "TS50LB003", "TS50LP000", "TS50LP001", "TS50LP002", "TS50LP003", "TS50LS000", "TS50LS001", "TS50LS002", "TS50LS003", "TS50MX000", "TS50TC000", "TS50TF000", "TS50TF001", "TS51LB000", "TS51LB001", "TS51LB002", "TS51LB003", "TS51LH000", "TS51LH001", "TS51LP000", "TS51MH000", "TS51MH001", "TS51MH002", "TS51MH003", "TS51MH004", "TS51MH005", "TS51MH006", "TS51PA000", "TS51PA001", "TS51PA002", "TS51TC000", "TS52CA000", "TS52CA001", "TS52CB000", "TS52CB001", "TS52CC000", "TS52CD000", "TS52CD001", "TS52CD002", "TS52CE000", "TS52CF000", "TS52LB000", "TS52LB001", "TS52LB002", "TS52LB003", "TS52LB004", "TS52LB005", "TS52LB006", "TS52LB007", "TS52LB008", "TS52LB009", "TS52LB010", "TS52LB011", "TS52LB012", "TS52LB013", "TS52LB014", "TS52LB015", "TS52LB016", "TS52LB017", "TS52LB018", "TS52LB019", "TS52LB020", "TS52LB021", "TS52LB022", "TS52LB023", "TS52LB024", "TS52LB025", "TS52LB026", "TS52LE000", "TS52LE001", "TS52LE002", "TS52LH000", "TS52LH001", "TS52LH002", "TS52LH003", "TS52LH004", "TS52LH005", "TS52LH006", "TS52LH007", "TS52LH008", "TS52LH009", "TS52LH010", "TS52LH011", "TS52LH012", "TS52LH013", "TS52LH014", "TS52LH015", "TS52LH016", "TS52LH017", "TS52LH018", "TS52LH019", "TS52LH020", "TS52LH021", "TS52LH022", "TS52LH023", "TS52LH024", "TS52LH025", "TS52LH026", "TS52LP000", "TS52LP001", "TS52LP002", "TS52LP003", "TS52LP004", "TS52LP005", "TS52LP006", "TS52LP007", "TS52LP008", "TS52LP009", "TS52LP010", "TS52LP011", "TS52LP012", "TS52LP013", "TS52LP014", "TS52LP015", "TS52LP016", "TS52LP017", "TS52LR000", "TS52LR001", "TS52LR002", "TS52LR003", "TS52LR004", "TS52LR005", "TS52MH000", "TS52MH001", "TS52MH002", "TS52MH003", "TS52MH004", "TS52MH005", "TS52MH006", "TS52PA000", "TS52PL000", "TS52TC000", "TS52TC001", "TS52TF000", "TS53CA000", "TS53CF000", "TS53LB000", "TS53TF000", "TS54CA000", "TS54CF000", "TS54LB000", "TS54TF000", "TS55CA000", "TS55CB000", "TS55CD000", "TS55CE000", "TS55CF000", "TS55LB000", "TS55LB001", "TS55LB002", "TS55LB003", "TS55LB004", "TS55LB005", "TS55LB006", "TS55LB007", "TS55LB008", "TS55LB009", "TS55LE000", "TS55LE001", "TS55LH000", "TS55LH001", "TS55LH002", "TS55LH003", "TS55LH004", "TS55LH005", "TS55LH006", "TS55LH007", "TS55LH008", "TS55LH009", "TS55LP000", "TS55LP001", "TS55LP002", "TS55LP003", "TS55LP004", "TS55LP005", "TS55MH000", "TS55MH001", "TS55MH002", "TS55PA000", "TS55TF000", "TS56LB000", "TS56LB001", "TS56TF000", "TS57CD000", "TS57LB000", "TS57LB001", "TS57TC000", "TS57TF000", "TS58CA000", "TS58CB000", "TS58CD000", "TS58CE000", "TS58CF000", "TS58LB000", "TS58LB001", "TS58LB002", "TS58LB003", "TS58LB004", "TS58LB005", "TS58LB006", "TS58LB007", "TS58LB008", "TS58LB009", "TS58LB010", "TS58LB011", "TS58LB012", "TS58LB013", "TS58LB014", "TS58LB015", "TS58LB016", "TS58LB017", "TS58LB018", "TS58LB019", "TS58LE000", "TS58LE001", "TS58LH000", "TS58LH001", "TS58LH002", "TS58LH003", "TS58LH004", "TS58LH005", "TS58LH006", "TS58LH007", "TS58LH008", "TS58LH009", "TS58LH010", "TS58LH011", "TS58LH012", "TS58LH013", "TS58LH014", "TS58LH015", "TS58LH016", "TS58LH017", "TS58LH018", "TS58LH019", "TS58LP000", "TS58LP001", "TS58LP002", "TS58LP003", "TS58LP004", "TS58LP005", "TS58LP006", "TS58LP007", "TS58MA000", "TS58MD000", "TS58MX000", "TS58TC000", "TS58TF000", "TS59LB000", "TS59LP000", "TS59TF000", "TS60CA000", "TS60CA001", "TS60CB000", "TS60CB001", "TS60CC000", "TS60CD000", "TS60CD001", "TS60CD002", "TS60CE000", "TS60CF000", "TS60LB000", "TS60LB001", "TS60LB002", "TS60LB003", "TS60LB004", "TS60LB005", "TS60LB006", "TS60LB007", "TS60LB008", "TS60LB009", "TS60LB010", "TS60LB011", "TS60LH000", "TS60LH001", "TS60LH002", "TS60LH003", "TS60LH004", "TS60LH005", "TS60LH006", "TS60LH007", "TS60LH008", "TS60LH009", "TS60LH010", "TS60LH011", "TS60LP000", "TS60LP001", "TS60LP002", "TS60LP003", "TS60LP004", "TS60MH000", "TS60MH001", "TS60MH002", "TS60MH003", "TS60MH004", "TS60MH005", "TS60TC001", "TS60TF000", "TS61CA000", "TS61CB000", "TS61CC000", "TS61CD000", "TS61CD001", "TS61CD002", "TS61CE000", "TS61CF000", "TS61IG000", "TS61LB000", "TS61LB001", "TS61LB002", "TS61LB003", "TS61LB004", "TS61LB005", "TS61LB006", "TS61LB007", "TS61LB008", "TS61LB009", "TS61LB010", "TS61LB011", "TS61LB012", "TS61LB013", "TS61LB014", "TS61LB015", "TS61LB016", "TS61LB017", "TS61LE000", "TS61LE001", "TS61LE002", "TS61LE003", "TS61LE004", "TS61LE005", "TS61LE006", "TS61LE007", "TS61LE008", "TS61LE009", "TS61LE010", "TS61LE011", "TS61LH000", "TS61LH001", "TS61LH002", "TS61LH003", "TS61LH004", "TS61LH005", "TS61LH006", "TS61LH007", "TS61LH008", "TS61LH009", "TS61LH010", "TS61LH011", "TS61LH012", "TS61LH013", "TS61LH014", "TS61LH015", "TS61LH016", "TS61LH017", "TS61LP000", "TS61LP001", "TS61LP002", "TS61LP003", "TS61LP004", "TS61LP005", "TS61LP006", "TS61LP007", "TS61LP008", "TS61LP009", "TS61LP010", "TS61LP011", "TS61LP012", "TS61LP013", "TS61LP014", "TS61LP015", "TS61LP016", "TS61LP017", "TS61LP018", "TS61LR000", "TS61LR001", "TS61LR002", "TS61LR003", "TS61LR004", "TS61LR005", "TS61LS000", "TS61LS001", "TS61LS002", "TS61LS003", "TS61LS004", "TS61LS005", "TS61LS006", "TS61LS007", "TS61LS008", "TS61LS009", "TS61LS010", "TS61LS011", "TS61LS012", "TS61LS013", "TS61LS014", "TS61LS015", "TS61LS016", "TS61LS017", "TS61LS018", "TS61LS019", "TS61LS020", "TS61LS021", "TS61LS022", "TS61LS023", "TS61LS024", "TS61LS025", "TS61LS026", "TS61LS027", "TS61LS028", "TS61LS029", "TS61LS030", "TS61LS031", "TS61LS032", "TS61LS033", "TS61LS034", "TS61LS035", "TS61MA000", "TS61MB000", "TS61MC000", "TS61MD000", "TS61MD001", "TS61MD002", "TS61ME000", "TS61MF000", "TS61TC000", "TS61TC001", "TS61TF000", "TS62CA000", "TS62CD000", "TS62CD001", "TS62CE000", "TS62LB000", "TS62LB001", "TS62LB002", "TS62LB003", "TS62LB004", "TS62LB005", "TS62LB006", "TS62LB007", "TS62LB008", "TS62LB009", "TS62LB010", "TS62LB011", "TS62LE000", "TS62LE001", "TS62LP000", "TS62LP001", "TS62LP002", "TS62LP003", "TS62LP004", "TS62LP005", "TS62LP006", "TS62LP007", "TS62LP008", "TS62LP009", "TS62LP010", "TS62LP011", "TS62LR000", "TS62LR001", "TS62LR002", "TS62LR003", "TS62MH000", "TS62MH001", "TS62MH002", "TS62TF000", "TS63MD000", "TS63TC000", "TS64LB000", "TS64TF000", "TS65CA000", "TS65CA001", "TS65CB000", "TS65CC000", "TS65CD000", "TS65CD001", "TS65CE000", "TS65CE001", "TS65CF000", "TS65LB000", "TS65LB001", "TS65LB002", "TS65LB003", "TS65LB004", "TS65LB005", "TS65LB006", "TS65LB007", "TS65LB008", "TS65LB009", "TS65LB010", "TS65LB011", "TS65LB012", "TS65LB013", "TS65LB014", "TS65LB015", "TS65LB016", "TS65LB017", "TS65LB018", "TS65LB019", "TS65LB020", "TS65LB021", "TS65LB022", "TS65LB023", "TS65LB024", "TS65LB025", "TS65LB026", "TS65LB027", "TS65LB028", "TS65LB029", "TS65LB030", "TS65LB031", "TS65LB032", "TS65LB033", "TS65LB034", "TS65LB035", "TS65LB036", "TS65LB037", "TS65LB038", "TS65LB039", "TS65LB040", "TS65LB041", "TS65LE000", "TS65LE001", "TS65LE002", "TS65LH000", "TS65LH001", "TS65LH002", "TS65LH003", "TS65LH004", "TS65LH005", "TS65LH006", "TS65LH007", "TS65LH008", "TS65LH009", "TS65LH010", "TS65LH011", "TS65LH012", "TS65LH013", "TS65LH014", "TS65LH015", "TS65LH016", "TS65LH017", "TS65LH018", "TS65LH019", "TS65LH020", "TS65LH021", "TS65LH022", "TS65LH023", "TS65LH024", "TS65LH025", "TS65LH026", "TS65LH027", "TS65LH028", "TS65LH029", "TS65LH030", "TS65LH031", "TS65LH032", "TS65LH033", "TS65LH034", "TS65LH035", "TS65LH036", "TS65LH037", "TS65LH038", "TS65LH039", "TS65LH040", "TS65LH041", "TS65LP000", "TS65LP001", "TS65LP002", "TS65LP003", "TS65LP004", "TS65LP005", "TS65LP006", "TS65LP007", "TS65LP008", "TS65LP009", "TS65LP010", "TS65LP011", "TS65LP012", "TS65LP013", "TS65LP014", "TS65LP015", "TS65LP016", "TS65LP017", "TS65LP018", "TS65LP019", "TS65LP020", "TS65LP021", "TS65LP022", "TS65LP023", "TS65LP024", "TS65LP025", "TS65LP026", "TS65LR000", "TS65LR001", "TS65LR002", "TS65LR003", "TS65LR004", "TS65LR005", "TS65MA000", "TS65MD000", "TS65MH000", "TS65MH001", "TS65MH002", "TS65MH003", "TS65MH004", "TS65MH005", "TS65MH006", "TS65MH007", "TS65MX000", "TS65PA000", "TS65PA001", "TS65PL000", "TS65TC000", "TS65TC001", "TS65TF000", "TS66CA000", "TS66CA001", "TS66CA002", "TS66CB000", "TS66CB001", "TS66CC000", "TS66CD000", "TS66CD001", "TS66CD002", "TS66CE000", "TS66CF000", "TS66IG000", "TS66IG001", "TS66LB000", "TS66LB001", "TS66LB002", "TS66LB003", "TS66LB004", "TS66LB005", "TS66LB006", "TS66LB007", "TS66LB008", "TS66LB009", "TS66LB010", "TS66LB011", "TS66LB012", "TS66LB013", "TS66LB014", "TS66LB015", "TS66LB016", "TS66LB017", "TS66LB018", "TS66LB019", "TS66LB020", "TS66LB021", "TS66LB022", "TS66LB023", "TS66LB024", "TS66LB025", "TS66LB026", "TS66LB027", "TS66LB028", "TS66LB029", "TS66LB030", "TS66LB031", "TS66LB032", "TS66LB033", "TS66LB034", "TS66LB035", "TS66LB036", "TS66LB037", "TS66LB038", "TS66LB039", "TS66LB040", "TS66LB041", "TS66LB042", "TS66LB043", "TS66LB044", "TS66LB045", "TS66LB046", "TS66LB047", "TS66LB048", "TS66LB049", "TS66LB050", "TS66LB051", "TS66LB052", "TS66LB053", "TS66LB054", "TS66LB055", "TS66LB056", "TS66LB057", "TS66LB058", "TS66LB059", "TS66LB060", "TS66LB061", "TS66LB062", "TS66LB063", "TS66LB064", "TS66LB065", "TS66LB066", "TS66LB067", "TS66LB068", "TS66LB069", "TS66LB070", "TS66LB071", "TS66LB072", "TS66LB073", "TS66LB074", "TS66LB075", "TS66LB076", "TS66LB077", "TS66LB078", "TS66LB079", "TS66LB080", "TS66LB081", "TS66LB082", "TS66LB083", "TS66LE000", "TS66LE001", "TS66LE002", "TS66LE003", "TS66LE004", "TS66LE005", "TS66LH000", "TS66LH001", "TS66LH002", "TS66LH003", "TS66LH004", "TS66LH005", "TS66LH006", "TS66LH007", "TS66LH008", "TS66LH009", "TS66LH010", "TS66LH011", "TS66LH012", "TS66LH013", "TS66LH014", "TS66LH015", "TS66LH016", "TS66LH017", "TS66LH018", "TS66LH019", "TS66LH020", "TS66LH021", "TS66LH022", "TS66LH023", "TS66LH024", "TS66LH025", "TS66LH026", "TS66LH027", "TS66LH028", "TS66LH029", "TS66LH030", "TS66LH031", "TS66LH032", "TS66LH033", "TS66LH034", "TS66LH035", "TS66LH036", "TS66LH037", "TS66LH038", "TS66LH039", "TS66LH040", "TS66LH041", "TS66LH042", "TS66LH043", "TS66LH044", "TS66LH045", "TS66LH046", "TS66LH047", "TS66LH048", "TS66LH049", "TS66LH050", "TS66LH051", "TS66LH052", "TS66LH053", "TS66LH054", "TS66LH055", "TS66LH056", "TS66LH057", "TS66LH058", "TS66LH059", "TS66LH060", "TS66LH061", "TS66LH062", "TS66LH063", "TS66LH064", "TS66LH065", "TS66LH066", "TS66LH067", "TS66LH068", "TS66LH069", "TS66LH070", "TS66LH071", "TS66LH072", "TS66LH073", "TS66LH074", "TS66LH075", "TS66LH076", "TS66LH077", "TS66LH078", "TS66LH079", "TS66LH080", "TS66LH081", "TS66LH082", "TS66LH083", "TS66LP000", "TS66LP001", "TS66LP002", "TS66LP003", "TS66LP004", "TS66LP005", "TS66LP006", "TS66LP007", "TS66LP008", "TS66LP009", "TS66LP010", "TS66LP011", "TS66LP012", "TS66LP013", "TS66LP014", "TS66LP015", "TS66LP016", "TS66LP017", "TS66LP018", "TS66LP019", "TS66LP020", "TS66LP021", "TS66LP022", "TS66LP023", "TS66LP024", "TS66LP025", "TS66LP026", "TS66LP027", "TS66LP028", "TS66LP029", "TS66LP030", "TS66LP031", "TS66LP032", "TS66LP033", "TS66LP034", "TS66LP035", "TS66LP036", "TS66LP037", "TS66LP038", "TS66LP039", "TS66LP040", "TS66LP041", "TS66LP042", "TS66LP043", "TS66LP044", "TS66LP045", "TS66LP046", "TS66LP047", "TS66LR000", "TS66LR001", "TS66LR002", "TS66LR003", "TS66LR004", "TS66LR005", "TS66LR006", "TS66LR007", "TS66LR008", "TS66LR009", "TS66LR010", "TS66LR011", "TS66LS000", "TS66LS001", "TS66MA000", "TS66MB000", "TS66MH000", "TS66MH001", "TS66MH002", "TS66MH003", "TS66MH004", "TS66MH005", "TS66MH006", "TS66MH007", "TS66MH008", "TS66MH011", "TS66MH012", "TS66MH013", "TS66MH014", "TS66MH015", "TS66MH016", "TS66MH017", "TS66MH018", "TS66MH019", "TS66MH021", "TS66MH022", "TS66MH023", "TS66MH024", "TS66MH025", "TS66MH026", "TS66MH027", "TS66MH028", "TS66MH029", "TS66MH030", "TS66MH031", "TS66MH032", "TS66MH033", "TS66MH035", "TS66MH036", "TS66MH037", "TS66MH038", "TS66MH039", "TS66MH040", "TS66MH041", "TS66MX000", "TS66PA000", "TS66PA001", "TS66PA002", "TS66PA003", "TS66PA004", "TS66PA005", "TS66PA006", "TS66PA007", "TS66PA008", "TS66TC000", "TS66TC001", "TS66TC002", "TS66TC003", "TS66TC004", "TS66TC005", "TS66TF000", "TS66TF001", "TS67CA000", "TS67CA001", "TS67CB000", "TS67CB001", "TS67CC000", "TS67CD000", "TS67CD001", "TS67CE000", "TS67CF000", "TS67LB000", "TS67LB001", "TS67LB002", "TS67LB003", "TS67LB004", "TS67LB005", "TS67LB006", "TS67LB007", "TS67LB008", "TS67LB009", "TS67LB010", "TS67LB011", "TS67LB012", "TS67LB013", "TS67LB014", "TS67LB015", "TS67LB016", "TS67LB017", "TS67LB018", "TS67LB019", "TS67LB020", "TS67LB021", "TS67LB022", "TS67LB023", "TS67LE000", "TS67LE001", "TS67LH000", "TS67LH001", "TS67LH002", "TS67LH003", "TS67LH004", "TS67LH005", "TS67LH006", "TS67LH007", "TS67LH008", "TS67LH009", "TS67LH010", "TS67LH011", "TS67LH012", "TS67LH013", "TS67LH014", "TS67LH015", "TS67LH016", "TS67LH017", "TS67LH018", "TS67LH019", "TS67LH020", "TS67LH021", "TS67LH022", "TS67LH023", "TS67LP000", "TS67LP001", "TS67LP002", "TS67LP003", "TS67LP004", "TS67LP005", "TS67LP006", "TS67LP007", "TS67LP008", "TS67LP009", "TS67LP010", "TS67LP011", "TS67LP012", "TS67LP013", "TS67LP014", "TS67LP015", "TS67LR000", "TS67LR001", "TS67LR002", "TS67LR003", "TS67MH000", "TS67MH001", "TS67MH002", "TS67MH003", "TS67MH004", "TS67PA000", "TS67TF000", "TS69CA000", "TS69CD000", "TS69CF000", "TS69IG000", "TS69LB000", "TS69LB001", "TS69LB002", "TS69LB003", "TS69LB004", "TS69LB005", "TS69LB006", "TS69LB007", "TS69LB008", "TS69LB009", "TS69LB010", "TS69LB011", "TS69LB012", "TS69LB013", "TS69LB017", "TS69LE000", "TS69LE001", "TS69LH000", "TS69LH001", "TS69LH002", "TS69LH003", "TS69LH004", "TS69LH005", "TS69LH006", "TS69LH007", "TS69LH008", "TS69LH009", "TS69LH010", "TS69LH011", "TS69LH012", "TS69LH013", "TS69LP000", "TS69LP001", "TS69LP002", "TS69LP003", "TS69LP004", "TS69LP005", "TS69LP006", "TS69LP007", "TS69LS000", "TS69LS001", "TS69LS002", "TS69LS003", "TS69LS004", "TS69LS005", "TS69LS006", "TS69LS007", "TS69LS008", "TS69LS009", "TS69LS010", "TS69LS011", "TS69LS012", "TS69LS013", "TS69MA000", "TS69MX000", "TS69PA000", "TS69TC000", "TS69TC001", "TS69TC002", "TS69TF000", "TS70LB000", "TS70LB001", "TS70LP000", "TS70TF000", "TS71CA000", "TS71CA001", "TS71CA002", "TS71CA003", "TS71CA004", "TS71CB000", "TS71CC000", "TS71CD000", "TS71CD001", "TS71CD002", "TS71CD003", "TS71CD004", "TS71CD005", "TS71CD006", "TS71CE000", "TS71CE001", "TS71CE002", "TS71CE003", "TS71CF000", "TS71CF001", "TS71CF002", "TS71LB000", "TS71LB001", "TS71LB002", "TS71LB003", "TS71LB004", "TS71LB005", "TS71LB006", "TS71LB007", "TS71LB008", "TS71LB009", "TS71LB010", "TS71LB011", "TS71LB012", "TS71LB013", "TS71LB014", "TS71LB015", "TS71LB016", "TS71LB017", "TS71LB018", "TS71LB019", "TS71LB020", "TS71LB021", "TS71LB022", "TS71LB023", "TS71LB024", "TS71LB025", "TS71LB026", "TS71LB027", "TS71LB028", "TS71LB029", "TS71LB030", "TS71LB031", "TS71LB032", "TS71LB033", "TS71LB034", "TS71LB035", "TS71LB036", "TS71LB037", "TS71LB038", "TS71LB039", "TS71LB040", "TS71LB041", "TS71LB042", "TS71LB043", "TS71LB044", "TS71LE000", "TS71LE001", "TS71LE002", "TS71LH000", "TS71LH001", "TS71LH002", "TS71LH003", "TS71LH004", "TS71LH005", "TS71LH006", "TS71LH007", "TS71LH008", "TS71LH009", "TS71LH010", "TS71LH011", "TS71LH012", "TS71LH013", "TS71LH014", "TS71LH015", "TS71LH016", "TS71LH017", "TS71LH018", "TS71LH019", "TS71LH020", "TS71LH021", "TS71LH022", "TS71LH023", "TS71LH024", "TS71LH025", "TS71LH026", "TS71LH027", "TS71LH028", "TS71LH029", "TS71LH030", "TS71LH031", "TS71LH032", "TS71LH033", "TS71LH034", "TS71LH035", "TS71LH036", "TS71LH037", "TS71LH038", "TS71LH039", "TS71LH040", "TS71LH041", "TS71LH042", "TS71LH043", "TS71LH044", "TS71LP000", "TS71LP001", "TS71LP002", "TS71LP003", "TS71LP004", "TS71LP005", "TS71LP006", "TS71LP007", "TS71LP008", "TS71LP009", "TS71LP010", "TS71LP011", "TS71LP012", "TS71LP013", "TS71LP014", "TS71LP015", "TS71LP016", "TS71LP017", "TS71LP018", "TS71LP019", "TS71LP020", "TS71LP021", "TS71LP022", "TS71LP023", "TS71LP024", "TS71LP025", "TS71LP026", "TS71LP027", "TS71LP028", "TS71LP029", "TS71LR000", "TS71LR001", "TS71LR002", "TS71LR003", "TS71LR004", "TS71LR005", "TS71MA000", "TS71MH000", "TS71MH001", "TS71MH002", "TS71MH003", "TS71MH004", "TS71MH005", "TS71MH006", "TS71MH007", "TS71MH008", "TS71MH009", "TS71MH010", "TS71MH011", "TS71MH012", "TS71MH013", "TS71MH014", "TS71MH015", "TS71MH016", "TS71MH017", "TS71MX000", "TS71MX001", "TS71PA000", "TS71PA001", "TS71PA002", "TS71PA003", "TS71PA004", "TS71PA005", "TS71PA006", "TS71TC000", "TS71TC001", "TS71TC002", "TS71TF000", "TS72IG000", "TS72LB000", "TS72LB001", "TS72LB002", "TS72LB003", "TS72LB004", "TS72LB006", "TS72LP000", "TS72LP001", "TS72LP002", "TS72LP003", "TS72MD000", "TS72TF000", "TS74CA000", "TS74CA001", "TS74CA002", "TS74CA003", "TS74CA004", "TS74CA005", "TS74CA007", "TS74CB000", "TS74CB002", "TS74CC000", "TS74CC001", "TS74CC002", "TS74CD001", "TS74CD002", "TS74CD003", "TS74CD004", "TS74CD005", "TS74CE000", "TS74CE002", "TS74CF000", "TS74CF001", "TS74CF002", "TS74IG000", "TS74IG001", "TS74LB000", "TS74LB001", "TS74LB002", "TS74LB003", "TS74LB004", "TS74LB005", "TS74LB006", "TS74LB007", "TS74LB008", "TS74LB009", "TS74LB010", "TS74LB011", "TS74LB012", "TS74LB013", "TS74LB014", "TS74LB015", "TS74LB016", "TS74LB017", "TS74LB018", "TS74LB019", "TS74LB020", "TS74LB021", "TS74LB022", "TS74LB023", "TS74LE000", "TS74LE001", "TS74LH000", "TS74LH001", "TS74LH002", "TS74LH003", "TS74LH004", "TS74LH005", "TS74LH006", "TS74LH007", "TS74LH008", "TS74LH009", "TS74LH010", "TS74LH011", "TS74LH012", "TS74LH013", "TS74LH014", "TS74LH015", "TS74LH016", "TS74LH017", "TS74LH018", "TS74LH019", "TS74LH020", "TS74LH021", "TS74LH022", "TS74LH023", "TS74LP000", "TS74LP001", "TS74LP002", "TS74LP003", "TS74LP004", "TS74LP005", "TS74LP006", "TS74LP007", "TS74LP008", "TS74LP009", "TS74LP010", "TS74LP011", "TS74LR000", "TS74LR001", "TS74LR002", "TS74LR003", "TS74LS000", "TS74LS001", "TS74LS002", "TS74LS003", "TS74LS004", "TS74LS005", "TS74LS006", "TS74LS007", "TS74LS008", "TS74LS009", "TS74LS010", "TS74LS011", "TS74LS012", "TS74LS013", "TS74LS014", "TS74LS015", "TS74LS016", "TS74LS017", "TS74LS018", "TS74LS019", "TS74LS020", "TS74LS021", "TS74LS022", "TS74LS023", "TS74MA000", "TS74MF000", "TS74MH000", "TS74MH001", "TS74MH002", "TS74MH003", "TS74MH004", "TS74MH005", "TS74MH006", "TS74MH007", "TS74MH008", "TS74MH009", "TS74MH010", "TS74MH011", "TS74MH012", "TS74MH013", "TS74MH014", "TS74MH015", "TS74MH016", "TS74MH017", "TS74MH018", "TS74MH019", "TS74MH020", "TS74MH021", "TS74MH022", "TS74MH023", "TS74MH024", "TS74MH025", "TS74MX000", "TS74PA000", "TS74PA001", "TS74PA002", "TS74PA003", "TS74PA004", "TS74TC000", "TS74TC001", "TS74TC002", "TS74TC003", "TS74TC004", "TS74TF000", "TS75CA000", "TS75CA001", "TS75CB000", "TS75CC000", "TS75CD000", "TS75CE000", "TS75CF000", "TS75IG000", "TS75IG001", "TS75LB000", "TS75LB001", "TS75LB002", "TS75LB003", "TS75LB004", "TS75LB005", "TS75LB006", "TS75LB007", "TS75LB008", "TS75LB009", "TS75LB010", "TS75LB011", "TS75LB018", "TS75LB019", "TS75LB020", "TS75LB021", "TS75LB022", "TS75LB023", "TS75LB024", "TS75LB025", "TS75LB026", "TS75LB027", "TS75LB028", "TS75LB029", "TS75LE000", "TS75LE001", "TS75LE002", "TS75LE003", "TS75LP000", "TS75LP001", "TS75LP002", "TS75LP005", "TS75LP006", "TS75LP007", "TS75LP008", "TS75LP009", "TS75LP010", "TS75LP011", "TS75LP012", "TS75LP013", "TS75LP014", "TS75LP015", "TS75LP016", "TS75LP017", "TS75LR000", "TS75LR001", "TS75LR002", "TS75LR003", "TS75LR004", "TS75LR005", "TS75LR006", "TS75LR007", "TS75LS000", "TS75LS001", "TS75LS002", "TS75LS003", "TS75LS004", "TS75LS005", "TS75MA000", "TS75MA001", "TS75MD000", "TS75MD001", "TS75MH000", "TS75MH001", "TS75MH002", "TS75MH003", "TS75MH004", "TS75MH005", "TS75MH006", "TS75MH007", "TS75MH008", "TS75MH009", "TS75MH010", "TS75MH011", "TS75MH012", "TS75MH013", "TS75MH014", "TS75MX000", "TS75PA000", "TS75PA001", "TS75PA002", "TS75PA003", "TS75PL000", "TS75TC000", "TS75TC001", "TS75TF000", "TS76CA000", "TS77IG000", "TS77TC000", "TS78IG000", "TS78TC000", "TS79CA000", "TS79CG000", "TS79LB000", "TS79TC000", "TS79TF000", "TS82CA000", "TS82CA001", "TS82CB000", "TS82CD000", "TS82CE000", "TS82CF000", "TS82PA000", "TS82TF000", "TS83CA000", "TS83CA001", "TS83CA002", "TS83CA003", "TS83CB000", "TS83CC000", "TS83CD000", "TS83CD001", "TS83CF000", "TS83IG000", "TS83LB000", "TS83LB001", "TS83LB002", "TS83LB003", "TS83LB004", "TS83LB005", "TS83LB006", "TS83LB007", "TS83LB008", "TS83LB009", "TS83LB010", "TS83LB011", "TS83LB012", "TS83LB013", "TS83LB014", "TS83LB015", "TS83LB016", "TS83LB017", "TS83LB018", "TS83LB019", "TS83LB020", "TS83LB021", "TS83LB022", "TS83LE000", "TS83LE001", "TS83LH000", "TS83LH001", "TS83LH002", "TS83LH003", "TS83LH004", "TS83LH005", "TS83LH006", "TS83LH007", "TS83LH008", "TS83LH009", "TS83LH010", "TS83LP000", "TS83LP001", "TS83LP002", "TS83LP003", "TS83LP004", "TS83LP005", "TS83LP006", "TS83LP007", "TS83LP008", "TS83LP009", "TS83LP010", "TS83LP011", "TS83LP012", "TS83LP013", "TS83LP014", "TS83LP015", "TS83LP016", "TS83LP017", "TS83LP018", "TS83LR000", "TS83LR001", "TS83MX000", "TS83PI000", "TS83PI001", "TS83TF000", "TS99LB000", "TW00CA500", "TW00CB500", "TW00CD500", "TW00CE500", "TW00CF500", "TW00IG500", "TW00IG501", "TW00LB500", "TW01IS500", "TW02CA000", "TW02CA500", "TW02CB500", "TW02CD500", "TW02CE500", "TW02CF500", "TW02IG000", "TW02IG500", "TW02IG501", "TW02IG502", "TW02IG503", "TW02IG504", "TW02IG505", "TW02IG506", "TW02IS500", "TW02IS501", "TW02IS502", "TW02IS503", "TW02IS504", "TW02IS505", "TW02IS506", "TW02LB000", "TW02LB001", "TW02LB500", "TW02LB501", "TW02LP000", "TW02LP001", "TW02MG500", "TW02TF000", "UM00CA500", "UM00CB500", "UM00IG500", "UM00IG501", "UM00LB000", "UM00LB500", "UM00LB501", "UM00TF000", "UM01CA500", "UM01CB500", "UM01IG500", "UM01LB500", "UM01LS500", "UM02CA500", "UM02LB500", "UM03CA500", "UM03CB500", "UM03CD500", "UM03CE500", "UM03CF500", "UM03IG500", "UM03IG501", "UM03IG502", "UM03IG503", "UM03LB500", "UM03LB501", "UM03LB502", "UM03LP502", "UM03LS500", "UM05CA500", "UM05CB500", "UM05IG500", "UM05IG501", "UM05LB500", "UM05LB501", "UM05LB502", "UM05LB503", "UM07CA500", "UM07CB500", "UM07CD500", "UM07CE500", "UM07CF500", "UM07ID500", "UM07ID501", "UM07ID502", "UM07IG500", "UM07IG501", "UM07IS500", "UM07IS501", "UM07IS502", "UM07IS503", "UM07IS504", "UM07IS505", "UM07LB500", "UM07LB501", "UM07LB502", "UM07LB503", "UM07LB504", "UM07LB505", "UM07LP502", "UM07LP503", "UM07MA000", "UM07MA001", "UM07MA002", "UM07MA003", "UM07MA004", "UM08LB500", "UM08LB501", "UM09CA500", "UM09CB500", "UM09CD500", "UM09CE500", "UM09CE501", "UM09CF500", "UM09IG500", "UM09IG501", "UM09LB500", "UM09LB501", "UM09LP500", "UM09LP501", "UM10CA500", "UM10CD500", "UM10CE500", "UM10CE501", "UM10CF500", "UM10IG500", "UM10IG501", "UM10LB500", "UM10LB501", "UM10LP500", "UM10LP501", "UM10TF500", "UM11LB500", "UM12CA000", "UM12CA001", "UM12CA002", "UM12CA003", "UM12CB000", "UM12CD000", "UM12CD001", "UM12CE000", "UM12CE001", "UM12CE002", "UM12CF000", "UM12LB000", "UM12LB001", "UM12LB002", "UM12LB003", "UM12LB004", "UM12LB005", "UM12LB006", "UM12LB007", "UM12LB008", "UM12LB009", "UM12LB010", "UM12LB011", "UM12LB012", "UM12LB013", "UM12LB014", "UM12LB015", "UM12LB016", "UM12LB017", "UM12LB018", "UM12LB019", "UM12LB020", "UM12LB021", "UM12LE000", "UM12LE001", "UM12LE002", "UM12LH000", "UM12LH001", "UM12LH002", "UM12LH003", "UM12LH004", "UM12LH005", "UM12LH006", "UM12LH007", "UM12LP000", "UM12LP001", "UM12LP002", "UM12LP003", "UM12LP004", "UM12LP005", "UM12LP006", "UM12LP007", "UM12LP008", "UM12LP009", "UM12LP010", "UM12LP011", "UM12LP012", "UM12LP013", "UM12LP014", "UM12LP015", "UM12LP016", "UM12LR000", "UM12LR001", "UM12LR002", "UM12LR003", "UM12MH000", "UM12MH001", "UM12MH002", "UM12MH003", "UM12MH004", "UM12MH005", "UM12PA000", "UM12PA001", "UM12TC000", "UM12TC001", "UM12TC002", "UM12TC003", "UM12TC004", "UM12TC005", "UM12TF000", "UM13CA000", "UM13CA001", "UM13CB000", "UM13CD000", "UM13CE000", "UM13CF000", "UM13LB000", "UM13LB001", "UM13LB002", "UM13LB003", "UM13LB004", "UM13LB005", "UM13LB006", "UM13LB007", "UM13LB008", "UM13LB009", "UM13LB010", "UM13LB011", "UM13LB012", "UM13LB013", "UM13LE000", "UM13LE001", "UM13LH000", "UM13LH001", "UM13LH002", "UM13LH003", "UM13LH004", "UM13LH005", "UM13LH006", "UM13LP000", "UM13LP001", "UM13LP002", "UM13LP003", "UM13LS000", "UM13LS001", "UM13LS002", "UM13LS003", "UM13LS004", "UM13LS005", "UM13LS006", "UM13MH000", "UM13MH001", "UM13MH002", "UM13PA000", "UM13PL000", "UM13TC000", "UM13TC001", "UM13TC002", "UM13TC003", "UM13TC004", "UM13TC005", "UM13TC006", "UM13TC007", "UM13TF000", "UM15TC000", "UM16LB000", "UM16TF000", "UM17CA000", "UM17CB000", "UM17CD000", "UM17CE000", "UM17CF000", "UM17LB000", "UM17LB001", "UM17LB002", "UM17LB003", "UM17LB004", "UM17LB005", "UM17LB006", "UM17LB007", "UM17LB008", "UM17LB009", "UM17LB010", "UM17LB011", "UM17LE000", "UM17LE001", "UM17LH000", "UM17LH001", "UM17LH002", "UM17LH003", "UM17LH004", "UM17LH005", "UM17LP000", "UM17LP001", "UM17LP002", "UM17LP003", "UM17LP004", "UM17LP005", "UM17LP006", "UM17LP007", "UM17MH000", "UM17MH001", "UM17PA000", "UM17TC000", "UM17TF000", "UM18CA000", "UM18CB000", "UM18CD000", "UM18CE000", "UM18CF000", "UM18LB000", "UM18LB001", "UM18LB002", "UM18LB003", "UM18LB004", "UM18LB005", "UM18LB006", "UM18LB007", "UM18LB008", "UM18LB009", "UM18LE000", "UM18LE001", "UM18LP000", "UM18LP001", "UM18LP002", "UM18LP003", "UM18LP004", "UM18LP005", "UM18PA000", "UM18PL000", "UM18TC000", "UM18TF000", "UM19CA000", "UM19CB000", "UM19CD000", "UM19CE000", "UM19MH000", "UM19MH001", "UM19PA000", "UM19TC000", "UM20CA000", "UM20CD000", "UM20CE000", "UM20CF000", "UM20LB000", "UM20LB001", "UM20LB002", "UM20LB003", "UM20LB004", "UM20LE000", "UM20LE001", "UM20LP000", "UM20LP001", "UM20LP002", "UM20LP003", "UM20LP004", "UM20LP005", "UM20LS000", "UM20TC000", "UM20TC001", "UM20TF000", "UM21CA000", "UM21CD000", "UM21CE000", "UM21CF000", "UM21LB000", "UM21LB001", "UM21LB002", "UM21LB003", "UM21LB004", "UM21LB005", "UM21LB006", "UM21LB007", "UM21LB008", "UM21LB009", "UM21LB010", "UM21LB011", "UM21LB012", "UM21LE000", "UM21LE001", "UM21LE003", "UM21LP000", "UM21LP001", "UM21LP002", "UM21LP003", "UM21LP004", "UM21LP005", "UM21LP008", "UM21MA000", "UM21MX000", "UM21TC000", "UM21TC001", "UM21TC002", "UM21TC003", "UM21TF000", "UM22CA000", "UM22CA001", "UM22CB000", "UM22CC000", "UM22CD000", "UM22CD001", "UM22CE000", "UM22CF000", "UM22LB000", "UM22LB001", "UM22LB002", "UM22LB003", "UM22LB004", "UM22LB005", "UM22LB006", "UM22LB007", "UM22LB008", "UM22LB009", "UM22LB010", "UM22LB011", "UM22LB012", "UM22LB013", "UM22LB014", "UM22LB015", "UM22LB016", "UM22LB017", "UM22LB018", "UM22LB019", "UM22LB020", "UM22LB021", "UM22LB022", "UM22LB023", "UM22LB024", "UM22LB025", "UM22LB026", "UM22LB027", "UM22LB028", "UM22LB029", "UM22LB030", "UM22LB031", "UM22LB032", "UM22LB033", "UM22LB034", "UM22LB035", "UM22LB036", "UM22LB037", "UM22LB038", "UM22LB039", "UM22LB040", "UM22LB041", "UM22LB042", "UM22LB043", "UM22LB044", "UM22LB045", "UM22LB046", "UM22LB047", "UM22LB048", "UM22LB049", "UM22LB050", "UM22LB051", "UM22LB052", "UM22LB053", "UM22LB054", "UM22LB055", "UM22LB056", "UM22LB057", "UM22LB058", "UM22LB059", "UM22LB060", "UM22LB061", "UM22LB062", "UM22LB063", "UM22LB064", "UM22LB065", "UM22LB066", "UM22LB067", "UM22LB068", "UM22LB069", "UM22LB070", "UM22LB071", "UM22LB072", "UM22LB073", "UM22LB074", "UM22LB075", "UM22LB076", "UM22LB077", "UM22LB078", "UM22LB079", "UM22LB080", "UM22LB081", "UM22LB082", "UM22LB083", "UM22LE000", "UM22LE001", "UM22LE002", "UM22LE003", "UM22LE004", "UM22LE005", "UM22LH000", "UM22LH001", "UM22LH002", "UM22LH003", "UM22LH004", "UM22LH005", "UM22LH006", "UM22LH007", "UM22LH008", "UM22LH009", "UM22LH010", "UM22LH011", "UM22LH012", "UM22LH013", "UM22LH014", "UM22LH015", "UM22LH016", "UM22LH017", "UM22LH018", "UM22LH019", "UM22LH020", "UM22LH021", "UM22LH022", "UM22LH023", "UM22LH024", "UM22LH025", "UM22LH026", "UM22LH027", "UM22LH028", "UM22LH029", "UM22LH030", "UM22LH031", "UM22LH032", "UM22LH033", "UM22LH034", "UM22LH035", "UM22LH036", "UM22LH037", "UM22LH038", "UM22LH039", "UM22LH040", "UM22LH041", "UM22LH042", "UM22LH043", "UM22LH044", "UM22LH045", "UM22LH046", "UM22LH047", "UM22LH048", "UM22LH049", "UM22LH050", "UM22LH051", "UM22LH052", "UM22LH053", "UM22LH054", "UM22LH055", "UM22LH056", "UM22LH057", "UM22LH058", "UM22LH059", "UM22LH060", "UM22LH061", "UM22LH062", "UM22LH063", "UM22LH064", "UM22LH065", "UM22LH066", "UM22LH067", "UM22LH068", "UM22LH069", "UM22LH070", "UM22LH071", "UM22LH072", "UM22LH073", "UM22LH074", "UM22LH075", "UM22LH076", "UM22LH077", "UM22LH078", "UM22LH079", "UM22LH080", "UM22LH081", "UM22LH082", "UM22LH083", "UM22LP000", "UM22LP001", "UM22LP002", "UM22LP003", "UM22LP004", "UM22LP005", "UM22LP006", "UM22LP007", "UM22LP008", "UM22LP009", "UM22LP010", "UM22LP011", "UM22LP012", "UM22LP013", "UM22LP014", "UM22LP015", "UM22LP016", "UM22LP017", "UM22LP018", "UM22LP019", "UM22LP020", "UM22LP021", "UM22LP022", "UM22LP023", "UM22LP024", "UM22LP025", "UM22LP026", "UM22LP027", "UM22LP028", "UM22LP029", "UM22LP030", "UM22LP031", "UM22LP032", "UM22LP033", "UM22LP034", "UM22LP035", "UM22LP036", "UM22LP037", "UM22LP038", "UM22LP039", "UM22LP040", "UM22LP041", "UM22LP042", "UM22LP043", "UM22LP044", "UM22LP045", "UM22LP046", "UM22LP047", "UM22LP048", "UM22LP049", "UM22LP050", "UM22LP051", "UM22LP052", "UM22LP053", "UM22LR000", "UM22LR001", "UM22LR002", "UM22LR003", "UM22LR004", "UM22LR005", "UM22LR006", "UM22LR007", "UM22LR008", "UM22LR009", "UM22LR010", "UM22LR011", "UM22MH000", "UM22MH001", "UM22MH002", "UM22MH003", "UM22MX000", "UM22PA000", "UM22PA001", "UM22PL000", "UM22TC000", "UM22TC001", "UM22TC002", "UM22TF000", "UM23LB000", "UM24CA000", "UM24CD000", "UM24CF000", "UM24LB000", "UM24LB001", "UM24LB002", "UM24LB003", "UM24LB004", "UM24LB005", "UM24LB006", "UM24LB007", "UM24LB008", "UM24LB009", "UM24LB010", "UM24LB011", "UM24LB012", "UM24LB013", "UM24LB014", "UM24LB015", "UM24LB016", "UM24LE000", "UM24LE001", "UM24LH000", "UM24LH001", "UM24LH002", "UM24LH003", "UM24LH004", "UM24LH005", "UM24LH006", "UM24LH007", "UM24LH008", "UM24LH009", "UM24LH010", "UM24LH011", "UM24LH012", "UM24LH013", "UM24LH014", "UM24LH015", "UM24LP000", "UM24LP001", "UM24LP002", "UM24LP003", "UM24LP004", "UM24LP005", "UM24LP006", "UM24LP007", "UM24LP008", "UM24LP009", "UM24LP010", "UM24LP011", "UM24LP012", "UM24LS000", "UM24LS001", "UM24LS002", "UM24LS003", "UM24LS004", "UM24LS005", "UM24LS006", "UM24LS007", "UM24LS008", "UM24LS009", "UM24LS010", "UM24LS011", "UM24LS012", "UM24LS013", "UM24LS014", "UM24LS015", "UM24TC000", "UM24TC001", "UM24TF000", "UM25CA000", "UM25CD000", "UM25CF000", "UM25LB000", "UM25LB001", "UM25LB002", "UM25LB003", "UM25LB004", "UM25LB005", "UM25LB006", "UM25LB007", "UM25LB008", "UM25LB009", "UM25LB011", "UM25LB012", "UM25LB013", "UM25LB014", "UM25LB015", "UM25LB016", "UM25LB018", "UM25LB019", "UM25LE000", "UM25LE001", "UM25LE002", "UM25LE003", "UM25LE004", "UM25LP000", "UM25LP001", "UM25LP002", "UM25LP003", "UM25LP004", "UM25LP005", "UM25LP006", "UM25LP007", "UM25LP008", "UM25LP009", "UM25LP010", "UM25LP011", "UM25LP012", "UM25MX000", "UM25TC000", "UM25TF000", "UM28CA000", "UM28CA001", "UM28CB000", "UM28CD000", "UM28CE000", "UM28CF000", "UM28LB000", "UM28LB001", "UM28LB002", "UM28LB003", "UM28LB004", "UM28LB005", "UM28LB006", "UM28LB007", "UM28LB008", "UM28LB009", "UM28LB010", "UM28LB011", "UM28LB012", "UM28LB013", "UM28LB014", "UM28LB015", "UM28LE000", "UM28LE001", "UM28LH000", "UM28LH001", "UM28LH002", "UM28LH003", "UM28LH004", "UM28LH005", "UM28LH006", "UM28LH007", "UM28LH008", "UM28LH009", "UM28LH010", "UM28LH011", "UM28LH012", "UM28LH013", "UM28LH014", "UM28LH015", "UM28LP000", "UM28LP001", "UM28LP002", "UM28LP003", "UM28LS000", "UM28LS001", "UM28LS002", "UM28LS003", "UM28LS004", "UM28LS005", "UM28LS006", "UM28LS007", "UM28LS008", "UM28LS009", "UM28LS010", "UM28LS011", "UM28LS012", "UM28LS013", "UM28LS014", "UM28LS015", "UM28TC000", "UM28TC001", "UM28TF000", "UM29CA000", "UM29CA001", "UM29CB000", "UM29CC000", "UM29CD000", "UM29CD001", "UM29CE000", "UM29CF000", "UM29LB000", "UM29LB001", "UM29LB002", "UM29LB003", "UM29LB004", "UM29LB005", "UM29LB006", "UM29LB007", "UM29LB008", "UM29LB009", "UM29LB010", "UM29LB011", "UM29LB012", "UM29LB013", "UM29LB014", "UM29LB015", "UM29LB016", "UM29LB017", "UM29LB018", "UM29LB019", "UM29LB020", "UM29LB021", "UM29LB022", "UM29LB023", "UM29LB024", "UM29LB025", "UM29LB026", "UM29LB027", "UM29LB028", "UM29LB029", "UM29LB030", "UM29LB031", "UM29LB032", "UM29LB033", "UM29LB034", "UM29LB035", "UM29LB036", "UM29LB037", "UM29LB038", "UM29LB039", "UM29LB040", "UM29LB041", "UM29LB042", "UM29LB043", "UM29LB044", "UM29LE000", "UM29LE001", "UM29LE002", "UM29LE003", "UM29LE004", "UM29LE005", "UM29LE006", "UM29LE007", "UM29LE008", "UM29LH000", "UM29LH001", "UM29LH002", "UM29LH003", "UM29LH004", "UM29LH005", "UM29LH006", "UM29LH007", "UM29LH008", "UM29LH009", "UM29LH010", "UM29LH011", "UM29LH012", "UM29LH013", "UM29LH014", "UM29LH015", "UM29LH016", "UM29LH017", "UM29LH018", "UM29LH019", "UM29LH020", "UM29LH021", "UM29LH022", "UM29LH023", "UM29LH024", "UM29LH025", "UM29LH026", "UM29LH027", "UM29LH028", "UM29LH029", "UM29LH030", "UM29LH031", "UM29LH032", "UM29LH033", "UM29LH034", "UM29LH035", "UM29LH036", "UM29LH037", "UM29LH038", "UM29LH039", "UM29LH040", "UM29LH041", "UM29LH042", "UM29LH043", "UM29LH044", "UM29LP000", "UM29LP001", "UM29LP002", "UM29LP003", "UM29LP004", "UM29LP005", "UM29LP006", "UM29LP007", "UM29LP008", "UM29LP009", "UM29LP010", "UM29LP011", "UM29LP012", "UM29LP013", "UM29LP014", "UM29LP015", "UM29LP016", "UM29LP017", "UM29LP018", "UM29LP019", "UM29LP020", "UM29LP021", "UM29LP022", "UM29LP023", "UM29LP024", "UM29LP025", "UM29LP026", "UM29LP027", "UM29LP028", "UM29LP029", "UM29LR000", "UM29LR001", "UM29LR002", "UM29LR003", "UM29LR004", "UM29LR005", "UM29MH000", "UM29MH001", "UM29PA000", "UM29TC000", "UM29TC001", "UM29TC002", "UM29TF000", "UM31CA000", "UM31CA001", "UM31CA002", "UM31CA003", "UM31CB000", "UM31CC000", "UM31CC001", "UM31CD000", "UM31CD001", "UM31CE000", "UM31CF000", "UM31LB000", "UM31LB001", "UM31LB002", "UM31LB003", "UM31LB004", "UM31LB005", "UM31LB006", "UM31LB007", "UM31LB008", "UM31LB009", "UM31LB010", "UM31LB011", "UM31LB012", "UM31LB013", "UM31LB014", "UM31LB015", "UM31LB016", "UM31LB017", "UM31LB018", "UM31LB019", "UM31LB020", "UM31LB021", "UM31LB022", "UM31LB023", "UM31LB024", "UM31LB025", "UM31LB026", "UM31LB027", "UM31LB028", "UM31LB029", "UM31LB030", "UM31LE000", "UM31LE001", "UM31LH000", "UM31LH001", "UM31LH002", "UM31LH003", "UM31LH004", "UM31LH005", "UM31LH006", "UM31LH007", "UM31LH008", "UM31LH009", "UM31LH010", "UM31LH011", "UM31LH012", "UM31LH013", "UM31LH014", "UM31LH015", "UM31LH016", "UM31LH017", "UM31LH018", "UM31LH019", "UM31LP000", "UM31LP001", "UM31LP002", "UM31LP003", "UM31LP004", "UM31LP005", "UM31LP006", "UM31LP007", "UM31LP008", "UM31LP009", "UM31LP010", "UM31LP011", "UM31LP012", "UM31LP013", "UM31LP014", "UM31LP015", "UM31LP016", "UM31LP017", "UM31LP018", "UM31LP019", "UM31LP020", "UM31LP021", "UM31LP022", "UM31LP023", "UM31LP024", "UM31LP025", "UM31LP026", "UM31LP027", "UM31LP028", "UM31LP029", "UM31LP030", "UM31LR000", "UM31LR001", "UM31LR002", "UM31LR003", "UM31MX000", "UM31TF000", "VS00CA500", "VS00LB500", "VS00LS000", "VS00LS001", "VS00LS002", "VS00TF000", "VS00TF001", "VS01LB000", "VS01LB500", "VS01LP000", "VS01TF000", "VS02CA000", "VS02CA001", "VS02CG000", "VS02LB001", "VS02TF000", "VS03LB000", "VS03TF000", "XL00CA000", "XL00CE000", "XL00LB000", "XL00LB001", "XL00LB002", "XL00LB003", "XL00LB004", "XL00LB005", "XL00LE000", "XL00LE001", "XL00LP000", "XL00LP001", "XL00MF000", "XL00MH000", "XL01CA000", "XL01CE000", "XL01CF001", "XL01IG000", "XL01LB000", "XL01LB001", "XL01LB002", "XL01LB003", "XL01LB004", "XL01LB005", "XL01LE000", "XL01LE001", "XL01LH000", "XL01LH001", "XL01LH002", "XL01LP000", "XL01LP001", "XL01LP002", "XL01LR000", "XL01MF000", "XL01MH000", "XL01PS000", "XL01TC000", "XL01TF000", "XM00CA000", "XM00CB000", "XM00CD000", "XM00CE000", "XM00CF000", "XM00IG000", "XM00LB000", "XM00LB001", "XM00LB002", "XM00LB003", "XM00LB004", "XM00LE000", "XM00LE001", "XM00LP000", "XM00LP001", "XM00LP002", "XM00LP003", "XM00TC000", "XM00TF000" ],
      "date" : 1662994638000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005154:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662994638951214465,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005154/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662994437517,
      "syssize" : 63,
      "sysdate" : 1662994638000,
      "haslayout" : "1",
      "topparent" : "5321317",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5321317,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Physical IP|Embedded Memory", "Physical IP|Memory Compilers|Single Port SRAM Compilers", "Physical IP|Memory Compilers|Dual Port SRAM Compilers", "Physical IP|Memory Compilers|Single Port RF Compilers", "Physical IP|Memory Compilers|Two Port RF Compilers", "Physical IP|Memory Compilers|ROM Compilers", "IP Products|Physical IP|Interface", "Physical IP|IO Products", "Physical IP|Logic Libraries|Logic Libraries Base Kit", "IP Products|Physical IP|Logic", "Physical IP|Logic Libraries|Logic Libraries PMK Kit", "Physical IP|Routing Kits", "Physical IP|Logic Libraries|Logic Libraries ECO Kit", "Physical IP|Memory FCIs", "Physical IP|Logic Libraries|Logic Libraries HPK Kit", "Physical IP|POP Products", "Physical IP|Logic Libraries|Logic Libraries RKLO Kit", "Physical IP|Logic Libraries|Logic Libraries Supplemental Cell Kit", "Physical IP|Memory Compilers|Two Port SRAM Compilers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|DesignStart", "IP Products|DesignStart|Physical IP", "IP Products|Physical IP", "IP Products|Physical IP|Embedded Memory", "IP Products|Physical IP|Interface", "IP Products|Physical IP|Logic" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662994639000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005154/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005154/1-0/?lang=en",
      "modified" : 1662994275000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662994638951214465,
      "uri" : "https://developer.arm.com/documentation/ka005154/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Which sign-off methodology should I use for my Physical IP, AOCV or LVF?",
    "Uri" : "https://developer.arm.com/documentation/ka005154/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005154/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005154/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005154/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Does Arm provide physical implementation guidelines for Arm logic, memory IP?",
    "uri" : "https://developer.arm.com/documentation/ka005153/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005153/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005153/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005153/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Does Arm provide physical implementation guidelines for Arm logic, memory IP? ",
      "document_number" : "ka005153",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5333484",
      "sysurihash" : "auEZnS7VFsZ7YV7u",
      "urihash" : "auEZnS7VFsZ7YV7u",
      "sysuri" : "https://developer.arm.com/documentation/ka005153/1-0/en",
      "systransactionid" : 965287,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1662994303000,
      "topparentid" : 5333484,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662994327000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fa3e24a5e02d07b2675", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1918e527a03a85ed271", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1938e527a03a85ed272", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1958e527a03a85ed274", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba196cd74e712c449726f", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1988e527a03a85ed276", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b2678", "5eec6e98e24a5e02d07b25ca|5fbba199cd74e712c4497271", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba187cd74e712c4497264", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b267a", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba1898e527a03a85ed26c", "5eec6e98e24a5e02d07b25ca|5fbba19bcd74e712c4497273", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18b8e527a03a85ed26e", "5eec6e98e24a5e02d07b25ca|5fbba19dcd74e712c4497275", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18acd74e712c4497266", "5eec6e98e24a5e02d07b25ca|5fbba19a8e527a03a85ed278", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18dcd74e712c4497268", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18e8e527a03a85ed270", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba194cd74e712c449726d" ],
      "documenttype" : "html",
      "sysindexeddate" : 1662994440000,
      "permanentid" : "9753cacd639aa9163a447d05ad3adcc2f45acf634947f7924c700510c8a0",
      "syslanguage" : [ "English" ],
      "itemid" : "631f4797defc2c309b711be8",
      "transactionid" : 965287,
      "title" : "Does Arm provide physical implementation guidelines for Arm logic, memory IP? ",
      "products" : [ "AN00CA000", "AN00CB000", "AN00CD000", "AN00CE000", "AN00CF000", "AN00IG000", "AN00IG001", "AN00IG002", "AN00LB000", "AN00LB001", "AN00LB002", "AN00LB003", "AN00LP000", "AN00LP001", "AN00LP002", "AN00LP003", "AN00TC000", "AN00TF000", "CH00CA000", "CH00CB000", "CH00CD000", "CH00CE000", "CH00CF000", "CH00CG000", "CH00IG000", "CH00IG001", "CH00LB000", "CH00LP000", "CH00TC000", "CH00TF000", "CP00CA000", "CP00CA001", "CP00CA002", "CP00CA003", "CP00CA004", "CP00CB000", "CP00CB001", "CP00CD000", "CP00CE000", "CP00CE001", "CP00CF000", "CP00LB000", "CP00LB001", "CP00LB002", "CP00LB003", "CP00LB004", "CP00LB005", "CP00LB006", "CP00LB007", "CP00LB008", "CP00LE000", "CP00LE001", "CP00LE002", "CP00LP000", "CP00LP001", "CP00LP002", "CP00LP003", "CP00LP004", "CP00LP005", "CP00LP006", "CP00LP007", "CP00LP008", "CP00MH000", "CP00TC000", "CP00TC001", "CP00TC002", "CP11CA003", "CP18CA000", "CP18CA001", "CP18CB000", "CP18CD000", "CP18CD001", "CP18CE000", "CP18CF000", "CP18ID000", "CP18ID001", "CP18IG000", "CP18LB000", "CP18LB001", "CP18LB002", "CP18LB003", "CP18LB004", "CP18LB005", "CP18LE000", "CP18LE001", "CP18LH000", "CP18LH001", "CP18LH002", "CP18LP000", "CP18LP001", "CP18LP002", "CP18LP003", "CP18LP004", "CP18LP005", "CP18MH000", "CP18MH001", "CP18MH002", "CP18PA000", "CP18TF000", "CP21CA000", "CP21CA001", "CP21CA002", "CP21CB000", "CP21CB001", "CP21CD000", "CP21CD001", "CP21CD002", "CP21CE000", "CP21CE001", "CP21CF000", "CP21ID000", "CP21ID001", "CP21IG000", "CP21LB000", "CP21LB001", "CP21LB002", "CP21LB003", "CP21LB004", "CP21LB005", "CP21LB006", "CP21LB007", "CP21LB008", "CP21LB009", "CP21LB010", "CP21LB011", "CP21LB012", "CP21LB013", "CP21LB014", "CP21LB015", "CP21LB016", "CP21LB017", "CP21LB018", "CP21LB019", "CP21LB020", "CP21LE000", "CP21LE001", "CP21LH000", "CP21LH001", "CP21LH002", "CP21LH003", "CP21LH004", "CP21LH005", "CP21LH006", "CP21LH007", "CP21LH008", "CP21LH009", "CP21LP000", "CP21LP001", "CP21LP002", "CP21LP003", "CP21LP004", "CP21LP005", "CP21LP006", "CP21LP007", "CP21LP008", "CP21LP009", "CP21LP010", "CP21LP011", "CP21LR000", "CP21LR001", "CP21LR002", "CP21LR003", "CP21LR004", "CP21LR005", "CP21LR006", "CP21LR007", "CP21LR008", "CP21LR009", "CP21LR010", "CP21LR011", "CP21LS000", "CP21LS001", "CP21LS002", "CP21LS003", "CP21LS004", "CP21MH000", "CP21MH001", "CP21PA000", "CP21TC000", "CP21TC001", "CP21TC003", "CP21TC004", "CP21TC005", "CP21TC006", "CP21TF000", "CP21TF001", "CP35CA000", "CP35CA001", "CP35CD000", "CP35CE000", "CP35CF000", "CP35IG000", "CP35LB000", "CP35LB001", "CP35LB002", "CP35LB003", "CP35LB004", "CP35LB005", "CP35LB006", "CP35LB007", "CP35LB008", "CP35LB009", "CP35LB010", "CP35LB011", "CP35LB012", "CP35LB013", "CP35LE000", "CP35LE001", "CP35LE002", "CP35LE003", "CP35LE004", "CP35LE005", "CP35LE006", "CP35LE007", "CP35LE008", "CP35LE009", "CP35LE010", "CP35LE011", "CP35LH000", "CP35LH001", "CP35LH002", "CP35LH003", "CP35LH004", "CP35LH005", "CP35LH006", "CP35LH007", "CP35LH008", "CP35LH009", "CP35LH010", "CP35LH011", "CP35LP000", "CP35LP001", "CP35LP002", "CP35LP003", "CP35LP004", "CP35LP005", "CP35LP006", "CP35LP007", "CP35LP008", "CP35LP009", "CP35LP010", "CP35LP011", "CP35LP012", "CP35LP013", "CP35LR000", "CP35LR001", "CP35LR002", "CP35LR003", "CP35LR004", "CP35LR005", "CP35LS000", "CP35LS001", "CP35LS002", "CP35LS003", "CP35LS004", "CP35LS005", "CP35LS006", "CP35LS007", "CP35LS008", "CP35LS009", "CP35LS010", "CP35LS011", "CP35LS012", "CP35LS013", "CP35LS014", "CP35LS015", "CP35LS016", "CP35LS024", "CP35LS025", "CP35LS026", "CP35LS027", "CP35LS028", "CP35LS029", "CP35LS030", "CP35LS031", "CP35LS032", "CP35LS033", "CP35LS034", "CP35LS035", "CP35LS036", "CP35LS037", "CP35MH000", "CP35MH001", "CP35PA000", "CP35TC000", "CP35TF000", "CS00IG500", "CS00LB500", "CS01CA500", "CS01CB500", "CS01CG500", "CS01IG500", "CS01IG501", "CS01LB500", "CS02CA500", "CS02CB500", "CS02CD500", "CS02CE500", "CS02CG500", "CS02IG500", "CS02IG501", "CS02LB500", "CS03LB500", "CS04CA500", "CS04CA501", "CS04CA502", "CS04CA503", "CS04CA504", "CS04CA505", "CS04CB500", "CS04CB501", "CS04CB502", "CS04CD500", "CS04CD501", "CS04CE500", "CS04CE501", "CS04CE502", "CS04CF500", "CS04CG500", "CS04IG500", "CS04IG501", "CS04LB500", "CS04LB501", "CS04LB502", "CS04LB503", "CS04LB504", "CS04LB505", "CS04LB506", "CS04LB507", "CS04LB508", "CS04LB509", "CS04LE501", "CS04LE502", "CS04LE505", "CS04LP501", "CS04LP502", "CS04LP503", "CS04LP504", "CS04LP505", "CS04LP506", "CS04LP507", "CS04LP508", "CS04LP509", "CS04MH500", "CS04MX000", "CS04TF500", "CS05IG500", "CS05LB000", "CS05LB500", "CS05LP000", "CS05TF000", "CS06CA500", "CS06CD500", "CS06CE500", "CS06CE501", "CS06CG500", "CS06LB500", "CS06LB501", "CS07CA500", "CS07CA501", "CS07CA502", "CS07CB500", "CS07CB501", "CS07CB502", "CS07CB503", "CS07CD500", "CS07CD501", "CS07CD502", "CS07CE500", "CS07CE501", "CS07CE502", "CS07CF500", "CS07CG500", "CS07IG500", "CS07IG501", "CS07LB500", "CS07LB501", "CS07LB502", "CS07LB503", "CS07LB504", "CS07LB505", "CS07LB506", "CS08LB500", "CS08TF500", "CS09CA500", "CS09CA501", "CS09CB500", "CS09CD500", "CS09CE500", "CS09CF000", "CS09CG500", "CS09IG500", "CS09IG501", "CS09LB000", "CS09LB001", "CS09LB500", "CS09LB501", "CS09LB506", "CS09LP000", "CS09TF000", "CS10CA500", "CS10CA501", "CS10CA502", "CS10CA503", "CS10CA504", "CS10CA505", "CS10CA506", "CS10CB500", "CS10CB501", "CS10CB502", "CS10CD500", "CS10CE500", "CS10CF500", "CS10IG500", "CS10IG501", "CS10LB500", "CS10LB501", "CS10LB502", "CS10LB503", "CS10LB504", "CS10LB505", "CS10LE500", "CS10LE501", "CS10LP500", "CS10LP501", "CS10LP502", "CS10LP503", "CS10LP504", "CS10MH500", "CS11CA500", "CS11CA501", "CS11CA502", "CS11CA503", "CS11CA504", "CS11CB500", "CS11CB501", "CS11CD500", "CS11CE500", "CS11CF500", "CS11IG500", "CS11LB500", "CS11LB501", "CS11LB502", "CS11LB503", "CS11LB504", "CS11LB505", "CS11LB506", "CS11LE500", "CS11LE501", "CS11LP500", "CS11LP501", "CS11LP502", "CS11LP503", "CS11LP504", "CS11LP505", "CS11LS507", "CS11LS508", "CS11LS509", "CS11TC000", "CS11TC001", "CS12CA500", "CS12CA501", "CS12CB500", "CS12CD500", "CS12CE500", "CS12CF500", "CS12ID500", "CS12ID501", "CS12ID502", "CS12ID503", "CS12IG500", "CS12IG501", "CS12IG502", "CS12IG503", "CS12IG504", "CS12IG505", "CS12IS500", "CS12IS501", "CS12IS502", "CS12IS503", "CS12IS504", "CS12IS505", "CS12IS506", "CS12IS507", "CS12LB500", "CS12LB501", "CS12LB502", "CS12LB503", "CS12LB504", "CS12LB505", "CS12LP500", "CS12LP501", "CS12LP502", "CS12LP503", "CS12LP504", "CS12LP505", "CS12TF500", "CS13CA502", "CS13CA503", "CS13CA504", "CS13CB501", "CS13CB502", "CS13CD501", "CS13CE501", "CS13CF500", "CS13IG502", "CS13IG503", "CS13IG504", "CS13IG505", "CS13IS500", "CS13IS501", "CS13IS502", "CS13IS503", "CS13IS504", "CS13IS505", "CS13LB502", "CS13LB503", "CS13LB504", "CS13LB505", "CS13LP500", "CS13LP501", "CS13LP502", "CS13LP503", "CS13TF500", "CS14CA500", "CS14CA501", "CS14CB500", "CS14CB501", "CS14CB502", "CS14CD500", "CS14CE501", "CS14CF500", "CS14IG500", "CS14IG501", "CS14LB500", "CS14LB502", "CS14LB503", "CS14LB504", "CS16CA500", "CS16CB500", "CS16CD500", "CS16CE500", "CS16CG500", "CS16IG500", "CS16IG501", "CS16LB000", "CS16LB500", "CS16LB501", "CS16LP000", "CS16TF000", "CS18CA500", "CS18CA501", "CS18CB500", "CS18CD500", "CS18CE500", "CS18CF500", "CS18IG500", "CS18LB500", "CS18LB501", "CS18LB502", "CS18LB503", "CS18LB504", "CS18LB505", "CS18LE000", "CS18LE501", "CS18LH500", "CS18LP500", "CS18LP501", "CS18LP502", "CS18LP503", "CS18LP504", "CS18LP505", "CS18MH500", "CS18TF500", "CS19CA000", "CS19CA001", "CS19CB000", "CS19CD000", "CS19CE000", "CS19CF000", "CS19CG000", "CS19LB000", "CS19LB001", "CS19LB002", "CS19LB003", "CS19LP000", "CS19LP001", "CS19TC000", "CS19TF000", "CS21CA000", "CS21CA001", "CS21CB000", "CS21CD000", "CS21CD001", "CS21CE000", "CS21CF000", "CS21IG000", "CS21LB000", "CS21LB001", "CS21LB002", "CS21LB003", "CS21LB004", "CS21LB005", "CS21LE000", "CS21LE001", "CS21LH000", "CS21LP000", "CS21LP001", "CS21LP002", "CS21LP003", "CS21LP004", "CS21LP005", "CS21TF000", "DE00CA500", "DE00CB500", "DE00CD500", "DE00CE500", "DE00CG500", "DE00IG500", "DE00IG501", "DE00LB500", "DE00LB501", "DE01CA500", "DE01CB500", "DE01CD000", "DE01CE000", "DE01IG500", "DE01LB500", "DE02CA500", "DE02CB500", "DE02CD500", "DE02CE000", "DE02CE500", "DE02CG500", "DE02LB500", "DE02LB501", "DE02LP500", "DE02TC000", "DE02TC001", "DE02TF000", "DE04CA000", "FJ00LB500", "FJ00LB501", "FJ00LB502", "FS00CA500", "FS00CB500", "FS00CE500", "FS00CG500", "FS00IG500", "FS00LB500", "FS01CA500", "FS01CB500", "FS01CE500", "FS01CG500", "FS01IG500", "FS01IG501", "FS01IS500", "FS01LB500", "FS02CA500", "FS02CB500", "FS02CD500", "FS02CE500", "FS02CG500", "FS02IG500", "FS02IG501", "FS02LB500", "FS03CA500", "FS03CB500", "FS03CD500", "FS03CE500", "FS03CG500", "FS03IG500", "FS03IG501", "FS03LB500", "FS03LB501", "FS04CA500", "FS04CB500", "FS04IG500", "FS04LB500", "FS05CA500", "FS05CB500", "FS05IG500", "FS05LB500", "GD00TF000", "GE00LB000", "GF00CA000", "GF00CA001", "GF00CA002", "GF00CB000", "GF00CD000", "GF00CD001", "GF00CE000", "GF00CE001", "GF00CE002", "GF00CE003", "GF00CF000", "GF00IG000", "GF00IG001", "GF00LB000", "GF00LB001", "GF00LB002", "GF00LB003", "GF00LB004", "GF00LB005", "GF00LB006", "GF00LB007", "GF00LB008", "GF00LB009", "GF00LB010", "GF00LB011", "GF00LB012", "GF00LB013", "GF00LB014", "GF00LB015", "GF00LB016", "GF00LB017", "GF00LB018", "GF00LB019", "GF00LE000", "GF00LE001", "GF00LH000", "GF00LH001", "GF00LH002", "GF00LP000", "GF00LP001", "GF00LP002", "GF00LP003", "GF00LP004", "GF00LP005", "GF00LP006", "GF00LP007", "GF00LP008", "GF00LP009", "GF00LP010", "GF00LP011", "GF00LP012", "GF00LP013", "GF00LP014", "GF00LP015", "GF00LP016", "GF00LP017", "GF00LR000", "GF00LR001", "GF00LR002", "GF00LR003", "GF00LR004", "GF00LR005", "GF00LR006", "GF00LR007", "GF00MA000", "GF00MA002", "GF00MD000", "GF00MD001", "GF00PL000", "GF00TC000", "GF00TC001", "GF00TC002", "GF00TF000", "GF01CA000", "GF01CB000", "GF01CD000", "GF01CD001", "GF01CE000", "GF01CF000", "GF01IG000", "GF01IG001", "GF01LB000", "GF01LB001", "GF01LB002", "GF01LB003", "GF01LB004", "GF01LB005", "GF01LE000", "GF01LE001", "GF01LP000", "GF01LP001", "GF01LP002", "GF01LP003", "GF01LP004", "GF01LP005", "GF01TC000", "GF02CA000", "GF02CA001", "GF02CB000", "GF02CD000", "GF02CD001", "GF02CE000", "GF02CF000", "GF02LB000", "GF02LB001", "GF02LB002", "GF02LB003", "GF02LB004", "GF02LB005", "GF02LB006", "GF02LB007", "GF02LB008", "GF02LE000", "GF02LE001", "GF02LE002", "GF02LP000", "GF02LP001", "GF02LP002", "GF02LP003", "GF02LP004", "GF02LP005", "GF02LP006", "GF02LP007", "GF02LP008", "GF02MH000", "GF02PS000", "GF02TC000", "GF02TC001", "GF02TF000", "GF03LB000", "GF03LB001", "GF03TF000", "GF03TF001", "GF21CA000", "GF21CA001", "GF21CA002", "GF21CB000", "GF21CB001", "GF21CD000", "GF21CD001", "GF21CD002", "GF21CE000", "GF21CE001", "GF21CF000", "GF21IG000", "GF21LB000", "GF21LB001", "GF21LB002", "GF21LB003", "GF21LB004", "GF21LB005", "GF21LB006", "GF21LB007", "GF21LB008", "GF21LB009", "GF21LB010", "GF21LB011", "GF21LB012", "GF21LB013", "GF21LB014", "GF21LB015", "GF21LB016", "GF21LB017", "GF21LB018", "GF21LB019", "GF21LB020", "GF21LB021", "GF21LB022", "GF21LB023", "GF21LB024", "GF21LB025", "GF21LB026", "GF21LB027", "GF21LB028", "GF21LB029", "GF21LB030", "GF21LB031", "GF21LB032", "GF21LE000", "GF21LE001", "GF21LE002", "GF21LH000", "GF21LH001", "GF21LH002", "GF21LH003", "GF21LH004", "GF21LH005", "GF21LH006", "GF21LH007", "GF21LH008", "GF21LH009", "GF21LH010", "GF21LH011", "GF21LH012", "GF21LH013", "GF21LH014", "GF21LP000", "GF21LP001", "GF21LP002", "GF21LP003", "GF21LP004", "GF21LP005", "GF21LP006", "GF21LP007", "GF21LP008", "GF21LP009", "GF21LP010", "GF21LP011", "GF21LP012", "GF21LP013", "GF21LP014", "GF21LP015", "GF21LP016", "GF21LP017", "GF21LP018", "GF21LP019", "GF21LR000", "GF21LR001", "GF21LR002", "GF21LR003", "GF21LR004", "GF21LR005", "GF21LR006", "GF21LR007", "GF21LR008", "GF21LR009", "GF21LR010", "GF21LR011", "GF21LR012", "GF21LR013", "GF21LR014", "GF21LR015", "GF21LR016", "GF21MH000", "GF21MH001", "GF21MH002", "GF21MH003", "GF21MH004", "GF21MH005", "GF21MH006", "GF21MH007", "GF21MX000", "GF21PA001", "GF21PA002", "GF21PL000", "GF21TC000", "GF21TC001", "GF21TC002", "GF21TC003", "GF21TC004", "GF21TC005", "GF21TC006", "GF21TC007", "GF21TC008", "GF21TC009", "GF21TF000", "GF23CA000", "GF23CA001", "GF23CA002", "GF23CB000", "GF23CD000", "GF23CE000", "GF23CF000", "GF23CF001", "GF23IG000", "GF23LB000", "GF23LB001", "GF23LB002", "GF23LB003", "GF23LB004", "GF23LB005", "GF23LB006", "GF23LB007", "GF23LB008", "GF23LB009", "GF23LB010", "GF23LB011", "GF23LB012", "GF23LE000", "GF23LE001", "GF23LP000", "GF23LP001", "GF23LP002", "GF23LP003", "GF23LP004", "GF23LP005", "GF23LR000", "GF23LR001", "GF23LR002", "GF23LR003", "GF23PA000", "GF23PL000", "GF23PL001", "GF23PL002", "GF23TC000", "GF23TC001", "GF23TC002", "GF23TF000", "GF26CA000", "GF26CA001", "GF26CB000", "GF26CD000", "GF26CE000", "GF26CF000", "GF26IG000", "GF26LB000", "GF26LB001", "GF26LB002", "GF26LB003", "GF26LB004", "GF26LB005", "GF26LB006", "GF26LB007", "GF26LB008", "GF26LB009", "GF26LB010", "GF26LB011", "GF26LB012", "GF26LB013", "GF26LB014", "GF26LB015", "GF26LB016", "GF26LE000", "GF26LE001", "GF26LP000", "GF26LP001", "GF26LP002", "GF26LP003", "GF26LP004", "GF26LP005", "GF26LP006", "GF26LP007", "GF26LP008", "GF26LP009", "GF26LP010", "GF26LP011", "GF26LP012", "GF26LP013", "GF26LP014", "GF26LP015", "GF26LP016", "GF26LR000", "GF26LR001", "GF26LR002", "GF26LR003", "GF26TC000", "GF26TF000", "GF28CA000", "GF28CA001", "GF28CB000", "GF28CD000", "GF28CE000", "GF28CG000", "GF28LB000", "GF28LB001", "GF28LB002", "GF28LB003", "GF28LB004", "GF28LB005", "GF28LP000", "GF28TC000", "GF28TC001", "GF28TF000", "GF28TF001", "GF29CA000", "GF29CF000", "GF29LB000", "GF29TC000", "GF29TF000", "GF30CA001", "GF30CA002", "GF30CB000", "GF30CD000", "GF30CE000", "GF30CF000", "GF30LB000", "GF30LB001", "GF30LB002", "GF30LB003", "GF30LB004", "GF30LB005", "GF30LB006", "GF30LB007", "GF30LB008", "GF30LB009", "GF30LB010", "GF30LB011", "GF30LE000", "GF30LE001", "GF30LP000", "GF30LP001", "GF30LP002", "GF30LP003", "GF30LP004", "GF30LP005", "GF30LR000", "GF30LR001", "GF30LR002", "GF30LR003", "GF30PA000", "GF30PL000", "GF30PL001", "GF30PL002", "GF30TC000", "GF30TC001", "GF30TF000", "GF31CA000", "GF31CB000", "GF31CD000", "GF31CE000", "GF31LB000", "GF31LB001", "GF31LB002", "GF31LB003", "GF31LE000", "GF31LE001", "GF31LP000", "GF31LP001", "GF31LP002", "GF31LP003", "GF31TC000", "GF31TF000", "GF32CA000", "GF32CA001", "GF32CA002", "GF32CA003", "GF32CB000", "GF32CB001", "GF32CD000", "GF32CD001", "GF32CE000", "GF32CE001", "GF32CF000", "GF32CF001", "GF32LB000", "GF32LB001", "GF32LB002", "GF32LB003", "GF32LB004", "GF32LB005", "GF32LB006", "GF32LB007", "GF32LB008", "GF32LB009", "GF32LB010", "GF32LB011", "GF32LB012", "GF32LB013", "GF32LB014", "GF32LB015", "GF32LB016", "GF32LB017", "GF32LB018", "GF32LB019", "GF32LB020", "GF32LB021", "GF32LB022", "GF32LB023", "GF32LB024", "GF32LB025", "GF32LB026", "GF32LB027", "GF32LE000", "GF32LE001", "GF32LE002", "GF32LE003", "GF32LP000", "GF32LP001", "GF32LP002", "GF32LP003", "GF32LP004", "GF32LP005", "GF32LP006", "GF32LP007", "GF32LS000", "GF32LS001", "GF32LS002", "GF32LS003", "GF32LS004", "GF32LS005", "GF32LS006", "GF32LS007", "GF32LS008", "GF32LS009", "GF32LS010", "GF32LS011", "GF32LS012", "GF32LS013", "GF32LS014", "GF32LS015", "GF32LS016", "GF32LS017", "GF32LS018", "GF32LS019", "GF32LS020", "GF32LS021", "GF32LS022", "GF32LS023", "GF32LS024", "GF32LS025", "GF32LS026", "GF32LS027", "GF32MX000", "GF32PL000", "GF32TC000", "GF32TF000", "GF32TF001", "GF33CA000", "GF33CA001", "GF33CA002", "GF33CA003", "GF33CA004", "GF33CA005", "GF33CA006", "GF33CA007", "GF33CA008", "GF33CA009", "GF33CA010", "GF33CA011", "GF33CA012", "GF33CA013", "GF33CA014", "GF33CB000", "GF33CB001", "GF33CD000", "GF33CD001", "GF33CD002", "GF33CD003", "GF33CD004", "GF33CD005", "GF33CE000", "GF33CE001", "GF33CF000", "GF33CF001", "GF33CF002", "GF33CF003", "GF33CG000", "GF33CG001", "GF33LB000", "GF33LB001", "GF33LB002", "GF33LB003", "GF33LB004", "GF33LB005", "GF33LB006", "GF33LB007", "GF33LB008", "GF33LB009", "GF33LB010", "GF33LB011", "GF33LB012", "GF33LB013", "GF33LB014", "GF33LB015", "GF33LB016", "GF33LB017", "GF33LB018", "GF33LB019", "GF33LB020", "GF33LB021", "GF33LB022", "GF33LB023", "GF33LB024", "GF33LB025", "GF33LB026", "GF33LB027", "GF33LB028", "GF33LB029", "GF33LB030", "GF33LE000", "GF33LE001", "GF33LE002", "GF33LE003", "GF33LE004", "GF33LE005", "GF33LP000", "GF33LP001", "GF33LP002", "GF33LP003", "GF33LP004", "GF33LP005", "GF33LP006", "GF33LP007", "GF33LP008", "GF33LP009", "GF33LP010", "GF33LP011", "GF33LP012", "GF33LP013", "GF33LP014", "GF33LP015", "GF33LP016", "GF33LP017", "GF33LP018", "GF33LP019", "GF33LP020", "GF33LP021", "GF33LP022", "GF33LP023", "GF33LP024", "GF33LP025", "GF33LP026", "GF33LP027", "GF33LP028", "GF33LP029", "GF33LP030", "GF33LP031", "GF33LP032", "GF33LP033", "GF33LP034", "GF33LP035", "GF33LP036", "GF33LP037", "GF33LP038", "GF33LP039", "GF33LP040", "GF33LP041", "GF33LP042", "GF33LP043", "GF33PL000", "GF33PL001", "GF33TC000", "GF33TC001", "GF33TC002", "GF33TC003", "GF33TC004", "GF33TC005", "GF33TC006", "GF33TC007", "GF33TF000", "GF34CA000", "GF34CA001", "GF34CD000", "GF34CE000", "GF34CF000", "GF34IG000", "GF34LB000", "GF34LB001", "GF34LB002", "GF34LB003", "GF34LB004", "GF34LB005", "GF34LB006", "GF34LB007", "GF34LB008", "GF34LB009", "GF34LB010", "GF34LB011", "GF34LB012", "GF34LB013", "GF34LB014", "GF34LB015", "GF34LB016", "GF34LB017", "GF34LB018", "GF34LB019", "GF34LE000", "GF34LE001", "GF34LE002", "GF34LE003", "GF34LE004", "GF34LE005", "GF34LE006", "GF34LE007", "GF34LE008", "GF34LE009", "GF34LE010", "GF34LE011", "GF34LE012", "GF34LE013", "GF34LE014", "GF34LE015", "GF34LE016", "GF34LP000", "GF34LP001", "GF34LP002", "GF34LP003", "GF34LP004", "GF34LP005", "GF34LP006", "GF34LP007", "GF34LP008", "GF34LP009", "GF34LP010", "GF34LP011", "GF34LP012", "GF34LP013", "GF34LP014", "GF34LP015", "GF34LP016", "GF34LP017", "GF34LP018", "GF34LP019", "GF34LR000", "GF34LR001", "GF34LR002", "GF34LR003", "GF34LR004", "GF34LR005", "GF34LR006", "GF34LR007", "GF34LR008", "GF34LS000", "GF34LS001", "GF34LS002", "GF34LS003", "GF34LS004", "GF34LS005", "GF34LS006", "GF34LS007", "GF34LS008", "GF34LS009", "GF34LS010", "GF34LS011", "GF34LS012", "GF34LS013", "GF34LS014", "GF34LS015", "GF34LS016", "GF34PL000", "GF34PL001", "GF34TC000", "GF34TC001", "GF34TF000", "GF35CA000", "GF35CA001", "GF35CD000", "GF35CE000", "GF35CF000", "GF35IG000", "GF35LB000", "GF35LB001", "GF35LB002", "GF35LB003", "GF35LB004", "GF35LB005", "GF35LB006", "GF35LB007", "GF35LB008", "GF35LB009", "GF35LB010", "GF35LB011", "GF35LB012", "GF35LB013", "GF35LE000", "GF35LE001", "GF35LE002", "GF35LE003", "GF35LE004", "GF35LE005", "GF35LE006", "GF35LE007", "GF35LE008", "GF35LE009", "GF35LE010", "GF35LE011", "GF35LH000", "GF35LH001", "GF35LH002", "GF35LH003", "GF35LH004", "GF35LH005", "GF35LH006", "GF35LH007", "GF35LH008", "GF35LH009", "GF35LH010", "GF35LH011", "GF35LP000", "GF35LP001", "GF35LP002", "GF35LP003", "GF35LP004", "GF35LP005", "GF35LP006", "GF35LP007", "GF35LP008", "GF35LP009", "GF35LP010", "GF35LP011", "GF35LP012", "GF35LP013", "GF35LR000", "GF35LR001", "GF35LR002", "GF35LR003", "GF35LR004", "GF35LR005", "GF35LS000", "GF35LS001", "GF35LS002", "GF35LS003", "GF35LS004", "GF35LS005", "GF35LS006", "GF35LS007", "GF35LS008", "GF35LS009", "GF35LS010", "GF35LS011", "GF35LS012", "GF35LS013", "GF35LS014", "GF35LS015", "GF35LS016", "GF35LS017", "GF35LS018", "GF35LS019", "GF35LS020", "GF35LS021", "GF35LS022", "GF35LS023", "GF35LS024", "GF35LS025", "GF35LS026", "GF35LS027", "GF35LS028", "GF35LS029", "GF35LS030", "GF35LS031", "GF35LS032", "GF35LS033", "GF35LS034", "GF35LS035", "GF35LS036", "GF35LS037", "GF35PL000", "GF35PL001", "GF35PL002", "GF35TC000", "GF35TF000", "GF36CA000", "GF36CA001", "GF36CB000", "GF36CD000", "GF36CF000", "GF36LB000", "GF36LB001", "GF36LB002", "GF36LB003", "GF36LB004", "GF36LE000", "GF36LH000", "GF36LH001", "GF36LH002", "GF36LH003", "GF36LH004", "GF36LP000", "GF36LP001", "GF36LS000", "GF36LS001", "GF36LS002", "GF36LS003", "GF36LS004", "GF36LS005", "GF36LS006", "GF36LS007", "GF36LS008", "GF36LS009", "GF36LS010", "GF36LS011", "GF36TC000", "GF36TC001", "GF36TF000", "GF37CA000", "GF37CA001", "GF37CD000", "GF37CE000", "GF37CF000", "GF37IG000", "GF37LB000", "GF37LB001", "GF37LB002", "GF37LB003", "GF37LB004", "GF37LB005", "GF37LB006", "GF37LB007", "GF37LB008", "GF37LB009", "GF37LB010", "GF37LB011", "GF37LB012", "GF37LB013", "GF37LE000", "GF37LE001", "GF37LE002", "GF37LE003", "GF37LE004", "GF37LE005", "GF37LE006", "GF37LE007", "GF37LE008", "GF37LE009", "GF37LE010", "GF37LE011", "GF37LH000", "GF37LH001", "GF37LH002", "GF37LH003", "GF37LH004", "GF37LH005", "GF37LH006", "GF37LH007", "GF37LH008", "GF37LH009", "GF37LH010", "GF37LH011", "GF37LP000", "GF37LP001", "GF37LP002", "GF37LP003", "GF37LP004", "GF37LP005", "GF37LP006", "GF37LP007", "GF37LP008", "GF37LP009", "GF37LP010", "GF37LP011", "GF37LP012", "GF37LP013", "GF37LR000", "GF37LR001", "GF37LR002", "GF37LR003", "GF37LR004", "GF37LR005", "GF37LS000", "GF37LS001", "GF37LS002", "GF37LS003", "GF37LS004", "GF37LS005", "GF37LS006", "GF37LS007", "GF37LS008", "GF37LS009", "GF37LS010", "GF37LS011", "GF37LS012", "GF37LS013", "GF37LS014", "GF37LS015", "GF37LS016", "GF37LS024", "GF37LS025", "GF37LS026", "GF37LS027", "GF37LS028", "GF37LS034", "GF37LS035", "GF37PL000", "GF37PL001", "GF37TC000", "GF37TF000", "GF39CB000", "GF39CC000", "GF39CF000", "GF39IG000", "GF39IG001", "GF39LB000", "GF39LB001", "GF39LB002", "GF39LB003", "GF39LB004", "GF39LB005", "GF39LB006", "GF39LB007", "GF39LB008", "GF39LB009", "GF39LB010", "GF39LB011", "GF39LB012", "GF39LB013", "GF39LE000", "GF39LP000", "GF39LP001", "GF39TF000", "GS00CA500", "GS00CB500", "GS00CD500", "GS00CE500", "GS00CG500", "GS00IG500", "GS00IG501", "GS00LB001", "GS00LB500", "GS00LS500", "GS00TF000", "GS01CA000", "GS01CB000", "GS01CF000", "GS01IG000", "GS01LB000", "GS01PS000", "GS01TC000", "GS01TF000", "GS02CA000", "GS02CD000", "GS02CF000", "GS02IG000", "GS02LB000", "GS02LB001", "GS02LP000", "GS02TC000", "GS02TF000", "GS03CA000", "GS03CB000", "GS03CD000", "GS03CE000", "GS03CG000", "GS03LB000", "GS03LB001", "GS03TF000", "GS04LB000", "GS04TF000", "GS05CA000", "GS05CB000", "GS05CD000", "GS05CE000", "GS05CG000", "GS05LB000", "GS05LP000", "GS05TF000", "GS06LB000", "GS06LB001", "GS06LE000", "GS06LE001", "GS06LP000", "GS06LP001", "GS06TF000", "HC00CA500", "HC00CB500", "HC00CD500", "HC00CE500", "HC00CG500", "HC00IG500", "HC00IG501", "HC00LB500", "HJ00CA500", "HJ00CA501", "HJ00CB500", "HJ00IG500", "HJ00LB500", "HJ01CA500", "HJ01CA501", "HJ01CB000", "HJ01IG500", "HJ01LB500", "HJ03LB000", "HJ03TF000", "HS00LB000", "HS00LB500", "HS00PS000", "HS01LB000", "HS01LB001", "HS01LP000", "HS01LP001", "HS01PS000", "HS01TF000", "HS02CA000", "HS02CA001", "HS02CB000", "HS02CD000", "HS02CE000", "HS02CF000", "HS02IG000", "HS02LB000", "HS02LB001", "HS02LB002", "HS02LB003", "HS02LB004", "HS02LB005", "HS02LE000", "HS02LP000", "HS02LP001", "HS02LS000", "HS02LS001", "HS02LS002", "HS02LS003", "HS02LS004", "HS02LS005", "HS02PL000", "HS02TC000", "HS02TC001", "HS02TF000", "HS04CA000", "HS04CA001", "HS04CD000", "HS04LB000", "HS04LB001", "HS04LB002", "HS04LE000", "HS04LP000", "HS04TC000", "HS04TF000", "IB00CA000", "IB00CA500", "IB00CA501", "IB00CB500", "IB00CB501", "IB00CD500", "IB00CD501", "IB00CE500", "IB00CF500", "IB00CF501", "IB00IG500", "IB00LB500", "IB00LB501", "IB01CA500", "IB01CB500", "IB01CD500", "IB01CE500", "IB01CF500", "IB01IG500", "IB01IG501", "IB01IG502", "IB01IG503", "IB01IG504", "IB01IG505", "IB01LB500", "IB02LB500", "IB03CA501", "IB03CA502", "IB03CB500", "IB03CB501", "IB03CD500", "IB03CD501", "IB03CE500", "IB03CE501", "IB03CF500", "IB03CF501", "IB03IG500", "IB03IG501", "IB03IG502", "IB03LB500", "IB03LB501", "IB07CA500", "IB07CB500", "IB07CD500", "IB07CE500", "IB07CF500", "IB07IG500", "IB07IG501", "IB07LB500", "IB07LB501", "IB09CA500", "IB09CA501", "IB09CA502", "IB09CB500", "IB09CB501", "IB09CD500", "IB09CE500", "IB09CF500", "IB09IG500", "IB09IG501", "IB09IG502", "IB09IG503", "IB09IG504", "IB09IG505", "IB09IG506", "IB09IG507", "IB09IG508", "IB09IG509", "IB09IG510", "IB09IG511", "IB09LB500", "IB09LB501", "IB09LB502", "IB09LB503", "IB09LP500", "IB09LP501", "IB09LP502", "IB09LP503", "IB09TC000", "IB09TC001", "IB09TC002", "IB09TC003", "IB09TF500", "IB10CA500", "IB10CA501", "IB10CA502", "IB10CA503", "IB10CA504", "IB10CA505", "IB10CA506", "IB10CB500", "IB10CB501", "IB10CB502", "IB10CD500", "IB10CE500", "IB10CF500", "IB10IG500", "IB10IG501", "IB10IG502", "IB10IG503", "IB10IG504", "IB10IG505", "IB10LB500", "IB10LB501", "IB10LB502", "IB10LB503", "IB10LB504", "IB10LB505", "IB10LE501", "IB10LE505", "IB10LP500", "IB10LP501", "IB10LP502", "IB10LP503", "IB10LP504", "IB11CA500", "IB11CA501", "IB11CA502", "IB11CA503", "IB11CA504", "IB11CA505", "IB11CA506", "IB11CB500", "IB11CB501", "IB11CD500", "IB11CE500", "IB11CF500", "IB11IG500", "IB11IG501", "IB11IG502", "IB11IG503", "IB11IG504", "IB11LB500", "IB11LB501", "IB11LB502", "IB11LB503", "IB11LB504", "IB11LB505", "IB11LE500", "IB11LE501", "IB11LP500", "IB11LP501", "IB11LP502", "IB11LP503", "IB11LP504", "IB11LP505", "IB12CA500", "IB12CA501", "IB12CA502", "IB12CB500", "IB12CD500", "IB12CE500", "IB12CF500", "IB12ID500", "IB12ID501", "IB12ID502", "IB12ID503", "IB12IG500", "IB12IG501", "IB12IG502", "IB12IG503", "IB12IG504", "IB12IG505", "IB12IS500", "IB12IS501", "IB12IS502", "IB12IS503", "IB12IS504", "IB12IS505", "IB12IS506", "IB12IS507", "IB12LB500", "IB12LB501", "IB12LB502", "IB12LB503", "IB12LB504", "IB12LB505", "IB12LB506", "IB12LB508", "IB12LB509", "IB12LB510", "IB12LP500", "IB12LP502", "IB12LP503", "IB12LP504", "IB12LP505", "IB12LP506", "IB12TF500", "IB14CA500", "IB14CB500", "IB14CC500", "IB14CE500", "IB14CF500", "IB14ID500", "IB14ID501", "IB14IG000", "IB14IG500", "IB14IS500", "IB14IS501", "IB14LB500", "IB14LB501", "IB14LB502", "IB14LB503", "IB14LB504", "IB14LB505", "IB14LB506", "IB14LB507", "IB14LB508", "IB14LB509", "IB14LB510", "IB14LB511", "IB14LB512", "IB14LB513", "IB14LB514", "IB14LB515", "IB14LB516", "IB14LE500", "IB14LP500", "IB14LP503", "IB14TC000", "IB14TC001", "IB14TF500", "IB15CA500", "IB15CA501", "IB15CB500", "IB15CB501", "IB15CD500", "IB15CD501", "IB15CE500", "IB15CE501", "IB15CF500", "IB15CF501", "IB15LB500", "IB15LB501", "IB16CA500", "IB16LB500", "IB16LB501", "IB16LB502", "IB16LP500", "IB16LP501", "IB16LP502", "IB16TC000", "IB16TF500", "IB17CF000", "IB17LB000", "IB17LB001", "IB17LB002", "IB17LB003", "IB17LB004", "IB17LB005", "IB17LB006", "IB17LB007", "IB17LB008", "IB17LB009", "IB17LB010", "IB17LB011", "IB17LE000", "IB17LP000", "IB17MF000", "IB17TC000", "IB17TF000", "IB18CA500", "IB18CA501", "IB18CB500", "IB18CD500", "IB18CE500", "IB18CF500", "IB18IG500", "IB18LB500", "IB18LB501", "IB18LB502", "IB18LB503", "IB18LB504", "IB18LB505", "IB18LE000", "IB18LE501", "IB18LH500", "IB18LP500", "IB18LP501", "IB18LP502", "IB18LP503", "IB18LP504", "IB18LP505", "IB18TF500", "IB21CA000", "IB21CA001", "IB21CB000", "IB21CD000", "IB21CD001", "IB21CE000", "IB21CF000", "IB21IG000", "IB21LB000", "IB21LB001", "IB21LB002", "IB21LB003", "IB21LB004", "IB21LB005", "IB21LE000", "IB21LE001", "IB21LH000", "IB21LP000", "IB21LP001", "IB21LP002", "IB21LP003", "IB21LP004", "IB21LP005", "IB21LR000", "IB21LR001", "IB21LR002", "IB21LR003", "IB21LR004", "IB21LR005", "IB21LR006", "IB21LR007", "IB21LR008", "IB21LR009", "IB21LR010", "IB21LR011", "IB21TC000", "IB21TC003", "IB21TF000", "IB22LB000", "IB22LB001", "IB22LB002", "IB22LB003", "IB22LB004", "IB22LB005", "IB22LB006", "IB22LB007", "IB22LB008", "IB22LB009", "IB22LE000", "IB22LH000", "IB22LH001", "IB22LH002", "IB22LP000", "IB22LP001", "IB22LP002", "IB22LP003", "IB22LP004", "IB22LR000", "IB22LR001", "IB22PL000", "IB22TF000", "IB25CB000", "IB25CE000", "IB25CF000", "IB25LB000", "IB25TF000", "IB28CF000", "IB28LB000", "IB28LB001", "IB28LB002", "IB28LB003", "IB28LB004", "IB28LB005", "IB28LB006", "IB28LB007", "IB28LB008", "IB28LB009", "IB28LE000", "IB28LE001", "IB28LH000", "IB28LP000", "IB28LP001", "IB28LR000", "IB28PL000", "IB28TF000", "IG14IS500", "IG14IS501", "IN01CA000", "IN01CA001", "IN01CD000", "IN01CE000", "IN01LB000", "IN01LB001", "IN01LB002", "IN01LB003", "IN01LB004", "IN01LB005", "IN01LB006", "IN01LB007", "IN01LE000", "IN01LE001", "IN01LP000", "IN01LP001", "IN01LP002", "IN01LP003", "IN01LP004", "IN01LP005", "IN01LP006", "IN01LP007", "IN01LR000", "IN01LR001", "IN01LR002", "IN01LR003", "IN01LS000", "IN01LS001", "IN01LS002", "IN01LS003", "IN01LS004", "IN01LS005", "IN01LS006", "IN01LS007", "IN01MH000", "IN01MH001", "IN01MH002", "IN01MH003", "IN01MH004", "IN01MH005", "IN01MH006", "IN01MH007", "IN01MH008", "IN01MH009", "IN01MH010", "IN01MH011", "IN01PA000", "IN01PA001", "IN01PA002", "IN01TC000", "IN01TC001", "IN01TF000", "IN02CD000", "IN02TC000", "IN02TC001", "MC00LB000", "MC00TF000", "MF00TC000", "MF00TC001", "MP00CA000", "MP00CA001", "MP00CA002", "MP00CA500", "MP00CA501", "MP00CB000", "MP00CB001", "MP00CD000", "MP00CD001", "MP00CD500", "MP00CD501", "MP00CE000", "MP00LB000", "MP00LB001", "MP00LB500", "MP00LB501", "MP00TC000", "MP01CE000", "MP01LB000", "MP01LE000", "MP01LP000", "MP01TF000", "MS00CA500", "MS00CB500", "MS00CE500", "MS00CG500", "MS00LB500", "MS00LB501", "MS02CA000", "MS02CF000", "MS03LB000", "MS03LP000", "MS03TF000", "MS04CA000", "MS04CF000", "NC00CD500", "NC00CE500", "NC00LB500", "NC00LB501", "NC02CA500", "NC02CB500", "NC02CD500", "NC02CE500", "NC02LB500", "NC02LB502", "NC04CA000", "NC04CA001", "NC04CB000", "NC04CD000", "NC04CE000", "NC04CF000", "NC04LB000", "NC04LB001", "NC04LB002", "NC04LE000", "NC04LP000", "NC04TF000", "NS00PL000", "NS00PL001", "NS00PL002", "NS00PL010", "NS00PL011", "NS00PL012", "NS00PL013", "NS00PL014", "NS00PL015", "NS00PL016", "NS00PL017", "NS99ML000", "NS99PR000", "NS99PT000", "NS99TE000", "NS99TM000", "OK00CA001", "OK00CA500", "OK00IG500", "OK00LB000", "OK00LB001", "OK00LB500", "OK00LB501", "OS00CA500", "OS00CB500", "OS00CD500", "OS00CE500", "OS00CG500", "OS00IG500", "OS00IG501", "OS00LB500", "OS01CA500", "OS01CB500", "OS01CE500", "OS01CE501", "OS01CG500", "OS01IG500", "OS01IG501", "OS01LB500", "SE01CA500", "SE01CA501", "SE01CA502", "SE01CA503", "SE01CA504", "SE01CB500", "SE01CB501", "SE01CD500", "SE01CE500", "SE01CF500", "SE01IG500", "SE01IG501", "SE01IG502", "SE01IG503", "SE01IG504", "SE01IG505", "SE01IG506", "SE01IG507", "SE01IS500", "SE01IS501", "SE01IS502", "SE01IS503", "SE01IS504", "SE01IS505", "SE01LB000", "SE01LB001", "SE01LB002", "SE01LB003", "SE01LB004", "SE01LB005", "SE01LB500", "SE01LB501", "SE01LB502", "SE01LB503", "SE01LB504", "SE01LB505", "SE01LP500", "SE01LP501", "SE01LP502", "SE01LP503", "SE01LP504", "SE01LP505", "SE04TC000", "SE04TC001", "SE04TC002", "SE05CA001", "SE05CD001", "SE05LB005", "SE05LB006", "SE05LB007", "SE05LB008", "SE05LB009", "SE05LE001", "SE05LP002", "SE05LP003", "SE05TC000", "SE05TC001", "SE06CA500", "SE06CE500", "SE06CF500", "SE06LB500", "SE06LB501", "SE06TF500", "SE10CA500", "SE10CA501", "SE10CA502", "SE10CA503", "SE10CA504", "SE10CA505", "SE10CA506", "SE10CB501", "SE10CB502", "SE10CB503", "SE10CD500", "SE10CE500", "SE10CF000", "SE10CF500", "SE10IG500", "SE10IG501", "SE10IG502", "SE10IG503", "SE10IG504", "SE10IG505", "SE10IS500", "SE10IS501", "SE10IS502", "SE10IS503", "SE10IS504", "SE10IS505", "SE10LB500", "SE10LB501", "SE10LB502", "SE10LB503", "SE10LB504", "SE10LB505", "SE10LE501", "SE10LE504", "SE10LP500", "SE10LP501", "SE10LP502", "SE10LP503", "SE10LP505", "SE12CA000", "SE12CA001", "SE12CA500", "SE12CA501", "SE12CA502", "SE12CA503", "SE12CB000", "SE12CB001", "SE12CB500", "SE12CB501", "SE12CB502", "SE12CD000", "SE12CD001", "SE12CD500", "SE12CE000", "SE12CE500", "SE12CF000", "SE12CF500", "SE12ID500", "SE12ID501", "SE12ID502", "SE12ID503", "SE12IG000", "SE12IG001", "SE12IG002", "SE12IG003", "SE12IG004", "SE12IG005", "SE12IG500", "SE12IG501", "SE12IG502", "SE12IG503", "SE12IG504", "SE12IG505", "SE12IS500", "SE12IS501", "SE12IS502", "SE12IS503", "SE12IS504", "SE12IS505", "SE12IS506", "SE12IS507", "SE12LB000", "SE12LB001", "SE12LB002", "SE12LB003", "SE12LB004", "SE12LB005", "SE12LB500", "SE12LB501", "SE12LB502", "SE12LB503", "SE12LB504", "SE12LB505", "SE12LP000", "SE12LP001", "SE12LP002", "SE12LP003", "SE12LP004", "SE12LP005", "SE12LP500", "SE12LP501", "SE12LP502", "SE12LP503", "SE12LP504", "SE12LP505", "SE12LS000", "SE12LS001", "SE12LS002", "SE12LS003", "SE12LS004", "SE12LS005", "SE12TC000", "SE12TF000", "SE12TF500", "SE18CA000", "SE18CA001", "SE18CA500", "SE18CA501", "SE18CB000", "SE18CB500", "SE18CD000", "SE18CD001", "SE18CD500", "SE18CD501", "SE18CE000", "SE18CE500", "SE18CF000", "SE18CF500", "SE18IG500", "SE18LB500", "SE18LB501", "SE18LB502", "SE18LB503", "SE18LB504", "SE18LB505", "SE18LE500", "SE18LE501", "SE18LH500", "SE18LP500", "SE18LP501", "SE18LP502", "SE18LP503", "SE18LP504", "SE18LP505", "SE18MX000", "SE18TF500", "SE21CA000", "SE21CA001", "SE21CA002", "SE21CB000", "SE21CB001", "SE21CD000", "SE21CD001", "SE21CD002", "SE21CE000", "SE21CE001", "SE21CF000", "SE21IG000", "SE21LB000", "SE21LB001", "SE21LB002", "SE21LB003", "SE21LB004", "SE21LB005", "SE21LB007", "SE21LB009", "SE21LE000", "SE21LE001", "SE21LH000", "SE21LP000", "SE21LP001", "SE21LP002", "SE21LP003", "SE21LP004", "SE21LP005", "SE21LP007", "SE21LP009", "SE21LR000", "SE21LR001", "SE21LR002", "SE21LR003", "SE21LR004", "SE21LR005", "SE21LR006", "SE21LR007", "SE21LR008", "SE21LR009", "SE21LR010", "SE21LR011", "SE21MX000", "SE21TC000", "SE21TC001", "SE21TC003", "SE21TC004", "SE21TC005", "SE21TF000", "SE23CA000", "SE23CA001", "SE23CA002", "SE23CB000", "SE23CD000", "SE23CD001", "SE23CE000", "SE23CE001", "SE23CF000", "SE23IG000", "SE23IG001", "SE23LB000", "SE23LB001", "SE23LB002", "SE23LB003", "SE23LB004", "SE23LB005", "SE23LB006", "SE23LB007", "SE23LB008", "SE23LB009", "SE23LB010", "SE23LB011", "SE23LB012", "SE23LB013", "SE23LE000", "SE23LE001", "SE23LP000", "SE23LP001", "SE23LP002", "SE23LP003", "SE23LP004", "SE23LP005", "SE23LP006", "SE23LP007", "SE23LP008", "SE23LP009", "SE23LP010", "SE23LP011", "SE23LR000", "SE23LR001", "SE23LR002", "SE23LR003", "SE23LR004", "SE23LR005", "SE23LR006", "SE23LR007", "SE23LR008", "SE23LR009", "SE23LR010", "SE23LR011", "SE23LS000", "SE23MX000", "SE23PL000", "SE23TC000", "SE23TC001", "SE23TC002", "SE23TC003", "SE23TF000", "SE25LH000", "SE25LH001", "SE25LH002", "SE25LH003", "SE25LH004", "SE25LS000", "SE25LS001", "SE25LS002", "SE25LS003", "SE25LS004", "SE25LS005", "SE25LS006", "SE25LS007", "SE25LS008", "SE25LS009", "SE25TC000", "SE25TC001", "SE25TC002", "SE25TF000", "SE26CA000", "SE26CA001", "SE26CB000", "SE26CD000", "SE26CE000", "SE26CF000", "SE26IG000", "SE26LB000", "SE26LB001", "SE26LB002", "SE26LB003", "SE26LB004", "SE26LB005", "SE26LB006", "SE26LB007", "SE26LB008", "SE26LB009", "SE26LB010", "SE26LB011", "SE26LB012", "SE26LB013", "SE26LB014", "SE26LE000", "SE26LE001", "SE26LE002", "SE26LP000", "SE26LP001", "SE26LP002", "SE26LP003", "SE26LP004", "SE26LP005", "SE26LP006", "SE26LP007", "SE26LP008", "SE26LP009", "SE26LP010", "SE26LP011", "SE26LP012", "SE26LR000", "SE26LR001", "SE26LR002", "SE26LR003", "SE26LR004", "SE26LS000", "SE26PL000", "SE26TC000", "SE26TF000", "SE28CA000", "SE28CA001", "SE28CB000", "SE28CD000", "SE28CD001", "SE28CE000", "SE28CF000", "SE28IG000", "SE28LB000", "SE28LB001", "SE28LB002", "SE28LB003", "SE28LB004", "SE28LB005", "SE28LB006", "SE28LB007", "SE28LB008", "SE28LB009", "SE28LB010", "SE28LB011", "SE28LB012", "SE28LB013", "SE28LB014", "SE28LE000", "SE28LE001", "SE28LE002", "SE28LE003", "SE28LE004", "SE28LE005", "SE28LH000", "SE28LH001", "SE28LH002", "SE28LH003", "SE28LH004", "SE28LP000", "SE28LP001", "SE28LP002", "SE28LP003", "SE28LP004", "SE28LP005", "SE28LP006", "SE28LP007", "SE28LP008", "SE28LP009", "SE28LP010", "SE28LP011", "SE28LP012", "SE28LR000", "SE28LR001", "SE28LR002", "SE28LR003", "SE28LR004", "SE28LR005", "SE28LS000", "SE28LS001", "SE28LS002", "SE28LS003", "SE28LS004", "SE28LS005", "SE28LS006", "SE28LS007", "SE28LS008", "SE28LS009", "SE28LS010", "SE28LS011", "SE28MA000", "SE28MX000", "SE28PL000", "SE28TC000", "SE28TC001", "SE28TC002", "SE28TC003", "SE28TC004", "SE28TF000", "SE29CA000", "SE29CA001", "SE29CB000", "SE29CD000", "SE29CE000", "SE29CF000", "SE29IG000", "SE29LB000", "SE29LB001", "SE29LB002", "SE29LB003", "SE29LB004", "SE29LB005", "SE29LB006", "SE29LB007", "SE29LB008", "SE29LB009", "SE29LB010", "SE29LB011", "SE29LB012", "SE29LB013", "SE29LB014", "SE29LB015", "SE29LB016", "SE29LB017", "SE29LB018", "SE29LB019", "SE29LE000", "SE29LE001", "SE29LE002", "SE29LE003", "SE29LE004", "SE29LE005", "SE29LE006", "SE29LE007", "SE29LE008", "SE29LE009", "SE29LE010", "SE29LE011", "SE29LE012", "SE29LE013", "SE29LE014", "SE29LE015", "SE29LE016", "SE29LH000", "SE29LH001", "SE29LH002", "SE29LH003", "SE29LH004", "SE29LH006", "SE29LH007", "SE29LH008", "SE29LH009", "SE29LH010", "SE29LH011", "SE29LH012", "SE29LH013", "SE29LH014", "SE29LH015", "SE29LH016", "SE29LH017", "SE29LP000", "SE29LP001", "SE29LP002", "SE29LP003", "SE29LP004", "SE29LP005", "SE29LP006", "SE29LP007", "SE29LP008", "SE29LP009", "SE29LP010", "SE29LP011", "SE29LP012", "SE29LP013", "SE29LP014", "SE29LP015", "SE29LP016", "SE29LP017", "SE29LP018", "SE29LP019", "SE29LR000", "SE29LR001", "SE29LR002", "SE29LR003", "SE29LR004", "SE29LR005", "SE29LR006", "SE29LR007", "SE29LR008", "SE29LS000", "SE29LS001", "SE29LS002", "SE29LS003", "SE29LS004", "SE29LS005", "SE29LS006", "SE29LS007", "SE29LS008", "SE29LS009", "SE29LS010", "SE29LS011", "SE29LS012", "SE29LS013", "SE29LS014", "SE29LS015", "SE29LS016", "SE29LS017", "SE29LS018", "SE29LS019", "SE29LS020", "SE29LS021", "SE29LS022", "SE29LS023", "SE29LS024", "SE29LS025", "SE29LS026", "SE29LS027", "SE29LS028", "SE29LS029", "SE29LS030", "SE29LS031", "SE29LS032", "SE29LS033", "SE29LS034", "SE29LS035", "SE29LS036", "SE29LS037", "SE29LS038", "SE29LS039", "SE29LS040", "SE29LS041", "SE29LS042", "SE29LS043", "SE29LS044", "SE29LS045", "SE29LS046", "SE29LS047", "SE29LS048", "SE29LS049", "SE29LS050", "SE29LS051", "SE29LS052", "SE29LS053", "SE29LS054", "SE29LS055", "SE29LS056", "SE29LS057", "SE29LS058", "SE29LS059", "SE29LS060", "SE29LS061", "SE29LS062", "SE29LS063", "SE29LS064", "SE29LS065", "SE29LS066", "SE29LS067", "SE29LS068", "SE29LS069", "SE29LS070", "SE29LS071", "SE29LS072", "SE29LS073", "SE29LS074", "SE29LS075", "SE29LS076", "SE29MA000", "SE29ME000", "SE29MX000", "SE29PL000", "SE29TC000", "SE29TF000", "SE30CA000", "SE30IC000", "SE30LB000", "SE30LB001", "SE30LB002", "SE30LB003", "SE30LB004", "SE30LB005", "SE30LB006", "SE30LB007", "SE30LB008", "SE30LE000", "SE30LP000", "SE30LP001", "SE30LP002", "SE30LP003", "SE30LP004", "SE30LP005", "SE30LP006", "SE30LP007", "SE30MH000", "SE30MK000", "SE30PA000", "SE30PA001", "SE30PL000", "SE30TC000", "SE30TC001", "SE30TF000", "SE35CA000", "SE35CA001", "SE35CD000", "SE35CE000", "SE35CF000", "SE35IG000", "SE35LB000", "SE35LB001", "SE35LB002", "SE35LB003", "SE35LB004", "SE35LB005", "SE35LB006", "SE35LB007", "SE35LB008", "SE35LB009", "SE35LB010", "SE35LB011", "SE35LB012", "SE35LB013", "SE35LE000", "SE35LE001", "SE35LE002", "SE35LE003", "SE35LE004", "SE35LE005", "SE35LE006", "SE35LE007", "SE35LE008", "SE35LE009", "SE35LE010", "SE35LE011", "SE35LH000", "SE35LH001", "SE35LH002", "SE35LH003", "SE35LH004", "SE35LH005", "SE35LH006", "SE35LH007", "SE35LH008", "SE35LH009", "SE35LH010", "SE35LH011", "SE35LP000", "SE35LP001", "SE35LP002", "SE35LP003", "SE35LP004", "SE35LP005", "SE35LP006", "SE35LP007", "SE35LP008", "SE35LP009", "SE35LP010", "SE35LP011", "SE35LP012", "SE35LP013", "SE35LR000", "SE35LR001", "SE35LR002", "SE35LR003", "SE35LR004", "SE35LR005", "SE35LS000", "SE35LS001", "SE35LS002", "SE35LS003", "SE35LS004", "SE35LS005", "SE35LS006", "SE35LS007", "SE35LS008", "SE35LS009", "SE35LS010", "SE35LS011", "SE35LS012", "SE35LS013", "SE35LS014", "SE35LS015", "SE35LS016", "SE35LS017", "SE35LS018", "SE35LS019", "SE35LS020", "SE35LS021", "SE35LS022", "SE35LS023", "SE35LS024", "SE35LS025", "SE35LS026", "SE35LS027", "SE35LS028", "SE35LS029", "SE35LS030", "SE35LS031", "SE35LS032", "SE35LS033", "SE35LS034", "SE35LS035", "SE35LS036", "SE35LS037", "SE35MH000", "SE35MH001", "SE35MX000", "SE35PA000", "SE35PA001", "SE35TC000", "SE35TF000", "SE38CA000", "SE38CA001", "SE38CD000", "SE38CE000", "SE38CF000", "SE38IG000", "SE38LB000", "SE38LB001", "SE38LB002", "SE38LB003", "SE38LB004", "SE38LB005", "SE38LE000", "SE38LE001", "SE38LE002", "SE38LE003", "SE38LE004", "SE38LE005", "SE38LH000", "SE38LH001", "SE38LH002", "SE38LH003", "SE38LH004", "SE38LH005", "SE38LP000", "SE38LP001", "SE38LP002", "SE38LP003", "SE38LP004", "SE38LP005", "SE38LR000", "SE38LR001", "SE38LR002", "SE38MH000", "SE38MH001", "SE38MH002", "SE38MH003", "SE38MH004", "SE38MH005", "SE38TC000", "SE38TF000", "SE40CA000", "SE40CA001", "SE40CA002", "SE40CB000", "SE40CC000", "SE40CD000", "SE40CD001", "SE40CD002", "SE40CE000", "SE40CF000", "SE40IG000", "SE40IG001", "SE40LB000", "SE40LB001", "SE40LB002", "SE40LB003", "SE40LB004", "SE40LB005", "SE40LB006", "SE40LB007", "SE40LB008", "SE40LB009", "SE40LB010", "SE40LB011", "SE40LE000", "SE40LE001", "SE40LE002", "SE40LE003", "SE40LE004", "SE40LE005", "SE40LE006", "SE40LE007", "SE40LE008", "SE40LE009", "SE40LE010", "SE40LE011", "SE40LP000", "SE40LP001", "SE40LP002", "SE40LP003", "SE40LP004", "SE40LP005", "SE40LP006", "SE40LP007", "SE40LP008", "SE40LP009", "SE40LP010", "SE40LP011", "SE40LR000", "SE40LR001", "SE40LR002", "SE40LR003", "SE40LR004", "SE40LR005", "SE40MX000", "SE40TF000", "SI00CA500", "SI00CB500", "SI00CD500", "SI00CE500", "SI00CG500", "SI00IG500", "SI00IG501", "SI00LB500", "SI00LB501", "SI00LB502", "SI01CA500", "SI01CA501", "SI01CB500", "SI01CD500", "SI01CE500", "SI01CG500", "SI01IG500", "SI01LB500", "SI02CA500", "SI02CB500", "SI02CD500", "SI02CE500", "SI02LB500", "SI02LB501", "SI02LB502", "SI02LB503", "SI02LP502", "SI02TF500", "SI03LB000", "SI03TF000", "SI04LB000", "SI04TF000", "SI05CA000", "SI05CD000", "SI05CF000", "SI05IG000", "SI05LB000", "SI05LB001", "SI05TC000", "SI05TF000", "SI06CA000", "SI06CA002", "SI06CB000", "SI06CD000", "SI06CF000", "SI06IG000", "SI06LB000", "SI06LB001", "SI06LB002", "SI06TC000", "SI06TF000", "SM00CA500", "SM00CB500", "SM00CD500", "SM00CE500", "SM00CG500", "SM00LB500", "SM00LB501", "SM00LS000", "SM00TF000", "SM00TF001", "SM01CA500", "SM01CB500", "SM01CD500", "SM01CE500", "SM01CG500", "SM01LB500", "SM02CA500", "SM02CB500", "SM02CD500", "SM02CE500", "SM02CG500", "SM02LB000", "SM02LB001", "SM02LB500", "SM02LB501", "SM02LB502", "SM02LB503", "SM02LB504", "SM02LP504", "SM02LP505", "SM02TF000", "SM02TF001", "SM02TF500", "SM02TF501", "SM03LB500", "SM04CA500", "SM04CB500", "SM04CD500", "SM04CE500", "SM04CF500", "SM04CG500", "SM04LB500", "SM04LB501", "SM04LB502", "SM04LB503", "SM04TF000", "SM05CA500", "SM05CB500", "SM05CD000", "SM05CD500", "SM05CE500", "SM05CF500", "SM05LB000", "SM05LB500", "SM05LB501", "SM05LB502", "SM05LP500", "SM05LP501", "SM05LP502", "SM05MA000", "SM05MA001", "SM05MA002", "SM05ME000", "SM05TC000", "SM05TF000", "SM06CA501", "SM06CB501", "SM06CD501", "SM06CE501", "SM06CG501", "SM06LB500", "SM06LB501", "SM06LB502", "SM06LB503", "SM06TF500", "SM07LB000", "SM07TF000", "SM08CA000", "SM08CB000", "SM08CD000", "SM08CE000", "SM08CF000", "SM08LB000", "SM08LB001", "SM08LB002", "SM08LB003", "SM08LB004", "SM08LB005", "SM08LE000", "SM08LE001", "SM08LP000", "SM08LP001", "SM08LP002", "SM08LP003", "SM08MX000", "SM08PS000", "SM08TC000", "SM08TF000", "SM09CA000", "SM09CB000", "SM09CD000", "SM09CE000", "SM09CF000", "SM09LB000", "SM09LB001", "SM09LB002", "SM09LB003", "SM09LB004", "SM09LB005", "SM09LB006", "SM09LB007", "SM09LB008", "SM09LB009", "SM09LB010", "SM09LB011", "SM09LB012", "SM09LE000", "SM09LE001", "SM09LH000", "SM09LH001", "SM09LH002", "SM09LH003", "SM09LH004", "SM09LH005", "SM09LH006", "SM09LP000", "SM09LP001", "SM09LP002", "SM09LP003", "SM09LS000", "SM09LS001", "SM09LS002", "SM09LS003", "SM09LS004", "SM09LS005", "SM09LS006", "SM09MA000", "SM09MH000", "SM09MH001", "SM09MX000", "SM09PA000", "SM09PL000", "SM09PS000", "SM09TC000", "SM09TC001", "SM09TC002", "SM09TC003", "SM09TF000", "SM09TF001", "SM10LB000", "SM10LB001", "SM10TF000", "SM11CA000", "SM11CB000", "SM11CD000", "SM11CE000", "SM11CG000", "SM11LB000", "SM11LB001", "SM11TF000", "SM12CA000", "SM12CB000", "SM12CD000", "SM12CE000", "SM12CF000", "SM12LB000", "SM12LB001", "SM12LB002", "SM12LB003", "SM12LB004", "SM12LB005", "SM12LE000", "SM12LE001", "SM12LP000", "SM12LP001", "SM12LP002", "SM12LP003", "SM12PS000", "SM12TF000", "SM13CA000", "SM13CB000", "SM13CD000", "SM13CE000", "SM13CF000", "SM13IG000", "SM13LB000", "SM13LB001", "SM13LB002", "SM13LB003", "SM13LB004", "SM13LB005", "SM13LB006", "SM13LB007", "SM13LB008", "SM13LB009", "SM13LB010", "SM13LB011", "SM13LB012", "SM13LB013", "SM13LB014", "SM13LE000", "SM13LE001", "SM13LE011", "SM13LH000", "SM13LH001", "SM13LH002", "SM13LH003", "SM13LH004", "SM13LH005", "SM13LH006", "SM13LH007", "SM13LH008", "SM13LH009", "SM13LP000", "SM13LP001", "SM13LP002", "SM13LP003", "SM13LP004", "SM13LP005", "SM13LP006", "SM13LP007", "SM13LP008", "SM13MH000", "SM13MH001", "SM13MH002", "SM13MH003", "SM13MH004", "SM13MH005", "SM13PA000", "SM13PA001", "SM13PL000", "SM13TC000", "SM13TC001", "SM13TC002", "SM13TC003", "SM13TC004", "SM13TC005", "SM13TC006", "SM13TF000", "SM14CA000", "SM14CA001", "SM14CB000", "SM14CD000", "SM14CD001", "SM14CD002", "SM14CE000", "SM14CE001", "SM14CF000", "SM14IG000", "SM14LB000", "SM14LB001", "SM14LB002", "SM14LB003", "SM14LB004", "SM14LB005", "SM14LB006", "SM14LB007", "SM14LB008", "SM14LB009", "SM14LB010", "SM14LB011", "SM14LB012", "SM14LB013", "SM14LB014", "SM14LB015", "SM14LB016", "SM14LB017", "SM14LB018", "SM14LB019", "SM14LB020", "SM14LB021", "SM14LB022", "SM14LB023", "SM14LB024", "SM14LB025", "SM14LB026", "SM14LB027", "SM14LB028", "SM14LB029", "SM14LB030", "SM14LB031", "SM14LB032", "SM14LB033", "SM14LB034", "SM14LB035", "SM14LB036", "SM14LB037", "SM14LB038", "SM14LB039", "SM14LB040", "SM14LE000", "SM14LE001", "SM14LE002", "SM14LE003", "SM14LE004", "SM14LE005", "SM14LE006", "SM14LH000", "SM14LH001", "SM14LH002", "SM14LH003", "SM14LH004", "SM14LH005", "SM14LH006", "SM14LH007", "SM14LH008", "SM14LH009", "SM14LH010", "SM14LH011", "SM14LH012", "SM14LH013", "SM14LH014", "SM14LH015", "SM14LH016", "SM14LH017", "SM14LH018", "SM14LP000", "SM14LP001", "SM14LP002", "SM14LP003", "SM14LP004", "SM14LP005", "SM14LP006", "SM14LP007", "SM14LP008", "SM14LP009", "SM14LP010", "SM14LP011", "SM14LP012", "SM14LP013", "SM14LP014", "SM14LP015", "SM14LP016", "SM14LP017", "SM14LP018", "SM14LP019", "SM14LP020", "SM14LP021", "SM14LP022", "SM14LP023", "SM14LP024", "SM14LP025", "SM14LP026", "SM14LP027", "SM14LP028", "SM14LP029", "SM14LP030", "SM14LR000", "SM14LR001", "SM14LR002", "SM14LR003", "SM14LR004", "SM14LR005", "SM14MA000", "SM14MA001", "SM14MB000", "SM14MD000", "SM14MD001", "SM14MD002", "SM14ME000", "SM14ME001", "SM14MF000", "SM14MH000", "SM14MH001", "SM14MH002", "SM14MH003", "SM14MH004", "SM14MH005", "SM14MH006", "SM14MH007", "SM14PA000", "SM14PA001", "SM14TC000", "SM14TC001", "SM14TC002", "SM14TC003", "SM14TC004", "SM14TC005", "SM14TC006", "SM14TC007", "SM14TC008", "SM14TF000", "SM15CA000", "SM15CA001", "SM15CB000", "SM15CD000", "SM15CE000", "SM15CF000", "SM15IG000", "SM15LB000", "SM15LB001", "SM15LB002", "SM15LB003", "SM15LB004", "SM15LB005", "SM15LB006", "SM15LB007", "SM15LB008", "SM15LB009", "SM15LB010", "SM15LB011", "SM15LB012", "SM15LB013", "SM15LB014", "SM15LB015", "SM15LB016", "SM15LB017", "SM15LB018", "SM15LB019", "SM15LB020", "SM15LB021", "SM15LB022", "SM15LB023", "SM15LB024", "SM15LB025", "SM15LB026", "SM15LE000", "SM15LE001", "SM15LE002", "SM15LH000", "SM15LH001", "SM15LH002", "SM15LH003", "SM15LH004", "SM15LH005", "SM15LH006", "SM15LH007", "SM15LH008", "SM15LH009", "SM15LH010", "SM15LH011", "SM15LH012", "SM15LH013", "SM15LH014", "SM15LH015", "SM15LH016", "SM15LH017", "SM15LH018", "SM15LH019", "SM15LH020", "SM15LH021", "SM15LH022", "SM15LH023", "SM15LH024", "SM15LH025", "SM15LH026", "SM15LP000", "SM15LP001", "SM15LP002", "SM15LP003", "SM15LP004", "SM15LP005", "SM15LP006", "SM15LP007", "SM15LP008", "SM15LP009", "SM15LP010", "SM15LP011", "SM15MB000", "SM15ME000", "SM15MH000", "SM15MH001", "SM15MH002", "SM15MH003", "SM15PA000", "SM15PA001", "SM15PA002", "SM15PA003", "SM15TC000", "SM15TC001", "SM15TC002", "SM15TC003", "SM15TC004", "SM15TF000", "SM16TC000", "SM16TC001", "SM16TC002", "SM17LB000", "SM18CA000", "SM18CA001", "SM18CB000", "SM18CC000", "SM18CD000", "SM18CD001", "SM18CE000", "SM18CF000", "SM18PL000", "SM18TC000", "SM18TC001", "SM19PL000", "TF00LB000", "TF00TC000", "TF00TF000", "TS00CA500", "TS00CA501", "TS00CB500", "TS00CB501", "TS00CE500", "TS00CF000", "TS00CG000", "TS00IG500", "TS00IG501", "TS00LB500", "TS00MF000", "TS01CA500", "TS01CG500", "TS01LB500", "TS02CA000", "TS02CA500", "TS02CA501", "TS02CA502", "TS02CA503", "TS02CB500", "TS02CB501", "TS02CD500", "TS02CE500", "TS02CF000", "TS02CG500", "TS02IG500", "TS02IG501", "TS02IG502", "TS02IG503", "TS02IG504", "TS02IG505", "TS02IG506", "TS02LB000", "TS02LB001", "TS02LB500", "TS02LB501", "TS02LP000", "TS02LP001", "TS02LS000", "TS02LS001", "TS02MD000", "TS02TF000", "TS03CA500", "TS03CB500", "TS03CG500", "TS03IG500", "TS03LB500", "TS03LS000", "TS04CA500", "TS04CB500", "TS04LB500", "TS06CA500", "TS07CA500", "TS07CD500", "TS08LB500", "TS09CA500", "TS09CD500", "TS10CA500", "TS10CB500", "TS10CD500", "TS10CE500", "TS10CG500", "TS10IG500", "TS10LB500", "TS11CA500", "TS11CB500", "TS11CD500", "TS11CE500", "TS11CG500", "TS11IG500", "TS11LB500", "TS12CA500", "TS12CA501", "TS12CA502", "TS12CB500", "TS12CB501", "TS12CD000", "TS12CD500", "TS12CD501", "TS12CE000", "TS12CE500", "TS12CE501", "TS12CF000", "TS12CG500", "TS12CG501", "TS12ID000", "TS12ID001", "TS12ID002", "TS12ID003", "TS12ID004", "TS12ID005", "TS12ID006", "TS12ID007", "TS12ID008", "TS12ID009", "TS12ID500", "TS12ID501", "TS12IG500", "TS12IG501", "TS12IG502", "TS12IG503", "TS12IG504", "TS12IG505", "TS12IG506", "TS12IG507", "TS12IG508", "TS12IG509", "TS12IG510", "TS12IG511", "TS12IG700", "TS12IS500", "TS12LB000", "TS12LB001", "TS12LB002", "TS12LB500", "TS12LB501", "TS12LB502", "TS12LP001", "TS12LP501", "TS12LS000", "TS12LS001", "TS14CA500", "TS14CB500", "TS14CD500", "TS14CE500", "TS14CG500", "TS14IG500", "TS14IG501", "TS14IG502", "TS14LB000", "TS14LB500", "TS14LS000", "TS14MA000", "TS14MD000", "TS14ME000", "TS15CA000", "TS15CA500", "TS15CA501", "TS15CA502", "TS15CB500", "TS15CD500", "TS15CD501", "TS15CE000", "TS15CE500", "TS15CE501", "TS15CF000", "TS15ID000", "TS15ID001", "TS15ID002", "TS15ID003", "TS15ID004", "TS15ID005", "TS15ID006", "TS15ID007", "TS15ID008", "TS15ID009", "TS15ID500", "TS15ID501", "TS15ID502", "TS15ID503", "TS15IG500", "TS15IG501", "TS15IG502", "TS15IS500", "TS15IS501", "TS15LB000", "TS15LB500", "TS15LB501", "TS15LS000", "TS16CA500", "TS16CA501", "TS16CB500", "TS16CB501", "TS16CD500", "TS16CE500", "TS16LB500", "TS16LB501", "TS17CA500", "TS17CA501", "TS17CB500", "TS17CD500", "TS17CE500", "TS17CG500", "TS17ID500", "TS17LB500", "TS17LB501", "TS17LB502", "TS17LB503", "TS17TF000", "TS18LB500", "TS18LB501", "TS18LB502", "TS18LB503", "TS19CA500", "TS19CA501", "TS19CB500", "TS19CB501", "TS19CD500", "TS19CE000", "TS19CE500", "TS19CE501", "TS19CG500", "TS19ID000", "TS19ID001", "TS19ID002", "TS19ID003", "TS19ID004", "TS19ID005", "TS19ID006", "TS19ID007", "TS19ID008", "TS19ID009", "TS19ID010", "TS19ID011", "TS19ID012", "TS19ID013", "TS19ID014", "TS19ID015", "TS19ID500", "TS19ID501", "TS19ID502", "TS19ID503", "TS19IG500", "TS19IG501", "TS19IG502", "TS19IG503", "TS19IG504", "TS19IP000", "TS19IP001", "TS19IP002", "TS19IP003", "TS19IP004", "TS19IP005", "TS19IP006", "TS19IP007", "TS19IP008", "TS19IP009", "TS19IP010", "TS19IS000", "TS19IS001", "TS19IS500", "TS19IS501", "TS19LB000", "TS19LB001", "TS19LB002", "TS19LB003", "TS19LB004", "TS19LB005", "TS19LB006", "TS19LB007", "TS19LB008", "TS19LB500", "TS19LB501", "TS19LB502", "TS19LB503", "TS19LB504", "TS19LB505", "TS19LP000", "TS19LP001", "TS19LP002", "TS19LP500", "TS19MH000", "TS19MH500", "TS19TF000", "TS20CA000", "TS20CB000", "TS20CD000", "TS20CE000", "TS20CE001", "TS20CG000", "TS20ID500", "TS20IG500", "TS20IP000", "TS20IP001", "TS20IP002", "TS20IP003", "TS20IP005", "TS20LB000", "TS20LB001", "TS20LB500", "TS20LB501", "TS20LP000", "TS21CA000", "TS21CD000", "TS21CE000", "TS21CE001", "TS21ID000", "TS21ID001", "TS21ID002", "TS21ID500", "TS21IG700", "TS21IS500", "TS21LB000", "TS21LB001", "TS21LB002", "TS21LB003", "TS21LB004", "TS21LP000", "TS21LP001", "TS21LP002", "TS21LP003", "TS21TF000", "TS22LB500", "TS22LB501", "TS22LB502", "TS23LB500", "TS23LB501", "TS24CA500", "TS24CA501", "TS24CB500", "TS24CD500", "TS24CD501", "TS24CE500", "TS24CE501", "TS24CF500", "TS24CF501", "TS24ID000", "TS24ID001", "TS24ID002", "TS24ID003", "TS24ID004", "TS24ID005", "TS24ID006", "TS24ID007", "TS24ID008", "TS24ID009", "TS24ID010", "TS24ID011", "TS24ID500", "TS24ID501", "TS24ID502", "TS24ID503", "TS24ID504", "TS24IG500", "TS24IG501", "TS24IG502", "TS24IG503", "TS24IG504", "TS24IP000", "TS24IP001", "TS24IP002", "TS24IP003", "TS24IP004", "TS24IP005", "TS24IP006", "TS24IP007", "TS24IP008", "TS24IS000", "TS24IS500", "TS24IS501", "TS24IS502", "TS24LB000", "TS24LB001", "TS24LB002", "TS24LB003", "TS24LB004", "TS24LB500", "TS24LB501", "TS24LB502", "TS24LP000", "TS24LP001", "TS24LP002", "TS24LP500", "TS24LP501", "TS24LP502", "TS24MF000", "TS24MH500", "TS24PS000", "TS24TF000", "TS25CA000", "TS25CA001", "TS25CA002", "TS25CB000", "TS25CB001", "TS25CD000", "TS25CD001", "TS25CE000", "TS25CE001", "TS25CF000", "TS25CF001", "TS25ID000", "TS25ID001", "TS25ID002", "TS25ID003", "TS25ID004", "TS25ID005", "TS25ID006", "TS25ID007", "TS25ID008", "TS25ID009", "TS25ID500", "TS25ID501", "TS25IG500", "TS25IG501", "TS25IG502", "TS25IG503", "TS25IG504", "TS25IG505", "TS25IG506", "TS25IG507", "TS25IG700", "TS25IP000", "TS25IP001", "TS25IP002", "TS25IP003", "TS25IP004", "TS25IP005", "TS25IS500", "TS25IS501", "TS25LB000", "TS25LB001", "TS25LB002", "TS25LB003", "TS25LB004", "TS25LB005", "TS25LB006", "TS25LB007", "TS25LB008", "TS25LB009", "TS25LB010", "TS25LB011", "TS25LB012", "TS25LB013", "TS25LB014", "TS25LB015", "TS25LB016", "TS25LB017", "TS25LB018", "TS25LB019", "TS25LB020", "TS25LB021", "TS25LB022", "TS25LB023", "TS25LB024", "TS25LB025", "TS25LE000", "TS25LE001", "TS25LE002", "TS25LE003", "TS25LE004", "TS25LE005", "TS25LP000", "TS25LP001", "TS25LP002", "TS25LP003", "TS25LP004", "TS25LP005", "TS25LP006", "TS25LP007", "TS25LP008", "TS25LP009", "TS25LP010", "TS25LP011", "TS25LP012", "TS25LP013", "TS25LP014", "TS25LP015", "TS25LP016", "TS25LP017", "TS25LP018", "TS25LP019", "TS25LP020", "TS25MH000", "TS25MH500", "TS25MX000", "TS25PS000", "TS25TC000", "TS25TF000", "TS26CA500", "TS26CA501", "TS26CB500", "TS26CB501", "TS26CD500", "TS26CE500", "TS26CE501", "TS26CF000", "TS26LB000", "TS26LB001", "TS26LB002", "TS26LB003", "TS26LB004", "TS26LB500", "TS26LP000", "TS26LP001", "TS26LP002", "TS26LP003", "TS26LP004", "TS26MF000", "TS26TC000", "TS27CA000", "TS27CA500", "TS27CB500", "TS27CD000", "TS27CD500", "TS27CE500", "TS27CF500", "TS27ID000", "TS27ID001", "TS27ID002", "TS27ID003", "TS27ID004", "TS27ID502", "TS27ID503", "TS27IG000", "TS27IG001", "TS27IG500", "TS27IG501", "TS27IS000", "TS27IS001", "TS27IS500", "TS27IT000", "TS27LB000", "TS27LB001", "TS27LB002", "TS27LB003", "TS27LB004", "TS27LB005", "TS27LB006", "TS27LB007", "TS27LB008", "TS27LB009", "TS27LB010", "TS27LB011", "TS27LB012", "TS27LB013", "TS27LB014", "TS27LB015", "TS27LB016", "TS27LB017", "TS27LB018", "TS27LB019", "TS27LB020", "TS27LB500", "TS27LB501", "TS27LB502", "TS27LE000", "TS27LE001", "TS27LE002", "TS27LE003", "TS27LH000", "TS27LH001", "TS27LP000", "TS27LP001", "TS27LP002", "TS27LP003", "TS27LP004", "TS27LP005", "TS27LP006", "TS27LP007", "TS27LP008", "TS27LP009", "TS27LP010", "TS27LP500", "TS27LP501", "TS27LP502", "TS27LP503", "TS27LP504", "TS27MH001", "TS27MH002", "TS27MH500", "TS27MX000", "TS27PA000", "TS27PP000", "TS27PP001", "TS27PS000", "TS27TC000", "TS27TC001", "TS27TC002", "TS27TC003", "TS27TF001", "TS28CA000", "TS28CA001", "TS28CA002", "TS28CB000", "TS28CD000", "TS28CE000", "TS28CF000", "TS28ID000", "TS28IG000", "TS28LB000", "TS28LB001", "TS28LB002", "TS28LB003", "TS28LB004", "TS28LB005", "TS28LB006", "TS28LB007", "TS28LB008", "TS28LB009", "TS28LB010", "TS28LB011", "TS28LB012", "TS28LB013", "TS28LB500", "TS28LB501", "TS28LB502", "TS28LB503", "TS28LE000", "TS28LE001", "TS28LH000", "TS28LH001", "TS28LH002", "TS28LH003", "TS28LH004", "TS28LH005", "TS28LP000", "TS28LP001", "TS28LP002", "TS28LP003", "TS28LP004", "TS28LP500", "TS28LP501", "TS28LS000", "TS28LS001", "TS28LS002", "TS28LS003", "TS28LS004", "TS28LS005", "TS28LS006", "TS28LS007", "TS28LS008", "TS28LS009", "TS28LS010", "TS28LS011", "TS28LS012", "TS28LS013", "TS28LS014", "TS28LS015", "TS28LS016", "TS28LS017", "TS28LS018", "TS28LS019", "TS28LS020", "TS28MA000", "TS28MA001", "TS28MA002", "TS28MA003", "TS28MD000", "TS28MH000", "TS28MH001", "TS28MH002", "TS28MH003", "TS28MH004", "TS28MH005", "TS28MH006", "TS28MH007", "TS28MH008", "TS28MH009", "TS28MH010", "TS28MH011", "TS28MH012", "TS28MX000", "TS28PA000", "TS28PA001", "TS28PA002", "TS28PA003", "TS28PP000", "TS28PP001", "TS28TC000", "TS28TC001", "TS28TC002", "TS28TF000", "TS30CA000", "TS30CD000", "TS30CE000", "TS30LB500", "TS30MH000", "TS30MX000", "TS30TC000", "TS31CA000", "TS31CA500", "TS31CA501", "TS31CA502", "TS31CB000", "TS31CB500", "TS31CD500", "TS31CD501", "TS31CE000", "TS31CE500", "TS31CE501", "TS31CF000", "TS31CG000", "TS31CG500", "TS31ID000", "TS31ID001", "TS31ID002", "TS31ID003", "TS31ID004", "TS31ID005", "TS31ID006", "TS31ID007", "TS31ID008", "TS31ID500", "TS31ID501", "TS31ID502", "TS31ID503", "TS31ID504", "TS31ID505", "TS31ID506", "TS31ID507", "TS31ID508", "TS31ID509", "TS31IG500", "TS31IG501", "TS31IG502", "TS31IG503", "TS31IG700", "TS31IP000", "TS31LB000", "TS31LB500", "TS31LB501", "TS31LS000", "TS32CA500", "TS32CD500", "TS32LB000", "TS32LB500", "TS32LB501", "TS32LP000", "TS32LP500", "TS32LS000", "TS32MD000", "TS32MH000", "TS32MH500", "TS32PA000", "TS32TF000", "TS33CA000", "TS33CA001", "TS33CB000", "TS33CD000", "TS33CD001", "TS33CE000", "TS33CF000", "TS33ID000", "TS33ID001", "TS33LB000", "TS33LB001", "TS33LB002", "TS33LB003", "TS33LB004", "TS33LB005", "TS33LB006", "TS33LB007", "TS33LB008", "TS33LB009", "TS33LB010", "TS33LB011", "TS33LB012", "TS33LB013", "TS33LB014", "TS33LE000", "TS33LE001", "TS33LE002", "TS33LH000", "TS33LH001", "TS33LH002", "TS33LH003", "TS33LH004", "TS33LP000", "TS33LP001", "TS33LP002", "TS33LP003", "TS33LP004", "TS33LP005", "TS33LP006", "TS33LP007", "TS33LP008", "TS33LP009", "TS33LP010", "TS33LP011", "TS33LP012", "TS33LR000", "TS33LR001", "TS33LR002", "TS33LS000", "TS33MA000", "TS33MB000", "TS33ME000", "TS33MF000", "TS33MH000", "TS33MH001", "TS33MH002", "TS33MH003", "TS33MX000", "TS33PA000", "TS33PA001", "TS33TC000", "TS33TC001", "TS33TC002", "TS33TF000", "TS34LB000", "TS34LH001", "TS34TF000", "TS35CE000", "TS36ID000", "TS37CA000", "TS37CA001", "TS37CD000", "TS37CD001", "TS37CF000", "TS37CG000", "TS37LB000", "TS37LB001", "TS37LP000", "TS37TF000", "TS38CA000", "TS38CA001", "TS38CA002", "TS38CA003", "TS38CB000", "TS38CB001", "TS38CD000", "TS38CD001", "TS38CD002", "TS38CD003", "TS38CE000", "TS38CE001", "TS38CE002", "TS38CF000", "TS38CF001", "TS38CF002", "TS38CF003", "TS38LB000", "TS38LB001", "TS38LB002", "TS38LB003", "TS38LB004", "TS38LB005", "TS38LP000", "TS38LP001", "TS38PS000", "TS38TC000", "TS38TF000", "TS39CA000", "TS39CA001", "TS39CD000", "TS39CD001", "TS39CF000", "TS39ID000", "TS39LB000", "TS39TF000", "TS40IG000", "TS40LB000", "TS40LB001", "TS40LB002", "TS40LB003", "TS40LB004", "TS40LB005", "TS40LB006", "TS40LB007", "TS40LB008", "TS40LH000", "TS40LH001", "TS40LH002", "TS40LP000", "TS40LP001", "TS40MH000", "TS40MH001", "TS40MH002", "TS40PA000", "TS40TC000", "TS40TF000", "TS41PA000", "TS41PA001", "TS42CA000", "TS42CD000", "TS42CE000", "TS42CF000", "TS42IG000", "TS42IG001", "TS42LB005", "TS42LB006", "TS42LB007", "TS42LB008", "TS42LB009", "TS42LB010", "TS42LB011", "TS42LB012", "TS42LB013", "TS42LB014", "TS42LB015", "TS42LB016", "TS42LB017", "TS42LE000", "TS42LH003", "TS42LH004", "TS42LH005", "TS42LH006", "TS42LH007", "TS42LH008", "TS42LH009", "TS42LH010", "TS42LH011", "TS42LH012", "TS42LH013", "TS42LP002", "TS42LP003", "TS42LP004", "TS42LP005", "TS42LP006", "TS42LP007", "TS42LP008", "TS42LR000", "TS42LR001", "TS42LR002", "TS42MA000", "TS42MF000", "TS42MH003", "TS42MH004", "TS42MH005", "TS42MH006", "TS42MH007", "TS42MH008", "TS42MH009", "TS42PA000", "TS42PA001", "TS42PA002", "TS42TC000", "TS42TC001", "TS42TF000", "TS43LB500", "TS44CA000", "TS44CA001", "TS44CB000", "TS44CC000", "TS44CD000", "TS44CD001", "TS44CE000", "TS44CE001", "TS44CE002", "TS44CF000", "TS44ID000", "TS44ID001", "TS44IG000", "TS44LB000", "TS44LB001", "TS44LB002", "TS44LB003", "TS44LB005", "TS44LB007", "TS44LB008", "TS44LB009", "TS44LB011", "TS44LB012", "TS44LB013", "TS44LB014", "TS44LB015", "TS44LB016", "TS44LB017", "TS44LB018", "TS44LB019", "TS44LB020", "TS44LB021", "TS44LB022", "TS44LB023", "TS44LE000", "TS44LE002", "TS44LE003", "TS44LH000", "TS44LH001", "TS44LH003", "TS44LH004", "TS44LH005", "TS44LH007", "TS44LH008", "TS44LH009", "TS44LH010", "TS44LH011", "TS44LH012", "TS44LH013", "TS44LH014", "TS44LH015", "TS44LH016", "TS44LH017", "TS44LH018", "TS44LH019", "TS44LP000", "TS44LP001", "TS44LP002", "TS44LP003", "TS44LP004", "TS44LP005", "TS44LP006", "TS44LP007", "TS44LP010", "TS44LP011", "TS44LP012", "TS44LP013", "TS44LP014", "TS44LP015", "TS44LP016", "TS44LP017", "TS44LP018", "TS44LP019", "TS44LR000", "TS44LR001", "TS44LR004", "TS44LR005", "TS44LR006", "TS44LS000", "TS44LS001", "TS44LS002", "TS44LS003", "TS44LS004", "TS44LS005", "TS44LS006", "TS44LS007", "TS44LS008", "TS44LS009", "TS44LS010", "TS44LS011", "TS44LS012", "TS44LS013", "TS44LS014", "TS44LS015", "TS44LS016", "TS44LS017", "TS44LS018", "TS44LS019", "TS44LS020", "TS44LS021", "TS44LS022", "TS44LS023", "TS44LS024", "TS44LS025", "TS44LS026", "TS44MA000", "TS44MD000", "TS44MH000", "TS44MH001", "TS44MH002", "TS44MH003", "TS44MH004", "TS44MH005", "TS44MH006", "TS44MH007", "TS44MH008", "TS44MH009", "TS44MH010", "TS44MH011", "TS44MH012", "TS44MH013", "TS44MH014", "TS44MH015", "TS44MH016", "TS44MH017", "TS44MH018", "TS44MH019", "TS44MH020", "TS44MH021", "TS44MH022", "TS44MH023", "TS44MH024", "TS44MH025", "TS44MH026", "TS44MH027", "TS44MH028", "TS44MH029", "TS44MH030", "TS44MX000", "TS44PA000", "TS44PA001", "TS44PA002", "TS44PA003", "TS44PA004", "TS44PA005", "TS44PA006", "TS44PA007", "TS44PA008", "TS44PA009", "TS44PA010", "TS44PA011", "TS44PA012", "TS44PL000", "TS44PP001", "TS44TC000", "TS44TC001", "TS44TC002", "TS44TC003", "TS44TC004", "TS44TF000", "TS45TC000", "TS45TF000", "TS46CA000", "TS46CA001", "TS46CB000", "TS46CD000", "TS46CE000", "TS46CF000", "TS46CF001", "TS46LB000", "TS46LB001", "TS46LB002", "TS46LB003", "TS46LB004", "TS46LB005", "TS46LB006", "TS46LB007", "TS46LB008", "TS46LE000", "TS46LE001", "TS46LE003", "TS46LP000", "TS46LP001", "TS46LP002", "TS46LP003", "TS46LP004", "TS46LP005", "TS46LP006", "TS46LP007", "TS46LP008", "TS46MD000", "TS46MF000", "TS46TF000", "TS48MA000", "TS48MD000", "TS48ME000", "TS49CA000", "TS49CG000", "TS49LB000", "TS49LB001", "TS49LP000", "TS49MA000", "TS49MA001", "TS49MA002", "TS49MG000", "TS49TC000", "TS49TF000", "TS50CA000", "TS50CD000", "TS50CE000", "TS50LB000", "TS50LB001", "TS50LB002", "TS50LB003", "TS50LP000", "TS50LP001", "TS50LP002", "TS50LP003", "TS50LS000", "TS50LS001", "TS50LS002", "TS50LS003", "TS50MX000", "TS50TC000", "TS50TF000", "TS50TF001", "TS51LB000", "TS51LB001", "TS51LB002", "TS51LB003", "TS51LH000", "TS51LH001", "TS51LP000", "TS51MH000", "TS51MH001", "TS51MH002", "TS51MH003", "TS51MH004", "TS51MH005", "TS51MH006", "TS51PA000", "TS51PA001", "TS51PA002", "TS51TC000", "TS52CA000", "TS52CA001", "TS52CB000", "TS52CB001", "TS52CC000", "TS52CD000", "TS52CD001", "TS52CD002", "TS52CE000", "TS52CF000", "TS52LB000", "TS52LB001", "TS52LB002", "TS52LB003", "TS52LB004", "TS52LB005", "TS52LB006", "TS52LB007", "TS52LB008", "TS52LB009", "TS52LB010", "TS52LB011", "TS52LB012", "TS52LB013", "TS52LB014", "TS52LB015", "TS52LB016", "TS52LB017", "TS52LB018", "TS52LB019", "TS52LB020", "TS52LB021", "TS52LB022", "TS52LB023", "TS52LB024", "TS52LB025", "TS52LB026", "TS52LE000", "TS52LE001", "TS52LE002", "TS52LH000", "TS52LH001", "TS52LH002", "TS52LH003", "TS52LH004", "TS52LH005", "TS52LH006", "TS52LH007", "TS52LH008", "TS52LH009", "TS52LH010", "TS52LH011", "TS52LH012", "TS52LH013", "TS52LH014", "TS52LH015", "TS52LH016", "TS52LH017", "TS52LH018", "TS52LH019", "TS52LH020", "TS52LH021", "TS52LH022", "TS52LH023", "TS52LH024", "TS52LH025", "TS52LH026", "TS52LP000", "TS52LP001", "TS52LP002", "TS52LP003", "TS52LP004", "TS52LP005", "TS52LP006", "TS52LP007", "TS52LP008", "TS52LP009", "TS52LP010", "TS52LP011", "TS52LP012", "TS52LP013", "TS52LP014", "TS52LP015", "TS52LP016", "TS52LP017", "TS52LR000", "TS52LR001", "TS52LR002", "TS52LR003", "TS52LR004", "TS52LR005", "TS52MH000", "TS52MH001", "TS52MH002", "TS52MH003", "TS52MH004", "TS52MH005", "TS52MH006", "TS52PA000", "TS52PL000", "TS52TC000", "TS52TC001", "TS52TF000", "TS53CA000", "TS53CF000", "TS53LB000", "TS53TF000", "TS54CA000", "TS54CF000", "TS54LB000", "TS54TF000", "TS55CA000", "TS55CB000", "TS55CD000", "TS55CE000", "TS55CF000", "TS55LB000", "TS55LB001", "TS55LB002", "TS55LB003", "TS55LB004", "TS55LB005", "TS55LB006", "TS55LB007", "TS55LB008", "TS55LB009", "TS55LE000", "TS55LE001", "TS55LH000", "TS55LH001", "TS55LH002", "TS55LH003", "TS55LH004", "TS55LH005", "TS55LH006", "TS55LH007", "TS55LH008", "TS55LH009", "TS55LP000", "TS55LP001", "TS55LP002", "TS55LP003", "TS55LP004", "TS55LP005", "TS55MH000", "TS55MH001", "TS55MH002", "TS55PA000", "TS55TF000", "TS56LB000", "TS56LB001", "TS56TF000", "TS57CD000", "TS57LB000", "TS57LB001", "TS57TC000", "TS57TF000", "TS58CA000", "TS58CB000", "TS58CD000", "TS58CE000", "TS58CF000", "TS58LB000", "TS58LB001", "TS58LB002", "TS58LB003", "TS58LB004", "TS58LB005", "TS58LB006", "TS58LB007", "TS58LB008", "TS58LB009", "TS58LB010", "TS58LB011", "TS58LB012", "TS58LB013", "TS58LB014", "TS58LB015", "TS58LB016", "TS58LB017", "TS58LB018", "TS58LB019", "TS58LE000", "TS58LE001", "TS58LH000", "TS58LH001", "TS58LH002", "TS58LH003", "TS58LH004", "TS58LH005", "TS58LH006", "TS58LH007", "TS58LH008", "TS58LH009", "TS58LH010", "TS58LH011", "TS58LH012", "TS58LH013", "TS58LH014", "TS58LH015", "TS58LH016", "TS58LH017", "TS58LH018", "TS58LH019", "TS58LP000", "TS58LP001", "TS58LP002", "TS58LP003", "TS58LP004", "TS58LP005", "TS58LP006", "TS58LP007", "TS58MA000", "TS58MD000", "TS58MX000", "TS58TC000", "TS58TF000", "TS59LB000", "TS59LP000", "TS59TF000", "TS60CA000", "TS60CA001", "TS60CB000", "TS60CB001", "TS60CC000", "TS60CD000", "TS60CD001", "TS60CD002", "TS60CE000", "TS60CF000", "TS60LB000", "TS60LB001", "TS60LB002", "TS60LB003", "TS60LB004", "TS60LB005", "TS60LB006", "TS60LB007", "TS60LB008", "TS60LB009", "TS60LB010", "TS60LB011", "TS60LH000", "TS60LH001", "TS60LH002", "TS60LH003", "TS60LH004", "TS60LH005", "TS60LH006", "TS60LH007", "TS60LH008", "TS60LH009", "TS60LH010", "TS60LH011", "TS60LP000", "TS60LP001", "TS60LP002", "TS60LP003", "TS60LP004", "TS60MH000", "TS60MH001", "TS60MH002", "TS60MH003", "TS60MH004", "TS60MH005", "TS60TC001", "TS60TF000", "TS61CA000", "TS61CB000", "TS61CC000", "TS61CD000", "TS61CD001", "TS61CD002", "TS61CE000", "TS61CF000", "TS61IG000", "TS61LB000", "TS61LB001", "TS61LB002", "TS61LB003", "TS61LB004", "TS61LB005", "TS61LB006", "TS61LB007", "TS61LB008", "TS61LB009", "TS61LB010", "TS61LB011", "TS61LB012", "TS61LB013", "TS61LB014", "TS61LB015", "TS61LB016", "TS61LB017", "TS61LE000", "TS61LE001", "TS61LE002", "TS61LE003", "TS61LE004", "TS61LE005", "TS61LE006", "TS61LE007", "TS61LE008", "TS61LE009", "TS61LE010", "TS61LE011", "TS61LH000", "TS61LH001", "TS61LH002", "TS61LH003", "TS61LH004", "TS61LH005", "TS61LH006", "TS61LH007", "TS61LH008", "TS61LH009", "TS61LH010", "TS61LH011", "TS61LH012", "TS61LH013", "TS61LH014", "TS61LH015", "TS61LH016", "TS61LH017", "TS61LP000", "TS61LP001", "TS61LP002", "TS61LP003", "TS61LP004", "TS61LP005", "TS61LP006", "TS61LP007", "TS61LP008", "TS61LP009", "TS61LP010", "TS61LP011", "TS61LP012", "TS61LP013", "TS61LP014", "TS61LP015", "TS61LP016", "TS61LP017", "TS61LP018", "TS61LR000", "TS61LR001", "TS61LR002", "TS61LR003", "TS61LR004", "TS61LR005", "TS61LS000", "TS61LS001", "TS61LS002", "TS61LS003", "TS61LS004", "TS61LS005", "TS61LS006", "TS61LS007", "TS61LS008", "TS61LS009", "TS61LS010", "TS61LS011", "TS61LS012", "TS61LS013", "TS61LS014", "TS61LS015", "TS61LS016", "TS61LS017", "TS61LS018", "TS61LS019", "TS61LS020", "TS61LS021", "TS61LS022", "TS61LS023", "TS61LS024", "TS61LS025", "TS61LS026", "TS61LS027", "TS61LS028", "TS61LS029", "TS61LS030", "TS61LS031", "TS61LS032", "TS61LS033", "TS61LS034", "TS61LS035", "TS61MA000", "TS61MB000", "TS61MC000", "TS61MD000", "TS61MD001", "TS61MD002", "TS61ME000", "TS61MF000", "TS61TC000", "TS61TC001", "TS61TF000", "TS62CA000", "TS62CD000", "TS62CD001", "TS62CE000", "TS62LB000", "TS62LB001", "TS62LB002", "TS62LB003", "TS62LB004", "TS62LB005", "TS62LB006", "TS62LB007", "TS62LB008", "TS62LB009", "TS62LB010", "TS62LB011", "TS62LE000", "TS62LE001", "TS62LP000", "TS62LP001", "TS62LP002", "TS62LP003", "TS62LP004", "TS62LP005", "TS62LP006", "TS62LP007", "TS62LP008", "TS62LP009", "TS62LP010", "TS62LP011", "TS62LR000", "TS62LR001", "TS62LR002", "TS62LR003", "TS62MH000", "TS62MH001", "TS62MH002", "TS62TF000", "TS63MD000", "TS63TC000", "TS64LB000", "TS64TF000", "TS65CA000", "TS65CA001", "TS65CB000", "TS65CC000", "TS65CD000", "TS65CD001", "TS65CE000", "TS65CE001", "TS65CF000", "TS65LB000", "TS65LB001", "TS65LB002", "TS65LB003", "TS65LB004", "TS65LB005", "TS65LB006", "TS65LB007", "TS65LB008", "TS65LB009", "TS65LB010", "TS65LB011", "TS65LB012", "TS65LB013", "TS65LB014", "TS65LB015", "TS65LB016", "TS65LB017", "TS65LB018", "TS65LB019", "TS65LB020", "TS65LB021", "TS65LB022", "TS65LB023", "TS65LB024", "TS65LB025", "TS65LB026", "TS65LB027", "TS65LB028", "TS65LB029", "TS65LB030", "TS65LB031", "TS65LB032", "TS65LB033", "TS65LB034", "TS65LB035", "TS65LB036", "TS65LB037", "TS65LB038", "TS65LB039", "TS65LB040", "TS65LB041", "TS65LE000", "TS65LE001", "TS65LE002", "TS65LH000", "TS65LH001", "TS65LH002", "TS65LH003", "TS65LH004", "TS65LH005", "TS65LH006", "TS65LH007", "TS65LH008", "TS65LH009", "TS65LH010", "TS65LH011", "TS65LH012", "TS65LH013", "TS65LH014", "TS65LH015", "TS65LH016", "TS65LH017", "TS65LH018", "TS65LH019", "TS65LH020", "TS65LH021", "TS65LH022", "TS65LH023", "TS65LH024", "TS65LH025", "TS65LH026", "TS65LH027", "TS65LH028", "TS65LH029", "TS65LH030", "TS65LH031", "TS65LH032", "TS65LH033", "TS65LH034", "TS65LH035", "TS65LH036", "TS65LH037", "TS65LH038", "TS65LH039", "TS65LH040", "TS65LH041", "TS65LP000", "TS65LP001", "TS65LP002", "TS65LP003", "TS65LP004", "TS65LP005", "TS65LP006", "TS65LP007", "TS65LP008", "TS65LP009", "TS65LP010", "TS65LP011", "TS65LP012", "TS65LP013", "TS65LP014", "TS65LP015", "TS65LP016", "TS65LP017", "TS65LP018", "TS65LP019", "TS65LP020", "TS65LP021", "TS65LP022", "TS65LP023", "TS65LP024", "TS65LP025", "TS65LP026", "TS65LR000", "TS65LR001", "TS65LR002", "TS65LR003", "TS65LR004", "TS65LR005", "TS65MA000", "TS65MD000", "TS65MH000", "TS65MH001", "TS65MH002", "TS65MH003", "TS65MH004", "TS65MH005", "TS65MH006", "TS65MH007", "TS65MX000", "TS65PA000", "TS65PA001", "TS65PL000", "TS65TC000", "TS65TC001", "TS65TF000", "TS66CA000", "TS66CA001", "TS66CA002", "TS66CB000", "TS66CB001", "TS66CC000", "TS66CD000", "TS66CD001", "TS66CD002", "TS66CE000", "TS66CF000", "TS66IG000", "TS66IG001", "TS66LB000", "TS66LB001", "TS66LB002", "TS66LB003", "TS66LB004", "TS66LB005", "TS66LB006", "TS66LB007", "TS66LB008", "TS66LB009", "TS66LB010", "TS66LB011", "TS66LB012", "TS66LB013", "TS66LB014", "TS66LB015", "TS66LB016", "TS66LB017", "TS66LB018", "TS66LB019", "TS66LB020", "TS66LB021", "TS66LB022", "TS66LB023", "TS66LB024", "TS66LB025", "TS66LB026", "TS66LB027", "TS66LB028", "TS66LB029", "TS66LB030", "TS66LB031", "TS66LB032", "TS66LB033", "TS66LB034", "TS66LB035", "TS66LB036", "TS66LB037", "TS66LB038", "TS66LB039", "TS66LB040", "TS66LB041", "TS66LB042", "TS66LB043", "TS66LB044", "TS66LB045", "TS66LB046", "TS66LB047", "TS66LB048", "TS66LB049", "TS66LB050", "TS66LB051", "TS66LB052", "TS66LB053", "TS66LB054", "TS66LB055", "TS66LB056", "TS66LB057", "TS66LB058", "TS66LB059", "TS66LB060", "TS66LB061", "TS66LB062", "TS66LB063", "TS66LB064", "TS66LB065", "TS66LB066", "TS66LB067", "TS66LB068", "TS66LB069", "TS66LB070", "TS66LB071", "TS66LB072", "TS66LB073", "TS66LB074", "TS66LB075", "TS66LB076", "TS66LB077", "TS66LB078", "TS66LB079", "TS66LB080", "TS66LB081", "TS66LB082", "TS66LB083", "TS66LE000", "TS66LE001", "TS66LE002", "TS66LE003", "TS66LE004", "TS66LE005", "TS66LH000", "TS66LH001", "TS66LH002", "TS66LH003", "TS66LH004", "TS66LH005", "TS66LH006", "TS66LH007", "TS66LH008", "TS66LH009", "TS66LH010", "TS66LH011", "TS66LH012", "TS66LH013", "TS66LH014", "TS66LH015", "TS66LH016", "TS66LH017", "TS66LH018", "TS66LH019", "TS66LH020", "TS66LH021", "TS66LH022", "TS66LH023", "TS66LH024", "TS66LH025", "TS66LH026", "TS66LH027", "TS66LH028", "TS66LH029", "TS66LH030", "TS66LH031", "TS66LH032", "TS66LH033", "TS66LH034", "TS66LH035", "TS66LH036", "TS66LH037", "TS66LH038", "TS66LH039", "TS66LH040", "TS66LH041", "TS66LH042", "TS66LH043", "TS66LH044", "TS66LH045", "TS66LH046", "TS66LH047", "TS66LH048", "TS66LH049", "TS66LH050", "TS66LH051", "TS66LH052", "TS66LH053", "TS66LH054", "TS66LH055", "TS66LH056", "TS66LH057", "TS66LH058", "TS66LH059", "TS66LH060", "TS66LH061", "TS66LH062", "TS66LH063", "TS66LH064", "TS66LH065", "TS66LH066", "TS66LH067", "TS66LH068", "TS66LH069", "TS66LH070", "TS66LH071", "TS66LH072", "TS66LH073", "TS66LH074", "TS66LH075", "TS66LH076", "TS66LH077", "TS66LH078", "TS66LH079", "TS66LH080", "TS66LH081", "TS66LH082", "TS66LH083", "TS66LP000", "TS66LP001", "TS66LP002", "TS66LP003", "TS66LP004", "TS66LP005", "TS66LP006", "TS66LP007", "TS66LP008", "TS66LP009", "TS66LP010", "TS66LP011", "TS66LP012", "TS66LP013", "TS66LP014", "TS66LP015", "TS66LP016", "TS66LP017", "TS66LP018", "TS66LP019", "TS66LP020", "TS66LP021", "TS66LP022", "TS66LP023", "TS66LP024", "TS66LP025", "TS66LP026", "TS66LP027", "TS66LP028", "TS66LP029", "TS66LP030", "TS66LP031", "TS66LP032", "TS66LP033", "TS66LP034", "TS66LP035", "TS66LP036", "TS66LP037", "TS66LP038", "TS66LP039", "TS66LP040", "TS66LP041", "TS66LP042", "TS66LP043", "TS66LP044", "TS66LP045", "TS66LP046", "TS66LP047", "TS66LR000", "TS66LR001", "TS66LR002", "TS66LR003", "TS66LR004", "TS66LR005", "TS66LR006", "TS66LR007", "TS66LR008", "TS66LR009", "TS66LR010", "TS66LR011", "TS66LS000", "TS66LS001", "TS66MA000", "TS66MB000", "TS66MH000", "TS66MH001", "TS66MH002", "TS66MH003", "TS66MH004", "TS66MH005", "TS66MH006", "TS66MH007", "TS66MH008", "TS66MH011", "TS66MH012", "TS66MH013", "TS66MH014", "TS66MH015", "TS66MH016", "TS66MH017", "TS66MH018", "TS66MH019", "TS66MH021", "TS66MH022", "TS66MH023", "TS66MH024", "TS66MH025", "TS66MH026", "TS66MH027", "TS66MH028", "TS66MH029", "TS66MH030", "TS66MH031", "TS66MH032", "TS66MH033", "TS66MH035", "TS66MH036", "TS66MH037", "TS66MH038", "TS66MH039", "TS66MH040", "TS66MH041", "TS66MX000", "TS66PA000", "TS66PA001", "TS66PA002", "TS66PA003", "TS66PA004", "TS66PA005", "TS66PA006", "TS66PA007", "TS66PA008", "TS66TC000", "TS66TC001", "TS66TC002", "TS66TC003", "TS66TC004", "TS66TC005", "TS66TF000", "TS66TF001", "TS67CA000", "TS67CA001", "TS67CB000", "TS67CB001", "TS67CC000", "TS67CD000", "TS67CD001", "TS67CE000", "TS67CF000", "TS67LB000", "TS67LB001", "TS67LB002", "TS67LB003", "TS67LB004", "TS67LB005", "TS67LB006", "TS67LB007", "TS67LB008", "TS67LB009", "TS67LB010", "TS67LB011", "TS67LB012", "TS67LB013", "TS67LB014", "TS67LB015", "TS67LB016", "TS67LB017", "TS67LB018", "TS67LB019", "TS67LB020", "TS67LB021", "TS67LB022", "TS67LB023", "TS67LE000", "TS67LE001", "TS67LH000", "TS67LH001", "TS67LH002", "TS67LH003", "TS67LH004", "TS67LH005", "TS67LH006", "TS67LH007", "TS67LH008", "TS67LH009", "TS67LH010", "TS67LH011", "TS67LH012", "TS67LH013", "TS67LH014", "TS67LH015", "TS67LH016", "TS67LH017", "TS67LH018", "TS67LH019", "TS67LH020", "TS67LH021", "TS67LH022", "TS67LH023", "TS67LP000", "TS67LP001", "TS67LP002", "TS67LP003", "TS67LP004", "TS67LP005", "TS67LP006", "TS67LP007", "TS67LP008", "TS67LP009", "TS67LP010", "TS67LP011", "TS67LP012", "TS67LP013", "TS67LP014", "TS67LP015", "TS67LR000", "TS67LR001", "TS67LR002", "TS67LR003", "TS67MH000", "TS67MH001", "TS67MH002", "TS67MH003", "TS67MH004", "TS67PA000", "TS67TF000", "TS69CA000", "TS69CD000", "TS69CF000", "TS69IG000", "TS69LB000", "TS69LB001", "TS69LB002", "TS69LB003", "TS69LB004", "TS69LB005", "TS69LB006", "TS69LB007", "TS69LB008", "TS69LB009", "TS69LB010", "TS69LB011", "TS69LB012", "TS69LB013", "TS69LB017", "TS69LE000", "TS69LE001", "TS69LH000", "TS69LH001", "TS69LH002", "TS69LH003", "TS69LH004", "TS69LH005", "TS69LH006", "TS69LH007", "TS69LH008", "TS69LH009", "TS69LH010", "TS69LH011", "TS69LH012", "TS69LH013", "TS69LP000", "TS69LP001", "TS69LP002", "TS69LP003", "TS69LP004", "TS69LP005", "TS69LP006", "TS69LP007", "TS69LS000", "TS69LS001", "TS69LS002", "TS69LS003", "TS69LS004", "TS69LS005", "TS69LS006", "TS69LS007", "TS69LS008", "TS69LS009", "TS69LS010", "TS69LS011", "TS69LS012", "TS69LS013", "TS69MA000", "TS69MX000", "TS69PA000", "TS69TC000", "TS69TC001", "TS69TC002", "TS69TF000", "TS70LB000", "TS70LB001", "TS70LP000", "TS70TF000", "TS71CA000", "TS71CA001", "TS71CA002", "TS71CA003", "TS71CA004", "TS71CB000", "TS71CC000", "TS71CD000", "TS71CD001", "TS71CD002", "TS71CD003", "TS71CD004", "TS71CD005", "TS71CD006", "TS71CE000", "TS71CE001", "TS71CE002", "TS71CE003", "TS71CF000", "TS71CF001", "TS71CF002", "TS71LB000", "TS71LB001", "TS71LB002", "TS71LB003", "TS71LB004", "TS71LB005", "TS71LB006", "TS71LB007", "TS71LB008", "TS71LB009", "TS71LB010", "TS71LB011", "TS71LB012", "TS71LB013", "TS71LB014", "TS71LB015", "TS71LB016", "TS71LB017", "TS71LB018", "TS71LB019", "TS71LB020", "TS71LB021", "TS71LB022", "TS71LB023", "TS71LB024", "TS71LB025", "TS71LB026", "TS71LB027", "TS71LB028", "TS71LB029", "TS71LB030", "TS71LB031", "TS71LB032", "TS71LB033", "TS71LB034", "TS71LB035", "TS71LB036", "TS71LB037", "TS71LB038", "TS71LB039", "TS71LB040", "TS71LB041", "TS71LB042", "TS71LB043", "TS71LB044", "TS71LE000", "TS71LE001", "TS71LE002", "TS71LH000", "TS71LH001", "TS71LH002", "TS71LH003", "TS71LH004", "TS71LH005", "TS71LH006", "TS71LH007", "TS71LH008", "TS71LH009", "TS71LH010", "TS71LH011", "TS71LH012", "TS71LH013", "TS71LH014", "TS71LH015", "TS71LH016", "TS71LH017", "TS71LH018", "TS71LH019", "TS71LH020", "TS71LH021", "TS71LH022", "TS71LH023", "TS71LH024", "TS71LH025", "TS71LH026", "TS71LH027", "TS71LH028", "TS71LH029", "TS71LH030", "TS71LH031", "TS71LH032", "TS71LH033", "TS71LH034", "TS71LH035", "TS71LH036", "TS71LH037", "TS71LH038", "TS71LH039", "TS71LH040", "TS71LH041", "TS71LH042", "TS71LH043", "TS71LH044", "TS71LP000", "TS71LP001", "TS71LP002", "TS71LP003", "TS71LP004", "TS71LP005", "TS71LP006", "TS71LP007", "TS71LP008", "TS71LP009", "TS71LP010", "TS71LP011", "TS71LP012", "TS71LP013", "TS71LP014", "TS71LP015", "TS71LP016", "TS71LP017", "TS71LP018", "TS71LP019", "TS71LP020", "TS71LP021", "TS71LP022", "TS71LP023", "TS71LP024", "TS71LP025", "TS71LP026", "TS71LP027", "TS71LP028", "TS71LP029", "TS71LR000", "TS71LR001", "TS71LR002", "TS71LR003", "TS71LR004", "TS71LR005", "TS71MA000", "TS71MH000", "TS71MH001", "TS71MH002", "TS71MH003", "TS71MH004", "TS71MH005", "TS71MH006", "TS71MH007", "TS71MH008", "TS71MH009", "TS71MH010", "TS71MH011", "TS71MH012", "TS71MH013", "TS71MH014", "TS71MH015", "TS71MH016", "TS71MH017", "TS71MX000", "TS71MX001", "TS71PA000", "TS71PA001", "TS71PA002", "TS71PA003", "TS71PA004", "TS71PA005", "TS71PA006", "TS71TC000", "TS71TC001", "TS71TC002", "TS71TF000", "TS72IG000", "TS72LB000", "TS72LB001", "TS72LB002", "TS72LB003", "TS72LB004", "TS72LB006", "TS72LP000", "TS72LP001", "TS72LP002", "TS72LP003", "TS72MD000", "TS72TF000", "TS74CA000", "TS74CA001", "TS74CA002", "TS74CA003", "TS74CA004", "TS74CA005", "TS74CA007", "TS74CB000", "TS74CB002", "TS74CC000", "TS74CC001", "TS74CC002", "TS74CD001", "TS74CD002", "TS74CD003", "TS74CD004", "TS74CD005", "TS74CE000", "TS74CE002", "TS74CF000", "TS74CF001", "TS74CF002", "TS74IG000", "TS74IG001", "TS74LB000", "TS74LB001", "TS74LB002", "TS74LB003", "TS74LB004", "TS74LB005", "TS74LB006", "TS74LB007", "TS74LB008", "TS74LB009", "TS74LB010", "TS74LB011", "TS74LB012", "TS74LB013", "TS74LB014", "TS74LB015", "TS74LB016", "TS74LB017", "TS74LB018", "TS74LB019", "TS74LB020", "TS74LB021", "TS74LB022", "TS74LB023", "TS74LE000", "TS74LE001", "TS74LH000", "TS74LH001", "TS74LH002", "TS74LH003", "TS74LH004", "TS74LH005", "TS74LH006", "TS74LH007", "TS74LH008", "TS74LH009", "TS74LH010", "TS74LH011", "TS74LH012", "TS74LH013", "TS74LH014", "TS74LH015", "TS74LH016", "TS74LH017", "TS74LH018", "TS74LH019", "TS74LH020", "TS74LH021", "TS74LH022", "TS74LH023", "TS74LP000", "TS74LP001", "TS74LP002", "TS74LP003", "TS74LP004", "TS74LP005", "TS74LP006", "TS74LP007", "TS74LP008", "TS74LP009", "TS74LP010", "TS74LP011", "TS74LR000", "TS74LR001", "TS74LR002", "TS74LR003", "TS74LS000", "TS74LS001", "TS74LS002", "TS74LS003", "TS74LS004", "TS74LS005", "TS74LS006", "TS74LS007", "TS74LS008", "TS74LS009", "TS74LS010", "TS74LS011", "TS74LS012", "TS74LS013", "TS74LS014", "TS74LS015", "TS74LS016", "TS74LS017", "TS74LS018", "TS74LS019", "TS74LS020", "TS74LS021", "TS74LS022", "TS74LS023", "TS74MA000", "TS74MF000", "TS74MH000", "TS74MH001", "TS74MH002", "TS74MH003", "TS74MH004", "TS74MH005", "TS74MH006", "TS74MH007", "TS74MH008", "TS74MH009", "TS74MH010", "TS74MH011", "TS74MH012", "TS74MH013", "TS74MH014", "TS74MH015", "TS74MH016", "TS74MH017", "TS74MH018", "TS74MH019", "TS74MH020", "TS74MH021", "TS74MH022", "TS74MH023", "TS74MH024", "TS74MH025", "TS74MX000", "TS74PA000", "TS74PA001", "TS74PA002", "TS74PA003", "TS74PA004", "TS74TC000", "TS74TC001", "TS74TC002", "TS74TC003", "TS74TC004", "TS74TF000", "TS75CA000", "TS75CA001", "TS75CB000", "TS75CC000", "TS75CD000", "TS75CE000", "TS75CF000", "TS75IG000", "TS75IG001", "TS75LB000", "TS75LB001", "TS75LB002", "TS75LB003", "TS75LB004", "TS75LB005", "TS75LB006", "TS75LB007", "TS75LB008", "TS75LB009", "TS75LB010", "TS75LB011", "TS75LB018", "TS75LB019", "TS75LB020", "TS75LB021", "TS75LB022", "TS75LB023", "TS75LB024", "TS75LB025", "TS75LB026", "TS75LB027", "TS75LB028", "TS75LB029", "TS75LE000", "TS75LE001", "TS75LE002", "TS75LE003", "TS75LP000", "TS75LP001", "TS75LP002", "TS75LP005", "TS75LP006", "TS75LP007", "TS75LP008", "TS75LP009", "TS75LP010", "TS75LP011", "TS75LP012", "TS75LP013", "TS75LP014", "TS75LP015", "TS75LP016", "TS75LP017", "TS75LR000", "TS75LR001", "TS75LR002", "TS75LR003", "TS75LR004", "TS75LR005", "TS75LR006", "TS75LR007", "TS75LS000", "TS75LS001", "TS75LS002", "TS75LS003", "TS75LS004", "TS75LS005", "TS75MA000", "TS75MA001", "TS75MD000", "TS75MD001", "TS75MH000", "TS75MH001", "TS75MH002", "TS75MH003", "TS75MH004", "TS75MH005", "TS75MH006", "TS75MH007", "TS75MH008", "TS75MH009", "TS75MH010", "TS75MH011", "TS75MH012", "TS75MH013", "TS75MH014", "TS75MX000", "TS75PA000", "TS75PA001", "TS75PA002", "TS75PA003", "TS75PL000", "TS75TC000", "TS75TC001", "TS75TF000", "TS76CA000", "TS77IG000", "TS77TC000", "TS78IG000", "TS78TC000", "TS79CA000", "TS79CG000", "TS79LB000", "TS79TC000", "TS79TF000", "TS82CA000", "TS82CA001", "TS82CB000", "TS82CD000", "TS82CE000", "TS82CF000", "TS82PA000", "TS82TF000", "TS83CA000", "TS83CA001", "TS83CA002", "TS83CA003", "TS83CB000", "TS83CC000", "TS83CD000", "TS83CD001", "TS83CF000", "TS83IG000", "TS83LB000", "TS83LB001", "TS83LB002", "TS83LB003", "TS83LB004", "TS83LB005", "TS83LB006", "TS83LB007", "TS83LB008", "TS83LB009", "TS83LB010", "TS83LB011", "TS83LB012", "TS83LB013", "TS83LB014", "TS83LB015", "TS83LB016", "TS83LB017", "TS83LB018", "TS83LB019", "TS83LB020", "TS83LB021", "TS83LB022", "TS83LE000", "TS83LE001", "TS83LH000", "TS83LH001", "TS83LH002", "TS83LH003", "TS83LH004", "TS83LH005", "TS83LH006", "TS83LH007", "TS83LH008", "TS83LH009", "TS83LH010", "TS83LP000", "TS83LP001", "TS83LP002", "TS83LP003", "TS83LP004", "TS83LP005", "TS83LP006", "TS83LP007", "TS83LP008", "TS83LP009", "TS83LP010", "TS83LP011", "TS83LP012", "TS83LP013", "TS83LP014", "TS83LP015", "TS83LP016", "TS83LP017", "TS83LP018", "TS83LR000", "TS83LR001", "TS83MX000", "TS83PI000", "TS83PI001", "TS83TF000", "TS99LB000", "TW00CA500", "TW00CB500", "TW00CD500", "TW00CE500", "TW00CF500", "TW00IG500", "TW00IG501", "TW00LB500", "TW01IS500", "TW02CA000", "TW02CA500", "TW02CB500", "TW02CD500", "TW02CE500", "TW02CF500", "TW02IG000", "TW02IG500", "TW02IG501", "TW02IG502", "TW02IG503", "TW02IG504", "TW02IG505", "TW02IG506", "TW02IS500", "TW02IS501", "TW02IS502", "TW02IS503", "TW02IS504", "TW02IS505", "TW02IS506", "TW02LB000", "TW02LB001", "TW02LB500", "TW02LB501", "TW02LP000", "TW02LP001", "TW02MG500", "TW02TF000", "UM00CA500", "UM00CB500", "UM00IG500", "UM00IG501", "UM00LB000", "UM00LB500", "UM00LB501", "UM00TF000", "UM01CA500", "UM01CB500", "UM01IG500", "UM01LB500", "UM01LS500", "UM02CA500", "UM02LB500", "UM03CA500", "UM03CB500", "UM03CD500", "UM03CE500", "UM03CF500", "UM03IG500", "UM03IG501", "UM03IG502", "UM03IG503", "UM03LB500", "UM03LB501", "UM03LB502", "UM03LP502", "UM03LS500", "UM05CA500", "UM05CB500", "UM05IG500", "UM05IG501", "UM05LB500", "UM05LB501", "UM05LB502", "UM05LB503", "UM07CA500", "UM07CB500", "UM07CD500", "UM07CE500", "UM07CF500", "UM07ID500", "UM07ID501", "UM07ID502", "UM07IG500", "UM07IG501", "UM07IS500", "UM07IS501", "UM07IS502", "UM07IS503", "UM07IS504", "UM07IS505", "UM07LB500", "UM07LB501", "UM07LB502", "UM07LB503", "UM07LB504", "UM07LB505", "UM07LP502", "UM07LP503", "UM07MA000", "UM07MA001", "UM07MA002", "UM07MA003", "UM07MA004", "UM08LB500", "UM08LB501", "UM09CA500", "UM09CB500", "UM09CD500", "UM09CE500", "UM09CE501", "UM09CF500", "UM09IG500", "UM09IG501", "UM09LB500", "UM09LB501", "UM09LP500", "UM09LP501", "UM10CA500", "UM10CD500", "UM10CE500", "UM10CE501", "UM10CF500", "UM10IG500", "UM10IG501", "UM10LB500", "UM10LB501", "UM10LP500", "UM10LP501", "UM10TF500", "UM11LB500", "UM12CA000", "UM12CA001", "UM12CA002", "UM12CA003", "UM12CB000", "UM12CD000", "UM12CD001", "UM12CE000", "UM12CE001", "UM12CE002", "UM12CF000", "UM12LB000", "UM12LB001", "UM12LB002", "UM12LB003", "UM12LB004", "UM12LB005", "UM12LB006", "UM12LB007", "UM12LB008", "UM12LB009", "UM12LB010", "UM12LB011", "UM12LB012", "UM12LB013", "UM12LB014", "UM12LB015", "UM12LB016", "UM12LB017", "UM12LB018", "UM12LB019", "UM12LB020", "UM12LB021", "UM12LE000", "UM12LE001", "UM12LE002", "UM12LH000", "UM12LH001", "UM12LH002", "UM12LH003", "UM12LH004", "UM12LH005", "UM12LH006", "UM12LH007", "UM12LP000", "UM12LP001", "UM12LP002", "UM12LP003", "UM12LP004", "UM12LP005", "UM12LP006", "UM12LP007", "UM12LP008", "UM12LP009", "UM12LP010", "UM12LP011", "UM12LP012", "UM12LP013", "UM12LP014", "UM12LP015", "UM12LP016", "UM12LR000", "UM12LR001", "UM12LR002", "UM12LR003", "UM12MH000", "UM12MH001", "UM12MH002", "UM12MH003", "UM12MH004", "UM12MH005", "UM12PA000", "UM12PA001", "UM12TC000", "UM12TC001", "UM12TC002", "UM12TC003", "UM12TC004", "UM12TC005", "UM12TF000", "UM13CA000", "UM13CA001", "UM13CB000", "UM13CD000", "UM13CE000", "UM13CF000", "UM13LB000", "UM13LB001", "UM13LB002", "UM13LB003", "UM13LB004", "UM13LB005", "UM13LB006", "UM13LB007", "UM13LB008", "UM13LB009", "UM13LB010", "UM13LB011", "UM13LB012", "UM13LB013", "UM13LE000", "UM13LE001", "UM13LH000", "UM13LH001", "UM13LH002", "UM13LH003", "UM13LH004", "UM13LH005", "UM13LH006", "UM13LP000", "UM13LP001", "UM13LP002", "UM13LP003", "UM13LS000", "UM13LS001", "UM13LS002", "UM13LS003", "UM13LS004", "UM13LS005", "UM13LS006", "UM13MH000", "UM13MH001", "UM13MH002", "UM13PA000", "UM13PL000", "UM13TC000", "UM13TC001", "UM13TC002", "UM13TC003", "UM13TC004", "UM13TC005", "UM13TC006", "UM13TC007", "UM13TF000", "UM15TC000", "UM16LB000", "UM16TF000", "UM17CA000", "UM17CB000", "UM17CD000", "UM17CE000", "UM17CF000", "UM17LB000", "UM17LB001", "UM17LB002", "UM17LB003", "UM17LB004", "UM17LB005", "UM17LB006", "UM17LB007", "UM17LB008", "UM17LB009", "UM17LB010", "UM17LB011", "UM17LE000", "UM17LE001", "UM17LH000", "UM17LH001", "UM17LH002", "UM17LH003", "UM17LH004", "UM17LH005", "UM17LP000", "UM17LP001", "UM17LP002", "UM17LP003", "UM17LP004", "UM17LP005", "UM17LP006", "UM17LP007", "UM17MH000", "UM17MH001", "UM17PA000", "UM17TC000", "UM17TF000", "UM18CA000", "UM18CB000", "UM18CD000", "UM18CE000", "UM18CF000", "UM18LB000", "UM18LB001", "UM18LB002", "UM18LB003", "UM18LB004", "UM18LB005", "UM18LB006", "UM18LB007", "UM18LB008", "UM18LB009", "UM18LE000", "UM18LE001", "UM18LP000", "UM18LP001", "UM18LP002", "UM18LP003", "UM18LP004", "UM18LP005", "UM18PA000", "UM18PL000", "UM18TC000", "UM18TF000", "UM19CA000", "UM19CB000", "UM19CD000", "UM19CE000", "UM19MH000", "UM19MH001", "UM19PA000", "UM19TC000", "UM20CA000", "UM20CD000", "UM20CE000", "UM20CF000", "UM20LB000", "UM20LB001", "UM20LB002", "UM20LB003", "UM20LB004", "UM20LE000", "UM20LE001", "UM20LP000", "UM20LP001", "UM20LP002", "UM20LP003", "UM20LP004", "UM20LP005", "UM20LS000", "UM20TC000", "UM20TC001", "UM20TF000", "UM21CA000", "UM21CD000", "UM21CE000", "UM21CF000", "UM21LB000", "UM21LB001", "UM21LB002", "UM21LB003", "UM21LB004", "UM21LB005", "UM21LB006", "UM21LB007", "UM21LB008", "UM21LB009", "UM21LB010", "UM21LB011", "UM21LB012", "UM21LE000", "UM21LE001", "UM21LE003", "UM21LP000", "UM21LP001", "UM21LP002", "UM21LP003", "UM21LP004", "UM21LP005", "UM21LP008", "UM21MA000", "UM21MX000", "UM21TC000", "UM21TC001", "UM21TC002", "UM21TC003", "UM21TF000", "UM22CA000", "UM22CA001", "UM22CB000", "UM22CC000", "UM22CD000", "UM22CD001", "UM22CE000", "UM22CF000", "UM22LB000", "UM22LB001", "UM22LB002", "UM22LB003", "UM22LB004", "UM22LB005", "UM22LB006", "UM22LB007", "UM22LB008", "UM22LB009", "UM22LB010", "UM22LB011", "UM22LB012", "UM22LB013", "UM22LB014", "UM22LB015", "UM22LB016", "UM22LB017", "UM22LB018", "UM22LB019", "UM22LB020", "UM22LB021", "UM22LB022", "UM22LB023", "UM22LB024", "UM22LB025", "UM22LB026", "UM22LB027", "UM22LB028", "UM22LB029", "UM22LB030", "UM22LB031", "UM22LB032", "UM22LB033", "UM22LB034", "UM22LB035", "UM22LB036", "UM22LB037", "UM22LB038", "UM22LB039", "UM22LB040", "UM22LB041", "UM22LB042", "UM22LB043", "UM22LB044", "UM22LB045", "UM22LB046", "UM22LB047", "UM22LB048", "UM22LB049", "UM22LB050", "UM22LB051", "UM22LB052", "UM22LB053", "UM22LB054", "UM22LB055", "UM22LB056", "UM22LB057", "UM22LB058", "UM22LB059", "UM22LB060", "UM22LB061", "UM22LB062", "UM22LB063", "UM22LB064", "UM22LB065", "UM22LB066", "UM22LB067", "UM22LB068", "UM22LB069", "UM22LB070", "UM22LB071", "UM22LB072", "UM22LB073", "UM22LB074", "UM22LB075", "UM22LB076", "UM22LB077", "UM22LB078", "UM22LB079", "UM22LB080", "UM22LB081", "UM22LB082", "UM22LB083", "UM22LE000", "UM22LE001", "UM22LE002", "UM22LE003", "UM22LE004", "UM22LE005", "UM22LH000", "UM22LH001", "UM22LH002", "UM22LH003", "UM22LH004", "UM22LH005", "UM22LH006", "UM22LH007", "UM22LH008", "UM22LH009", "UM22LH010", "UM22LH011", "UM22LH012", "UM22LH013", "UM22LH014", "UM22LH015", "UM22LH016", "UM22LH017", "UM22LH018", "UM22LH019", "UM22LH020", "UM22LH021", "UM22LH022", "UM22LH023", "UM22LH024", "UM22LH025", "UM22LH026", "UM22LH027", "UM22LH028", "UM22LH029", "UM22LH030", "UM22LH031", "UM22LH032", "UM22LH033", "UM22LH034", "UM22LH035", "UM22LH036", "UM22LH037", "UM22LH038", "UM22LH039", "UM22LH040", "UM22LH041", "UM22LH042", "UM22LH043", "UM22LH044", "UM22LH045", "UM22LH046", "UM22LH047", "UM22LH048", "UM22LH049", "UM22LH050", "UM22LH051", "UM22LH052", "UM22LH053", "UM22LH054", "UM22LH055", "UM22LH056", "UM22LH057", "UM22LH058", "UM22LH059", "UM22LH060", "UM22LH061", "UM22LH062", "UM22LH063", "UM22LH064", "UM22LH065", "UM22LH066", "UM22LH067", "UM22LH068", "UM22LH069", "UM22LH070", "UM22LH071", "UM22LH072", "UM22LH073", "UM22LH074", "UM22LH075", "UM22LH076", "UM22LH077", "UM22LH078", "UM22LH079", "UM22LH080", "UM22LH081", "UM22LH082", "UM22LH083", "UM22LP000", "UM22LP001", "UM22LP002", "UM22LP003", "UM22LP004", "UM22LP005", "UM22LP006", "UM22LP007", "UM22LP008", "UM22LP009", "UM22LP010", "UM22LP011", "UM22LP012", "UM22LP013", "UM22LP014", "UM22LP015", "UM22LP016", "UM22LP017", "UM22LP018", "UM22LP019", "UM22LP020", "UM22LP021", "UM22LP022", "UM22LP023", "UM22LP024", "UM22LP025", "UM22LP026", "UM22LP027", "UM22LP028", "UM22LP029", "UM22LP030", "UM22LP031", "UM22LP032", "UM22LP033", "UM22LP034", "UM22LP035", "UM22LP036", "UM22LP037", "UM22LP038", "UM22LP039", "UM22LP040", "UM22LP041", "UM22LP042", "UM22LP043", "UM22LP044", "UM22LP045", "UM22LP046", "UM22LP047", "UM22LP048", "UM22LP049", "UM22LP050", "UM22LP051", "UM22LP052", "UM22LP053", "UM22LR000", "UM22LR001", "UM22LR002", "UM22LR003", "UM22LR004", "UM22LR005", "UM22LR006", "UM22LR007", "UM22LR008", "UM22LR009", "UM22LR010", "UM22LR011", "UM22MH000", "UM22MH001", "UM22MH002", "UM22MH003", "UM22MX000", "UM22PA000", "UM22PA001", "UM22PL000", "UM22TC000", "UM22TC001", "UM22TC002", "UM22TF000", "UM23LB000", "UM24CA000", "UM24CD000", "UM24CF000", "UM24LB000", "UM24LB001", "UM24LB002", "UM24LB003", "UM24LB004", "UM24LB005", "UM24LB006", "UM24LB007", "UM24LB008", "UM24LB009", "UM24LB010", "UM24LB011", "UM24LB012", "UM24LB013", "UM24LB014", "UM24LB015", "UM24LB016", "UM24LE000", "UM24LE001", "UM24LH000", "UM24LH001", "UM24LH002", "UM24LH003", "UM24LH004", "UM24LH005", "UM24LH006", "UM24LH007", "UM24LH008", "UM24LH009", "UM24LH010", "UM24LH011", "UM24LH012", "UM24LH013", "UM24LH014", "UM24LH015", "UM24LP000", "UM24LP001", "UM24LP002", "UM24LP003", "UM24LP004", "UM24LP005", "UM24LP006", "UM24LP007", "UM24LP008", "UM24LP009", "UM24LP010", "UM24LP011", "UM24LP012", "UM24LS000", "UM24LS001", "UM24LS002", "UM24LS003", "UM24LS004", "UM24LS005", "UM24LS006", "UM24LS007", "UM24LS008", "UM24LS009", "UM24LS010", "UM24LS011", "UM24LS012", "UM24LS013", "UM24LS014", "UM24LS015", "UM24TC000", "UM24TC001", "UM24TF000", "UM25CA000", "UM25CD000", "UM25CF000", "UM25LB000", "UM25LB001", "UM25LB002", "UM25LB003", "UM25LB004", "UM25LB005", "UM25LB006", "UM25LB007", "UM25LB008", "UM25LB009", "UM25LB011", "UM25LB012", "UM25LB013", "UM25LB014", "UM25LB015", "UM25LB016", "UM25LB018", "UM25LB019", "UM25LE000", "UM25LE001", "UM25LE002", "UM25LE003", "UM25LE004", "UM25LP000", "UM25LP001", "UM25LP002", "UM25LP003", "UM25LP004", "UM25LP005", "UM25LP006", "UM25LP007", "UM25LP008", "UM25LP009", "UM25LP010", "UM25LP011", "UM25LP012", "UM25MX000", "UM25TC000", "UM25TF000", "UM28CA000", "UM28CA001", "UM28CB000", "UM28CD000", "UM28CE000", "UM28CF000", "UM28LB000", "UM28LB001", "UM28LB002", "UM28LB003", "UM28LB004", "UM28LB005", "UM28LB006", "UM28LB007", "UM28LB008", "UM28LB009", "UM28LB010", "UM28LB011", "UM28LB012", "UM28LB013", "UM28LB014", "UM28LB015", "UM28LE000", "UM28LE001", "UM28LH000", "UM28LH001", "UM28LH002", "UM28LH003", "UM28LH004", "UM28LH005", "UM28LH006", "UM28LH007", "UM28LH008", "UM28LH009", "UM28LH010", "UM28LH011", "UM28LH012", "UM28LH013", "UM28LH014", "UM28LH015", "UM28LP000", "UM28LP001", "UM28LP002", "UM28LP003", "UM28LS000", "UM28LS001", "UM28LS002", "UM28LS003", "UM28LS004", "UM28LS005", "UM28LS006", "UM28LS007", "UM28LS008", "UM28LS009", "UM28LS010", "UM28LS011", "UM28LS012", "UM28LS013", "UM28LS014", "UM28LS015", "UM28TC000", "UM28TC001", "UM28TF000", "UM29CA000", "UM29CA001", "UM29CB000", "UM29CC000", "UM29CD000", "UM29CD001", "UM29CE000", "UM29CF000", "UM29LB000", "UM29LB001", "UM29LB002", "UM29LB003", "UM29LB004", "UM29LB005", "UM29LB006", "UM29LB007", "UM29LB008", "UM29LB009", "UM29LB010", "UM29LB011", "UM29LB012", "UM29LB013", "UM29LB014", "UM29LB015", "UM29LB016", "UM29LB017", "UM29LB018", "UM29LB019", "UM29LB020", "UM29LB021", "UM29LB022", "UM29LB023", "UM29LB024", "UM29LB025", "UM29LB026", "UM29LB027", "UM29LB028", "UM29LB029", "UM29LB030", "UM29LB031", "UM29LB032", "UM29LB033", "UM29LB034", "UM29LB035", "UM29LB036", "UM29LB037", "UM29LB038", "UM29LB039", "UM29LB040", "UM29LB041", "UM29LB042", "UM29LB043", "UM29LB044", "UM29LE000", "UM29LE001", "UM29LE002", "UM29LE003", "UM29LE004", "UM29LE005", "UM29LE006", "UM29LE007", "UM29LE008", "UM29LH000", "UM29LH001", "UM29LH002", "UM29LH003", "UM29LH004", "UM29LH005", "UM29LH006", "UM29LH007", "UM29LH008", "UM29LH009", "UM29LH010", "UM29LH011", "UM29LH012", "UM29LH013", "UM29LH014", "UM29LH015", "UM29LH016", "UM29LH017", "UM29LH018", "UM29LH019", "UM29LH020", "UM29LH021", "UM29LH022", "UM29LH023", "UM29LH024", "UM29LH025", "UM29LH026", "UM29LH027", "UM29LH028", "UM29LH029", "UM29LH030", "UM29LH031", "UM29LH032", "UM29LH033", "UM29LH034", "UM29LH035", "UM29LH036", "UM29LH037", "UM29LH038", "UM29LH039", "UM29LH040", "UM29LH041", "UM29LH042", "UM29LH043", "UM29LH044", "UM29LP000", "UM29LP001", "UM29LP002", "UM29LP003", "UM29LP004", "UM29LP005", "UM29LP006", "UM29LP007", "UM29LP008", "UM29LP009", "UM29LP010", "UM29LP011", "UM29LP012", "UM29LP013", "UM29LP014", "UM29LP015", "UM29LP016", "UM29LP017", "UM29LP018", "UM29LP019", "UM29LP020", "UM29LP021", "UM29LP022", "UM29LP023", "UM29LP024", "UM29LP025", "UM29LP026", "UM29LP027", "UM29LP028", "UM29LP029", "UM29LR000", "UM29LR001", "UM29LR002", "UM29LR003", "UM29LR004", "UM29LR005", "UM29MH000", "UM29MH001", "UM29PA000", "UM29TC000", "UM29TC001", "UM29TC002", "UM29TF000", "UM31CA000", "UM31CA001", "UM31CA002", "UM31CA003", "UM31CB000", "UM31CC000", "UM31CC001", "UM31CD000", "UM31CD001", "UM31CE000", "UM31CF000", "UM31LB000", "UM31LB001", "UM31LB002", "UM31LB003", "UM31LB004", "UM31LB005", "UM31LB006", "UM31LB007", "UM31LB008", "UM31LB009", "UM31LB010", "UM31LB011", "UM31LB012", "UM31LB013", "UM31LB014", "UM31LB015", "UM31LB016", "UM31LB017", "UM31LB018", "UM31LB019", "UM31LB020", "UM31LB021", "UM31LB022", "UM31LB023", "UM31LB024", "UM31LB025", "UM31LB026", "UM31LB027", "UM31LB028", "UM31LB029", "UM31LB030", "UM31LE000", "UM31LE001", "UM31LH000", "UM31LH001", "UM31LH002", "UM31LH003", "UM31LH004", "UM31LH005", "UM31LH006", "UM31LH007", "UM31LH008", "UM31LH009", "UM31LH010", "UM31LH011", "UM31LH012", "UM31LH013", "UM31LH014", "UM31LH015", "UM31LH016", "UM31LH017", "UM31LH018", "UM31LH019", "UM31LP000", "UM31LP001", "UM31LP002", "UM31LP003", "UM31LP004", "UM31LP005", "UM31LP006", "UM31LP007", "UM31LP008", "UM31LP009", "UM31LP010", "UM31LP011", "UM31LP012", "UM31LP013", "UM31LP014", "UM31LP015", "UM31LP016", "UM31LP017", "UM31LP018", "UM31LP019", "UM31LP020", "UM31LP021", "UM31LP022", "UM31LP023", "UM31LP024", "UM31LP025", "UM31LP026", "UM31LP027", "UM31LP028", "UM31LP029", "UM31LP030", "UM31LR000", "UM31LR001", "UM31LR002", "UM31LR003", "UM31MX000", "UM31TF000", "VS00CA500", "VS00LB500", "VS00LS000", "VS00LS001", "VS00LS002", "VS00TF000", "VS00TF001", "VS01LB000", "VS01LB500", "VS01LP000", "VS01TF000", "VS02CA000", "VS02CA001", "VS02CG000", "VS02LB001", "VS02TF000", "VS03LB000", "VS03TF000", "XL00CA000", "XL00CE000", "XL00LB000", "XL00LB001", "XL00LB002", "XL00LB003", "XL00LB004", "XL00LB005", "XL00LE000", "XL00LE001", "XL00LP000", "XL00LP001", "XL00MF000", "XL00MH000", "XL01CA000", "XL01CE000", "XL01CF001", "XL01IG000", "XL01LB000", "XL01LB001", "XL01LB002", "XL01LB003", "XL01LB004", "XL01LB005", "XL01LE000", "XL01LE001", "XL01LH000", "XL01LH001", "XL01LH002", "XL01LP000", "XL01LP001", "XL01LP002", "XL01LR000", "XL01MF000", "XL01MH000", "XL01PS000", "XL01TC000", "XL01TF000", "XM00CA000", "XM00CB000", "XM00CD000", "XM00CE000", "XM00CF000", "XM00IG000", "XM00LB000", "XM00LB001", "XM00LB002", "XM00LB003", "XM00LB004", "XM00LE000", "XM00LE001", "XM00LP000", "XM00LP001", "XM00LP002", "XM00LP003", "XM00TC000", "XM00TF000" ],
      "date" : 1662994440000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005153:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662994440220197409,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005153/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662994433344,
      "syssize" : 63,
      "sysdate" : 1662994440000,
      "haslayout" : "1",
      "topparent" : "5333484",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5333484,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Physical IP|Embedded Memory", "Physical IP|Memory Compilers|Single Port SRAM Compilers", "Physical IP|Memory Compilers|Dual Port SRAM Compilers", "Physical IP|Memory Compilers|Single Port RF Compilers", "Physical IP|Memory Compilers|Two Port RF Compilers", "Physical IP|Memory Compilers|ROM Compilers", "IP Products|Physical IP|Interface", "Physical IP|IO Products", "Physical IP|Logic Libraries|Logic Libraries Base Kit", "IP Products|Physical IP|Logic", "Physical IP|Logic Libraries|Logic Libraries PMK Kit", "Physical IP|Routing Kits", "Physical IP|Logic Libraries|Logic Libraries ECO Kit", "Physical IP|Memory FCIs", "Physical IP|Logic Libraries|Logic Libraries HPK Kit", "Physical IP|POP Products", "Physical IP|Logic Libraries|Logic Libraries RKLO Kit", "Physical IP|Logic Libraries|Logic Libraries Supplemental Cell Kit", "Physical IP|Memory Compilers|Two Port SRAM Compilers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|DesignStart", "IP Products|DesignStart|Physical IP", "IP Products|Physical IP", "IP Products|Physical IP|Embedded Memory", "IP Products|Physical IP|Interface", "IP Products|Physical IP|Logic" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662994440000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005153/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005153/1-0/?lang=en",
      "modified" : 1662994327000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662994440220197409,
      "uri" : "https://developer.arm.com/documentation/ka005153/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Does Arm provide physical implementation guidelines for Arm logic, memory IP?",
    "Uri" : "https://developer.arm.com/documentation/ka005153/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005153/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005153/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005153/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What uncertainty should I apply to memory IPs?",
    "uri" : "https://developer.arm.com/documentation/ka005152/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005152/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005152/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005152/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "What uncertainty should I apply to memory IPs? ",
      "document_number" : "ka005152",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5321349",
      "sysurihash" : "EhTFrylrzOmZVSEu",
      "urihash" : "EhTFrylrzOmZVSEu",
      "sysuri" : "https://developer.arm.com/documentation/ka005152/1-0/en",
      "systransactionid" : 965287,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1662994341000,
      "topparentid" : 5321349,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662994386000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fa3e24a5e02d07b2675", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1918e527a03a85ed271", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1938e527a03a85ed272", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1958e527a03a85ed274", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba196cd74e712c449726f", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1988e527a03a85ed276", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b2678", "5eec6e98e24a5e02d07b25ca|5fbba199cd74e712c4497271", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba187cd74e712c4497264", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b267a", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba1898e527a03a85ed26c", "5eec6e98e24a5e02d07b25ca|5fbba19bcd74e712c4497273", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18b8e527a03a85ed26e", "5eec6e98e24a5e02d07b25ca|5fbba19dcd74e712c4497275", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18acd74e712c4497266", "5eec6e98e24a5e02d07b25ca|5fbba19a8e527a03a85ed278", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18dcd74e712c4497268", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18e8e527a03a85ed270", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba194cd74e712c449726d" ],
      "documenttype" : "html",
      "sysindexeddate" : 1662994433000,
      "permanentid" : "79c36175af7299480d15a1c30dc274741da080f2a0084df371eba640effb",
      "syslanguage" : [ "English" ],
      "itemid" : "631f47d2defc2c309b711bec",
      "transactionid" : 965287,
      "title" : "What uncertainty should I apply to memory IPs? ",
      "products" : [ "AN00CA000", "AN00CB000", "AN00CD000", "AN00CE000", "AN00CF000", "AN00IG000", "AN00IG001", "AN00IG002", "AN00LB000", "AN00LB001", "AN00LB002", "AN00LB003", "AN00LP000", "AN00LP001", "AN00LP002", "AN00LP003", "AN00TC000", "AN00TF000", "CH00CA000", "CH00CB000", "CH00CD000", "CH00CE000", "CH00CF000", "CH00CG000", "CH00IG000", "CH00IG001", "CH00LB000", "CH00LP000", "CH00TC000", "CH00TF000", "CP00CA000", "CP00CA001", "CP00CA002", "CP00CA003", "CP00CA004", "CP00CB000", "CP00CB001", "CP00CD000", "CP00CE000", "CP00CE001", "CP00CF000", "CP00LB000", "CP00LB001", "CP00LB002", "CP00LB003", "CP00LB004", "CP00LB005", "CP00LB006", "CP00LB007", "CP00LB008", "CP00LE000", "CP00LE001", "CP00LE002", "CP00LP000", "CP00LP001", "CP00LP002", "CP00LP003", "CP00LP004", "CP00LP005", "CP00LP006", "CP00LP007", "CP00LP008", "CP00MH000", "CP00TC000", "CP00TC001", "CP00TC002", "CP11CA003", "CP18CA000", "CP18CA001", "CP18CB000", "CP18CD000", "CP18CD001", "CP18CE000", "CP18CF000", "CP18ID000", "CP18ID001", "CP18IG000", "CP18LB000", "CP18LB001", "CP18LB002", "CP18LB003", "CP18LB004", "CP18LB005", "CP18LE000", "CP18LE001", "CP18LH000", "CP18LH001", "CP18LH002", "CP18LP000", "CP18LP001", "CP18LP002", "CP18LP003", "CP18LP004", "CP18LP005", "CP18MH000", "CP18MH001", "CP18MH002", "CP18PA000", "CP18TF000", "CP21CA000", "CP21CA001", "CP21CA002", "CP21CB000", "CP21CB001", "CP21CD000", "CP21CD001", "CP21CD002", "CP21CE000", "CP21CE001", "CP21CF000", "CP21ID000", "CP21ID001", "CP21IG000", "CP21LB000", "CP21LB001", "CP21LB002", "CP21LB003", "CP21LB004", "CP21LB005", "CP21LB006", "CP21LB007", "CP21LB008", "CP21LB009", "CP21LB010", "CP21LB011", "CP21LB012", "CP21LB013", "CP21LB014", "CP21LB015", "CP21LB016", "CP21LB017", "CP21LB018", "CP21LB019", "CP21LB020", "CP21LE000", "CP21LE001", "CP21LH000", "CP21LH001", "CP21LH002", "CP21LH003", "CP21LH004", "CP21LH005", "CP21LH006", "CP21LH007", "CP21LH008", "CP21LH009", "CP21LP000", "CP21LP001", "CP21LP002", "CP21LP003", "CP21LP004", "CP21LP005", "CP21LP006", "CP21LP007", "CP21LP008", "CP21LP009", "CP21LP010", "CP21LP011", "CP21LR000", "CP21LR001", "CP21LR002", "CP21LR003", "CP21LR004", "CP21LR005", "CP21LR006", "CP21LR007", "CP21LR008", "CP21LR009", "CP21LR010", "CP21LR011", "CP21LS000", "CP21LS001", "CP21LS002", "CP21LS003", "CP21LS004", "CP21MH000", "CP21MH001", "CP21PA000", "CP21TC000", "CP21TC001", "CP21TC003", "CP21TC004", "CP21TC005", "CP21TC006", "CP21TF000", "CP21TF001", "CP35CA000", "CP35CA001", "CP35CD000", "CP35CE000", "CP35CF000", "CP35IG000", "CP35LB000", "CP35LB001", "CP35LB002", "CP35LB003", "CP35LB004", "CP35LB005", "CP35LB006", "CP35LB007", "CP35LB008", "CP35LB009", "CP35LB010", "CP35LB011", "CP35LB012", "CP35LB013", "CP35LE000", "CP35LE001", "CP35LE002", "CP35LE003", "CP35LE004", "CP35LE005", "CP35LE006", "CP35LE007", "CP35LE008", "CP35LE009", "CP35LE010", "CP35LE011", "CP35LH000", "CP35LH001", "CP35LH002", "CP35LH003", "CP35LH004", "CP35LH005", "CP35LH006", "CP35LH007", "CP35LH008", "CP35LH009", "CP35LH010", "CP35LH011", "CP35LP000", "CP35LP001", "CP35LP002", "CP35LP003", "CP35LP004", "CP35LP005", "CP35LP006", "CP35LP007", "CP35LP008", "CP35LP009", "CP35LP010", "CP35LP011", "CP35LP012", "CP35LP013", "CP35LR000", "CP35LR001", "CP35LR002", "CP35LR003", "CP35LR004", "CP35LR005", "CP35LS000", "CP35LS001", "CP35LS002", "CP35LS003", "CP35LS004", "CP35LS005", "CP35LS006", "CP35LS007", "CP35LS008", "CP35LS009", "CP35LS010", "CP35LS011", "CP35LS012", "CP35LS013", "CP35LS014", "CP35LS015", "CP35LS016", "CP35LS024", "CP35LS025", "CP35LS026", "CP35LS027", "CP35LS028", "CP35LS029", "CP35LS030", "CP35LS031", "CP35LS032", "CP35LS033", "CP35LS034", "CP35LS035", "CP35LS036", "CP35LS037", "CP35MH000", "CP35MH001", "CP35PA000", "CP35TC000", "CP35TF000", "CS00IG500", "CS00LB500", "CS01CA500", "CS01CB500", "CS01CG500", "CS01IG500", "CS01IG501", "CS01LB500", "CS02CA500", "CS02CB500", "CS02CD500", "CS02CE500", "CS02CG500", "CS02IG500", "CS02IG501", "CS02LB500", "CS03LB500", "CS04CA500", "CS04CA501", "CS04CA502", "CS04CA503", "CS04CA504", "CS04CA505", "CS04CB500", "CS04CB501", "CS04CB502", "CS04CD500", "CS04CD501", "CS04CE500", "CS04CE501", "CS04CE502", "CS04CF500", "CS04CG500", "CS04IG500", "CS04IG501", "CS04LB500", "CS04LB501", "CS04LB502", "CS04LB503", "CS04LB504", "CS04LB505", "CS04LB506", "CS04LB507", "CS04LB508", "CS04LB509", "CS04LE501", "CS04LE502", "CS04LE505", "CS04LP501", "CS04LP502", "CS04LP503", "CS04LP504", "CS04LP505", "CS04LP506", "CS04LP507", "CS04LP508", "CS04LP509", "CS04MH500", "CS04MX000", "CS04TF500", "CS05IG500", "CS05LB000", "CS05LB500", "CS05LP000", "CS05TF000", "CS06CA500", "CS06CD500", "CS06CE500", "CS06CE501", "CS06CG500", "CS06LB500", "CS06LB501", "CS07CA500", "CS07CA501", "CS07CA502", "CS07CB500", "CS07CB501", "CS07CB502", "CS07CB503", "CS07CD500", "CS07CD501", "CS07CD502", "CS07CE500", "CS07CE501", "CS07CE502", "CS07CF500", "CS07CG500", "CS07IG500", "CS07IG501", "CS07LB500", "CS07LB501", "CS07LB502", "CS07LB503", "CS07LB504", "CS07LB505", "CS07LB506", "CS08LB500", "CS08TF500", "CS09CA500", "CS09CA501", "CS09CB500", "CS09CD500", "CS09CE500", "CS09CF000", "CS09CG500", "CS09IG500", "CS09IG501", "CS09LB000", "CS09LB001", "CS09LB500", "CS09LB501", "CS09LB506", "CS09LP000", "CS09TF000", "CS10CA500", "CS10CA501", "CS10CA502", "CS10CA503", "CS10CA504", "CS10CA505", "CS10CA506", "CS10CB500", "CS10CB501", "CS10CB502", "CS10CD500", "CS10CE500", "CS10CF500", "CS10IG500", "CS10IG501", "CS10LB500", "CS10LB501", "CS10LB502", "CS10LB503", "CS10LB504", "CS10LB505", "CS10LE500", "CS10LE501", "CS10LP500", "CS10LP501", "CS10LP502", "CS10LP503", "CS10LP504", "CS10MH500", "CS11CA500", "CS11CA501", "CS11CA502", "CS11CA503", "CS11CA504", "CS11CB500", "CS11CB501", "CS11CD500", "CS11CE500", "CS11CF500", "CS11IG500", "CS11LB500", "CS11LB501", "CS11LB502", "CS11LB503", "CS11LB504", "CS11LB505", "CS11LB506", "CS11LE500", "CS11LE501", "CS11LP500", "CS11LP501", "CS11LP502", "CS11LP503", "CS11LP504", "CS11LP505", "CS11LS507", "CS11LS508", "CS11LS509", "CS11TC000", "CS11TC001", "CS12CA500", "CS12CA501", "CS12CB500", "CS12CD500", "CS12CE500", "CS12CF500", "CS12ID500", "CS12ID501", "CS12ID502", "CS12ID503", "CS12IG500", "CS12IG501", "CS12IG502", "CS12IG503", "CS12IG504", "CS12IG505", "CS12IS500", "CS12IS501", "CS12IS502", "CS12IS503", "CS12IS504", "CS12IS505", "CS12IS506", "CS12IS507", "CS12LB500", "CS12LB501", "CS12LB502", "CS12LB503", "CS12LB504", "CS12LB505", "CS12LP500", "CS12LP501", "CS12LP502", "CS12LP503", "CS12LP504", "CS12LP505", "CS12TF500", "CS13CA502", "CS13CA503", "CS13CA504", "CS13CB501", "CS13CB502", "CS13CD501", "CS13CE501", "CS13CF500", "CS13IG502", "CS13IG503", "CS13IG504", "CS13IG505", "CS13IS500", "CS13IS501", "CS13IS502", "CS13IS503", "CS13IS504", "CS13IS505", "CS13LB502", "CS13LB503", "CS13LB504", "CS13LB505", "CS13LP500", "CS13LP501", "CS13LP502", "CS13LP503", "CS13TF500", "CS14CA500", "CS14CA501", "CS14CB500", "CS14CB501", "CS14CB502", "CS14CD500", "CS14CE501", "CS14CF500", "CS14IG500", "CS14IG501", "CS14LB500", "CS14LB502", "CS14LB503", "CS14LB504", "CS16CA500", "CS16CB500", "CS16CD500", "CS16CE500", "CS16CG500", "CS16IG500", "CS16IG501", "CS16LB000", "CS16LB500", "CS16LB501", "CS16LP000", "CS16TF000", "CS18CA500", "CS18CA501", "CS18CB500", "CS18CD500", "CS18CE500", "CS18CF500", "CS18IG500", "CS18LB500", "CS18LB501", "CS18LB502", "CS18LB503", "CS18LB504", "CS18LB505", "CS18LE000", "CS18LE501", "CS18LH500", "CS18LP500", "CS18LP501", "CS18LP502", "CS18LP503", "CS18LP504", "CS18LP505", "CS18MH500", "CS18TF500", "CS19CA000", "CS19CA001", "CS19CB000", "CS19CD000", "CS19CE000", "CS19CF000", "CS19CG000", "CS19LB000", "CS19LB001", "CS19LB002", "CS19LB003", "CS19LP000", "CS19LP001", "CS19TC000", "CS19TF000", "CS21CA000", "CS21CA001", "CS21CB000", "CS21CD000", "CS21CD001", "CS21CE000", "CS21CF000", "CS21IG000", "CS21LB000", "CS21LB001", "CS21LB002", "CS21LB003", "CS21LB004", "CS21LB005", "CS21LE000", "CS21LE001", "CS21LH000", "CS21LP000", "CS21LP001", "CS21LP002", "CS21LP003", "CS21LP004", "CS21LP005", "CS21TF000", "DE00CA500", "DE00CB500", "DE00CD500", "DE00CE500", "DE00CG500", "DE00IG500", "DE00IG501", "DE00LB500", "DE00LB501", "DE01CA500", "DE01CB500", "DE01CD000", "DE01CE000", "DE01IG500", "DE01LB500", "DE02CA500", "DE02CB500", "DE02CD500", "DE02CE000", "DE02CE500", "DE02CG500", "DE02LB500", "DE02LB501", "DE02LP500", "DE02TC000", "DE02TC001", "DE02TF000", "DE04CA000", "FJ00LB500", "FJ00LB501", "FJ00LB502", "FS00CA500", "FS00CB500", "FS00CE500", "FS00CG500", "FS00IG500", "FS00LB500", "FS01CA500", "FS01CB500", "FS01CE500", "FS01CG500", "FS01IG500", "FS01IG501", "FS01IS500", "FS01LB500", "FS02CA500", "FS02CB500", "FS02CD500", "FS02CE500", "FS02CG500", "FS02IG500", "FS02IG501", "FS02LB500", "FS03CA500", "FS03CB500", "FS03CD500", "FS03CE500", "FS03CG500", "FS03IG500", "FS03IG501", "FS03LB500", "FS03LB501", "FS04CA500", "FS04CB500", "FS04IG500", "FS04LB500", "FS05CA500", "FS05CB500", "FS05IG500", "FS05LB500", "GD00TF000", "GE00LB000", "GF00CA000", "GF00CA001", "GF00CA002", "GF00CB000", "GF00CD000", "GF00CD001", "GF00CE000", "GF00CE001", "GF00CE002", "GF00CE003", "GF00CF000", "GF00IG000", "GF00IG001", "GF00LB000", "GF00LB001", "GF00LB002", "GF00LB003", "GF00LB004", "GF00LB005", "GF00LB006", "GF00LB007", "GF00LB008", "GF00LB009", "GF00LB010", "GF00LB011", "GF00LB012", "GF00LB013", "GF00LB014", "GF00LB015", "GF00LB016", "GF00LB017", "GF00LB018", "GF00LB019", "GF00LE000", "GF00LE001", "GF00LH000", "GF00LH001", "GF00LH002", "GF00LP000", "GF00LP001", "GF00LP002", "GF00LP003", "GF00LP004", "GF00LP005", "GF00LP006", "GF00LP007", "GF00LP008", "GF00LP009", "GF00LP010", "GF00LP011", "GF00LP012", "GF00LP013", "GF00LP014", "GF00LP015", "GF00LP016", "GF00LP017", "GF00LR000", "GF00LR001", "GF00LR002", "GF00LR003", "GF00LR004", "GF00LR005", "GF00LR006", "GF00LR007", "GF00MA000", "GF00MA002", "GF00MD000", "GF00MD001", "GF00PL000", "GF00TC000", "GF00TC001", "GF00TC002", "GF00TF000", "GF01CA000", "GF01CB000", "GF01CD000", "GF01CD001", "GF01CE000", "GF01CF000", "GF01IG000", "GF01IG001", "GF01LB000", "GF01LB001", "GF01LB002", "GF01LB003", "GF01LB004", "GF01LB005", "GF01LE000", "GF01LE001", "GF01LP000", "GF01LP001", "GF01LP002", "GF01LP003", "GF01LP004", "GF01LP005", "GF01TC000", "GF02CA000", "GF02CA001", "GF02CB000", "GF02CD000", "GF02CD001", "GF02CE000", "GF02CF000", "GF02LB000", "GF02LB001", "GF02LB002", "GF02LB003", "GF02LB004", "GF02LB005", "GF02LB006", "GF02LB007", "GF02LB008", "GF02LE000", "GF02LE001", "GF02LE002", "GF02LP000", "GF02LP001", "GF02LP002", "GF02LP003", "GF02LP004", "GF02LP005", "GF02LP006", "GF02LP007", "GF02LP008", "GF02MH000", "GF02PS000", "GF02TC000", "GF02TC001", "GF02TF000", "GF03LB000", "GF03LB001", "GF03TF000", "GF03TF001", "GF21CA000", "GF21CA001", "GF21CA002", "GF21CB000", "GF21CB001", "GF21CD000", "GF21CD001", "GF21CD002", "GF21CE000", "GF21CE001", "GF21CF000", "GF21IG000", "GF21LB000", "GF21LB001", "GF21LB002", "GF21LB003", "GF21LB004", "GF21LB005", "GF21LB006", "GF21LB007", "GF21LB008", "GF21LB009", "GF21LB010", "GF21LB011", "GF21LB012", "GF21LB013", "GF21LB014", "GF21LB015", "GF21LB016", "GF21LB017", "GF21LB018", "GF21LB019", "GF21LB020", "GF21LB021", "GF21LB022", "GF21LB023", "GF21LB024", "GF21LB025", "GF21LB026", "GF21LB027", "GF21LB028", "GF21LB029", "GF21LB030", "GF21LB031", "GF21LB032", "GF21LE000", "GF21LE001", "GF21LE002", "GF21LH000", "GF21LH001", "GF21LH002", "GF21LH003", "GF21LH004", "GF21LH005", "GF21LH006", "GF21LH007", "GF21LH008", "GF21LH009", "GF21LH010", "GF21LH011", "GF21LH012", "GF21LH013", "GF21LH014", "GF21LP000", "GF21LP001", "GF21LP002", "GF21LP003", "GF21LP004", "GF21LP005", "GF21LP006", "GF21LP007", "GF21LP008", "GF21LP009", "GF21LP010", "GF21LP011", "GF21LP012", "GF21LP013", "GF21LP014", "GF21LP015", "GF21LP016", "GF21LP017", "GF21LP018", "GF21LP019", "GF21LR000", "GF21LR001", "GF21LR002", "GF21LR003", "GF21LR004", "GF21LR005", "GF21LR006", "GF21LR007", "GF21LR008", "GF21LR009", "GF21LR010", "GF21LR011", "GF21LR012", "GF21LR013", "GF21LR014", "GF21LR015", "GF21LR016", "GF21MH000", "GF21MH001", "GF21MH002", "GF21MH003", "GF21MH004", "GF21MH005", "GF21MH006", "GF21MH007", "GF21MX000", "GF21PA001", "GF21PA002", "GF21PL000", "GF21TC000", "GF21TC001", "GF21TC002", "GF21TC003", "GF21TC004", "GF21TC005", "GF21TC006", "GF21TC007", "GF21TC008", "GF21TC009", "GF21TF000", "GF23CA000", "GF23CA001", "GF23CA002", "GF23CB000", "GF23CD000", "GF23CE000", "GF23CF000", "GF23CF001", "GF23IG000", "GF23LB000", "GF23LB001", "GF23LB002", "GF23LB003", "GF23LB004", "GF23LB005", "GF23LB006", "GF23LB007", "GF23LB008", "GF23LB009", "GF23LB010", "GF23LB011", "GF23LB012", "GF23LE000", "GF23LE001", "GF23LP000", "GF23LP001", "GF23LP002", "GF23LP003", "GF23LP004", "GF23LP005", "GF23LR000", "GF23LR001", "GF23LR002", "GF23LR003", "GF23PA000", "GF23PL000", "GF23PL001", "GF23PL002", "GF23TC000", "GF23TC001", "GF23TC002", "GF23TF000", "GF26CA000", "GF26CA001", "GF26CB000", "GF26CD000", "GF26CE000", "GF26CF000", "GF26IG000", "GF26LB000", "GF26LB001", "GF26LB002", "GF26LB003", "GF26LB004", "GF26LB005", "GF26LB006", "GF26LB007", "GF26LB008", "GF26LB009", "GF26LB010", "GF26LB011", "GF26LB012", "GF26LB013", "GF26LB014", "GF26LB015", "GF26LB016", "GF26LE000", "GF26LE001", "GF26LP000", "GF26LP001", "GF26LP002", "GF26LP003", "GF26LP004", "GF26LP005", "GF26LP006", "GF26LP007", "GF26LP008", "GF26LP009", "GF26LP010", "GF26LP011", "GF26LP012", "GF26LP013", "GF26LP014", "GF26LP015", "GF26LP016", "GF26LR000", "GF26LR001", "GF26LR002", "GF26LR003", "GF26TC000", "GF26TF000", "GF28CA000", "GF28CA001", "GF28CB000", "GF28CD000", "GF28CE000", "GF28CG000", "GF28LB000", "GF28LB001", "GF28LB002", "GF28LB003", "GF28LB004", "GF28LB005", "GF28LP000", "GF28TC000", "GF28TC001", "GF28TF000", "GF28TF001", "GF29CA000", "GF29CF000", "GF29LB000", "GF29TC000", "GF29TF000", "GF30CA001", "GF30CA002", "GF30CB000", "GF30CD000", "GF30CE000", "GF30CF000", "GF30LB000", "GF30LB001", "GF30LB002", "GF30LB003", "GF30LB004", "GF30LB005", "GF30LB006", "GF30LB007", "GF30LB008", "GF30LB009", "GF30LB010", "GF30LB011", "GF30LE000", "GF30LE001", "GF30LP000", "GF30LP001", "GF30LP002", "GF30LP003", "GF30LP004", "GF30LP005", "GF30LR000", "GF30LR001", "GF30LR002", "GF30LR003", "GF30PA000", "GF30PL000", "GF30PL001", "GF30PL002", "GF30TC000", "GF30TC001", "GF30TF000", "GF31CA000", "GF31CB000", "GF31CD000", "GF31CE000", "GF31LB000", "GF31LB001", "GF31LB002", "GF31LB003", "GF31LE000", "GF31LE001", "GF31LP000", "GF31LP001", "GF31LP002", "GF31LP003", "GF31TC000", "GF31TF000", "GF32CA000", "GF32CA001", "GF32CA002", "GF32CA003", "GF32CB000", "GF32CB001", "GF32CD000", "GF32CD001", "GF32CE000", "GF32CE001", "GF32CF000", "GF32CF001", "GF32LB000", "GF32LB001", "GF32LB002", "GF32LB003", "GF32LB004", "GF32LB005", "GF32LB006", "GF32LB007", "GF32LB008", "GF32LB009", "GF32LB010", "GF32LB011", "GF32LB012", "GF32LB013", "GF32LB014", "GF32LB015", "GF32LB016", "GF32LB017", "GF32LB018", "GF32LB019", "GF32LB020", "GF32LB021", "GF32LB022", "GF32LB023", "GF32LB024", "GF32LB025", "GF32LB026", "GF32LB027", "GF32LE000", "GF32LE001", "GF32LE002", "GF32LE003", "GF32LP000", "GF32LP001", "GF32LP002", "GF32LP003", "GF32LP004", "GF32LP005", "GF32LP006", "GF32LP007", "GF32LS000", "GF32LS001", "GF32LS002", "GF32LS003", "GF32LS004", "GF32LS005", "GF32LS006", "GF32LS007", "GF32LS008", "GF32LS009", "GF32LS010", "GF32LS011", "GF32LS012", "GF32LS013", "GF32LS014", "GF32LS015", "GF32LS016", "GF32LS017", "GF32LS018", "GF32LS019", "GF32LS020", "GF32LS021", "GF32LS022", "GF32LS023", "GF32LS024", "GF32LS025", "GF32LS026", "GF32LS027", "GF32MX000", "GF32PL000", "GF32TC000", "GF32TF000", "GF32TF001", "GF33CA000", "GF33CA001", "GF33CA002", "GF33CA003", "GF33CA004", "GF33CA005", "GF33CA006", "GF33CA007", "GF33CA008", "GF33CA009", "GF33CA010", "GF33CA011", "GF33CA012", "GF33CA013", "GF33CA014", "GF33CB000", "GF33CB001", "GF33CD000", "GF33CD001", "GF33CD002", "GF33CD003", "GF33CD004", "GF33CD005", "GF33CE000", "GF33CE001", "GF33CF000", "GF33CF001", "GF33CF002", "GF33CF003", "GF33CG000", "GF33CG001", "GF33LB000", "GF33LB001", "GF33LB002", "GF33LB003", "GF33LB004", "GF33LB005", "GF33LB006", "GF33LB007", "GF33LB008", "GF33LB009", "GF33LB010", "GF33LB011", "GF33LB012", "GF33LB013", "GF33LB014", "GF33LB015", "GF33LB016", "GF33LB017", "GF33LB018", "GF33LB019", "GF33LB020", "GF33LB021", "GF33LB022", "GF33LB023", "GF33LB024", "GF33LB025", "GF33LB026", "GF33LB027", "GF33LB028", "GF33LB029", "GF33LB030", "GF33LE000", "GF33LE001", "GF33LE002", "GF33LE003", "GF33LE004", "GF33LE005", "GF33LP000", "GF33LP001", "GF33LP002", "GF33LP003", "GF33LP004", "GF33LP005", "GF33LP006", "GF33LP007", "GF33LP008", "GF33LP009", "GF33LP010", "GF33LP011", "GF33LP012", "GF33LP013", "GF33LP014", "GF33LP015", "GF33LP016", "GF33LP017", "GF33LP018", "GF33LP019", "GF33LP020", "GF33LP021", "GF33LP022", "GF33LP023", "GF33LP024", "GF33LP025", "GF33LP026", "GF33LP027", "GF33LP028", "GF33LP029", "GF33LP030", "GF33LP031", "GF33LP032", "GF33LP033", "GF33LP034", "GF33LP035", "GF33LP036", "GF33LP037", "GF33LP038", "GF33LP039", "GF33LP040", "GF33LP041", "GF33LP042", "GF33LP043", "GF33PL000", "GF33PL001", "GF33TC000", "GF33TC001", "GF33TC002", "GF33TC003", "GF33TC004", "GF33TC005", "GF33TC006", "GF33TC007", "GF33TF000", "GF34CA000", "GF34CA001", "GF34CD000", "GF34CE000", "GF34CF000", "GF34IG000", "GF34LB000", "GF34LB001", "GF34LB002", "GF34LB003", "GF34LB004", "GF34LB005", "GF34LB006", "GF34LB007", "GF34LB008", "GF34LB009", "GF34LB010", "GF34LB011", "GF34LB012", "GF34LB013", "GF34LB014", "GF34LB015", "GF34LB016", "GF34LB017", "GF34LB018", "GF34LB019", "GF34LE000", "GF34LE001", "GF34LE002", "GF34LE003", "GF34LE004", "GF34LE005", "GF34LE006", "GF34LE007", "GF34LE008", "GF34LE009", "GF34LE010", "GF34LE011", "GF34LE012", "GF34LE013", "GF34LE014", "GF34LE015", "GF34LE016", "GF34LP000", "GF34LP001", "GF34LP002", "GF34LP003", "GF34LP004", "GF34LP005", "GF34LP006", "GF34LP007", "GF34LP008", "GF34LP009", "GF34LP010", "GF34LP011", "GF34LP012", "GF34LP013", "GF34LP014", "GF34LP015", "GF34LP016", "GF34LP017", "GF34LP018", "GF34LP019", "GF34LR000", "GF34LR001", "GF34LR002", "GF34LR003", "GF34LR004", "GF34LR005", "GF34LR006", "GF34LR007", "GF34LR008", "GF34LS000", "GF34LS001", "GF34LS002", "GF34LS003", "GF34LS004", "GF34LS005", "GF34LS006", "GF34LS007", "GF34LS008", "GF34LS009", "GF34LS010", "GF34LS011", "GF34LS012", "GF34LS013", "GF34LS014", "GF34LS015", "GF34LS016", "GF34PL000", "GF34PL001", "GF34TC000", "GF34TC001", "GF34TF000", "GF35CA000", "GF35CA001", "GF35CD000", "GF35CE000", "GF35CF000", "GF35IG000", "GF35LB000", "GF35LB001", "GF35LB002", "GF35LB003", "GF35LB004", "GF35LB005", "GF35LB006", "GF35LB007", "GF35LB008", "GF35LB009", "GF35LB010", "GF35LB011", "GF35LB012", "GF35LB013", "GF35LE000", "GF35LE001", "GF35LE002", "GF35LE003", "GF35LE004", "GF35LE005", "GF35LE006", "GF35LE007", "GF35LE008", "GF35LE009", "GF35LE010", "GF35LE011", "GF35LH000", "GF35LH001", "GF35LH002", "GF35LH003", "GF35LH004", "GF35LH005", "GF35LH006", "GF35LH007", "GF35LH008", "GF35LH009", "GF35LH010", "GF35LH011", "GF35LP000", "GF35LP001", "GF35LP002", "GF35LP003", "GF35LP004", "GF35LP005", "GF35LP006", "GF35LP007", "GF35LP008", "GF35LP009", "GF35LP010", "GF35LP011", "GF35LP012", "GF35LP013", "GF35LR000", "GF35LR001", "GF35LR002", "GF35LR003", "GF35LR004", "GF35LR005", "GF35LS000", "GF35LS001", "GF35LS002", "GF35LS003", "GF35LS004", "GF35LS005", "GF35LS006", "GF35LS007", "GF35LS008", "GF35LS009", "GF35LS010", "GF35LS011", "GF35LS012", "GF35LS013", "GF35LS014", "GF35LS015", "GF35LS016", "GF35LS017", "GF35LS018", "GF35LS019", "GF35LS020", "GF35LS021", "GF35LS022", "GF35LS023", "GF35LS024", "GF35LS025", "GF35LS026", "GF35LS027", "GF35LS028", "GF35LS029", "GF35LS030", "GF35LS031", "GF35LS032", "GF35LS033", "GF35LS034", "GF35LS035", "GF35LS036", "GF35LS037", "GF35PL000", "GF35PL001", "GF35PL002", "GF35TC000", "GF35TF000", "GF36CA000", "GF36CA001", "GF36CB000", "GF36CD000", "GF36CF000", "GF36LB000", "GF36LB001", "GF36LB002", "GF36LB003", "GF36LB004", "GF36LE000", "GF36LH000", "GF36LH001", "GF36LH002", "GF36LH003", "GF36LH004", "GF36LP000", "GF36LP001", "GF36LS000", "GF36LS001", "GF36LS002", "GF36LS003", "GF36LS004", "GF36LS005", "GF36LS006", "GF36LS007", "GF36LS008", "GF36LS009", "GF36LS010", "GF36LS011", "GF36TC000", "GF36TC001", "GF36TF000", "GF37CA000", "GF37CA001", "GF37CD000", "GF37CE000", "GF37CF000", "GF37IG000", "GF37LB000", "GF37LB001", "GF37LB002", "GF37LB003", "GF37LB004", "GF37LB005", "GF37LB006", "GF37LB007", "GF37LB008", "GF37LB009", "GF37LB010", "GF37LB011", "GF37LB012", "GF37LB013", "GF37LE000", "GF37LE001", "GF37LE002", "GF37LE003", "GF37LE004", "GF37LE005", "GF37LE006", "GF37LE007", "GF37LE008", "GF37LE009", "GF37LE010", "GF37LE011", "GF37LH000", "GF37LH001", "GF37LH002", "GF37LH003", "GF37LH004", "GF37LH005", "GF37LH006", "GF37LH007", "GF37LH008", "GF37LH009", "GF37LH010", "GF37LH011", "GF37LP000", "GF37LP001", "GF37LP002", "GF37LP003", "GF37LP004", "GF37LP005", "GF37LP006", "GF37LP007", "GF37LP008", "GF37LP009", "GF37LP010", "GF37LP011", "GF37LP012", "GF37LP013", "GF37LR000", "GF37LR001", "GF37LR002", "GF37LR003", "GF37LR004", "GF37LR005", "GF37LS000", "GF37LS001", "GF37LS002", "GF37LS003", "GF37LS004", "GF37LS005", "GF37LS006", "GF37LS007", "GF37LS008", "GF37LS009", "GF37LS010", "GF37LS011", "GF37LS012", "GF37LS013", "GF37LS014", "GF37LS015", "GF37LS016", "GF37LS024", "GF37LS025", "GF37LS026", "GF37LS027", "GF37LS028", "GF37LS034", "GF37LS035", "GF37PL000", "GF37PL001", "GF37TC000", "GF37TF000", "GF39CB000", "GF39CC000", "GF39CF000", "GF39IG000", "GF39IG001", "GF39LB000", "GF39LB001", "GF39LB002", "GF39LB003", "GF39LB004", "GF39LB005", "GF39LB006", "GF39LB007", "GF39LB008", "GF39LB009", "GF39LB010", "GF39LB011", "GF39LB012", "GF39LB013", "GF39LE000", "GF39LP000", "GF39LP001", "GF39TF000", "GS00CA500", "GS00CB500", "GS00CD500", "GS00CE500", "GS00CG500", "GS00IG500", "GS00IG501", "GS00LB001", "GS00LB500", "GS00LS500", "GS00TF000", "GS01CA000", "GS01CB000", "GS01CF000", "GS01IG000", "GS01LB000", "GS01PS000", "GS01TC000", "GS01TF000", "GS02CA000", "GS02CD000", "GS02CF000", "GS02IG000", "GS02LB000", "GS02LB001", "GS02LP000", "GS02TC000", "GS02TF000", "GS03CA000", "GS03CB000", "GS03CD000", "GS03CE000", "GS03CG000", "GS03LB000", "GS03LB001", "GS03TF000", "GS04LB000", "GS04TF000", "GS05CA000", "GS05CB000", "GS05CD000", "GS05CE000", "GS05CG000", "GS05LB000", "GS05LP000", "GS05TF000", "GS06LB000", "GS06LB001", "GS06LE000", "GS06LE001", "GS06LP000", "GS06LP001", "GS06TF000", "HC00CA500", "HC00CB500", "HC00CD500", "HC00CE500", "HC00CG500", "HC00IG500", "HC00IG501", "HC00LB500", "HJ00CA500", "HJ00CA501", "HJ00CB500", "HJ00IG500", "HJ00LB500", "HJ01CA500", "HJ01CA501", "HJ01CB000", "HJ01IG500", "HJ01LB500", "HJ03LB000", "HJ03TF000", "HS00LB000", "HS00LB500", "HS00PS000", "HS01LB000", "HS01LB001", "HS01LP000", "HS01LP001", "HS01PS000", "HS01TF000", "HS02CA000", "HS02CA001", "HS02CB000", "HS02CD000", "HS02CE000", "HS02CF000", "HS02IG000", "HS02LB000", "HS02LB001", "HS02LB002", "HS02LB003", "HS02LB004", "HS02LB005", "HS02LE000", "HS02LP000", "HS02LP001", "HS02LS000", "HS02LS001", "HS02LS002", "HS02LS003", "HS02LS004", "HS02LS005", "HS02PL000", "HS02TC000", "HS02TC001", "HS02TF000", "HS04CA000", "HS04CA001", "HS04CD000", "HS04LB000", "HS04LB001", "HS04LB002", "HS04LE000", "HS04LP000", "HS04TC000", "HS04TF000", "IB00CA000", "IB00CA500", "IB00CA501", "IB00CB500", "IB00CB501", "IB00CD500", "IB00CD501", "IB00CE500", "IB00CF500", "IB00CF501", "IB00IG500", "IB00LB500", "IB00LB501", "IB01CA500", "IB01CB500", "IB01CD500", "IB01CE500", "IB01CF500", "IB01IG500", "IB01IG501", "IB01IG502", "IB01IG503", "IB01IG504", "IB01IG505", "IB01LB500", "IB02LB500", "IB03CA501", "IB03CA502", "IB03CB500", "IB03CB501", "IB03CD500", "IB03CD501", "IB03CE500", "IB03CE501", "IB03CF500", "IB03CF501", "IB03IG500", "IB03IG501", "IB03IG502", "IB03LB500", "IB03LB501", "IB07CA500", "IB07CB500", "IB07CD500", "IB07CE500", "IB07CF500", "IB07IG500", "IB07IG501", "IB07LB500", "IB07LB501", "IB09CA500", "IB09CA501", "IB09CA502", "IB09CB500", "IB09CB501", "IB09CD500", "IB09CE500", "IB09CF500", "IB09IG500", "IB09IG501", "IB09IG502", "IB09IG503", "IB09IG504", "IB09IG505", "IB09IG506", "IB09IG507", "IB09IG508", "IB09IG509", "IB09IG510", "IB09IG511", "IB09LB500", "IB09LB501", "IB09LB502", "IB09LB503", "IB09LP500", "IB09LP501", "IB09LP502", "IB09LP503", "IB09TC000", "IB09TC001", "IB09TC002", "IB09TC003", "IB09TF500", "IB10CA500", "IB10CA501", "IB10CA502", "IB10CA503", "IB10CA504", "IB10CA505", "IB10CA506", "IB10CB500", "IB10CB501", "IB10CB502", "IB10CD500", "IB10CE500", "IB10CF500", "IB10IG500", "IB10IG501", "IB10IG502", "IB10IG503", "IB10IG504", "IB10IG505", "IB10LB500", "IB10LB501", "IB10LB502", "IB10LB503", "IB10LB504", "IB10LB505", "IB10LE501", "IB10LE505", "IB10LP500", "IB10LP501", "IB10LP502", "IB10LP503", "IB10LP504", "IB11CA500", "IB11CA501", "IB11CA502", "IB11CA503", "IB11CA504", "IB11CA505", "IB11CA506", "IB11CB500", "IB11CB501", "IB11CD500", "IB11CE500", "IB11CF500", "IB11IG500", "IB11IG501", "IB11IG502", "IB11IG503", "IB11IG504", "IB11LB500", "IB11LB501", "IB11LB502", "IB11LB503", "IB11LB504", "IB11LB505", "IB11LE500", "IB11LE501", "IB11LP500", "IB11LP501", "IB11LP502", "IB11LP503", "IB11LP504", "IB11LP505", "IB12CA500", "IB12CA501", "IB12CA502", "IB12CB500", "IB12CD500", "IB12CE500", "IB12CF500", "IB12ID500", "IB12ID501", "IB12ID502", "IB12ID503", "IB12IG500", "IB12IG501", "IB12IG502", "IB12IG503", "IB12IG504", "IB12IG505", "IB12IS500", "IB12IS501", "IB12IS502", "IB12IS503", "IB12IS504", "IB12IS505", "IB12IS506", "IB12IS507", "IB12LB500", "IB12LB501", "IB12LB502", "IB12LB503", "IB12LB504", "IB12LB505", "IB12LB506", "IB12LB508", "IB12LB509", "IB12LB510", "IB12LP500", "IB12LP502", "IB12LP503", "IB12LP504", "IB12LP505", "IB12LP506", "IB12TF500", "IB14CA500", "IB14CB500", "IB14CC500", "IB14CE500", "IB14CF500", "IB14ID500", "IB14ID501", "IB14IG000", "IB14IG500", "IB14IS500", "IB14IS501", "IB14LB500", "IB14LB501", "IB14LB502", "IB14LB503", "IB14LB504", "IB14LB505", "IB14LB506", "IB14LB507", "IB14LB508", "IB14LB509", "IB14LB510", "IB14LB511", "IB14LB512", "IB14LB513", "IB14LB514", "IB14LB515", "IB14LB516", "IB14LE500", "IB14LP500", "IB14LP503", "IB14TC000", "IB14TC001", "IB14TF500", "IB15CA500", "IB15CA501", "IB15CB500", "IB15CB501", "IB15CD500", "IB15CD501", "IB15CE500", "IB15CE501", "IB15CF500", "IB15CF501", "IB15LB500", "IB15LB501", "IB16CA500", "IB16LB500", "IB16LB501", "IB16LB502", "IB16LP500", "IB16LP501", "IB16LP502", "IB16TC000", "IB16TF500", "IB17CF000", "IB17LB000", "IB17LB001", "IB17LB002", "IB17LB003", "IB17LB004", "IB17LB005", "IB17LB006", "IB17LB007", "IB17LB008", "IB17LB009", "IB17LB010", "IB17LB011", "IB17LE000", "IB17LP000", "IB17MF000", "IB17TC000", "IB17TF000", "IB18CA500", "IB18CA501", "IB18CB500", "IB18CD500", "IB18CE500", "IB18CF500", "IB18IG500", "IB18LB500", "IB18LB501", "IB18LB502", "IB18LB503", "IB18LB504", "IB18LB505", "IB18LE000", "IB18LE501", "IB18LH500", "IB18LP500", "IB18LP501", "IB18LP502", "IB18LP503", "IB18LP504", "IB18LP505", "IB18TF500", "IB21CA000", "IB21CA001", "IB21CB000", "IB21CD000", "IB21CD001", "IB21CE000", "IB21CF000", "IB21IG000", "IB21LB000", "IB21LB001", "IB21LB002", "IB21LB003", "IB21LB004", "IB21LB005", "IB21LE000", "IB21LE001", "IB21LH000", "IB21LP000", "IB21LP001", "IB21LP002", "IB21LP003", "IB21LP004", "IB21LP005", "IB21LR000", "IB21LR001", "IB21LR002", "IB21LR003", "IB21LR004", "IB21LR005", "IB21LR006", "IB21LR007", "IB21LR008", "IB21LR009", "IB21LR010", "IB21LR011", "IB21TC000", "IB21TC003", "IB21TF000", "IB22LB000", "IB22LB001", "IB22LB002", "IB22LB003", "IB22LB004", "IB22LB005", "IB22LB006", "IB22LB007", "IB22LB008", "IB22LB009", "IB22LE000", "IB22LH000", "IB22LH001", "IB22LH002", "IB22LP000", "IB22LP001", "IB22LP002", "IB22LP003", "IB22LP004", "IB22LR000", "IB22LR001", "IB22PL000", "IB22TF000", "IB25CB000", "IB25CE000", "IB25CF000", "IB25LB000", "IB25TF000", "IB28CF000", "IB28LB000", "IB28LB001", "IB28LB002", "IB28LB003", "IB28LB004", "IB28LB005", "IB28LB006", "IB28LB007", "IB28LB008", "IB28LB009", "IB28LE000", "IB28LE001", "IB28LH000", "IB28LP000", "IB28LP001", "IB28LR000", "IB28PL000", "IB28TF000", "IG14IS500", "IG14IS501", "IN01CA000", "IN01CA001", "IN01CD000", "IN01CE000", "IN01LB000", "IN01LB001", "IN01LB002", "IN01LB003", "IN01LB004", "IN01LB005", "IN01LB006", "IN01LB007", "IN01LE000", "IN01LE001", "IN01LP000", "IN01LP001", "IN01LP002", "IN01LP003", "IN01LP004", "IN01LP005", "IN01LP006", "IN01LP007", "IN01LR000", "IN01LR001", "IN01LR002", "IN01LR003", "IN01LS000", "IN01LS001", "IN01LS002", "IN01LS003", "IN01LS004", "IN01LS005", "IN01LS006", "IN01LS007", "IN01MH000", "IN01MH001", "IN01MH002", "IN01MH003", "IN01MH004", "IN01MH005", "IN01MH006", "IN01MH007", "IN01MH008", "IN01MH009", "IN01MH010", "IN01MH011", "IN01PA000", "IN01PA001", "IN01PA002", "IN01TC000", "IN01TC001", "IN01TF000", "IN02CD000", "IN02TC000", "IN02TC001", "MC00LB000", "MC00TF000", "MF00TC000", "MF00TC001", "MP00CA000", "MP00CA001", "MP00CA002", "MP00CA500", "MP00CA501", "MP00CB000", "MP00CB001", "MP00CD000", "MP00CD001", "MP00CD500", "MP00CD501", "MP00CE000", "MP00LB000", "MP00LB001", "MP00LB500", "MP00LB501", "MP00TC000", "MP01CE000", "MP01LB000", "MP01LE000", "MP01LP000", "MP01TF000", "MS00CA500", "MS00CB500", "MS00CE500", "MS00CG500", "MS00LB500", "MS00LB501", "MS02CA000", "MS02CF000", "MS03LB000", "MS03LP000", "MS03TF000", "MS04CA000", "MS04CF000", "NC00CD500", "NC00CE500", "NC00LB500", "NC00LB501", "NC02CA500", "NC02CB500", "NC02CD500", "NC02CE500", "NC02LB500", "NC02LB502", "NC04CA000", "NC04CA001", "NC04CB000", "NC04CD000", "NC04CE000", "NC04CF000", "NC04LB000", "NC04LB001", "NC04LB002", "NC04LE000", "NC04LP000", "NC04TF000", "NS00PL000", "NS00PL001", "NS00PL002", "NS00PL010", "NS00PL011", "NS00PL012", "NS00PL013", "NS00PL014", "NS00PL015", "NS00PL016", "NS00PL017", "NS99ML000", "NS99PR000", "NS99PT000", "NS99TE000", "NS99TM000", "OK00CA001", "OK00CA500", "OK00IG500", "OK00LB000", "OK00LB001", "OK00LB500", "OK00LB501", "OS00CA500", "OS00CB500", "OS00CD500", "OS00CE500", "OS00CG500", "OS00IG500", "OS00IG501", "OS00LB500", "OS01CA500", "OS01CB500", "OS01CE500", "OS01CE501", "OS01CG500", "OS01IG500", "OS01IG501", "OS01LB500", "SE01CA500", "SE01CA501", "SE01CA502", "SE01CA503", "SE01CA504", "SE01CB500", "SE01CB501", "SE01CD500", "SE01CE500", "SE01CF500", "SE01IG500", "SE01IG501", "SE01IG502", "SE01IG503", "SE01IG504", "SE01IG505", "SE01IG506", "SE01IG507", "SE01IS500", "SE01IS501", "SE01IS502", "SE01IS503", "SE01IS504", "SE01IS505", "SE01LB000", "SE01LB001", "SE01LB002", "SE01LB003", "SE01LB004", "SE01LB005", "SE01LB500", "SE01LB501", "SE01LB502", "SE01LB503", "SE01LB504", "SE01LB505", "SE01LP500", "SE01LP501", "SE01LP502", "SE01LP503", "SE01LP504", "SE01LP505", "SE04TC000", "SE04TC001", "SE04TC002", "SE05CA001", "SE05CD001", "SE05LB005", "SE05LB006", "SE05LB007", "SE05LB008", "SE05LB009", "SE05LE001", "SE05LP002", "SE05LP003", "SE05TC000", "SE05TC001", "SE06CA500", "SE06CE500", "SE06CF500", "SE06LB500", "SE06LB501", "SE06TF500", "SE10CA500", "SE10CA501", "SE10CA502", "SE10CA503", "SE10CA504", "SE10CA505", "SE10CA506", "SE10CB501", "SE10CB502", "SE10CB503", "SE10CD500", "SE10CE500", "SE10CF000", "SE10CF500", "SE10IG500", "SE10IG501", "SE10IG502", "SE10IG503", "SE10IG504", "SE10IG505", "SE10IS500", "SE10IS501", "SE10IS502", "SE10IS503", "SE10IS504", "SE10IS505", "SE10LB500", "SE10LB501", "SE10LB502", "SE10LB503", "SE10LB504", "SE10LB505", "SE10LE501", "SE10LE504", "SE10LP500", "SE10LP501", "SE10LP502", "SE10LP503", "SE10LP505", "SE12CA000", "SE12CA001", "SE12CA500", "SE12CA501", "SE12CA502", "SE12CA503", "SE12CB000", "SE12CB001", "SE12CB500", "SE12CB501", "SE12CB502", "SE12CD000", "SE12CD001", "SE12CD500", "SE12CE000", "SE12CE500", "SE12CF000", "SE12CF500", "SE12ID500", "SE12ID501", "SE12ID502", "SE12ID503", "SE12IG000", "SE12IG001", "SE12IG002", "SE12IG003", "SE12IG004", "SE12IG005", "SE12IG500", "SE12IG501", "SE12IG502", "SE12IG503", "SE12IG504", "SE12IG505", "SE12IS500", "SE12IS501", "SE12IS502", "SE12IS503", "SE12IS504", "SE12IS505", "SE12IS506", "SE12IS507", "SE12LB000", "SE12LB001", "SE12LB002", "SE12LB003", "SE12LB004", "SE12LB005", "SE12LB500", "SE12LB501", "SE12LB502", "SE12LB503", "SE12LB504", "SE12LB505", "SE12LP000", "SE12LP001", "SE12LP002", "SE12LP003", "SE12LP004", "SE12LP005", "SE12LP500", "SE12LP501", "SE12LP502", "SE12LP503", "SE12LP504", "SE12LP505", "SE12LS000", "SE12LS001", "SE12LS002", "SE12LS003", "SE12LS004", "SE12LS005", "SE12TC000", "SE12TF000", "SE12TF500", "SE18CA000", "SE18CA001", "SE18CA500", "SE18CA501", "SE18CB000", "SE18CB500", "SE18CD000", "SE18CD001", "SE18CD500", "SE18CD501", "SE18CE000", "SE18CE500", "SE18CF000", "SE18CF500", "SE18IG500", "SE18LB500", "SE18LB501", "SE18LB502", "SE18LB503", "SE18LB504", "SE18LB505", "SE18LE500", "SE18LE501", "SE18LH500", "SE18LP500", "SE18LP501", "SE18LP502", "SE18LP503", "SE18LP504", "SE18LP505", "SE18MX000", "SE18TF500", "SE21CA000", "SE21CA001", "SE21CA002", "SE21CB000", "SE21CB001", "SE21CD000", "SE21CD001", "SE21CD002", "SE21CE000", "SE21CE001", "SE21CF000", "SE21IG000", "SE21LB000", "SE21LB001", "SE21LB002", "SE21LB003", "SE21LB004", "SE21LB005", "SE21LB007", "SE21LB009", "SE21LE000", "SE21LE001", "SE21LH000", "SE21LP000", "SE21LP001", "SE21LP002", "SE21LP003", "SE21LP004", "SE21LP005", "SE21LP007", "SE21LP009", "SE21LR000", "SE21LR001", "SE21LR002", "SE21LR003", "SE21LR004", "SE21LR005", "SE21LR006", "SE21LR007", "SE21LR008", "SE21LR009", "SE21LR010", "SE21LR011", "SE21MX000", "SE21TC000", "SE21TC001", "SE21TC003", "SE21TC004", "SE21TC005", "SE21TF000", "SE23CA000", "SE23CA001", "SE23CA002", "SE23CB000", "SE23CD000", "SE23CD001", "SE23CE000", "SE23CE001", "SE23CF000", "SE23IG000", "SE23IG001", "SE23LB000", "SE23LB001", "SE23LB002", "SE23LB003", "SE23LB004", "SE23LB005", "SE23LB006", "SE23LB007", "SE23LB008", "SE23LB009", "SE23LB010", "SE23LB011", "SE23LB012", "SE23LB013", "SE23LE000", "SE23LE001", "SE23LP000", "SE23LP001", "SE23LP002", "SE23LP003", "SE23LP004", "SE23LP005", "SE23LP006", "SE23LP007", "SE23LP008", "SE23LP009", "SE23LP010", "SE23LP011", "SE23LR000", "SE23LR001", "SE23LR002", "SE23LR003", "SE23LR004", "SE23LR005", "SE23LR006", "SE23LR007", "SE23LR008", "SE23LR009", "SE23LR010", "SE23LR011", "SE23LS000", "SE23MX000", "SE23PL000", "SE23TC000", "SE23TC001", "SE23TC002", "SE23TC003", "SE23TF000", "SE25LH000", "SE25LH001", "SE25LH002", "SE25LH003", "SE25LH004", "SE25LS000", "SE25LS001", "SE25LS002", "SE25LS003", "SE25LS004", "SE25LS005", "SE25LS006", "SE25LS007", "SE25LS008", "SE25LS009", "SE25TC000", "SE25TC001", "SE25TC002", "SE25TF000", "SE26CA000", "SE26CA001", "SE26CB000", "SE26CD000", "SE26CE000", "SE26CF000", "SE26IG000", "SE26LB000", "SE26LB001", "SE26LB002", "SE26LB003", "SE26LB004", "SE26LB005", "SE26LB006", "SE26LB007", "SE26LB008", "SE26LB009", "SE26LB010", "SE26LB011", "SE26LB012", "SE26LB013", "SE26LB014", "SE26LE000", "SE26LE001", "SE26LE002", "SE26LP000", "SE26LP001", "SE26LP002", "SE26LP003", "SE26LP004", "SE26LP005", "SE26LP006", "SE26LP007", "SE26LP008", "SE26LP009", "SE26LP010", "SE26LP011", "SE26LP012", "SE26LR000", "SE26LR001", "SE26LR002", "SE26LR003", "SE26LR004", "SE26LS000", "SE26PL000", "SE26TC000", "SE26TF000", "SE28CA000", "SE28CA001", "SE28CB000", "SE28CD000", "SE28CD001", "SE28CE000", "SE28CF000", "SE28IG000", "SE28LB000", "SE28LB001", "SE28LB002", "SE28LB003", "SE28LB004", "SE28LB005", "SE28LB006", "SE28LB007", "SE28LB008", "SE28LB009", "SE28LB010", "SE28LB011", "SE28LB012", "SE28LB013", "SE28LB014", "SE28LE000", "SE28LE001", "SE28LE002", "SE28LE003", "SE28LE004", "SE28LE005", "SE28LH000", "SE28LH001", "SE28LH002", "SE28LH003", "SE28LH004", "SE28LP000", "SE28LP001", "SE28LP002", "SE28LP003", "SE28LP004", "SE28LP005", "SE28LP006", "SE28LP007", "SE28LP008", "SE28LP009", "SE28LP010", "SE28LP011", "SE28LP012", "SE28LR000", "SE28LR001", "SE28LR002", "SE28LR003", "SE28LR004", "SE28LR005", "SE28LS000", "SE28LS001", "SE28LS002", "SE28LS003", "SE28LS004", "SE28LS005", "SE28LS006", "SE28LS007", "SE28LS008", "SE28LS009", "SE28LS010", "SE28LS011", "SE28MA000", "SE28MX000", "SE28PL000", "SE28TC000", "SE28TC001", "SE28TC002", "SE28TC003", "SE28TC004", "SE28TF000", "SE29CA000", "SE29CA001", "SE29CB000", "SE29CD000", "SE29CE000", "SE29CF000", "SE29IG000", "SE29LB000", "SE29LB001", "SE29LB002", "SE29LB003", "SE29LB004", "SE29LB005", "SE29LB006", "SE29LB007", "SE29LB008", "SE29LB009", "SE29LB010", "SE29LB011", "SE29LB012", "SE29LB013", "SE29LB014", "SE29LB015", "SE29LB016", "SE29LB017", "SE29LB018", "SE29LB019", "SE29LE000", "SE29LE001", "SE29LE002", "SE29LE003", "SE29LE004", "SE29LE005", "SE29LE006", "SE29LE007", "SE29LE008", "SE29LE009", "SE29LE010", "SE29LE011", "SE29LE012", "SE29LE013", "SE29LE014", "SE29LE015", "SE29LE016", "SE29LH000", "SE29LH001", "SE29LH002", "SE29LH003", "SE29LH004", "SE29LH006", "SE29LH007", "SE29LH008", "SE29LH009", "SE29LH010", "SE29LH011", "SE29LH012", "SE29LH013", "SE29LH014", "SE29LH015", "SE29LH016", "SE29LH017", "SE29LP000", "SE29LP001", "SE29LP002", "SE29LP003", "SE29LP004", "SE29LP005", "SE29LP006", "SE29LP007", "SE29LP008", "SE29LP009", "SE29LP010", "SE29LP011", "SE29LP012", "SE29LP013", "SE29LP014", "SE29LP015", "SE29LP016", "SE29LP017", "SE29LP018", "SE29LP019", "SE29LR000", "SE29LR001", "SE29LR002", "SE29LR003", "SE29LR004", "SE29LR005", "SE29LR006", "SE29LR007", "SE29LR008", "SE29LS000", "SE29LS001", "SE29LS002", "SE29LS003", "SE29LS004", "SE29LS005", "SE29LS006", "SE29LS007", "SE29LS008", "SE29LS009", "SE29LS010", "SE29LS011", "SE29LS012", "SE29LS013", "SE29LS014", "SE29LS015", "SE29LS016", "SE29LS017", "SE29LS018", "SE29LS019", "SE29LS020", "SE29LS021", "SE29LS022", "SE29LS023", "SE29LS024", "SE29LS025", "SE29LS026", "SE29LS027", "SE29LS028", "SE29LS029", "SE29LS030", "SE29LS031", "SE29LS032", "SE29LS033", "SE29LS034", "SE29LS035", "SE29LS036", "SE29LS037", "SE29LS038", "SE29LS039", "SE29LS040", "SE29LS041", "SE29LS042", "SE29LS043", "SE29LS044", "SE29LS045", "SE29LS046", "SE29LS047", "SE29LS048", "SE29LS049", "SE29LS050", "SE29LS051", "SE29LS052", "SE29LS053", "SE29LS054", "SE29LS055", "SE29LS056", "SE29LS057", "SE29LS058", "SE29LS059", "SE29LS060", "SE29LS061", "SE29LS062", "SE29LS063", "SE29LS064", "SE29LS065", "SE29LS066", "SE29LS067", "SE29LS068", "SE29LS069", "SE29LS070", "SE29LS071", "SE29LS072", "SE29LS073", "SE29LS074", "SE29LS075", "SE29LS076", "SE29MA000", "SE29ME000", "SE29MX000", "SE29PL000", "SE29TC000", "SE29TF000", "SE30CA000", "SE30IC000", "SE30LB000", "SE30LB001", "SE30LB002", "SE30LB003", "SE30LB004", "SE30LB005", "SE30LB006", "SE30LB007", "SE30LB008", "SE30LE000", "SE30LP000", "SE30LP001", "SE30LP002", "SE30LP003", "SE30LP004", "SE30LP005", "SE30LP006", "SE30LP007", "SE30MH000", "SE30MK000", "SE30PA000", "SE30PA001", "SE30PL000", "SE30TC000", "SE30TC001", "SE30TF000", "SE35CA000", "SE35CA001", "SE35CD000", "SE35CE000", "SE35CF000", "SE35IG000", "SE35LB000", "SE35LB001", "SE35LB002", "SE35LB003", "SE35LB004", "SE35LB005", "SE35LB006", "SE35LB007", "SE35LB008", "SE35LB009", "SE35LB010", "SE35LB011", "SE35LB012", "SE35LB013", "SE35LE000", "SE35LE001", "SE35LE002", "SE35LE003", "SE35LE004", "SE35LE005", "SE35LE006", "SE35LE007", "SE35LE008", "SE35LE009", "SE35LE010", "SE35LE011", "SE35LH000", "SE35LH001", "SE35LH002", "SE35LH003", "SE35LH004", "SE35LH005", "SE35LH006", "SE35LH007", "SE35LH008", "SE35LH009", "SE35LH010", "SE35LH011", "SE35LP000", "SE35LP001", "SE35LP002", "SE35LP003", "SE35LP004", "SE35LP005", "SE35LP006", "SE35LP007", "SE35LP008", "SE35LP009", "SE35LP010", "SE35LP011", "SE35LP012", "SE35LP013", "SE35LR000", "SE35LR001", "SE35LR002", "SE35LR003", "SE35LR004", "SE35LR005", "SE35LS000", "SE35LS001", "SE35LS002", "SE35LS003", "SE35LS004", "SE35LS005", "SE35LS006", "SE35LS007", "SE35LS008", "SE35LS009", "SE35LS010", "SE35LS011", "SE35LS012", "SE35LS013", "SE35LS014", "SE35LS015", "SE35LS016", "SE35LS017", "SE35LS018", "SE35LS019", "SE35LS020", "SE35LS021", "SE35LS022", "SE35LS023", "SE35LS024", "SE35LS025", "SE35LS026", "SE35LS027", "SE35LS028", "SE35LS029", "SE35LS030", "SE35LS031", "SE35LS032", "SE35LS033", "SE35LS034", "SE35LS035", "SE35LS036", "SE35LS037", "SE35MH000", "SE35MH001", "SE35MX000", "SE35PA000", "SE35PA001", "SE35TC000", "SE35TF000", "SE38CA000", "SE38CA001", "SE38CD000", "SE38CE000", "SE38CF000", "SE38IG000", "SE38LB000", "SE38LB001", "SE38LB002", "SE38LB003", "SE38LB004", "SE38LB005", "SE38LE000", "SE38LE001", "SE38LE002", "SE38LE003", "SE38LE004", "SE38LE005", "SE38LH000", "SE38LH001", "SE38LH002", "SE38LH003", "SE38LH004", "SE38LH005", "SE38LP000", "SE38LP001", "SE38LP002", "SE38LP003", "SE38LP004", "SE38LP005", "SE38LR000", "SE38LR001", "SE38LR002", "SE38MH000", "SE38MH001", "SE38MH002", "SE38MH003", "SE38MH004", "SE38MH005", "SE38TC000", "SE38TF000", "SE40CA000", "SE40CA001", "SE40CA002", "SE40CB000", "SE40CC000", "SE40CD000", "SE40CD001", "SE40CD002", "SE40CE000", "SE40CF000", "SE40IG000", "SE40IG001", "SE40LB000", "SE40LB001", "SE40LB002", "SE40LB003", "SE40LB004", "SE40LB005", "SE40LB006", "SE40LB007", "SE40LB008", "SE40LB009", "SE40LB010", "SE40LB011", "SE40LE000", "SE40LE001", "SE40LE002", "SE40LE003", "SE40LE004", "SE40LE005", "SE40LE006", "SE40LE007", "SE40LE008", "SE40LE009", "SE40LE010", "SE40LE011", "SE40LP000", "SE40LP001", "SE40LP002", "SE40LP003", "SE40LP004", "SE40LP005", "SE40LP006", "SE40LP007", "SE40LP008", "SE40LP009", "SE40LP010", "SE40LP011", "SE40LR000", "SE40LR001", "SE40LR002", "SE40LR003", "SE40LR004", "SE40LR005", "SE40MX000", "SE40TF000", "SI00CA500", "SI00CB500", "SI00CD500", "SI00CE500", "SI00CG500", "SI00IG500", "SI00IG501", "SI00LB500", "SI00LB501", "SI00LB502", "SI01CA500", "SI01CA501", "SI01CB500", "SI01CD500", "SI01CE500", "SI01CG500", "SI01IG500", "SI01LB500", "SI02CA500", "SI02CB500", "SI02CD500", "SI02CE500", "SI02LB500", "SI02LB501", "SI02LB502", "SI02LB503", "SI02LP502", "SI02TF500", "SI03LB000", "SI03TF000", "SI04LB000", "SI04TF000", "SI05CA000", "SI05CD000", "SI05CF000", "SI05IG000", "SI05LB000", "SI05LB001", "SI05TC000", "SI05TF000", "SI06CA000", "SI06CA002", "SI06CB000", "SI06CD000", "SI06CF000", "SI06IG000", "SI06LB000", "SI06LB001", "SI06LB002", "SI06TC000", "SI06TF000", "SM00CA500", "SM00CB500", "SM00CD500", "SM00CE500", "SM00CG500", "SM00LB500", "SM00LB501", "SM00LS000", "SM00TF000", "SM00TF001", "SM01CA500", "SM01CB500", "SM01CD500", "SM01CE500", "SM01CG500", "SM01LB500", "SM02CA500", "SM02CB500", "SM02CD500", "SM02CE500", "SM02CG500", "SM02LB000", "SM02LB001", "SM02LB500", "SM02LB501", "SM02LB502", "SM02LB503", "SM02LB504", "SM02LP504", "SM02LP505", "SM02TF000", "SM02TF001", "SM02TF500", "SM02TF501", "SM03LB500", "SM04CA500", "SM04CB500", "SM04CD500", "SM04CE500", "SM04CF500", "SM04CG500", "SM04LB500", "SM04LB501", "SM04LB502", "SM04LB503", "SM04TF000", "SM05CA500", "SM05CB500", "SM05CD000", "SM05CD500", "SM05CE500", "SM05CF500", "SM05LB000", "SM05LB500", "SM05LB501", "SM05LB502", "SM05LP500", "SM05LP501", "SM05LP502", "SM05MA000", "SM05MA001", "SM05MA002", "SM05ME000", "SM05TC000", "SM05TF000", "SM06CA501", "SM06CB501", "SM06CD501", "SM06CE501", "SM06CG501", "SM06LB500", "SM06LB501", "SM06LB502", "SM06LB503", "SM06TF500", "SM07LB000", "SM07TF000", "SM08CA000", "SM08CB000", "SM08CD000", "SM08CE000", "SM08CF000", "SM08LB000", "SM08LB001", "SM08LB002", "SM08LB003", "SM08LB004", "SM08LB005", "SM08LE000", "SM08LE001", "SM08LP000", "SM08LP001", "SM08LP002", "SM08LP003", "SM08MX000", "SM08PS000", "SM08TC000", "SM08TF000", "SM09CA000", "SM09CB000", "SM09CD000", "SM09CE000", "SM09CF000", "SM09LB000", "SM09LB001", "SM09LB002", "SM09LB003", "SM09LB004", "SM09LB005", "SM09LB006", "SM09LB007", "SM09LB008", "SM09LB009", "SM09LB010", "SM09LB011", "SM09LB012", "SM09LE000", "SM09LE001", "SM09LH000", "SM09LH001", "SM09LH002", "SM09LH003", "SM09LH004", "SM09LH005", "SM09LH006", "SM09LP000", "SM09LP001", "SM09LP002", "SM09LP003", "SM09LS000", "SM09LS001", "SM09LS002", "SM09LS003", "SM09LS004", "SM09LS005", "SM09LS006", "SM09MA000", "SM09MH000", "SM09MH001", "SM09MX000", "SM09PA000", "SM09PL000", "SM09PS000", "SM09TC000", "SM09TC001", "SM09TC002", "SM09TC003", "SM09TF000", "SM09TF001", "SM10LB000", "SM10LB001", "SM10TF000", "SM11CA000", "SM11CB000", "SM11CD000", "SM11CE000", "SM11CG000", "SM11LB000", "SM11LB001", "SM11TF000", "SM12CA000", "SM12CB000", "SM12CD000", "SM12CE000", "SM12CF000", "SM12LB000", "SM12LB001", "SM12LB002", "SM12LB003", "SM12LB004", "SM12LB005", "SM12LE000", "SM12LE001", "SM12LP000", "SM12LP001", "SM12LP002", "SM12LP003", "SM12PS000", "SM12TF000", "SM13CA000", "SM13CB000", "SM13CD000", "SM13CE000", "SM13CF000", "SM13IG000", "SM13LB000", "SM13LB001", "SM13LB002", "SM13LB003", "SM13LB004", "SM13LB005", "SM13LB006", "SM13LB007", "SM13LB008", "SM13LB009", "SM13LB010", "SM13LB011", "SM13LB012", "SM13LB013", "SM13LB014", "SM13LE000", "SM13LE001", "SM13LE011", "SM13LH000", "SM13LH001", "SM13LH002", "SM13LH003", "SM13LH004", "SM13LH005", "SM13LH006", "SM13LH007", "SM13LH008", "SM13LH009", "SM13LP000", "SM13LP001", "SM13LP002", "SM13LP003", "SM13LP004", "SM13LP005", "SM13LP006", "SM13LP007", "SM13LP008", "SM13MH000", "SM13MH001", "SM13MH002", "SM13MH003", "SM13MH004", "SM13MH005", "SM13PA000", "SM13PA001", "SM13PL000", "SM13TC000", "SM13TC001", "SM13TC002", "SM13TC003", "SM13TC004", "SM13TC005", "SM13TC006", "SM13TF000", "SM14CA000", "SM14CA001", "SM14CB000", "SM14CD000", "SM14CD001", "SM14CD002", "SM14CE000", "SM14CE001", "SM14CF000", "SM14IG000", "SM14LB000", "SM14LB001", "SM14LB002", "SM14LB003", "SM14LB004", "SM14LB005", "SM14LB006", "SM14LB007", "SM14LB008", "SM14LB009", "SM14LB010", "SM14LB011", "SM14LB012", "SM14LB013", "SM14LB014", "SM14LB015", "SM14LB016", "SM14LB017", "SM14LB018", "SM14LB019", "SM14LB020", "SM14LB021", "SM14LB022", "SM14LB023", "SM14LB024", "SM14LB025", "SM14LB026", "SM14LB027", "SM14LB028", "SM14LB029", "SM14LB030", "SM14LB031", "SM14LB032", "SM14LB033", "SM14LB034", "SM14LB035", "SM14LB036", "SM14LB037", "SM14LB038", "SM14LB039", "SM14LB040", "SM14LE000", "SM14LE001", "SM14LE002", "SM14LE003", "SM14LE004", "SM14LE005", "SM14LE006", "SM14LH000", "SM14LH001", "SM14LH002", "SM14LH003", "SM14LH004", "SM14LH005", "SM14LH006", "SM14LH007", "SM14LH008", "SM14LH009", "SM14LH010", "SM14LH011", "SM14LH012", "SM14LH013", "SM14LH014", "SM14LH015", "SM14LH016", "SM14LH017", "SM14LH018", "SM14LP000", "SM14LP001", "SM14LP002", "SM14LP003", "SM14LP004", "SM14LP005", "SM14LP006", "SM14LP007", "SM14LP008", "SM14LP009", "SM14LP010", "SM14LP011", "SM14LP012", "SM14LP013", "SM14LP014", "SM14LP015", "SM14LP016", "SM14LP017", "SM14LP018", "SM14LP019", "SM14LP020", "SM14LP021", "SM14LP022", "SM14LP023", "SM14LP024", "SM14LP025", "SM14LP026", "SM14LP027", "SM14LP028", "SM14LP029", "SM14LP030", "SM14LR000", "SM14LR001", "SM14LR002", "SM14LR003", "SM14LR004", "SM14LR005", "SM14MA000", "SM14MA001", "SM14MB000", "SM14MD000", "SM14MD001", "SM14MD002", "SM14ME000", "SM14ME001", "SM14MF000", "SM14MH000", "SM14MH001", "SM14MH002", "SM14MH003", "SM14MH004", "SM14MH005", "SM14MH006", "SM14MH007", "SM14PA000", "SM14PA001", "SM14TC000", "SM14TC001", "SM14TC002", "SM14TC003", "SM14TC004", "SM14TC005", "SM14TC006", "SM14TC007", "SM14TC008", "SM14TF000", "SM15CA000", "SM15CA001", "SM15CB000", "SM15CD000", "SM15CE000", "SM15CF000", "SM15IG000", "SM15LB000", "SM15LB001", "SM15LB002", "SM15LB003", "SM15LB004", "SM15LB005", "SM15LB006", "SM15LB007", "SM15LB008", "SM15LB009", "SM15LB010", "SM15LB011", "SM15LB012", "SM15LB013", "SM15LB014", "SM15LB015", "SM15LB016", "SM15LB017", "SM15LB018", "SM15LB019", "SM15LB020", "SM15LB021", "SM15LB022", "SM15LB023", "SM15LB024", "SM15LB025", "SM15LB026", "SM15LE000", "SM15LE001", "SM15LE002", "SM15LH000", "SM15LH001", "SM15LH002", "SM15LH003", "SM15LH004", "SM15LH005", "SM15LH006", "SM15LH007", "SM15LH008", "SM15LH009", "SM15LH010", "SM15LH011", "SM15LH012", "SM15LH013", "SM15LH014", "SM15LH015", "SM15LH016", "SM15LH017", "SM15LH018", "SM15LH019", "SM15LH020", "SM15LH021", "SM15LH022", "SM15LH023", "SM15LH024", "SM15LH025", "SM15LH026", "SM15LP000", "SM15LP001", "SM15LP002", "SM15LP003", "SM15LP004", "SM15LP005", "SM15LP006", "SM15LP007", "SM15LP008", "SM15LP009", "SM15LP010", "SM15LP011", "SM15MB000", "SM15ME000", "SM15MH000", "SM15MH001", "SM15MH002", "SM15MH003", "SM15PA000", "SM15PA001", "SM15PA002", "SM15PA003", "SM15TC000", "SM15TC001", "SM15TC002", "SM15TC003", "SM15TC004", "SM15TF000", "SM16TC000", "SM16TC001", "SM16TC002", "SM17LB000", "SM18CA000", "SM18CA001", "SM18CB000", "SM18CC000", "SM18CD000", "SM18CD001", "SM18CE000", "SM18CF000", "SM18PL000", "SM18TC000", "SM18TC001", "SM19PL000", "TF00LB000", "TF00TC000", "TF00TF000", "TS00CA500", "TS00CA501", "TS00CB500", "TS00CB501", "TS00CE500", "TS00CF000", "TS00CG000", "TS00IG500", "TS00IG501", "TS00LB500", "TS00MF000", "TS01CA500", "TS01CG500", "TS01LB500", "TS02CA000", "TS02CA500", "TS02CA501", "TS02CA502", "TS02CA503", "TS02CB500", "TS02CB501", "TS02CD500", "TS02CE500", "TS02CF000", "TS02CG500", "TS02IG500", "TS02IG501", "TS02IG502", "TS02IG503", "TS02IG504", "TS02IG505", "TS02IG506", "TS02LB000", "TS02LB001", "TS02LB500", "TS02LB501", "TS02LP000", "TS02LP001", "TS02LS000", "TS02LS001", "TS02MD000", "TS02TF000", "TS03CA500", "TS03CB500", "TS03CG500", "TS03IG500", "TS03LB500", "TS03LS000", "TS04CA500", "TS04CB500", "TS04LB500", "TS06CA500", "TS07CA500", "TS07CD500", "TS08LB500", "TS09CA500", "TS09CD500", "TS10CA500", "TS10CB500", "TS10CD500", "TS10CE500", "TS10CG500", "TS10IG500", "TS10LB500", "TS11CA500", "TS11CB500", "TS11CD500", "TS11CE500", "TS11CG500", "TS11IG500", "TS11LB500", "TS12CA500", "TS12CA501", "TS12CA502", "TS12CB500", "TS12CB501", "TS12CD000", "TS12CD500", "TS12CD501", "TS12CE000", "TS12CE500", "TS12CE501", "TS12CF000", "TS12CG500", "TS12CG501", "TS12ID000", "TS12ID001", "TS12ID002", "TS12ID003", "TS12ID004", "TS12ID005", "TS12ID006", "TS12ID007", "TS12ID008", "TS12ID009", "TS12ID500", "TS12ID501", "TS12IG500", "TS12IG501", "TS12IG502", "TS12IG503", "TS12IG504", "TS12IG505", "TS12IG506", "TS12IG507", "TS12IG508", "TS12IG509", "TS12IG510", "TS12IG511", "TS12IG700", "TS12IS500", "TS12LB000", "TS12LB001", "TS12LB002", "TS12LB500", "TS12LB501", "TS12LB502", "TS12LP001", "TS12LP501", "TS12LS000", "TS12LS001", "TS14CA500", "TS14CB500", "TS14CD500", "TS14CE500", "TS14CG500", "TS14IG500", "TS14IG501", "TS14IG502", "TS14LB000", "TS14LB500", "TS14LS000", "TS14MA000", "TS14MD000", "TS14ME000", "TS15CA000", "TS15CA500", "TS15CA501", "TS15CA502", "TS15CB500", "TS15CD500", "TS15CD501", "TS15CE000", "TS15CE500", "TS15CE501", "TS15CF000", "TS15ID000", "TS15ID001", "TS15ID002", "TS15ID003", "TS15ID004", "TS15ID005", "TS15ID006", "TS15ID007", "TS15ID008", "TS15ID009", "TS15ID500", "TS15ID501", "TS15ID502", "TS15ID503", "TS15IG500", "TS15IG501", "TS15IG502", "TS15IS500", "TS15IS501", "TS15LB000", "TS15LB500", "TS15LB501", "TS15LS000", "TS16CA500", "TS16CA501", "TS16CB500", "TS16CB501", "TS16CD500", "TS16CE500", "TS16LB500", "TS16LB501", "TS17CA500", "TS17CA501", "TS17CB500", "TS17CD500", "TS17CE500", "TS17CG500", "TS17ID500", "TS17LB500", "TS17LB501", "TS17LB502", "TS17LB503", "TS17TF000", "TS18LB500", "TS18LB501", "TS18LB502", "TS18LB503", "TS19CA500", "TS19CA501", "TS19CB500", "TS19CB501", "TS19CD500", "TS19CE000", "TS19CE500", "TS19CE501", "TS19CG500", "TS19ID000", "TS19ID001", "TS19ID002", "TS19ID003", "TS19ID004", "TS19ID005", "TS19ID006", "TS19ID007", "TS19ID008", "TS19ID009", "TS19ID010", "TS19ID011", "TS19ID012", "TS19ID013", "TS19ID014", "TS19ID015", "TS19ID500", "TS19ID501", "TS19ID502", "TS19ID503", "TS19IG500", "TS19IG501", "TS19IG502", "TS19IG503", "TS19IG504", "TS19IP000", "TS19IP001", "TS19IP002", "TS19IP003", "TS19IP004", "TS19IP005", "TS19IP006", "TS19IP007", "TS19IP008", "TS19IP009", "TS19IP010", "TS19IS000", "TS19IS001", "TS19IS500", "TS19IS501", "TS19LB000", "TS19LB001", "TS19LB002", "TS19LB003", "TS19LB004", "TS19LB005", "TS19LB006", "TS19LB007", "TS19LB008", "TS19LB500", "TS19LB501", "TS19LB502", "TS19LB503", "TS19LB504", "TS19LB505", "TS19LP000", "TS19LP001", "TS19LP002", "TS19LP500", "TS19MH000", "TS19MH500", "TS19TF000", "TS20CA000", "TS20CB000", "TS20CD000", "TS20CE000", "TS20CE001", "TS20CG000", "TS20ID500", "TS20IG500", "TS20IP000", "TS20IP001", "TS20IP002", "TS20IP003", "TS20IP005", "TS20LB000", "TS20LB001", "TS20LB500", "TS20LB501", "TS20LP000", "TS21CA000", "TS21CD000", "TS21CE000", "TS21CE001", "TS21ID000", "TS21ID001", "TS21ID002", "TS21ID500", "TS21IG700", "TS21IS500", "TS21LB000", "TS21LB001", "TS21LB002", "TS21LB003", "TS21LB004", "TS21LP000", "TS21LP001", "TS21LP002", "TS21LP003", "TS21TF000", "TS22LB500", "TS22LB501", "TS22LB502", "TS23LB500", "TS23LB501", "TS24CA500", "TS24CA501", "TS24CB500", "TS24CD500", "TS24CD501", "TS24CE500", "TS24CE501", "TS24CF500", "TS24CF501", "TS24ID000", "TS24ID001", "TS24ID002", "TS24ID003", "TS24ID004", "TS24ID005", "TS24ID006", "TS24ID007", "TS24ID008", "TS24ID009", "TS24ID010", "TS24ID011", "TS24ID500", "TS24ID501", "TS24ID502", "TS24ID503", "TS24ID504", "TS24IG500", "TS24IG501", "TS24IG502", "TS24IG503", "TS24IG504", "TS24IP000", "TS24IP001", "TS24IP002", "TS24IP003", "TS24IP004", "TS24IP005", "TS24IP006", "TS24IP007", "TS24IP008", "TS24IS000", "TS24IS500", "TS24IS501", "TS24IS502", "TS24LB000", "TS24LB001", "TS24LB002", "TS24LB003", "TS24LB004", "TS24LB500", "TS24LB501", "TS24LB502", "TS24LP000", "TS24LP001", "TS24LP002", "TS24LP500", "TS24LP501", "TS24LP502", "TS24MF000", "TS24MH500", "TS24PS000", "TS24TF000", "TS25CA000", "TS25CA001", "TS25CA002", "TS25CB000", "TS25CB001", "TS25CD000", "TS25CD001", "TS25CE000", "TS25CE001", "TS25CF000", "TS25CF001", "TS25ID000", "TS25ID001", "TS25ID002", "TS25ID003", "TS25ID004", "TS25ID005", "TS25ID006", "TS25ID007", "TS25ID008", "TS25ID009", "TS25ID500", "TS25ID501", "TS25IG500", "TS25IG501", "TS25IG502", "TS25IG503", "TS25IG504", "TS25IG505", "TS25IG506", "TS25IG507", "TS25IG700", "TS25IP000", "TS25IP001", "TS25IP002", "TS25IP003", "TS25IP004", "TS25IP005", "TS25IS500", "TS25IS501", "TS25LB000", "TS25LB001", "TS25LB002", "TS25LB003", "TS25LB004", "TS25LB005", "TS25LB006", "TS25LB007", "TS25LB008", "TS25LB009", "TS25LB010", "TS25LB011", "TS25LB012", "TS25LB013", "TS25LB014", "TS25LB015", "TS25LB016", "TS25LB017", "TS25LB018", "TS25LB019", "TS25LB020", "TS25LB021", "TS25LB022", "TS25LB023", "TS25LB024", "TS25LB025", "TS25LE000", "TS25LE001", "TS25LE002", "TS25LE003", "TS25LE004", "TS25LE005", "TS25LP000", "TS25LP001", "TS25LP002", "TS25LP003", "TS25LP004", "TS25LP005", "TS25LP006", "TS25LP007", "TS25LP008", "TS25LP009", "TS25LP010", "TS25LP011", "TS25LP012", "TS25LP013", "TS25LP014", "TS25LP015", "TS25LP016", "TS25LP017", "TS25LP018", "TS25LP019", "TS25LP020", "TS25MH000", "TS25MH500", "TS25MX000", "TS25PS000", "TS25TC000", "TS25TF000", "TS26CA500", "TS26CA501", "TS26CB500", "TS26CB501", "TS26CD500", "TS26CE500", "TS26CE501", "TS26CF000", "TS26LB000", "TS26LB001", "TS26LB002", "TS26LB003", "TS26LB004", "TS26LB500", "TS26LP000", "TS26LP001", "TS26LP002", "TS26LP003", "TS26LP004", "TS26MF000", "TS26TC000", "TS27CA000", "TS27CA500", "TS27CB500", "TS27CD000", "TS27CD500", "TS27CE500", "TS27CF500", "TS27ID000", "TS27ID001", "TS27ID002", "TS27ID003", "TS27ID004", "TS27ID502", "TS27ID503", "TS27IG000", "TS27IG001", "TS27IG500", "TS27IG501", "TS27IS000", "TS27IS001", "TS27IS500", "TS27IT000", "TS27LB000", "TS27LB001", "TS27LB002", "TS27LB003", "TS27LB004", "TS27LB005", "TS27LB006", "TS27LB007", "TS27LB008", "TS27LB009", "TS27LB010", "TS27LB011", "TS27LB012", "TS27LB013", "TS27LB014", "TS27LB015", "TS27LB016", "TS27LB017", "TS27LB018", "TS27LB019", "TS27LB020", "TS27LB500", "TS27LB501", "TS27LB502", "TS27LE000", "TS27LE001", "TS27LE002", "TS27LE003", "TS27LH000", "TS27LH001", "TS27LP000", "TS27LP001", "TS27LP002", "TS27LP003", "TS27LP004", "TS27LP005", "TS27LP006", "TS27LP007", "TS27LP008", "TS27LP009", "TS27LP010", "TS27LP500", "TS27LP501", "TS27LP502", "TS27LP503", "TS27LP504", "TS27MH001", "TS27MH002", "TS27MH500", "TS27MX000", "TS27PA000", "TS27PP000", "TS27PP001", "TS27PS000", "TS27TC000", "TS27TC001", "TS27TC002", "TS27TC003", "TS27TF001", "TS28CA000", "TS28CA001", "TS28CA002", "TS28CB000", "TS28CD000", "TS28CE000", "TS28CF000", "TS28ID000", "TS28IG000", "TS28LB000", "TS28LB001", "TS28LB002", "TS28LB003", "TS28LB004", "TS28LB005", "TS28LB006", "TS28LB007", "TS28LB008", "TS28LB009", "TS28LB010", "TS28LB011", "TS28LB012", "TS28LB013", "TS28LB500", "TS28LB501", "TS28LB502", "TS28LB503", "TS28LE000", "TS28LE001", "TS28LH000", "TS28LH001", "TS28LH002", "TS28LH003", "TS28LH004", "TS28LH005", "TS28LP000", "TS28LP001", "TS28LP002", "TS28LP003", "TS28LP004", "TS28LP500", "TS28LP501", "TS28LS000", "TS28LS001", "TS28LS002", "TS28LS003", "TS28LS004", "TS28LS005", "TS28LS006", "TS28LS007", "TS28LS008", "TS28LS009", "TS28LS010", "TS28LS011", "TS28LS012", "TS28LS013", "TS28LS014", "TS28LS015", "TS28LS016", "TS28LS017", "TS28LS018", "TS28LS019", "TS28LS020", "TS28MA000", "TS28MA001", "TS28MA002", "TS28MA003", "TS28MD000", "TS28MH000", "TS28MH001", "TS28MH002", "TS28MH003", "TS28MH004", "TS28MH005", "TS28MH006", "TS28MH007", "TS28MH008", "TS28MH009", "TS28MH010", "TS28MH011", "TS28MH012", "TS28MX000", "TS28PA000", "TS28PA001", "TS28PA002", "TS28PA003", "TS28PP000", "TS28PP001", "TS28TC000", "TS28TC001", "TS28TC002", "TS28TF000", "TS30CA000", "TS30CD000", "TS30CE000", "TS30LB500", "TS30MH000", "TS30MX000", "TS30TC000", "TS31CA000", "TS31CA500", "TS31CA501", "TS31CA502", "TS31CB000", "TS31CB500", "TS31CD500", "TS31CD501", "TS31CE000", "TS31CE500", "TS31CE501", "TS31CF000", "TS31CG000", "TS31CG500", "TS31ID000", "TS31ID001", "TS31ID002", "TS31ID003", "TS31ID004", "TS31ID005", "TS31ID006", "TS31ID007", "TS31ID008", "TS31ID500", "TS31ID501", "TS31ID502", "TS31ID503", "TS31ID504", "TS31ID505", "TS31ID506", "TS31ID507", "TS31ID508", "TS31ID509", "TS31IG500", "TS31IG501", "TS31IG502", "TS31IG503", "TS31IG700", "TS31IP000", "TS31LB000", "TS31LB500", "TS31LB501", "TS31LS000", "TS32CA500", "TS32CD500", "TS32LB000", "TS32LB500", "TS32LB501", "TS32LP000", "TS32LP500", "TS32LS000", "TS32MD000", "TS32MH000", "TS32MH500", "TS32PA000", "TS32TF000", "TS33CA000", "TS33CA001", "TS33CB000", "TS33CD000", "TS33CD001", "TS33CE000", "TS33CF000", "TS33ID000", "TS33ID001", "TS33LB000", "TS33LB001", "TS33LB002", "TS33LB003", "TS33LB004", "TS33LB005", "TS33LB006", "TS33LB007", "TS33LB008", "TS33LB009", "TS33LB010", "TS33LB011", "TS33LB012", "TS33LB013", "TS33LB014", "TS33LE000", "TS33LE001", "TS33LE002", "TS33LH000", "TS33LH001", "TS33LH002", "TS33LH003", "TS33LH004", "TS33LP000", "TS33LP001", "TS33LP002", "TS33LP003", "TS33LP004", "TS33LP005", "TS33LP006", "TS33LP007", "TS33LP008", "TS33LP009", "TS33LP010", "TS33LP011", "TS33LP012", "TS33LR000", "TS33LR001", "TS33LR002", "TS33LS000", "TS33MA000", "TS33MB000", "TS33ME000", "TS33MF000", "TS33MH000", "TS33MH001", "TS33MH002", "TS33MH003", "TS33MX000", "TS33PA000", "TS33PA001", "TS33TC000", "TS33TC001", "TS33TC002", "TS33TF000", "TS34LB000", "TS34LH001", "TS34TF000", "TS35CE000", "TS36ID000", "TS37CA000", "TS37CA001", "TS37CD000", "TS37CD001", "TS37CF000", "TS37CG000", "TS37LB000", "TS37LB001", "TS37LP000", "TS37TF000", "TS38CA000", "TS38CA001", "TS38CA002", "TS38CA003", "TS38CB000", "TS38CB001", "TS38CD000", "TS38CD001", "TS38CD002", "TS38CD003", "TS38CE000", "TS38CE001", "TS38CE002", "TS38CF000", "TS38CF001", "TS38CF002", "TS38CF003", "TS38LB000", "TS38LB001", "TS38LB002", "TS38LB003", "TS38LB004", "TS38LB005", "TS38LP000", "TS38LP001", "TS38PS000", "TS38TC000", "TS38TF000", "TS39CA000", "TS39CA001", "TS39CD000", "TS39CD001", "TS39CF000", "TS39ID000", "TS39LB000", "TS39TF000", "TS40IG000", "TS40LB000", "TS40LB001", "TS40LB002", "TS40LB003", "TS40LB004", "TS40LB005", "TS40LB006", "TS40LB007", "TS40LB008", "TS40LH000", "TS40LH001", "TS40LH002", "TS40LP000", "TS40LP001", "TS40MH000", "TS40MH001", "TS40MH002", "TS40PA000", "TS40TC000", "TS40TF000", "TS41PA000", "TS41PA001", "TS42CA000", "TS42CD000", "TS42CE000", "TS42CF000", "TS42IG000", "TS42IG001", "TS42LB005", "TS42LB006", "TS42LB007", "TS42LB008", "TS42LB009", "TS42LB010", "TS42LB011", "TS42LB012", "TS42LB013", "TS42LB014", "TS42LB015", "TS42LB016", "TS42LB017", "TS42LE000", "TS42LH003", "TS42LH004", "TS42LH005", "TS42LH006", "TS42LH007", "TS42LH008", "TS42LH009", "TS42LH010", "TS42LH011", "TS42LH012", "TS42LH013", "TS42LP002", "TS42LP003", "TS42LP004", "TS42LP005", "TS42LP006", "TS42LP007", "TS42LP008", "TS42LR000", "TS42LR001", "TS42LR002", "TS42MA000", "TS42MF000", "TS42MH003", "TS42MH004", "TS42MH005", "TS42MH006", "TS42MH007", "TS42MH008", "TS42MH009", "TS42PA000", "TS42PA001", "TS42PA002", "TS42TC000", "TS42TC001", "TS42TF000", "TS43LB500", "TS44CA000", "TS44CA001", "TS44CB000", "TS44CC000", "TS44CD000", "TS44CD001", "TS44CE000", "TS44CE001", "TS44CE002", "TS44CF000", "TS44ID000", "TS44ID001", "TS44IG000", "TS44LB000", "TS44LB001", "TS44LB002", "TS44LB003", "TS44LB005", "TS44LB007", "TS44LB008", "TS44LB009", "TS44LB011", "TS44LB012", "TS44LB013", "TS44LB014", "TS44LB015", "TS44LB016", "TS44LB017", "TS44LB018", "TS44LB019", "TS44LB020", "TS44LB021", "TS44LB022", "TS44LB023", "TS44LE000", "TS44LE002", "TS44LE003", "TS44LH000", "TS44LH001", "TS44LH003", "TS44LH004", "TS44LH005", "TS44LH007", "TS44LH008", "TS44LH009", "TS44LH010", "TS44LH011", "TS44LH012", "TS44LH013", "TS44LH014", "TS44LH015", "TS44LH016", "TS44LH017", "TS44LH018", "TS44LH019", "TS44LP000", "TS44LP001", "TS44LP002", "TS44LP003", "TS44LP004", "TS44LP005", "TS44LP006", "TS44LP007", "TS44LP010", "TS44LP011", "TS44LP012", "TS44LP013", "TS44LP014", "TS44LP015", "TS44LP016", "TS44LP017", "TS44LP018", "TS44LP019", "TS44LR000", "TS44LR001", "TS44LR004", "TS44LR005", "TS44LR006", "TS44LS000", "TS44LS001", "TS44LS002", "TS44LS003", "TS44LS004", "TS44LS005", "TS44LS006", "TS44LS007", "TS44LS008", "TS44LS009", "TS44LS010", "TS44LS011", "TS44LS012", "TS44LS013", "TS44LS014", "TS44LS015", "TS44LS016", "TS44LS017", "TS44LS018", "TS44LS019", "TS44LS020", "TS44LS021", "TS44LS022", "TS44LS023", "TS44LS024", "TS44LS025", "TS44LS026", "TS44MA000", "TS44MD000", "TS44MH000", "TS44MH001", "TS44MH002", "TS44MH003", "TS44MH004", "TS44MH005", "TS44MH006", "TS44MH007", "TS44MH008", "TS44MH009", "TS44MH010", "TS44MH011", "TS44MH012", "TS44MH013", "TS44MH014", "TS44MH015", "TS44MH016", "TS44MH017", "TS44MH018", "TS44MH019", "TS44MH020", "TS44MH021", "TS44MH022", "TS44MH023", "TS44MH024", "TS44MH025", "TS44MH026", "TS44MH027", "TS44MH028", "TS44MH029", "TS44MH030", "TS44MX000", "TS44PA000", "TS44PA001", "TS44PA002", "TS44PA003", "TS44PA004", "TS44PA005", "TS44PA006", "TS44PA007", "TS44PA008", "TS44PA009", "TS44PA010", "TS44PA011", "TS44PA012", "TS44PL000", "TS44PP001", "TS44TC000", "TS44TC001", "TS44TC002", "TS44TC003", "TS44TC004", "TS44TF000", "TS45TC000", "TS45TF000", "TS46CA000", "TS46CA001", "TS46CB000", "TS46CD000", "TS46CE000", "TS46CF000", "TS46CF001", "TS46LB000", "TS46LB001", "TS46LB002", "TS46LB003", "TS46LB004", "TS46LB005", "TS46LB006", "TS46LB007", "TS46LB008", "TS46LE000", "TS46LE001", "TS46LE003", "TS46LP000", "TS46LP001", "TS46LP002", "TS46LP003", "TS46LP004", "TS46LP005", "TS46LP006", "TS46LP007", "TS46LP008", "TS46MD000", "TS46MF000", "TS46TF000", "TS48MA000", "TS48MD000", "TS48ME000", "TS49CA000", "TS49CG000", "TS49LB000", "TS49LB001", "TS49LP000", "TS49MA000", "TS49MA001", "TS49MA002", "TS49MG000", "TS49TC000", "TS49TF000", "TS50CA000", "TS50CD000", "TS50CE000", "TS50LB000", "TS50LB001", "TS50LB002", "TS50LB003", "TS50LP000", "TS50LP001", "TS50LP002", "TS50LP003", "TS50LS000", "TS50LS001", "TS50LS002", "TS50LS003", "TS50MX000", "TS50TC000", "TS50TF000", "TS50TF001", "TS51LB000", "TS51LB001", "TS51LB002", "TS51LB003", "TS51LH000", "TS51LH001", "TS51LP000", "TS51MH000", "TS51MH001", "TS51MH002", "TS51MH003", "TS51MH004", "TS51MH005", "TS51MH006", "TS51PA000", "TS51PA001", "TS51PA002", "TS51TC000", "TS52CA000", "TS52CA001", "TS52CB000", "TS52CB001", "TS52CC000", "TS52CD000", "TS52CD001", "TS52CD002", "TS52CE000", "TS52CF000", "TS52LB000", "TS52LB001", "TS52LB002", "TS52LB003", "TS52LB004", "TS52LB005", "TS52LB006", "TS52LB007", "TS52LB008", "TS52LB009", "TS52LB010", "TS52LB011", "TS52LB012", "TS52LB013", "TS52LB014", "TS52LB015", "TS52LB016", "TS52LB017", "TS52LB018", "TS52LB019", "TS52LB020", "TS52LB021", "TS52LB022", "TS52LB023", "TS52LB024", "TS52LB025", "TS52LB026", "TS52LE000", "TS52LE001", "TS52LE002", "TS52LH000", "TS52LH001", "TS52LH002", "TS52LH003", "TS52LH004", "TS52LH005", "TS52LH006", "TS52LH007", "TS52LH008", "TS52LH009", "TS52LH010", "TS52LH011", "TS52LH012", "TS52LH013", "TS52LH014", "TS52LH015", "TS52LH016", "TS52LH017", "TS52LH018", "TS52LH019", "TS52LH020", "TS52LH021", "TS52LH022", "TS52LH023", "TS52LH024", "TS52LH025", "TS52LH026", "TS52LP000", "TS52LP001", "TS52LP002", "TS52LP003", "TS52LP004", "TS52LP005", "TS52LP006", "TS52LP007", "TS52LP008", "TS52LP009", "TS52LP010", "TS52LP011", "TS52LP012", "TS52LP013", "TS52LP014", "TS52LP015", "TS52LP016", "TS52LP017", "TS52LR000", "TS52LR001", "TS52LR002", "TS52LR003", "TS52LR004", "TS52LR005", "TS52MH000", "TS52MH001", "TS52MH002", "TS52MH003", "TS52MH004", "TS52MH005", "TS52MH006", "TS52PA000", "TS52PL000", "TS52TC000", "TS52TC001", "TS52TF000", "TS53CA000", "TS53CF000", "TS53LB000", "TS53TF000", "TS54CA000", "TS54CF000", "TS54LB000", "TS54TF000", "TS55CA000", "TS55CB000", "TS55CD000", "TS55CE000", "TS55CF000", "TS55LB000", "TS55LB001", "TS55LB002", "TS55LB003", "TS55LB004", "TS55LB005", "TS55LB006", "TS55LB007", "TS55LB008", "TS55LB009", "TS55LE000", "TS55LE001", "TS55LH000", "TS55LH001", "TS55LH002", "TS55LH003", "TS55LH004", "TS55LH005", "TS55LH006", "TS55LH007", "TS55LH008", "TS55LH009", "TS55LP000", "TS55LP001", "TS55LP002", "TS55LP003", "TS55LP004", "TS55LP005", "TS55MH000", "TS55MH001", "TS55MH002", "TS55PA000", "TS55TF000", "TS56LB000", "TS56LB001", "TS56TF000", "TS57CD000", "TS57LB000", "TS57LB001", "TS57TC000", "TS57TF000", "TS58CA000", "TS58CB000", "TS58CD000", "TS58CE000", "TS58CF000", "TS58LB000", "TS58LB001", "TS58LB002", "TS58LB003", "TS58LB004", "TS58LB005", "TS58LB006", "TS58LB007", "TS58LB008", "TS58LB009", "TS58LB010", "TS58LB011", "TS58LB012", "TS58LB013", "TS58LB014", "TS58LB015", "TS58LB016", "TS58LB017", "TS58LB018", "TS58LB019", "TS58LE000", "TS58LE001", "TS58LH000", "TS58LH001", "TS58LH002", "TS58LH003", "TS58LH004", "TS58LH005", "TS58LH006", "TS58LH007", "TS58LH008", "TS58LH009", "TS58LH010", "TS58LH011", "TS58LH012", "TS58LH013", "TS58LH014", "TS58LH015", "TS58LH016", "TS58LH017", "TS58LH018", "TS58LH019", "TS58LP000", "TS58LP001", "TS58LP002", "TS58LP003", "TS58LP004", "TS58LP005", "TS58LP006", "TS58LP007", "TS58MA000", "TS58MD000", "TS58MX000", "TS58TC000", "TS58TF000", "TS59LB000", "TS59LP000", "TS59TF000", "TS60CA000", "TS60CA001", "TS60CB000", "TS60CB001", "TS60CC000", "TS60CD000", "TS60CD001", "TS60CD002", "TS60CE000", "TS60CF000", "TS60LB000", "TS60LB001", "TS60LB002", "TS60LB003", "TS60LB004", "TS60LB005", "TS60LB006", "TS60LB007", "TS60LB008", "TS60LB009", "TS60LB010", "TS60LB011", "TS60LH000", "TS60LH001", "TS60LH002", "TS60LH003", "TS60LH004", "TS60LH005", "TS60LH006", "TS60LH007", "TS60LH008", "TS60LH009", "TS60LH010", "TS60LH011", "TS60LP000", "TS60LP001", "TS60LP002", "TS60LP003", "TS60LP004", "TS60MH000", "TS60MH001", "TS60MH002", "TS60MH003", "TS60MH004", "TS60MH005", "TS60TC001", "TS60TF000", "TS61CA000", "TS61CB000", "TS61CC000", "TS61CD000", "TS61CD001", "TS61CD002", "TS61CE000", "TS61CF000", "TS61IG000", "TS61LB000", "TS61LB001", "TS61LB002", "TS61LB003", "TS61LB004", "TS61LB005", "TS61LB006", "TS61LB007", "TS61LB008", "TS61LB009", "TS61LB010", "TS61LB011", "TS61LB012", "TS61LB013", "TS61LB014", "TS61LB015", "TS61LB016", "TS61LB017", "TS61LE000", "TS61LE001", "TS61LE002", "TS61LE003", "TS61LE004", "TS61LE005", "TS61LE006", "TS61LE007", "TS61LE008", "TS61LE009", "TS61LE010", "TS61LE011", "TS61LH000", "TS61LH001", "TS61LH002", "TS61LH003", "TS61LH004", "TS61LH005", "TS61LH006", "TS61LH007", "TS61LH008", "TS61LH009", "TS61LH010", "TS61LH011", "TS61LH012", "TS61LH013", "TS61LH014", "TS61LH015", "TS61LH016", "TS61LH017", "TS61LP000", "TS61LP001", "TS61LP002", "TS61LP003", "TS61LP004", "TS61LP005", "TS61LP006", "TS61LP007", "TS61LP008", "TS61LP009", "TS61LP010", "TS61LP011", "TS61LP012", "TS61LP013", "TS61LP014", "TS61LP015", "TS61LP016", "TS61LP017", "TS61LP018", "TS61LR000", "TS61LR001", "TS61LR002", "TS61LR003", "TS61LR004", "TS61LR005", "TS61LS000", "TS61LS001", "TS61LS002", "TS61LS003", "TS61LS004", "TS61LS005", "TS61LS006", "TS61LS007", "TS61LS008", "TS61LS009", "TS61LS010", "TS61LS011", "TS61LS012", "TS61LS013", "TS61LS014", "TS61LS015", "TS61LS016", "TS61LS017", "TS61LS018", "TS61LS019", "TS61LS020", "TS61LS021", "TS61LS022", "TS61LS023", "TS61LS024", "TS61LS025", "TS61LS026", "TS61LS027", "TS61LS028", "TS61LS029", "TS61LS030", "TS61LS031", "TS61LS032", "TS61LS033", "TS61LS034", "TS61LS035", "TS61MA000", "TS61MB000", "TS61MC000", "TS61MD000", "TS61MD001", "TS61MD002", "TS61ME000", "TS61MF000", "TS61TC000", "TS61TC001", "TS61TF000", "TS62CA000", "TS62CD000", "TS62CD001", "TS62CE000", "TS62LB000", "TS62LB001", "TS62LB002", "TS62LB003", "TS62LB004", "TS62LB005", "TS62LB006", "TS62LB007", "TS62LB008", "TS62LB009", "TS62LB010", "TS62LB011", "TS62LE000", "TS62LE001", "TS62LP000", "TS62LP001", "TS62LP002", "TS62LP003", "TS62LP004", "TS62LP005", "TS62LP006", "TS62LP007", "TS62LP008", "TS62LP009", "TS62LP010", "TS62LP011", "TS62LR000", "TS62LR001", "TS62LR002", "TS62LR003", "TS62MH000", "TS62MH001", "TS62MH002", "TS62TF000", "TS63MD000", "TS63TC000", "TS64LB000", "TS64TF000", "TS65CA000", "TS65CA001", "TS65CB000", "TS65CC000", "TS65CD000", "TS65CD001", "TS65CE000", "TS65CE001", "TS65CF000", "TS65LB000", "TS65LB001", "TS65LB002", "TS65LB003", "TS65LB004", "TS65LB005", "TS65LB006", "TS65LB007", "TS65LB008", "TS65LB009", "TS65LB010", "TS65LB011", "TS65LB012", "TS65LB013", "TS65LB014", "TS65LB015", "TS65LB016", "TS65LB017", "TS65LB018", "TS65LB019", "TS65LB020", "TS65LB021", "TS65LB022", "TS65LB023", "TS65LB024", "TS65LB025", "TS65LB026", "TS65LB027", "TS65LB028", "TS65LB029", "TS65LB030", "TS65LB031", "TS65LB032", "TS65LB033", "TS65LB034", "TS65LB035", "TS65LB036", "TS65LB037", "TS65LB038", "TS65LB039", "TS65LB040", "TS65LB041", "TS65LE000", "TS65LE001", "TS65LE002", "TS65LH000", "TS65LH001", "TS65LH002", "TS65LH003", "TS65LH004", "TS65LH005", "TS65LH006", "TS65LH007", "TS65LH008", "TS65LH009", "TS65LH010", "TS65LH011", "TS65LH012", "TS65LH013", "TS65LH014", "TS65LH015", "TS65LH016", "TS65LH017", "TS65LH018", "TS65LH019", "TS65LH020", "TS65LH021", "TS65LH022", "TS65LH023", "TS65LH024", "TS65LH025", "TS65LH026", "TS65LH027", "TS65LH028", "TS65LH029", "TS65LH030", "TS65LH031", "TS65LH032", "TS65LH033", "TS65LH034", "TS65LH035", "TS65LH036", "TS65LH037", "TS65LH038", "TS65LH039", "TS65LH040", "TS65LH041", "TS65LP000", "TS65LP001", "TS65LP002", "TS65LP003", "TS65LP004", "TS65LP005", "TS65LP006", "TS65LP007", "TS65LP008", "TS65LP009", "TS65LP010", "TS65LP011", "TS65LP012", "TS65LP013", "TS65LP014", "TS65LP015", "TS65LP016", "TS65LP017", "TS65LP018", "TS65LP019", "TS65LP020", "TS65LP021", "TS65LP022", "TS65LP023", "TS65LP024", "TS65LP025", "TS65LP026", "TS65LR000", "TS65LR001", "TS65LR002", "TS65LR003", "TS65LR004", "TS65LR005", "TS65MA000", "TS65MD000", "TS65MH000", "TS65MH001", "TS65MH002", "TS65MH003", "TS65MH004", "TS65MH005", "TS65MH006", "TS65MH007", "TS65MX000", "TS65PA000", "TS65PA001", "TS65PL000", "TS65TC000", "TS65TC001", "TS65TF000", "TS66CA000", "TS66CA001", "TS66CA002", "TS66CB000", "TS66CB001", "TS66CC000", "TS66CD000", "TS66CD001", "TS66CD002", "TS66CE000", "TS66CF000", "TS66IG000", "TS66IG001", "TS66LB000", "TS66LB001", "TS66LB002", "TS66LB003", "TS66LB004", "TS66LB005", "TS66LB006", "TS66LB007", "TS66LB008", "TS66LB009", "TS66LB010", "TS66LB011", "TS66LB012", "TS66LB013", "TS66LB014", "TS66LB015", "TS66LB016", "TS66LB017", "TS66LB018", "TS66LB019", "TS66LB020", "TS66LB021", "TS66LB022", "TS66LB023", "TS66LB024", "TS66LB025", "TS66LB026", "TS66LB027", "TS66LB028", "TS66LB029", "TS66LB030", "TS66LB031", "TS66LB032", "TS66LB033", "TS66LB034", "TS66LB035", "TS66LB036", "TS66LB037", "TS66LB038", "TS66LB039", "TS66LB040", "TS66LB041", "TS66LB042", "TS66LB043", "TS66LB044", "TS66LB045", "TS66LB046", "TS66LB047", "TS66LB048", "TS66LB049", "TS66LB050", "TS66LB051", "TS66LB052", "TS66LB053", "TS66LB054", "TS66LB055", "TS66LB056", "TS66LB057", "TS66LB058", "TS66LB059", "TS66LB060", "TS66LB061", "TS66LB062", "TS66LB063", "TS66LB064", "TS66LB065", "TS66LB066", "TS66LB067", "TS66LB068", "TS66LB069", "TS66LB070", "TS66LB071", "TS66LB072", "TS66LB073", "TS66LB074", "TS66LB075", "TS66LB076", "TS66LB077", "TS66LB078", "TS66LB079", "TS66LB080", "TS66LB081", "TS66LB082", "TS66LB083", "TS66LE000", "TS66LE001", "TS66LE002", "TS66LE003", "TS66LE004", "TS66LE005", "TS66LH000", "TS66LH001", "TS66LH002", "TS66LH003", "TS66LH004", "TS66LH005", "TS66LH006", "TS66LH007", "TS66LH008", "TS66LH009", "TS66LH010", "TS66LH011", "TS66LH012", "TS66LH013", "TS66LH014", "TS66LH015", "TS66LH016", "TS66LH017", "TS66LH018", "TS66LH019", "TS66LH020", "TS66LH021", "TS66LH022", "TS66LH023", "TS66LH024", "TS66LH025", "TS66LH026", "TS66LH027", "TS66LH028", "TS66LH029", "TS66LH030", "TS66LH031", "TS66LH032", "TS66LH033", "TS66LH034", "TS66LH035", "TS66LH036", "TS66LH037", "TS66LH038", "TS66LH039", "TS66LH040", "TS66LH041", "TS66LH042", "TS66LH043", "TS66LH044", "TS66LH045", "TS66LH046", "TS66LH047", "TS66LH048", "TS66LH049", "TS66LH050", "TS66LH051", "TS66LH052", "TS66LH053", "TS66LH054", "TS66LH055", "TS66LH056", "TS66LH057", "TS66LH058", "TS66LH059", "TS66LH060", "TS66LH061", "TS66LH062", "TS66LH063", "TS66LH064", "TS66LH065", "TS66LH066", "TS66LH067", "TS66LH068", "TS66LH069", "TS66LH070", "TS66LH071", "TS66LH072", "TS66LH073", "TS66LH074", "TS66LH075", "TS66LH076", "TS66LH077", "TS66LH078", "TS66LH079", "TS66LH080", "TS66LH081", "TS66LH082", "TS66LH083", "TS66LP000", "TS66LP001", "TS66LP002", "TS66LP003", "TS66LP004", "TS66LP005", "TS66LP006", "TS66LP007", "TS66LP008", "TS66LP009", "TS66LP010", "TS66LP011", "TS66LP012", "TS66LP013", "TS66LP014", "TS66LP015", "TS66LP016", "TS66LP017", "TS66LP018", "TS66LP019", "TS66LP020", "TS66LP021", "TS66LP022", "TS66LP023", "TS66LP024", "TS66LP025", "TS66LP026", "TS66LP027", "TS66LP028", "TS66LP029", "TS66LP030", "TS66LP031", "TS66LP032", "TS66LP033", "TS66LP034", "TS66LP035", "TS66LP036", "TS66LP037", "TS66LP038", "TS66LP039", "TS66LP040", "TS66LP041", "TS66LP042", "TS66LP043", "TS66LP044", "TS66LP045", "TS66LP046", "TS66LP047", "TS66LR000", "TS66LR001", "TS66LR002", "TS66LR003", "TS66LR004", "TS66LR005", "TS66LR006", "TS66LR007", "TS66LR008", "TS66LR009", "TS66LR010", "TS66LR011", "TS66LS000", "TS66LS001", "TS66MA000", "TS66MB000", "TS66MH000", "TS66MH001", "TS66MH002", "TS66MH003", "TS66MH004", "TS66MH005", "TS66MH006", "TS66MH007", "TS66MH008", "TS66MH011", "TS66MH012", "TS66MH013", "TS66MH014", "TS66MH015", "TS66MH016", "TS66MH017", "TS66MH018", "TS66MH019", "TS66MH021", "TS66MH022", "TS66MH023", "TS66MH024", "TS66MH025", "TS66MH026", "TS66MH027", "TS66MH028", "TS66MH029", "TS66MH030", "TS66MH031", "TS66MH032", "TS66MH033", "TS66MH035", "TS66MH036", "TS66MH037", "TS66MH038", "TS66MH039", "TS66MH040", "TS66MH041", "TS66MX000", "TS66PA000", "TS66PA001", "TS66PA002", "TS66PA003", "TS66PA004", "TS66PA005", "TS66PA006", "TS66PA007", "TS66PA008", "TS66TC000", "TS66TC001", "TS66TC002", "TS66TC003", "TS66TC004", "TS66TC005", "TS66TF000", "TS66TF001", "TS67CA000", "TS67CA001", "TS67CB000", "TS67CB001", "TS67CC000", "TS67CD000", "TS67CD001", "TS67CE000", "TS67CF000", "TS67LB000", "TS67LB001", "TS67LB002", "TS67LB003", "TS67LB004", "TS67LB005", "TS67LB006", "TS67LB007", "TS67LB008", "TS67LB009", "TS67LB010", "TS67LB011", "TS67LB012", "TS67LB013", "TS67LB014", "TS67LB015", "TS67LB016", "TS67LB017", "TS67LB018", "TS67LB019", "TS67LB020", "TS67LB021", "TS67LB022", "TS67LB023", "TS67LE000", "TS67LE001", "TS67LH000", "TS67LH001", "TS67LH002", "TS67LH003", "TS67LH004", "TS67LH005", "TS67LH006", "TS67LH007", "TS67LH008", "TS67LH009", "TS67LH010", "TS67LH011", "TS67LH012", "TS67LH013", "TS67LH014", "TS67LH015", "TS67LH016", "TS67LH017", "TS67LH018", "TS67LH019", "TS67LH020", "TS67LH021", "TS67LH022", "TS67LH023", "TS67LP000", "TS67LP001", "TS67LP002", "TS67LP003", "TS67LP004", "TS67LP005", "TS67LP006", "TS67LP007", "TS67LP008", "TS67LP009", "TS67LP010", "TS67LP011", "TS67LP012", "TS67LP013", "TS67LP014", "TS67LP015", "TS67LR000", "TS67LR001", "TS67LR002", "TS67LR003", "TS67MH000", "TS67MH001", "TS67MH002", "TS67MH003", "TS67MH004", "TS67PA000", "TS67TF000", "TS69CA000", "TS69CD000", "TS69CF000", "TS69IG000", "TS69LB000", "TS69LB001", "TS69LB002", "TS69LB003", "TS69LB004", "TS69LB005", "TS69LB006", "TS69LB007", "TS69LB008", "TS69LB009", "TS69LB010", "TS69LB011", "TS69LB012", "TS69LB013", "TS69LB017", "TS69LE000", "TS69LE001", "TS69LH000", "TS69LH001", "TS69LH002", "TS69LH003", "TS69LH004", "TS69LH005", "TS69LH006", "TS69LH007", "TS69LH008", "TS69LH009", "TS69LH010", "TS69LH011", "TS69LH012", "TS69LH013", "TS69LP000", "TS69LP001", "TS69LP002", "TS69LP003", "TS69LP004", "TS69LP005", "TS69LP006", "TS69LP007", "TS69LS000", "TS69LS001", "TS69LS002", "TS69LS003", "TS69LS004", "TS69LS005", "TS69LS006", "TS69LS007", "TS69LS008", "TS69LS009", "TS69LS010", "TS69LS011", "TS69LS012", "TS69LS013", "TS69MA000", "TS69MX000", "TS69PA000", "TS69TC000", "TS69TC001", "TS69TC002", "TS69TF000", "TS70LB000", "TS70LB001", "TS70LP000", "TS70TF000", "TS71CA000", "TS71CA001", "TS71CA002", "TS71CA003", "TS71CA004", "TS71CB000", "TS71CC000", "TS71CD000", "TS71CD001", "TS71CD002", "TS71CD003", "TS71CD004", "TS71CD005", "TS71CD006", "TS71CE000", "TS71CE001", "TS71CE002", "TS71CE003", "TS71CF000", "TS71CF001", "TS71CF002", "TS71LB000", "TS71LB001", "TS71LB002", "TS71LB003", "TS71LB004", "TS71LB005", "TS71LB006", "TS71LB007", "TS71LB008", "TS71LB009", "TS71LB010", "TS71LB011", "TS71LB012", "TS71LB013", "TS71LB014", "TS71LB015", "TS71LB016", "TS71LB017", "TS71LB018", "TS71LB019", "TS71LB020", "TS71LB021", "TS71LB022", "TS71LB023", "TS71LB024", "TS71LB025", "TS71LB026", "TS71LB027", "TS71LB028", "TS71LB029", "TS71LB030", "TS71LB031", "TS71LB032", "TS71LB033", "TS71LB034", "TS71LB035", "TS71LB036", "TS71LB037", "TS71LB038", "TS71LB039", "TS71LB040", "TS71LB041", "TS71LB042", "TS71LB043", "TS71LB044", "TS71LE000", "TS71LE001", "TS71LE002", "TS71LH000", "TS71LH001", "TS71LH002", "TS71LH003", "TS71LH004", "TS71LH005", "TS71LH006", "TS71LH007", "TS71LH008", "TS71LH009", "TS71LH010", "TS71LH011", "TS71LH012", "TS71LH013", "TS71LH014", "TS71LH015", "TS71LH016", "TS71LH017", "TS71LH018", "TS71LH019", "TS71LH020", "TS71LH021", "TS71LH022", "TS71LH023", "TS71LH024", "TS71LH025", "TS71LH026", "TS71LH027", "TS71LH028", "TS71LH029", "TS71LH030", "TS71LH031", "TS71LH032", "TS71LH033", "TS71LH034", "TS71LH035", "TS71LH036", "TS71LH037", "TS71LH038", "TS71LH039", "TS71LH040", "TS71LH041", "TS71LH042", "TS71LH043", "TS71LH044", "TS71LP000", "TS71LP001", "TS71LP002", "TS71LP003", "TS71LP004", "TS71LP005", "TS71LP006", "TS71LP007", "TS71LP008", "TS71LP009", "TS71LP010", "TS71LP011", "TS71LP012", "TS71LP013", "TS71LP014", "TS71LP015", "TS71LP016", "TS71LP017", "TS71LP018", "TS71LP019", "TS71LP020", "TS71LP021", "TS71LP022", "TS71LP023", "TS71LP024", "TS71LP025", "TS71LP026", "TS71LP027", "TS71LP028", "TS71LP029", "TS71LR000", "TS71LR001", "TS71LR002", "TS71LR003", "TS71LR004", "TS71LR005", "TS71MA000", "TS71MH000", "TS71MH001", "TS71MH002", "TS71MH003", "TS71MH004", "TS71MH005", "TS71MH006", "TS71MH007", "TS71MH008", "TS71MH009", "TS71MH010", "TS71MH011", "TS71MH012", "TS71MH013", "TS71MH014", "TS71MH015", "TS71MH016", "TS71MH017", "TS71MX000", "TS71MX001", "TS71PA000", "TS71PA001", "TS71PA002", "TS71PA003", "TS71PA004", "TS71PA005", "TS71PA006", "TS71TC000", "TS71TC001", "TS71TC002", "TS71TF000", "TS72IG000", "TS72LB000", "TS72LB001", "TS72LB002", "TS72LB003", "TS72LB004", "TS72LB006", "TS72LP000", "TS72LP001", "TS72LP002", "TS72LP003", "TS72MD000", "TS72TF000", "TS74CA000", "TS74CA001", "TS74CA002", "TS74CA003", "TS74CA004", "TS74CA005", "TS74CA007", "TS74CB000", "TS74CB002", "TS74CC000", "TS74CC001", "TS74CC002", "TS74CD001", "TS74CD002", "TS74CD003", "TS74CD004", "TS74CD005", "TS74CE000", "TS74CE002", "TS74CF000", "TS74CF001", "TS74CF002", "TS74IG000", "TS74IG001", "TS74LB000", "TS74LB001", "TS74LB002", "TS74LB003", "TS74LB004", "TS74LB005", "TS74LB006", "TS74LB007", "TS74LB008", "TS74LB009", "TS74LB010", "TS74LB011", "TS74LB012", "TS74LB013", "TS74LB014", "TS74LB015", "TS74LB016", "TS74LB017", "TS74LB018", "TS74LB019", "TS74LB020", "TS74LB021", "TS74LB022", "TS74LB023", "TS74LE000", "TS74LE001", "TS74LH000", "TS74LH001", "TS74LH002", "TS74LH003", "TS74LH004", "TS74LH005", "TS74LH006", "TS74LH007", "TS74LH008", "TS74LH009", "TS74LH010", "TS74LH011", "TS74LH012", "TS74LH013", "TS74LH014", "TS74LH015", "TS74LH016", "TS74LH017", "TS74LH018", "TS74LH019", "TS74LH020", "TS74LH021", "TS74LH022", "TS74LH023", "TS74LP000", "TS74LP001", "TS74LP002", "TS74LP003", "TS74LP004", "TS74LP005", "TS74LP006", "TS74LP007", "TS74LP008", "TS74LP009", "TS74LP010", "TS74LP011", "TS74LR000", "TS74LR001", "TS74LR002", "TS74LR003", "TS74LS000", "TS74LS001", "TS74LS002", "TS74LS003", "TS74LS004", "TS74LS005", "TS74LS006", "TS74LS007", "TS74LS008", "TS74LS009", "TS74LS010", "TS74LS011", "TS74LS012", "TS74LS013", "TS74LS014", "TS74LS015", "TS74LS016", "TS74LS017", "TS74LS018", "TS74LS019", "TS74LS020", "TS74LS021", "TS74LS022", "TS74LS023", "TS74MA000", "TS74MF000", "TS74MH000", "TS74MH001", "TS74MH002", "TS74MH003", "TS74MH004", "TS74MH005", "TS74MH006", "TS74MH007", "TS74MH008", "TS74MH009", "TS74MH010", "TS74MH011", "TS74MH012", "TS74MH013", "TS74MH014", "TS74MH015", "TS74MH016", "TS74MH017", "TS74MH018", "TS74MH019", "TS74MH020", "TS74MH021", "TS74MH022", "TS74MH023", "TS74MH024", "TS74MH025", "TS74MX000", "TS74PA000", "TS74PA001", "TS74PA002", "TS74PA003", "TS74PA004", "TS74TC000", "TS74TC001", "TS74TC002", "TS74TC003", "TS74TC004", "TS74TF000", "TS75CA000", "TS75CA001", "TS75CB000", "TS75CC000", "TS75CD000", "TS75CE000", "TS75CF000", "TS75IG000", "TS75IG001", "TS75LB000", "TS75LB001", "TS75LB002", "TS75LB003", "TS75LB004", "TS75LB005", "TS75LB006", "TS75LB007", "TS75LB008", "TS75LB009", "TS75LB010", "TS75LB011", "TS75LB018", "TS75LB019", "TS75LB020", "TS75LB021", "TS75LB022", "TS75LB023", "TS75LB024", "TS75LB025", "TS75LB026", "TS75LB027", "TS75LB028", "TS75LB029", "TS75LE000", "TS75LE001", "TS75LE002", "TS75LE003", "TS75LP000", "TS75LP001", "TS75LP002", "TS75LP005", "TS75LP006", "TS75LP007", "TS75LP008", "TS75LP009", "TS75LP010", "TS75LP011", "TS75LP012", "TS75LP013", "TS75LP014", "TS75LP015", "TS75LP016", "TS75LP017", "TS75LR000", "TS75LR001", "TS75LR002", "TS75LR003", "TS75LR004", "TS75LR005", "TS75LR006", "TS75LR007", "TS75LS000", "TS75LS001", "TS75LS002", "TS75LS003", "TS75LS004", "TS75LS005", "TS75MA000", "TS75MA001", "TS75MD000", "TS75MD001", "TS75MH000", "TS75MH001", "TS75MH002", "TS75MH003", "TS75MH004", "TS75MH005", "TS75MH006", "TS75MH007", "TS75MH008", "TS75MH009", "TS75MH010", "TS75MH011", "TS75MH012", "TS75MH013", "TS75MH014", "TS75MX000", "TS75PA000", "TS75PA001", "TS75PA002", "TS75PA003", "TS75PL000", "TS75TC000", "TS75TC001", "TS75TF000", "TS76CA000", "TS77IG000", "TS77TC000", "TS78IG000", "TS78TC000", "TS79CA000", "TS79CG000", "TS79LB000", "TS79TC000", "TS79TF000", "TS82CA000", "TS82CA001", "TS82CB000", "TS82CD000", "TS82CE000", "TS82CF000", "TS82PA000", "TS82TF000", "TS83CA000", "TS83CA001", "TS83CA002", "TS83CA003", "TS83CB000", "TS83CC000", "TS83CD000", "TS83CD001", "TS83CF000", "TS83IG000", "TS83LB000", "TS83LB001", "TS83LB002", "TS83LB003", "TS83LB004", "TS83LB005", "TS83LB006", "TS83LB007", "TS83LB008", "TS83LB009", "TS83LB010", "TS83LB011", "TS83LB012", "TS83LB013", "TS83LB014", "TS83LB015", "TS83LB016", "TS83LB017", "TS83LB018", "TS83LB019", "TS83LB020", "TS83LB021", "TS83LB022", "TS83LE000", "TS83LE001", "TS83LH000", "TS83LH001", "TS83LH002", "TS83LH003", "TS83LH004", "TS83LH005", "TS83LH006", "TS83LH007", "TS83LH008", "TS83LH009", "TS83LH010", "TS83LP000", "TS83LP001", "TS83LP002", "TS83LP003", "TS83LP004", "TS83LP005", "TS83LP006", "TS83LP007", "TS83LP008", "TS83LP009", "TS83LP010", "TS83LP011", "TS83LP012", "TS83LP013", "TS83LP014", "TS83LP015", "TS83LP016", "TS83LP017", "TS83LP018", "TS83LR000", "TS83LR001", "TS83MX000", "TS83PI000", "TS83PI001", "TS83TF000", "TS99LB000", "TW00CA500", "TW00CB500", "TW00CD500", "TW00CE500", "TW00CF500", "TW00IG500", "TW00IG501", "TW00LB500", "TW01IS500", "TW02CA000", "TW02CA500", "TW02CB500", "TW02CD500", "TW02CE500", "TW02CF500", "TW02IG000", "TW02IG500", "TW02IG501", "TW02IG502", "TW02IG503", "TW02IG504", "TW02IG505", "TW02IG506", "TW02IS500", "TW02IS501", "TW02IS502", "TW02IS503", "TW02IS504", "TW02IS505", "TW02IS506", "TW02LB000", "TW02LB001", "TW02LB500", "TW02LB501", "TW02LP000", "TW02LP001", "TW02MG500", "TW02TF000", "UM00CA500", "UM00CB500", "UM00IG500", "UM00IG501", "UM00LB000", "UM00LB500", "UM00LB501", "UM00TF000", "UM01CA500", "UM01CB500", "UM01IG500", "UM01LB500", "UM01LS500", "UM02CA500", "UM02LB500", "UM03CA500", "UM03CB500", "UM03CD500", "UM03CE500", "UM03CF500", "UM03IG500", "UM03IG501", "UM03IG502", "UM03IG503", "UM03LB500", "UM03LB501", "UM03LB502", "UM03LP502", "UM03LS500", "UM05CA500", "UM05CB500", "UM05IG500", "UM05IG501", "UM05LB500", "UM05LB501", "UM05LB502", "UM05LB503", "UM07CA500", "UM07CB500", "UM07CD500", "UM07CE500", "UM07CF500", "UM07ID500", "UM07ID501", "UM07ID502", "UM07IG500", "UM07IG501", "UM07IS500", "UM07IS501", "UM07IS502", "UM07IS503", "UM07IS504", "UM07IS505", "UM07LB500", "UM07LB501", "UM07LB502", "UM07LB503", "UM07LB504", "UM07LB505", "UM07LP502", "UM07LP503", "UM07MA000", "UM07MA001", "UM07MA002", "UM07MA003", "UM07MA004", "UM08LB500", "UM08LB501", "UM09CA500", "UM09CB500", "UM09CD500", "UM09CE500", "UM09CE501", "UM09CF500", "UM09IG500", "UM09IG501", "UM09LB500", "UM09LB501", "UM09LP500", "UM09LP501", "UM10CA500", "UM10CD500", "UM10CE500", "UM10CE501", "UM10CF500", "UM10IG500", "UM10IG501", "UM10LB500", "UM10LB501", "UM10LP500", "UM10LP501", "UM10TF500", "UM11LB500", "UM12CA000", "UM12CA001", "UM12CA002", "UM12CA003", "UM12CB000", "UM12CD000", "UM12CD001", "UM12CE000", "UM12CE001", "UM12CE002", "UM12CF000", "UM12LB000", "UM12LB001", "UM12LB002", "UM12LB003", "UM12LB004", "UM12LB005", "UM12LB006", "UM12LB007", "UM12LB008", "UM12LB009", "UM12LB010", "UM12LB011", "UM12LB012", "UM12LB013", "UM12LB014", "UM12LB015", "UM12LB016", "UM12LB017", "UM12LB018", "UM12LB019", "UM12LB020", "UM12LB021", "UM12LE000", "UM12LE001", "UM12LE002", "UM12LH000", "UM12LH001", "UM12LH002", "UM12LH003", "UM12LH004", "UM12LH005", "UM12LH006", "UM12LH007", "UM12LP000", "UM12LP001", "UM12LP002", "UM12LP003", "UM12LP004", "UM12LP005", "UM12LP006", "UM12LP007", "UM12LP008", "UM12LP009", "UM12LP010", "UM12LP011", "UM12LP012", "UM12LP013", "UM12LP014", "UM12LP015", "UM12LP016", "UM12LR000", "UM12LR001", "UM12LR002", "UM12LR003", "UM12MH000", "UM12MH001", "UM12MH002", "UM12MH003", "UM12MH004", "UM12MH005", "UM12PA000", "UM12PA001", "UM12TC000", "UM12TC001", "UM12TC002", "UM12TC003", "UM12TC004", "UM12TC005", "UM12TF000", "UM13CA000", "UM13CA001", "UM13CB000", "UM13CD000", "UM13CE000", "UM13CF000", "UM13LB000", "UM13LB001", "UM13LB002", "UM13LB003", "UM13LB004", "UM13LB005", "UM13LB006", "UM13LB007", "UM13LB008", "UM13LB009", "UM13LB010", "UM13LB011", "UM13LB012", "UM13LB013", "UM13LE000", "UM13LE001", "UM13LH000", "UM13LH001", "UM13LH002", "UM13LH003", "UM13LH004", "UM13LH005", "UM13LH006", "UM13LP000", "UM13LP001", "UM13LP002", "UM13LP003", "UM13LS000", "UM13LS001", "UM13LS002", "UM13LS003", "UM13LS004", "UM13LS005", "UM13LS006", "UM13MH000", "UM13MH001", "UM13MH002", "UM13PA000", "UM13PL000", "UM13TC000", "UM13TC001", "UM13TC002", "UM13TC003", "UM13TC004", "UM13TC005", "UM13TC006", "UM13TC007", "UM13TF000", "UM15TC000", "UM16LB000", "UM16TF000", "UM17CA000", "UM17CB000", "UM17CD000", "UM17CE000", "UM17CF000", "UM17LB000", "UM17LB001", "UM17LB002", "UM17LB003", "UM17LB004", "UM17LB005", "UM17LB006", "UM17LB007", "UM17LB008", "UM17LB009", "UM17LB010", "UM17LB011", "UM17LE000", "UM17LE001", "UM17LH000", "UM17LH001", "UM17LH002", "UM17LH003", "UM17LH004", "UM17LH005", "UM17LP000", "UM17LP001", "UM17LP002", "UM17LP003", "UM17LP004", "UM17LP005", "UM17LP006", "UM17LP007", "UM17MH000", "UM17MH001", "UM17PA000", "UM17TC000", "UM17TF000", "UM18CA000", "UM18CB000", "UM18CD000", "UM18CE000", "UM18CF000", "UM18LB000", "UM18LB001", "UM18LB002", "UM18LB003", "UM18LB004", "UM18LB005", "UM18LB006", "UM18LB007", "UM18LB008", "UM18LB009", "UM18LE000", "UM18LE001", "UM18LP000", "UM18LP001", "UM18LP002", "UM18LP003", "UM18LP004", "UM18LP005", "UM18PA000", "UM18PL000", "UM18TC000", "UM18TF000", "UM19CA000", "UM19CB000", "UM19CD000", "UM19CE000", "UM19MH000", "UM19MH001", "UM19PA000", "UM19TC000", "UM20CA000", "UM20CD000", "UM20CE000", "UM20CF000", "UM20LB000", "UM20LB001", "UM20LB002", "UM20LB003", "UM20LB004", "UM20LE000", "UM20LE001", "UM20LP000", "UM20LP001", "UM20LP002", "UM20LP003", "UM20LP004", "UM20LP005", "UM20LS000", "UM20TC000", "UM20TC001", "UM20TF000", "UM21CA000", "UM21CD000", "UM21CE000", "UM21CF000", "UM21LB000", "UM21LB001", "UM21LB002", "UM21LB003", "UM21LB004", "UM21LB005", "UM21LB006", "UM21LB007", "UM21LB008", "UM21LB009", "UM21LB010", "UM21LB011", "UM21LB012", "UM21LE000", "UM21LE001", "UM21LE003", "UM21LP000", "UM21LP001", "UM21LP002", "UM21LP003", "UM21LP004", "UM21LP005", "UM21LP008", "UM21MA000", "UM21MX000", "UM21TC000", "UM21TC001", "UM21TC002", "UM21TC003", "UM21TF000", "UM22CA000", "UM22CA001", "UM22CB000", "UM22CC000", "UM22CD000", "UM22CD001", "UM22CE000", "UM22CF000", "UM22LB000", "UM22LB001", "UM22LB002", "UM22LB003", "UM22LB004", "UM22LB005", "UM22LB006", "UM22LB007", "UM22LB008", "UM22LB009", "UM22LB010", "UM22LB011", "UM22LB012", "UM22LB013", "UM22LB014", "UM22LB015", "UM22LB016", "UM22LB017", "UM22LB018", "UM22LB019", "UM22LB020", "UM22LB021", "UM22LB022", "UM22LB023", "UM22LB024", "UM22LB025", "UM22LB026", "UM22LB027", "UM22LB028", "UM22LB029", "UM22LB030", "UM22LB031", "UM22LB032", "UM22LB033", "UM22LB034", "UM22LB035", "UM22LB036", "UM22LB037", "UM22LB038", "UM22LB039", "UM22LB040", "UM22LB041", "UM22LB042", "UM22LB043", "UM22LB044", "UM22LB045", "UM22LB046", "UM22LB047", "UM22LB048", "UM22LB049", "UM22LB050", "UM22LB051", "UM22LB052", "UM22LB053", "UM22LB054", "UM22LB055", "UM22LB056", "UM22LB057", "UM22LB058", "UM22LB059", "UM22LB060", "UM22LB061", "UM22LB062", "UM22LB063", "UM22LB064", "UM22LB065", "UM22LB066", "UM22LB067", "UM22LB068", "UM22LB069", "UM22LB070", "UM22LB071", "UM22LB072", "UM22LB073", "UM22LB074", "UM22LB075", "UM22LB076", "UM22LB077", "UM22LB078", "UM22LB079", "UM22LB080", "UM22LB081", "UM22LB082", "UM22LB083", "UM22LE000", "UM22LE001", "UM22LE002", "UM22LE003", "UM22LE004", "UM22LE005", "UM22LH000", "UM22LH001", "UM22LH002", "UM22LH003", "UM22LH004", "UM22LH005", "UM22LH006", "UM22LH007", "UM22LH008", "UM22LH009", "UM22LH010", "UM22LH011", "UM22LH012", "UM22LH013", "UM22LH014", "UM22LH015", "UM22LH016", "UM22LH017", "UM22LH018", "UM22LH019", "UM22LH020", "UM22LH021", "UM22LH022", "UM22LH023", "UM22LH024", "UM22LH025", "UM22LH026", "UM22LH027", "UM22LH028", "UM22LH029", "UM22LH030", "UM22LH031", "UM22LH032", "UM22LH033", "UM22LH034", "UM22LH035", "UM22LH036", "UM22LH037", "UM22LH038", "UM22LH039", "UM22LH040", "UM22LH041", "UM22LH042", "UM22LH043", "UM22LH044", "UM22LH045", "UM22LH046", "UM22LH047", "UM22LH048", "UM22LH049", "UM22LH050", "UM22LH051", "UM22LH052", "UM22LH053", "UM22LH054", "UM22LH055", "UM22LH056", "UM22LH057", "UM22LH058", "UM22LH059", "UM22LH060", "UM22LH061", "UM22LH062", "UM22LH063", "UM22LH064", "UM22LH065", "UM22LH066", "UM22LH067", "UM22LH068", "UM22LH069", "UM22LH070", "UM22LH071", "UM22LH072", "UM22LH073", "UM22LH074", "UM22LH075", "UM22LH076", "UM22LH077", "UM22LH078", "UM22LH079", "UM22LH080", "UM22LH081", "UM22LH082", "UM22LH083", "UM22LP000", "UM22LP001", "UM22LP002", "UM22LP003", "UM22LP004", "UM22LP005", "UM22LP006", "UM22LP007", "UM22LP008", "UM22LP009", "UM22LP010", "UM22LP011", "UM22LP012", "UM22LP013", "UM22LP014", "UM22LP015", "UM22LP016", "UM22LP017", "UM22LP018", "UM22LP019", "UM22LP020", "UM22LP021", "UM22LP022", "UM22LP023", "UM22LP024", "UM22LP025", "UM22LP026", "UM22LP027", "UM22LP028", "UM22LP029", "UM22LP030", "UM22LP031", "UM22LP032", "UM22LP033", "UM22LP034", "UM22LP035", "UM22LP036", "UM22LP037", "UM22LP038", "UM22LP039", "UM22LP040", "UM22LP041", "UM22LP042", "UM22LP043", "UM22LP044", "UM22LP045", "UM22LP046", "UM22LP047", "UM22LP048", "UM22LP049", "UM22LP050", "UM22LP051", "UM22LP052", "UM22LP053", "UM22LR000", "UM22LR001", "UM22LR002", "UM22LR003", "UM22LR004", "UM22LR005", "UM22LR006", "UM22LR007", "UM22LR008", "UM22LR009", "UM22LR010", "UM22LR011", "UM22MH000", "UM22MH001", "UM22MH002", "UM22MH003", "UM22MX000", "UM22PA000", "UM22PA001", "UM22PL000", "UM22TC000", "UM22TC001", "UM22TC002", "UM22TF000", "UM23LB000", "UM24CA000", "UM24CD000", "UM24CF000", "UM24LB000", "UM24LB001", "UM24LB002", "UM24LB003", "UM24LB004", "UM24LB005", "UM24LB006", "UM24LB007", "UM24LB008", "UM24LB009", "UM24LB010", "UM24LB011", "UM24LB012", "UM24LB013", "UM24LB014", "UM24LB015", "UM24LB016", "UM24LE000", "UM24LE001", "UM24LH000", "UM24LH001", "UM24LH002", "UM24LH003", "UM24LH004", "UM24LH005", "UM24LH006", "UM24LH007", "UM24LH008", "UM24LH009", "UM24LH010", "UM24LH011", "UM24LH012", "UM24LH013", "UM24LH014", "UM24LH015", "UM24LP000", "UM24LP001", "UM24LP002", "UM24LP003", "UM24LP004", "UM24LP005", "UM24LP006", "UM24LP007", "UM24LP008", "UM24LP009", "UM24LP010", "UM24LP011", "UM24LP012", "UM24LS000", "UM24LS001", "UM24LS002", "UM24LS003", "UM24LS004", "UM24LS005", "UM24LS006", "UM24LS007", "UM24LS008", "UM24LS009", "UM24LS010", "UM24LS011", "UM24LS012", "UM24LS013", "UM24LS014", "UM24LS015", "UM24TC000", "UM24TC001", "UM24TF000", "UM25CA000", "UM25CD000", "UM25CF000", "UM25LB000", "UM25LB001", "UM25LB002", "UM25LB003", "UM25LB004", "UM25LB005", "UM25LB006", "UM25LB007", "UM25LB008", "UM25LB009", "UM25LB011", "UM25LB012", "UM25LB013", "UM25LB014", "UM25LB015", "UM25LB016", "UM25LB018", "UM25LB019", "UM25LE000", "UM25LE001", "UM25LE002", "UM25LE003", "UM25LE004", "UM25LP000", "UM25LP001", "UM25LP002", "UM25LP003", "UM25LP004", "UM25LP005", "UM25LP006", "UM25LP007", "UM25LP008", "UM25LP009", "UM25LP010", "UM25LP011", "UM25LP012", "UM25MX000", "UM25TC000", "UM25TF000", "UM28CA000", "UM28CA001", "UM28CB000", "UM28CD000", "UM28CE000", "UM28CF000", "UM28LB000", "UM28LB001", "UM28LB002", "UM28LB003", "UM28LB004", "UM28LB005", "UM28LB006", "UM28LB007", "UM28LB008", "UM28LB009", "UM28LB010", "UM28LB011", "UM28LB012", "UM28LB013", "UM28LB014", "UM28LB015", "UM28LE000", "UM28LE001", "UM28LH000", "UM28LH001", "UM28LH002", "UM28LH003", "UM28LH004", "UM28LH005", "UM28LH006", "UM28LH007", "UM28LH008", "UM28LH009", "UM28LH010", "UM28LH011", "UM28LH012", "UM28LH013", "UM28LH014", "UM28LH015", "UM28LP000", "UM28LP001", "UM28LP002", "UM28LP003", "UM28LS000", "UM28LS001", "UM28LS002", "UM28LS003", "UM28LS004", "UM28LS005", "UM28LS006", "UM28LS007", "UM28LS008", "UM28LS009", "UM28LS010", "UM28LS011", "UM28LS012", "UM28LS013", "UM28LS014", "UM28LS015", "UM28TC000", "UM28TC001", "UM28TF000", "UM29CA000", "UM29CA001", "UM29CB000", "UM29CC000", "UM29CD000", "UM29CD001", "UM29CE000", "UM29CF000", "UM29LB000", "UM29LB001", "UM29LB002", "UM29LB003", "UM29LB004", "UM29LB005", "UM29LB006", "UM29LB007", "UM29LB008", "UM29LB009", "UM29LB010", "UM29LB011", "UM29LB012", "UM29LB013", "UM29LB014", "UM29LB015", "UM29LB016", "UM29LB017", "UM29LB018", "UM29LB019", "UM29LB020", "UM29LB021", "UM29LB022", "UM29LB023", "UM29LB024", "UM29LB025", "UM29LB026", "UM29LB027", "UM29LB028", "UM29LB029", "UM29LB030", "UM29LB031", "UM29LB032", "UM29LB033", "UM29LB034", "UM29LB035", "UM29LB036", "UM29LB037", "UM29LB038", "UM29LB039", "UM29LB040", "UM29LB041", "UM29LB042", "UM29LB043", "UM29LB044", "UM29LE000", "UM29LE001", "UM29LE002", "UM29LE003", "UM29LE004", "UM29LE005", "UM29LE006", "UM29LE007", "UM29LE008", "UM29LH000", "UM29LH001", "UM29LH002", "UM29LH003", "UM29LH004", "UM29LH005", "UM29LH006", "UM29LH007", "UM29LH008", "UM29LH009", "UM29LH010", "UM29LH011", "UM29LH012", "UM29LH013", "UM29LH014", "UM29LH015", "UM29LH016", "UM29LH017", "UM29LH018", "UM29LH019", "UM29LH020", "UM29LH021", "UM29LH022", "UM29LH023", "UM29LH024", "UM29LH025", "UM29LH026", "UM29LH027", "UM29LH028", "UM29LH029", "UM29LH030", "UM29LH031", "UM29LH032", "UM29LH033", "UM29LH034", "UM29LH035", "UM29LH036", "UM29LH037", "UM29LH038", "UM29LH039", "UM29LH040", "UM29LH041", "UM29LH042", "UM29LH043", "UM29LH044", "UM29LP000", "UM29LP001", "UM29LP002", "UM29LP003", "UM29LP004", "UM29LP005", "UM29LP006", "UM29LP007", "UM29LP008", "UM29LP009", "UM29LP010", "UM29LP011", "UM29LP012", "UM29LP013", "UM29LP014", "UM29LP015", "UM29LP016", "UM29LP017", "UM29LP018", "UM29LP019", "UM29LP020", "UM29LP021", "UM29LP022", "UM29LP023", "UM29LP024", "UM29LP025", "UM29LP026", "UM29LP027", "UM29LP028", "UM29LP029", "UM29LR000", "UM29LR001", "UM29LR002", "UM29LR003", "UM29LR004", "UM29LR005", "UM29MH000", "UM29MH001", "UM29PA000", "UM29TC000", "UM29TC001", "UM29TC002", "UM29TF000", "UM31CA000", "UM31CA001", "UM31CA002", "UM31CA003", "UM31CB000", "UM31CC000", "UM31CC001", "UM31CD000", "UM31CD001", "UM31CE000", "UM31CF000", "UM31LB000", "UM31LB001", "UM31LB002", "UM31LB003", "UM31LB004", "UM31LB005", "UM31LB006", "UM31LB007", "UM31LB008", "UM31LB009", "UM31LB010", "UM31LB011", "UM31LB012", "UM31LB013", "UM31LB014", "UM31LB015", "UM31LB016", "UM31LB017", "UM31LB018", "UM31LB019", "UM31LB020", "UM31LB021", "UM31LB022", "UM31LB023", "UM31LB024", "UM31LB025", "UM31LB026", "UM31LB027", "UM31LB028", "UM31LB029", "UM31LB030", "UM31LE000", "UM31LE001", "UM31LH000", "UM31LH001", "UM31LH002", "UM31LH003", "UM31LH004", "UM31LH005", "UM31LH006", "UM31LH007", "UM31LH008", "UM31LH009", "UM31LH010", "UM31LH011", "UM31LH012", "UM31LH013", "UM31LH014", "UM31LH015", "UM31LH016", "UM31LH017", "UM31LH018", "UM31LH019", "UM31LP000", "UM31LP001", "UM31LP002", "UM31LP003", "UM31LP004", "UM31LP005", "UM31LP006", "UM31LP007", "UM31LP008", "UM31LP009", "UM31LP010", "UM31LP011", "UM31LP012", "UM31LP013", "UM31LP014", "UM31LP015", "UM31LP016", "UM31LP017", "UM31LP018", "UM31LP019", "UM31LP020", "UM31LP021", "UM31LP022", "UM31LP023", "UM31LP024", "UM31LP025", "UM31LP026", "UM31LP027", "UM31LP028", "UM31LP029", "UM31LP030", "UM31LR000", "UM31LR001", "UM31LR002", "UM31LR003", "UM31MX000", "UM31TF000", "VS00CA500", "VS00LB500", "VS00LS000", "VS00LS001", "VS00LS002", "VS00TF000", "VS00TF001", "VS01LB000", "VS01LB500", "VS01LP000", "VS01TF000", "VS02CA000", "VS02CA001", "VS02CG000", "VS02LB001", "VS02TF000", "VS03LB000", "VS03TF000", "XL00CA000", "XL00CE000", "XL00LB000", "XL00LB001", "XL00LB002", "XL00LB003", "XL00LB004", "XL00LB005", "XL00LE000", "XL00LE001", "XL00LP000", "XL00LP001", "XL00MF000", "XL00MH000", "XL01CA000", "XL01CE000", "XL01CF001", "XL01IG000", "XL01LB000", "XL01LB001", "XL01LB002", "XL01LB003", "XL01LB004", "XL01LB005", "XL01LE000", "XL01LE001", "XL01LH000", "XL01LH001", "XL01LH002", "XL01LP000", "XL01LP001", "XL01LP002", "XL01LR000", "XL01MF000", "XL01MH000", "XL01PS000", "XL01TC000", "XL01TF000", "XM00CA000", "XM00CB000", "XM00CD000", "XM00CE000", "XM00CF000", "XM00IG000", "XM00LB000", "XM00LB001", "XM00LB002", "XM00LB003", "XM00LB004", "XM00LE000", "XM00LE001", "XM00LP000", "XM00LP001", "XM00LP002", "XM00LP003", "XM00TC000", "XM00TF000" ],
      "date" : 1662994433000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005152:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662994433087072668,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005152/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662994398723,
      "syssize" : 63,
      "sysdate" : 1662994433000,
      "haslayout" : "1",
      "topparent" : "5321349",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5321349,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Physical IP|Embedded Memory", "Physical IP|Memory Compilers|Single Port SRAM Compilers", "Physical IP|Memory Compilers|Dual Port SRAM Compilers", "Physical IP|Memory Compilers|Single Port RF Compilers", "Physical IP|Memory Compilers|Two Port RF Compilers", "Physical IP|Memory Compilers|ROM Compilers", "IP Products|Physical IP|Interface", "Physical IP|IO Products", "Physical IP|Logic Libraries|Logic Libraries Base Kit", "IP Products|Physical IP|Logic", "Physical IP|Logic Libraries|Logic Libraries PMK Kit", "Physical IP|Routing Kits", "Physical IP|Logic Libraries|Logic Libraries ECO Kit", "Physical IP|Memory FCIs", "Physical IP|Logic Libraries|Logic Libraries HPK Kit", "Physical IP|POP Products", "Physical IP|Logic Libraries|Logic Libraries RKLO Kit", "Physical IP|Logic Libraries|Logic Libraries Supplemental Cell Kit", "Physical IP|Memory Compilers|Two Port SRAM Compilers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|DesignStart", "IP Products|DesignStart|Physical IP", "IP Products|Physical IP", "IP Products|Physical IP|Embedded Memory", "IP Products|Physical IP|Interface", "IP Products|Physical IP|Logic" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662994433000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005152/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005152/1-0/?lang=en",
      "modified" : 1662994386000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662994433087072668,
      "uri" : "https://developer.arm.com/documentation/ka005152/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What uncertainty should I apply to memory IPs?",
    "Uri" : "https://developer.arm.com/documentation/ka005152/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005152/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005152/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005152/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Why are supported voltage domains different in Memory IP vs Logic IP?",
    "uri" : "https://developer.arm.com/documentation/ka005155/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005155/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005155/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005155/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Why are supported voltage domains different in Memory IP vs Logic IP? ",
      "document_number" : "ka005155",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5321352",
      "sysurihash" : "7aXpJKiKDbipgfld",
      "urihash" : "7aXpJKiKDbipgfld",
      "sysuri" : "https://developer.arm.com/documentation/ka005155/1-0/en",
      "systransactionid" : 965287,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1662994183000,
      "topparentid" : 5321352,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662994244000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fa3e24a5e02d07b2675", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1918e527a03a85ed271", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1938e527a03a85ed272", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1958e527a03a85ed274", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba196cd74e712c449726f", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1988e527a03a85ed276", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b2678", "5eec6e98e24a5e02d07b25ca|5fbba199cd74e712c4497271", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba187cd74e712c4497264", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b267a", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba1898e527a03a85ed26c", "5eec6e98e24a5e02d07b25ca|5fbba19bcd74e712c4497273", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18b8e527a03a85ed26e", "5eec6e98e24a5e02d07b25ca|5fbba19dcd74e712c4497275", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18acd74e712c4497266", "5eec6e98e24a5e02d07b25ca|5fbba19a8e527a03a85ed278", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18dcd74e712c4497268", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18e8e527a03a85ed270", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba194cd74e712c449726d" ],
      "documenttype" : "html",
      "sysindexeddate" : 1662994433000,
      "permanentid" : "bd24cadf312b43314aaaa54bb21ac8f037aa65d9e287b169a9aa024b40d4",
      "syslanguage" : [ "English" ],
      "itemid" : "631f4744defc2c309b711be4",
      "transactionid" : 965287,
      "title" : "Why are supported voltage domains different in Memory IP vs Logic IP? ",
      "products" : [ "AN00CA000", "AN00CB000", "AN00CD000", "AN00CE000", "AN00CF000", "AN00IG000", "AN00IG001", "AN00IG002", "AN00LB000", "AN00LB001", "AN00LB002", "AN00LB003", "AN00LP000", "AN00LP001", "AN00LP002", "AN00LP003", "AN00TC000", "AN00TF000", "CH00CA000", "CH00CB000", "CH00CD000", "CH00CE000", "CH00CF000", "CH00CG000", "CH00IG000", "CH00IG001", "CH00LB000", "CH00LP000", "CH00TC000", "CH00TF000", "CP00CA000", "CP00CA001", "CP00CA002", "CP00CA003", "CP00CA004", "CP00CB000", "CP00CB001", "CP00CD000", "CP00CE000", "CP00CE001", "CP00CF000", "CP00LB000", "CP00LB001", "CP00LB002", "CP00LB003", "CP00LB004", "CP00LB005", "CP00LB006", "CP00LB007", "CP00LB008", "CP00LE000", "CP00LE001", "CP00LE002", "CP00LP000", "CP00LP001", "CP00LP002", "CP00LP003", "CP00LP004", "CP00LP005", "CP00LP006", "CP00LP007", "CP00LP008", "CP00MH000", "CP00TC000", "CP00TC001", "CP00TC002", "CP11CA003", "CP18CA000", "CP18CA001", "CP18CB000", "CP18CD000", "CP18CD001", "CP18CE000", "CP18CF000", "CP18ID000", "CP18ID001", "CP18IG000", "CP18LB000", "CP18LB001", "CP18LB002", "CP18LB003", "CP18LB004", "CP18LB005", "CP18LE000", "CP18LE001", "CP18LH000", "CP18LH001", "CP18LH002", "CP18LP000", "CP18LP001", "CP18LP002", "CP18LP003", "CP18LP004", "CP18LP005", "CP18MH000", "CP18MH001", "CP18MH002", "CP18PA000", "CP18TF000", "CP21CA000", "CP21CA001", "CP21CA002", "CP21CB000", "CP21CB001", "CP21CD000", "CP21CD001", "CP21CD002", "CP21CE000", "CP21CE001", "CP21CF000", "CP21ID000", "CP21ID001", "CP21IG000", "CP21LB000", "CP21LB001", "CP21LB002", "CP21LB003", "CP21LB004", "CP21LB005", "CP21LB006", "CP21LB007", "CP21LB008", "CP21LB009", "CP21LB010", "CP21LB011", "CP21LB012", "CP21LB013", "CP21LB014", "CP21LB015", "CP21LB016", "CP21LB017", "CP21LB018", "CP21LB019", "CP21LB020", "CP21LE000", "CP21LE001", "CP21LH000", "CP21LH001", "CP21LH002", "CP21LH003", "CP21LH004", "CP21LH005", "CP21LH006", "CP21LH007", "CP21LH008", "CP21LH009", "CP21LP000", "CP21LP001", "CP21LP002", "CP21LP003", "CP21LP004", "CP21LP005", "CP21LP006", "CP21LP007", "CP21LP008", "CP21LP009", "CP21LP010", "CP21LP011", "CP21LR000", "CP21LR001", "CP21LR002", "CP21LR003", "CP21LR004", "CP21LR005", "CP21LR006", "CP21LR007", "CP21LR008", "CP21LR009", "CP21LR010", "CP21LR011", "CP21LS000", "CP21LS001", "CP21LS002", "CP21LS003", "CP21LS004", "CP21MH000", "CP21MH001", "CP21PA000", "CP21TC000", "CP21TC001", "CP21TC003", "CP21TC004", "CP21TC005", "CP21TC006", "CP21TF000", "CP21TF001", "CP35CA000", "CP35CA001", "CP35CD000", "CP35CE000", "CP35CF000", "CP35IG000", "CP35LB000", "CP35LB001", "CP35LB002", "CP35LB003", "CP35LB004", "CP35LB005", "CP35LB006", "CP35LB007", "CP35LB008", "CP35LB009", "CP35LB010", "CP35LB011", "CP35LB012", "CP35LB013", "CP35LE000", "CP35LE001", "CP35LE002", "CP35LE003", "CP35LE004", "CP35LE005", "CP35LE006", "CP35LE007", "CP35LE008", "CP35LE009", "CP35LE010", "CP35LE011", "CP35LH000", "CP35LH001", "CP35LH002", "CP35LH003", "CP35LH004", "CP35LH005", "CP35LH006", "CP35LH007", "CP35LH008", "CP35LH009", "CP35LH010", "CP35LH011", "CP35LP000", "CP35LP001", "CP35LP002", "CP35LP003", "CP35LP004", "CP35LP005", "CP35LP006", "CP35LP007", "CP35LP008", "CP35LP009", "CP35LP010", "CP35LP011", "CP35LP012", "CP35LP013", "CP35LR000", "CP35LR001", "CP35LR002", "CP35LR003", "CP35LR004", "CP35LR005", "CP35LS000", "CP35LS001", "CP35LS002", "CP35LS003", "CP35LS004", "CP35LS005", "CP35LS006", "CP35LS007", "CP35LS008", "CP35LS009", "CP35LS010", "CP35LS011", "CP35LS012", "CP35LS013", "CP35LS014", "CP35LS015", "CP35LS016", "CP35LS024", "CP35LS025", "CP35LS026", "CP35LS027", "CP35LS028", "CP35LS029", "CP35LS030", "CP35LS031", "CP35LS032", "CP35LS033", "CP35LS034", "CP35LS035", "CP35LS036", "CP35LS037", "CP35MH000", "CP35MH001", "CP35PA000", "CP35TC000", "CP35TF000", "CS00IG500", "CS00LB500", "CS01CA500", "CS01CB500", "CS01CG500", "CS01IG500", "CS01IG501", "CS01LB500", "CS02CA500", "CS02CB500", "CS02CD500", "CS02CE500", "CS02CG500", "CS02IG500", "CS02IG501", "CS02LB500", "CS03LB500", "CS04CA500", "CS04CA501", "CS04CA502", "CS04CA503", "CS04CA504", "CS04CA505", "CS04CB500", "CS04CB501", "CS04CB502", "CS04CD500", "CS04CD501", "CS04CE500", "CS04CE501", "CS04CE502", "CS04CF500", "CS04CG500", "CS04IG500", "CS04IG501", "CS04LB500", "CS04LB501", "CS04LB502", "CS04LB503", "CS04LB504", "CS04LB505", "CS04LB506", "CS04LB507", "CS04LB508", "CS04LB509", "CS04LE501", "CS04LE502", "CS04LE505", "CS04LP501", "CS04LP502", "CS04LP503", "CS04LP504", "CS04LP505", "CS04LP506", "CS04LP507", "CS04LP508", "CS04LP509", "CS04MH500", "CS04MX000", "CS04TF500", "CS05IG500", "CS05LB000", "CS05LB500", "CS05LP000", "CS05TF000", "CS06CA500", "CS06CD500", "CS06CE500", "CS06CE501", "CS06CG500", "CS06LB500", "CS06LB501", "CS07CA500", "CS07CA501", "CS07CA502", "CS07CB500", "CS07CB501", "CS07CB502", "CS07CB503", "CS07CD500", "CS07CD501", "CS07CD502", "CS07CE500", "CS07CE501", "CS07CE502", "CS07CF500", "CS07CG500", "CS07IG500", "CS07IG501", "CS07LB500", "CS07LB501", "CS07LB502", "CS07LB503", "CS07LB504", "CS07LB505", "CS07LB506", "CS08LB500", "CS08TF500", "CS09CA500", "CS09CA501", "CS09CB500", "CS09CD500", "CS09CE500", "CS09CF000", "CS09CG500", "CS09IG500", "CS09IG501", "CS09LB000", "CS09LB001", "CS09LB500", "CS09LB501", "CS09LB506", "CS09LP000", "CS09TF000", "CS10CA500", "CS10CA501", "CS10CA502", "CS10CA503", "CS10CA504", "CS10CA505", "CS10CA506", "CS10CB500", "CS10CB501", "CS10CB502", "CS10CD500", "CS10CE500", "CS10CF500", "CS10IG500", "CS10IG501", "CS10LB500", "CS10LB501", "CS10LB502", "CS10LB503", "CS10LB504", "CS10LB505", "CS10LE500", "CS10LE501", "CS10LP500", "CS10LP501", "CS10LP502", "CS10LP503", "CS10LP504", "CS10MH500", "CS11CA500", "CS11CA501", "CS11CA502", "CS11CA503", "CS11CA504", "CS11CB500", "CS11CB501", "CS11CD500", "CS11CE500", "CS11CF500", "CS11IG500", "CS11LB500", "CS11LB501", "CS11LB502", "CS11LB503", "CS11LB504", "CS11LB505", "CS11LB506", "CS11LE500", "CS11LE501", "CS11LP500", "CS11LP501", "CS11LP502", "CS11LP503", "CS11LP504", "CS11LP505", "CS11LS507", "CS11LS508", "CS11LS509", "CS11TC000", "CS11TC001", "CS12CA500", "CS12CA501", "CS12CB500", "CS12CD500", "CS12CE500", "CS12CF500", "CS12ID500", "CS12ID501", "CS12ID502", "CS12ID503", "CS12IG500", "CS12IG501", "CS12IG502", "CS12IG503", "CS12IG504", "CS12IG505", "CS12IS500", "CS12IS501", "CS12IS502", "CS12IS503", "CS12IS504", "CS12IS505", "CS12IS506", "CS12IS507", "CS12LB500", "CS12LB501", "CS12LB502", "CS12LB503", "CS12LB504", "CS12LB505", "CS12LP500", "CS12LP501", "CS12LP502", "CS12LP503", "CS12LP504", "CS12LP505", "CS12TF500", "CS13CA502", "CS13CA503", "CS13CA504", "CS13CB501", "CS13CB502", "CS13CD501", "CS13CE501", "CS13CF500", "CS13IG502", "CS13IG503", "CS13IG504", "CS13IG505", "CS13IS500", "CS13IS501", "CS13IS502", "CS13IS503", "CS13IS504", "CS13IS505", "CS13LB502", "CS13LB503", "CS13LB504", "CS13LB505", "CS13LP500", "CS13LP501", "CS13LP502", "CS13LP503", "CS13TF500", "CS14CA500", "CS14CA501", "CS14CB500", "CS14CB501", "CS14CB502", "CS14CD500", "CS14CE501", "CS14CF500", "CS14IG500", "CS14IG501", "CS14LB500", "CS14LB502", "CS14LB503", "CS14LB504", "CS16CA500", "CS16CB500", "CS16CD500", "CS16CE500", "CS16CG500", "CS16IG500", "CS16IG501", "CS16LB000", "CS16LB500", "CS16LB501", "CS16LP000", "CS16TF000", "CS18CA500", "CS18CA501", "CS18CB500", "CS18CD500", "CS18CE500", "CS18CF500", "CS18IG500", "CS18LB500", "CS18LB501", "CS18LB502", "CS18LB503", "CS18LB504", "CS18LB505", "CS18LE000", "CS18LE501", "CS18LH500", "CS18LP500", "CS18LP501", "CS18LP502", "CS18LP503", "CS18LP504", "CS18LP505", "CS18MH500", "CS18TF500", "CS19CA000", "CS19CA001", "CS19CB000", "CS19CD000", "CS19CE000", "CS19CF000", "CS19CG000", "CS19LB000", "CS19LB001", "CS19LB002", "CS19LB003", "CS19LP000", "CS19LP001", "CS19TC000", "CS19TF000", "CS21CA000", "CS21CA001", "CS21CB000", "CS21CD000", "CS21CD001", "CS21CE000", "CS21CF000", "CS21IG000", "CS21LB000", "CS21LB001", "CS21LB002", "CS21LB003", "CS21LB004", "CS21LB005", "CS21LE000", "CS21LE001", "CS21LH000", "CS21LP000", "CS21LP001", "CS21LP002", "CS21LP003", "CS21LP004", "CS21LP005", "CS21TF000", "DE00CA500", "DE00CB500", "DE00CD500", "DE00CE500", "DE00CG500", "DE00IG500", "DE00IG501", "DE00LB500", "DE00LB501", "DE01CA500", "DE01CB500", "DE01CD000", "DE01CE000", "DE01IG500", "DE01LB500", "DE02CA500", "DE02CB500", "DE02CD500", "DE02CE000", "DE02CE500", "DE02CG500", "DE02LB500", "DE02LB501", "DE02LP500", "DE02TC000", "DE02TC001", "DE02TF000", "DE04CA000", "FJ00LB500", "FJ00LB501", "FJ00LB502", "FS00CA500", "FS00CB500", "FS00CE500", "FS00CG500", "FS00IG500", "FS00LB500", "FS01CA500", "FS01CB500", "FS01CE500", "FS01CG500", "FS01IG500", "FS01IG501", "FS01IS500", "FS01LB500", "FS02CA500", "FS02CB500", "FS02CD500", "FS02CE500", "FS02CG500", "FS02IG500", "FS02IG501", "FS02LB500", "FS03CA500", "FS03CB500", "FS03CD500", "FS03CE500", "FS03CG500", "FS03IG500", "FS03IG501", "FS03LB500", "FS03LB501", "FS04CA500", "FS04CB500", "FS04IG500", "FS04LB500", "FS05CA500", "FS05CB500", "FS05IG500", "FS05LB500", "GD00TF000", "GE00LB000", "GF00CA000", "GF00CA001", "GF00CA002", "GF00CB000", "GF00CD000", "GF00CD001", "GF00CE000", "GF00CE001", "GF00CE002", "GF00CE003", "GF00CF000", "GF00IG000", "GF00IG001", "GF00LB000", "GF00LB001", "GF00LB002", "GF00LB003", "GF00LB004", "GF00LB005", "GF00LB006", "GF00LB007", "GF00LB008", "GF00LB009", "GF00LB010", "GF00LB011", "GF00LB012", "GF00LB013", "GF00LB014", "GF00LB015", "GF00LB016", "GF00LB017", "GF00LB018", "GF00LB019", "GF00LE000", "GF00LE001", "GF00LH000", "GF00LH001", "GF00LH002", "GF00LP000", "GF00LP001", "GF00LP002", "GF00LP003", "GF00LP004", "GF00LP005", "GF00LP006", "GF00LP007", "GF00LP008", "GF00LP009", "GF00LP010", "GF00LP011", "GF00LP012", "GF00LP013", "GF00LP014", "GF00LP015", "GF00LP016", "GF00LP017", "GF00LR000", "GF00LR001", "GF00LR002", "GF00LR003", "GF00LR004", "GF00LR005", "GF00LR006", "GF00LR007", "GF00MA000", "GF00MA002", "GF00MD000", "GF00MD001", "GF00PL000", "GF00TC000", "GF00TC001", "GF00TC002", "GF00TF000", "GF01CA000", "GF01CB000", "GF01CD000", "GF01CD001", "GF01CE000", "GF01CF000", "GF01IG000", "GF01IG001", "GF01LB000", "GF01LB001", "GF01LB002", "GF01LB003", "GF01LB004", "GF01LB005", "GF01LE000", "GF01LE001", "GF01LP000", "GF01LP001", "GF01LP002", "GF01LP003", "GF01LP004", "GF01LP005", "GF01TC000", "GF02CA000", "GF02CA001", "GF02CB000", "GF02CD000", "GF02CD001", "GF02CE000", "GF02CF000", "GF02LB000", "GF02LB001", "GF02LB002", "GF02LB003", "GF02LB004", "GF02LB005", "GF02LB006", "GF02LB007", "GF02LB008", "GF02LE000", "GF02LE001", "GF02LE002", "GF02LP000", "GF02LP001", "GF02LP002", "GF02LP003", "GF02LP004", "GF02LP005", "GF02LP006", "GF02LP007", "GF02LP008", "GF02MH000", "GF02PS000", "GF02TC000", "GF02TC001", "GF02TF000", "GF03LB000", "GF03LB001", "GF03TF000", "GF03TF001", "GF21CA000", "GF21CA001", "GF21CA002", "GF21CB000", "GF21CB001", "GF21CD000", "GF21CD001", "GF21CD002", "GF21CE000", "GF21CE001", "GF21CF000", "GF21IG000", "GF21LB000", "GF21LB001", "GF21LB002", "GF21LB003", "GF21LB004", "GF21LB005", "GF21LB006", "GF21LB007", "GF21LB008", "GF21LB009", "GF21LB010", "GF21LB011", "GF21LB012", "GF21LB013", "GF21LB014", "GF21LB015", "GF21LB016", "GF21LB017", "GF21LB018", "GF21LB019", "GF21LB020", "GF21LB021", "GF21LB022", "GF21LB023", "GF21LB024", "GF21LB025", "GF21LB026", "GF21LB027", "GF21LB028", "GF21LB029", "GF21LB030", "GF21LB031", "GF21LB032", "GF21LE000", "GF21LE001", "GF21LE002", "GF21LH000", "GF21LH001", "GF21LH002", "GF21LH003", "GF21LH004", "GF21LH005", "GF21LH006", "GF21LH007", "GF21LH008", "GF21LH009", "GF21LH010", "GF21LH011", "GF21LH012", "GF21LH013", "GF21LH014", "GF21LP000", "GF21LP001", "GF21LP002", "GF21LP003", "GF21LP004", "GF21LP005", "GF21LP006", "GF21LP007", "GF21LP008", "GF21LP009", "GF21LP010", "GF21LP011", "GF21LP012", "GF21LP013", "GF21LP014", "GF21LP015", "GF21LP016", "GF21LP017", "GF21LP018", "GF21LP019", "GF21LR000", "GF21LR001", "GF21LR002", "GF21LR003", "GF21LR004", "GF21LR005", "GF21LR006", "GF21LR007", "GF21LR008", "GF21LR009", "GF21LR010", "GF21LR011", "GF21LR012", "GF21LR013", "GF21LR014", "GF21LR015", "GF21LR016", "GF21MH000", "GF21MH001", "GF21MH002", "GF21MH003", "GF21MH004", "GF21MH005", "GF21MH006", "GF21MH007", "GF21MX000", "GF21PA001", "GF21PA002", "GF21PL000", "GF21TC000", "GF21TC001", "GF21TC002", "GF21TC003", "GF21TC004", "GF21TC005", "GF21TC006", "GF21TC007", "GF21TC008", "GF21TC009", "GF21TF000", "GF23CA000", "GF23CA001", "GF23CA002", "GF23CB000", "GF23CD000", "GF23CE000", "GF23CF000", "GF23CF001", "GF23IG000", "GF23LB000", "GF23LB001", "GF23LB002", "GF23LB003", "GF23LB004", "GF23LB005", "GF23LB006", "GF23LB007", "GF23LB008", "GF23LB009", "GF23LB010", "GF23LB011", "GF23LB012", "GF23LE000", "GF23LE001", "GF23LP000", "GF23LP001", "GF23LP002", "GF23LP003", "GF23LP004", "GF23LP005", "GF23LR000", "GF23LR001", "GF23LR002", "GF23LR003", "GF23PA000", "GF23PL000", "GF23PL001", "GF23PL002", "GF23TC000", "GF23TC001", "GF23TC002", "GF23TF000", "GF26CA000", "GF26CA001", "GF26CB000", "GF26CD000", "GF26CE000", "GF26CF000", "GF26IG000", "GF26LB000", "GF26LB001", "GF26LB002", "GF26LB003", "GF26LB004", "GF26LB005", "GF26LB006", "GF26LB007", "GF26LB008", "GF26LB009", "GF26LB010", "GF26LB011", "GF26LB012", "GF26LB013", "GF26LB014", "GF26LB015", "GF26LB016", "GF26LE000", "GF26LE001", "GF26LP000", "GF26LP001", "GF26LP002", "GF26LP003", "GF26LP004", "GF26LP005", "GF26LP006", "GF26LP007", "GF26LP008", "GF26LP009", "GF26LP010", "GF26LP011", "GF26LP012", "GF26LP013", "GF26LP014", "GF26LP015", "GF26LP016", "GF26LR000", "GF26LR001", "GF26LR002", "GF26LR003", "GF26TC000", "GF26TF000", "GF28CA000", "GF28CA001", "GF28CB000", "GF28CD000", "GF28CE000", "GF28CG000", "GF28LB000", "GF28LB001", "GF28LB002", "GF28LB003", "GF28LB004", "GF28LB005", "GF28LP000", "GF28TC000", "GF28TC001", "GF28TF000", "GF28TF001", "GF29CA000", "GF29CF000", "GF29LB000", "GF29TC000", "GF29TF000", "GF30CA001", "GF30CA002", "GF30CB000", "GF30CD000", "GF30CE000", "GF30CF000", "GF30LB000", "GF30LB001", "GF30LB002", "GF30LB003", "GF30LB004", "GF30LB005", "GF30LB006", "GF30LB007", "GF30LB008", "GF30LB009", "GF30LB010", "GF30LB011", "GF30LE000", "GF30LE001", "GF30LP000", "GF30LP001", "GF30LP002", "GF30LP003", "GF30LP004", "GF30LP005", "GF30LR000", "GF30LR001", "GF30LR002", "GF30LR003", "GF30PA000", "GF30PL000", "GF30PL001", "GF30PL002", "GF30TC000", "GF30TC001", "GF30TF000", "GF31CA000", "GF31CB000", "GF31CD000", "GF31CE000", "GF31LB000", "GF31LB001", "GF31LB002", "GF31LB003", "GF31LE000", "GF31LE001", "GF31LP000", "GF31LP001", "GF31LP002", "GF31LP003", "GF31TC000", "GF31TF000", "GF32CA000", "GF32CA001", "GF32CA002", "GF32CA003", "GF32CB000", "GF32CB001", "GF32CD000", "GF32CD001", "GF32CE000", "GF32CE001", "GF32CF000", "GF32CF001", "GF32LB000", "GF32LB001", "GF32LB002", "GF32LB003", "GF32LB004", "GF32LB005", "GF32LB006", "GF32LB007", "GF32LB008", "GF32LB009", "GF32LB010", "GF32LB011", "GF32LB012", "GF32LB013", "GF32LB014", "GF32LB015", "GF32LB016", "GF32LB017", "GF32LB018", "GF32LB019", "GF32LB020", "GF32LB021", "GF32LB022", "GF32LB023", "GF32LB024", "GF32LB025", "GF32LB026", "GF32LB027", "GF32LE000", "GF32LE001", "GF32LE002", "GF32LE003", "GF32LP000", "GF32LP001", "GF32LP002", "GF32LP003", "GF32LP004", "GF32LP005", "GF32LP006", "GF32LP007", "GF32LS000", "GF32LS001", "GF32LS002", "GF32LS003", "GF32LS004", "GF32LS005", "GF32LS006", "GF32LS007", "GF32LS008", "GF32LS009", "GF32LS010", "GF32LS011", "GF32LS012", "GF32LS013", "GF32LS014", "GF32LS015", "GF32LS016", "GF32LS017", "GF32LS018", "GF32LS019", "GF32LS020", "GF32LS021", "GF32LS022", "GF32LS023", "GF32LS024", "GF32LS025", "GF32LS026", "GF32LS027", "GF32MX000", "GF32PL000", "GF32TC000", "GF32TF000", "GF32TF001", "GF33CA000", "GF33CA001", "GF33CA002", "GF33CA003", "GF33CA004", "GF33CA005", "GF33CA006", "GF33CA007", "GF33CA008", "GF33CA009", "GF33CA010", "GF33CA011", "GF33CA012", "GF33CA013", "GF33CA014", "GF33CB000", "GF33CB001", "GF33CD000", "GF33CD001", "GF33CD002", "GF33CD003", "GF33CD004", "GF33CD005", "GF33CE000", "GF33CE001", "GF33CF000", "GF33CF001", "GF33CF002", "GF33CF003", "GF33CG000", "GF33CG001", "GF33LB000", "GF33LB001", "GF33LB002", "GF33LB003", "GF33LB004", "GF33LB005", "GF33LB006", "GF33LB007", "GF33LB008", "GF33LB009", "GF33LB010", "GF33LB011", "GF33LB012", "GF33LB013", "GF33LB014", "GF33LB015", "GF33LB016", "GF33LB017", "GF33LB018", "GF33LB019", "GF33LB020", "GF33LB021", "GF33LB022", "GF33LB023", "GF33LB024", "GF33LB025", "GF33LB026", "GF33LB027", "GF33LB028", "GF33LB029", "GF33LB030", "GF33LE000", "GF33LE001", "GF33LE002", "GF33LE003", "GF33LE004", "GF33LE005", "GF33LP000", "GF33LP001", "GF33LP002", "GF33LP003", "GF33LP004", "GF33LP005", "GF33LP006", "GF33LP007", "GF33LP008", "GF33LP009", "GF33LP010", "GF33LP011", "GF33LP012", "GF33LP013", "GF33LP014", "GF33LP015", "GF33LP016", "GF33LP017", "GF33LP018", "GF33LP019", "GF33LP020", "GF33LP021", "GF33LP022", "GF33LP023", "GF33LP024", "GF33LP025", "GF33LP026", "GF33LP027", "GF33LP028", "GF33LP029", "GF33LP030", "GF33LP031", "GF33LP032", "GF33LP033", "GF33LP034", "GF33LP035", "GF33LP036", "GF33LP037", "GF33LP038", "GF33LP039", "GF33LP040", "GF33LP041", "GF33LP042", "GF33LP043", "GF33PL000", "GF33PL001", "GF33TC000", "GF33TC001", "GF33TC002", "GF33TC003", "GF33TC004", "GF33TC005", "GF33TC006", "GF33TC007", "GF33TF000", "GF34CA000", "GF34CA001", "GF34CD000", "GF34CE000", "GF34CF000", "GF34IG000", "GF34LB000", "GF34LB001", "GF34LB002", "GF34LB003", "GF34LB004", "GF34LB005", "GF34LB006", "GF34LB007", "GF34LB008", "GF34LB009", "GF34LB010", "GF34LB011", "GF34LB012", "GF34LB013", "GF34LB014", "GF34LB015", "GF34LB016", "GF34LB017", "GF34LB018", "GF34LB019", "GF34LE000", "GF34LE001", "GF34LE002", "GF34LE003", "GF34LE004", "GF34LE005", "GF34LE006", "GF34LE007", "GF34LE008", "GF34LE009", "GF34LE010", "GF34LE011", "GF34LE012", "GF34LE013", "GF34LE014", "GF34LE015", "GF34LE016", "GF34LP000", "GF34LP001", "GF34LP002", "GF34LP003", "GF34LP004", "GF34LP005", "GF34LP006", "GF34LP007", "GF34LP008", "GF34LP009", "GF34LP010", "GF34LP011", "GF34LP012", "GF34LP013", "GF34LP014", "GF34LP015", "GF34LP016", "GF34LP017", "GF34LP018", "GF34LP019", "GF34LR000", "GF34LR001", "GF34LR002", "GF34LR003", "GF34LR004", "GF34LR005", "GF34LR006", "GF34LR007", "GF34LR008", "GF34LS000", "GF34LS001", "GF34LS002", "GF34LS003", "GF34LS004", "GF34LS005", "GF34LS006", "GF34LS007", "GF34LS008", "GF34LS009", "GF34LS010", "GF34LS011", "GF34LS012", "GF34LS013", "GF34LS014", "GF34LS015", "GF34LS016", "GF34PL000", "GF34PL001", "GF34TC000", "GF34TC001", "GF34TF000", "GF35CA000", "GF35CA001", "GF35CD000", "GF35CE000", "GF35CF000", "GF35IG000", "GF35LB000", "GF35LB001", "GF35LB002", "GF35LB003", "GF35LB004", "GF35LB005", "GF35LB006", "GF35LB007", "GF35LB008", "GF35LB009", "GF35LB010", "GF35LB011", "GF35LB012", "GF35LB013", "GF35LE000", "GF35LE001", "GF35LE002", "GF35LE003", "GF35LE004", "GF35LE005", "GF35LE006", "GF35LE007", "GF35LE008", "GF35LE009", "GF35LE010", "GF35LE011", "GF35LH000", "GF35LH001", "GF35LH002", "GF35LH003", "GF35LH004", "GF35LH005", "GF35LH006", "GF35LH007", "GF35LH008", "GF35LH009", "GF35LH010", "GF35LH011", "GF35LP000", "GF35LP001", "GF35LP002", "GF35LP003", "GF35LP004", "GF35LP005", "GF35LP006", "GF35LP007", "GF35LP008", "GF35LP009", "GF35LP010", "GF35LP011", "GF35LP012", "GF35LP013", "GF35LR000", "GF35LR001", "GF35LR002", "GF35LR003", "GF35LR004", "GF35LR005", "GF35LS000", "GF35LS001", "GF35LS002", "GF35LS003", "GF35LS004", "GF35LS005", "GF35LS006", "GF35LS007", "GF35LS008", "GF35LS009", "GF35LS010", "GF35LS011", "GF35LS012", "GF35LS013", "GF35LS014", "GF35LS015", "GF35LS016", "GF35LS017", "GF35LS018", "GF35LS019", "GF35LS020", "GF35LS021", "GF35LS022", "GF35LS023", "GF35LS024", "GF35LS025", "GF35LS026", "GF35LS027", "GF35LS028", "GF35LS029", "GF35LS030", "GF35LS031", "GF35LS032", "GF35LS033", "GF35LS034", "GF35LS035", "GF35LS036", "GF35LS037", "GF35PL000", "GF35PL001", "GF35PL002", "GF35TC000", "GF35TF000", "GF36CA000", "GF36CA001", "GF36CB000", "GF36CD000", "GF36CF000", "GF36LB000", "GF36LB001", "GF36LB002", "GF36LB003", "GF36LB004", "GF36LE000", "GF36LH000", "GF36LH001", "GF36LH002", "GF36LH003", "GF36LH004", "GF36LP000", "GF36LP001", "GF36LS000", "GF36LS001", "GF36LS002", "GF36LS003", "GF36LS004", "GF36LS005", "GF36LS006", "GF36LS007", "GF36LS008", "GF36LS009", "GF36LS010", "GF36LS011", "GF36TC000", "GF36TC001", "GF36TF000", "GF37CA000", "GF37CA001", "GF37CD000", "GF37CE000", "GF37CF000", "GF37IG000", "GF37LB000", "GF37LB001", "GF37LB002", "GF37LB003", "GF37LB004", "GF37LB005", "GF37LB006", "GF37LB007", "GF37LB008", "GF37LB009", "GF37LB010", "GF37LB011", "GF37LB012", "GF37LB013", "GF37LE000", "GF37LE001", "GF37LE002", "GF37LE003", "GF37LE004", "GF37LE005", "GF37LE006", "GF37LE007", "GF37LE008", "GF37LE009", "GF37LE010", "GF37LE011", "GF37LH000", "GF37LH001", "GF37LH002", "GF37LH003", "GF37LH004", "GF37LH005", "GF37LH006", "GF37LH007", "GF37LH008", "GF37LH009", "GF37LH010", "GF37LH011", "GF37LP000", "GF37LP001", "GF37LP002", "GF37LP003", "GF37LP004", "GF37LP005", "GF37LP006", "GF37LP007", "GF37LP008", "GF37LP009", "GF37LP010", "GF37LP011", "GF37LP012", "GF37LP013", "GF37LR000", "GF37LR001", "GF37LR002", "GF37LR003", "GF37LR004", "GF37LR005", "GF37LS000", "GF37LS001", "GF37LS002", "GF37LS003", "GF37LS004", "GF37LS005", "GF37LS006", "GF37LS007", "GF37LS008", "GF37LS009", "GF37LS010", "GF37LS011", "GF37LS012", "GF37LS013", "GF37LS014", "GF37LS015", "GF37LS016", "GF37LS024", "GF37LS025", "GF37LS026", "GF37LS027", "GF37LS028", "GF37LS034", "GF37LS035", "GF37PL000", "GF37PL001", "GF37TC000", "GF37TF000", "GF39CB000", "GF39CC000", "GF39CF000", "GF39IG000", "GF39IG001", "GF39LB000", "GF39LB001", "GF39LB002", "GF39LB003", "GF39LB004", "GF39LB005", "GF39LB006", "GF39LB007", "GF39LB008", "GF39LB009", "GF39LB010", "GF39LB011", "GF39LB012", "GF39LB013", "GF39LE000", "GF39LP000", "GF39LP001", "GF39TF000", "GS00CA500", "GS00CB500", "GS00CD500", "GS00CE500", "GS00CG500", "GS00IG500", "GS00IG501", "GS00LB001", "GS00LB500", "GS00LS500", "GS00TF000", "GS01CA000", "GS01CB000", "GS01CF000", "GS01IG000", "GS01LB000", "GS01PS000", "GS01TC000", "GS01TF000", "GS02CA000", "GS02CD000", "GS02CF000", "GS02IG000", "GS02LB000", "GS02LB001", "GS02LP000", "GS02TC000", "GS02TF000", "GS03CA000", "GS03CB000", "GS03CD000", "GS03CE000", "GS03CG000", "GS03LB000", "GS03LB001", "GS03TF000", "GS04LB000", "GS04TF000", "GS05CA000", "GS05CB000", "GS05CD000", "GS05CE000", "GS05CG000", "GS05LB000", "GS05LP000", "GS05TF000", "GS06LB000", "GS06LB001", "GS06LE000", "GS06LE001", "GS06LP000", "GS06LP001", "GS06TF000", "HC00CA500", "HC00CB500", "HC00CD500", "HC00CE500", "HC00CG500", "HC00IG500", "HC00IG501", "HC00LB500", "HJ00CA500", "HJ00CA501", "HJ00CB500", "HJ00IG500", "HJ00LB500", "HJ01CA500", "HJ01CA501", "HJ01CB000", "HJ01IG500", "HJ01LB500", "HJ03LB000", "HJ03TF000", "HS00LB000", "HS00LB500", "HS00PS000", "HS01LB000", "HS01LB001", "HS01LP000", "HS01LP001", "HS01PS000", "HS01TF000", "HS02CA000", "HS02CA001", "HS02CB000", "HS02CD000", "HS02CE000", "HS02CF000", "HS02IG000", "HS02LB000", "HS02LB001", "HS02LB002", "HS02LB003", "HS02LB004", "HS02LB005", "HS02LE000", "HS02LP000", "HS02LP001", "HS02LS000", "HS02LS001", "HS02LS002", "HS02LS003", "HS02LS004", "HS02LS005", "HS02PL000", "HS02TC000", "HS02TC001", "HS02TF000", "HS04CA000", "HS04CA001", "HS04CD000", "HS04LB000", "HS04LB001", "HS04LB002", "HS04LE000", "HS04LP000", "HS04TC000", "HS04TF000", "IB00CA000", "IB00CA500", "IB00CA501", "IB00CB500", "IB00CB501", "IB00CD500", "IB00CD501", "IB00CE500", "IB00CF500", "IB00CF501", "IB00IG500", "IB00LB500", "IB00LB501", "IB01CA500", "IB01CB500", "IB01CD500", "IB01CE500", "IB01CF500", "IB01IG500", "IB01IG501", "IB01IG502", "IB01IG503", "IB01IG504", "IB01IG505", "IB01LB500", "IB02LB500", "IB03CA501", "IB03CA502", "IB03CB500", "IB03CB501", "IB03CD500", "IB03CD501", "IB03CE500", "IB03CE501", "IB03CF500", "IB03CF501", "IB03IG500", "IB03IG501", "IB03IG502", "IB03LB500", "IB03LB501", "IB07CA500", "IB07CB500", "IB07CD500", "IB07CE500", "IB07CF500", "IB07IG500", "IB07IG501", "IB07LB500", "IB07LB501", "IB09CA500", "IB09CA501", "IB09CA502", "IB09CB500", "IB09CB501", "IB09CD500", "IB09CE500", "IB09CF500", "IB09IG500", "IB09IG501", "IB09IG502", "IB09IG503", "IB09IG504", "IB09IG505", "IB09IG506", "IB09IG507", "IB09IG508", "IB09IG509", "IB09IG510", "IB09IG511", "IB09LB500", "IB09LB501", "IB09LB502", "IB09LB503", "IB09LP500", "IB09LP501", "IB09LP502", "IB09LP503", "IB09TC000", "IB09TC001", "IB09TC002", "IB09TC003", "IB09TF500", "IB10CA500", "IB10CA501", "IB10CA502", "IB10CA503", "IB10CA504", "IB10CA505", "IB10CA506", "IB10CB500", "IB10CB501", "IB10CB502", "IB10CD500", "IB10CE500", "IB10CF500", "IB10IG500", "IB10IG501", "IB10IG502", "IB10IG503", "IB10IG504", "IB10IG505", "IB10LB500", "IB10LB501", "IB10LB502", "IB10LB503", "IB10LB504", "IB10LB505", "IB10LE501", "IB10LE505", "IB10LP500", "IB10LP501", "IB10LP502", "IB10LP503", "IB10LP504", "IB11CA500", "IB11CA501", "IB11CA502", "IB11CA503", "IB11CA504", "IB11CA505", "IB11CA506", "IB11CB500", "IB11CB501", "IB11CD500", "IB11CE500", "IB11CF500", "IB11IG500", "IB11IG501", "IB11IG502", "IB11IG503", "IB11IG504", "IB11LB500", "IB11LB501", "IB11LB502", "IB11LB503", "IB11LB504", "IB11LB505", "IB11LE500", "IB11LE501", "IB11LP500", "IB11LP501", "IB11LP502", "IB11LP503", "IB11LP504", "IB11LP505", "IB12CA500", "IB12CA501", "IB12CA502", "IB12CB500", "IB12CD500", "IB12CE500", "IB12CF500", "IB12ID500", "IB12ID501", "IB12ID502", "IB12ID503", "IB12IG500", "IB12IG501", "IB12IG502", "IB12IG503", "IB12IG504", "IB12IG505", "IB12IS500", "IB12IS501", "IB12IS502", "IB12IS503", "IB12IS504", "IB12IS505", "IB12IS506", "IB12IS507", "IB12LB500", "IB12LB501", "IB12LB502", "IB12LB503", "IB12LB504", "IB12LB505", "IB12LB506", "IB12LB508", "IB12LB509", "IB12LB510", "IB12LP500", "IB12LP502", "IB12LP503", "IB12LP504", "IB12LP505", "IB12LP506", "IB12TF500", "IB14CA500", "IB14CB500", "IB14CC500", "IB14CE500", "IB14CF500", "IB14ID500", "IB14ID501", "IB14IG000", "IB14IG500", "IB14IS500", "IB14IS501", "IB14LB500", "IB14LB501", "IB14LB502", "IB14LB503", "IB14LB504", "IB14LB505", "IB14LB506", "IB14LB507", "IB14LB508", "IB14LB509", "IB14LB510", "IB14LB511", "IB14LB512", "IB14LB513", "IB14LB514", "IB14LB515", "IB14LB516", "IB14LE500", "IB14LP500", "IB14LP503", "IB14TC000", "IB14TC001", "IB14TF500", "IB15CA500", "IB15CA501", "IB15CB500", "IB15CB501", "IB15CD500", "IB15CD501", "IB15CE500", "IB15CE501", "IB15CF500", "IB15CF501", "IB15LB500", "IB15LB501", "IB16CA500", "IB16LB500", "IB16LB501", "IB16LB502", "IB16LP500", "IB16LP501", "IB16LP502", "IB16TC000", "IB16TF500", "IB17CF000", "IB17LB000", "IB17LB001", "IB17LB002", "IB17LB003", "IB17LB004", "IB17LB005", "IB17LB006", "IB17LB007", "IB17LB008", "IB17LB009", "IB17LB010", "IB17LB011", "IB17LE000", "IB17LP000", "IB17MF000", "IB17TC000", "IB17TF000", "IB18CA500", "IB18CA501", "IB18CB500", "IB18CD500", "IB18CE500", "IB18CF500", "IB18IG500", "IB18LB500", "IB18LB501", "IB18LB502", "IB18LB503", "IB18LB504", "IB18LB505", "IB18LE000", "IB18LE501", "IB18LH500", "IB18LP500", "IB18LP501", "IB18LP502", "IB18LP503", "IB18LP504", "IB18LP505", "IB18TF500", "IB21CA000", "IB21CA001", "IB21CB000", "IB21CD000", "IB21CD001", "IB21CE000", "IB21CF000", "IB21IG000", "IB21LB000", "IB21LB001", "IB21LB002", "IB21LB003", "IB21LB004", "IB21LB005", "IB21LE000", "IB21LE001", "IB21LH000", "IB21LP000", "IB21LP001", "IB21LP002", "IB21LP003", "IB21LP004", "IB21LP005", "IB21LR000", "IB21LR001", "IB21LR002", "IB21LR003", "IB21LR004", "IB21LR005", "IB21LR006", "IB21LR007", "IB21LR008", "IB21LR009", "IB21LR010", "IB21LR011", "IB21TC000", "IB21TC003", "IB21TF000", "IB22LB000", "IB22LB001", "IB22LB002", "IB22LB003", "IB22LB004", "IB22LB005", "IB22LB006", "IB22LB007", "IB22LB008", "IB22LB009", "IB22LE000", "IB22LH000", "IB22LH001", "IB22LH002", "IB22LP000", "IB22LP001", "IB22LP002", "IB22LP003", "IB22LP004", "IB22LR000", "IB22LR001", "IB22PL000", "IB22TF000", "IB25CB000", "IB25CE000", "IB25CF000", "IB25LB000", "IB25TF000", "IB28CF000", "IB28LB000", "IB28LB001", "IB28LB002", "IB28LB003", "IB28LB004", "IB28LB005", "IB28LB006", "IB28LB007", "IB28LB008", "IB28LB009", "IB28LE000", "IB28LE001", "IB28LH000", "IB28LP000", "IB28LP001", "IB28LR000", "IB28PL000", "IB28TF000", "IG14IS500", "IG14IS501", "IN01CA000", "IN01CA001", "IN01CD000", "IN01CE000", "IN01LB000", "IN01LB001", "IN01LB002", "IN01LB003", "IN01LB004", "IN01LB005", "IN01LB006", "IN01LB007", "IN01LE000", "IN01LE001", "IN01LP000", "IN01LP001", "IN01LP002", "IN01LP003", "IN01LP004", "IN01LP005", "IN01LP006", "IN01LP007", "IN01LR000", "IN01LR001", "IN01LR002", "IN01LR003", "IN01LS000", "IN01LS001", "IN01LS002", "IN01LS003", "IN01LS004", "IN01LS005", "IN01LS006", "IN01LS007", "IN01MH000", "IN01MH001", "IN01MH002", "IN01MH003", "IN01MH004", "IN01MH005", "IN01MH006", "IN01MH007", "IN01MH008", "IN01MH009", "IN01MH010", "IN01MH011", "IN01PA000", "IN01PA001", "IN01PA002", "IN01TC000", "IN01TC001", "IN01TF000", "IN02CD000", "IN02TC000", "IN02TC001", "MC00LB000", "MC00TF000", "MF00TC000", "MF00TC001", "MP00CA000", "MP00CA001", "MP00CA002", "MP00CA500", "MP00CA501", "MP00CB000", "MP00CB001", "MP00CD000", "MP00CD001", "MP00CD500", "MP00CD501", "MP00CE000", "MP00LB000", "MP00LB001", "MP00LB500", "MP00LB501", "MP00TC000", "MP01CE000", "MP01LB000", "MP01LE000", "MP01LP000", "MP01TF000", "MS00CA500", "MS00CB500", "MS00CE500", "MS00CG500", "MS00LB500", "MS00LB501", "MS02CA000", "MS02CF000", "MS03LB000", "MS03LP000", "MS03TF000", "MS04CA000", "MS04CF000", "NC00CD500", "NC00CE500", "NC00LB500", "NC00LB501", "NC02CA500", "NC02CB500", "NC02CD500", "NC02CE500", "NC02LB500", "NC02LB502", "NC04CA000", "NC04CA001", "NC04CB000", "NC04CD000", "NC04CE000", "NC04CF000", "NC04LB000", "NC04LB001", "NC04LB002", "NC04LE000", "NC04LP000", "NC04TF000", "NS00PL000", "NS00PL001", "NS00PL002", "NS00PL010", "NS00PL011", "NS00PL012", "NS00PL013", "NS00PL014", "NS00PL015", "NS00PL016", "NS00PL017", "NS99ML000", "NS99PR000", "NS99PT000", "NS99TE000", "NS99TM000", "OK00CA001", "OK00CA500", "OK00IG500", "OK00LB000", "OK00LB001", "OK00LB500", "OK00LB501", "OS00CA500", "OS00CB500", "OS00CD500", "OS00CE500", "OS00CG500", "OS00IG500", "OS00IG501", "OS00LB500", "OS01CA500", "OS01CB500", "OS01CE500", "OS01CE501", "OS01CG500", "OS01IG500", "OS01IG501", "OS01LB500", "SE01CA500", "SE01CA501", "SE01CA502", "SE01CA503", "SE01CA504", "SE01CB500", "SE01CB501", "SE01CD500", "SE01CE500", "SE01CF500", "SE01IG500", "SE01IG501", "SE01IG502", "SE01IG503", "SE01IG504", "SE01IG505", "SE01IG506", "SE01IG507", "SE01IS500", "SE01IS501", "SE01IS502", "SE01IS503", "SE01IS504", "SE01IS505", "SE01LB000", "SE01LB001", "SE01LB002", "SE01LB003", "SE01LB004", "SE01LB005", "SE01LB500", "SE01LB501", "SE01LB502", "SE01LB503", "SE01LB504", "SE01LB505", "SE01LP500", "SE01LP501", "SE01LP502", "SE01LP503", "SE01LP504", "SE01LP505", "SE04TC000", "SE04TC001", "SE04TC002", "SE05CA001", "SE05CD001", "SE05LB005", "SE05LB006", "SE05LB007", "SE05LB008", "SE05LB009", "SE05LE001", "SE05LP002", "SE05LP003", "SE05TC000", "SE05TC001", "SE06CA500", "SE06CE500", "SE06CF500", "SE06LB500", "SE06LB501", "SE06TF500", "SE10CA500", "SE10CA501", "SE10CA502", "SE10CA503", "SE10CA504", "SE10CA505", "SE10CA506", "SE10CB501", "SE10CB502", "SE10CB503", "SE10CD500", "SE10CE500", "SE10CF000", "SE10CF500", "SE10IG500", "SE10IG501", "SE10IG502", "SE10IG503", "SE10IG504", "SE10IG505", "SE10IS500", "SE10IS501", "SE10IS502", "SE10IS503", "SE10IS504", "SE10IS505", "SE10LB500", "SE10LB501", "SE10LB502", "SE10LB503", "SE10LB504", "SE10LB505", "SE10LE501", "SE10LE504", "SE10LP500", "SE10LP501", "SE10LP502", "SE10LP503", "SE10LP505", "SE12CA000", "SE12CA001", "SE12CA500", "SE12CA501", "SE12CA502", "SE12CA503", "SE12CB000", "SE12CB001", "SE12CB500", "SE12CB501", "SE12CB502", "SE12CD000", "SE12CD001", "SE12CD500", "SE12CE000", "SE12CE500", "SE12CF000", "SE12CF500", "SE12ID500", "SE12ID501", "SE12ID502", "SE12ID503", "SE12IG000", "SE12IG001", "SE12IG002", "SE12IG003", "SE12IG004", "SE12IG005", "SE12IG500", "SE12IG501", "SE12IG502", "SE12IG503", "SE12IG504", "SE12IG505", "SE12IS500", "SE12IS501", "SE12IS502", "SE12IS503", "SE12IS504", "SE12IS505", "SE12IS506", "SE12IS507", "SE12LB000", "SE12LB001", "SE12LB002", "SE12LB003", "SE12LB004", "SE12LB005", "SE12LB500", "SE12LB501", "SE12LB502", "SE12LB503", "SE12LB504", "SE12LB505", "SE12LP000", "SE12LP001", "SE12LP002", "SE12LP003", "SE12LP004", "SE12LP005", "SE12LP500", "SE12LP501", "SE12LP502", "SE12LP503", "SE12LP504", "SE12LP505", "SE12LS000", "SE12LS001", "SE12LS002", "SE12LS003", "SE12LS004", "SE12LS005", "SE12TC000", "SE12TF000", "SE12TF500", "SE18CA000", "SE18CA001", "SE18CA500", "SE18CA501", "SE18CB000", "SE18CB500", "SE18CD000", "SE18CD001", "SE18CD500", "SE18CD501", "SE18CE000", "SE18CE500", "SE18CF000", "SE18CF500", "SE18IG500", "SE18LB500", "SE18LB501", "SE18LB502", "SE18LB503", "SE18LB504", "SE18LB505", "SE18LE500", "SE18LE501", "SE18LH500", "SE18LP500", "SE18LP501", "SE18LP502", "SE18LP503", "SE18LP504", "SE18LP505", "SE18MX000", "SE18TF500", "SE21CA000", "SE21CA001", "SE21CA002", "SE21CB000", "SE21CB001", "SE21CD000", "SE21CD001", "SE21CD002", "SE21CE000", "SE21CE001", "SE21CF000", "SE21IG000", "SE21LB000", "SE21LB001", "SE21LB002", "SE21LB003", "SE21LB004", "SE21LB005", "SE21LB007", "SE21LB009", "SE21LE000", "SE21LE001", "SE21LH000", "SE21LP000", "SE21LP001", "SE21LP002", "SE21LP003", "SE21LP004", "SE21LP005", "SE21LP007", "SE21LP009", "SE21LR000", "SE21LR001", "SE21LR002", "SE21LR003", "SE21LR004", "SE21LR005", "SE21LR006", "SE21LR007", "SE21LR008", "SE21LR009", "SE21LR010", "SE21LR011", "SE21MX000", "SE21TC000", "SE21TC001", "SE21TC003", "SE21TC004", "SE21TC005", "SE21TF000", "SE23CA000", "SE23CA001", "SE23CA002", "SE23CB000", "SE23CD000", "SE23CD001", "SE23CE000", "SE23CE001", "SE23CF000", "SE23IG000", "SE23IG001", "SE23LB000", "SE23LB001", "SE23LB002", "SE23LB003", "SE23LB004", "SE23LB005", "SE23LB006", "SE23LB007", "SE23LB008", "SE23LB009", "SE23LB010", "SE23LB011", "SE23LB012", "SE23LB013", "SE23LE000", "SE23LE001", "SE23LP000", "SE23LP001", "SE23LP002", "SE23LP003", "SE23LP004", "SE23LP005", "SE23LP006", "SE23LP007", "SE23LP008", "SE23LP009", "SE23LP010", "SE23LP011", "SE23LR000", "SE23LR001", "SE23LR002", "SE23LR003", "SE23LR004", "SE23LR005", "SE23LR006", "SE23LR007", "SE23LR008", "SE23LR009", "SE23LR010", "SE23LR011", "SE23LS000", "SE23MX000", "SE23PL000", "SE23TC000", "SE23TC001", "SE23TC002", "SE23TC003", "SE23TF000", "SE25LH000", "SE25LH001", "SE25LH002", "SE25LH003", "SE25LH004", "SE25LS000", "SE25LS001", "SE25LS002", "SE25LS003", "SE25LS004", "SE25LS005", "SE25LS006", "SE25LS007", "SE25LS008", "SE25LS009", "SE25TC000", "SE25TC001", "SE25TC002", "SE25TF000", "SE26CA000", "SE26CA001", "SE26CB000", "SE26CD000", "SE26CE000", "SE26CF000", "SE26IG000", "SE26LB000", "SE26LB001", "SE26LB002", "SE26LB003", "SE26LB004", "SE26LB005", "SE26LB006", "SE26LB007", "SE26LB008", "SE26LB009", "SE26LB010", "SE26LB011", "SE26LB012", "SE26LB013", "SE26LB014", "SE26LE000", "SE26LE001", "SE26LE002", "SE26LP000", "SE26LP001", "SE26LP002", "SE26LP003", "SE26LP004", "SE26LP005", "SE26LP006", "SE26LP007", "SE26LP008", "SE26LP009", "SE26LP010", "SE26LP011", "SE26LP012", "SE26LR000", "SE26LR001", "SE26LR002", "SE26LR003", "SE26LR004", "SE26LS000", "SE26PL000", "SE26TC000", "SE26TF000", "SE28CA000", "SE28CA001", "SE28CB000", "SE28CD000", "SE28CD001", "SE28CE000", "SE28CF000", "SE28IG000", "SE28LB000", "SE28LB001", "SE28LB002", "SE28LB003", "SE28LB004", "SE28LB005", "SE28LB006", "SE28LB007", "SE28LB008", "SE28LB009", "SE28LB010", "SE28LB011", "SE28LB012", "SE28LB013", "SE28LB014", "SE28LE000", "SE28LE001", "SE28LE002", "SE28LE003", "SE28LE004", "SE28LE005", "SE28LH000", "SE28LH001", "SE28LH002", "SE28LH003", "SE28LH004", "SE28LP000", "SE28LP001", "SE28LP002", "SE28LP003", "SE28LP004", "SE28LP005", "SE28LP006", "SE28LP007", "SE28LP008", "SE28LP009", "SE28LP010", "SE28LP011", "SE28LP012", "SE28LR000", "SE28LR001", "SE28LR002", "SE28LR003", "SE28LR004", "SE28LR005", "SE28LS000", "SE28LS001", "SE28LS002", "SE28LS003", "SE28LS004", "SE28LS005", "SE28LS006", "SE28LS007", "SE28LS008", "SE28LS009", "SE28LS010", "SE28LS011", "SE28MA000", "SE28MX000", "SE28PL000", "SE28TC000", "SE28TC001", "SE28TC002", "SE28TC003", "SE28TC004", "SE28TF000", "SE29CA000", "SE29CA001", "SE29CB000", "SE29CD000", "SE29CE000", "SE29CF000", "SE29IG000", "SE29LB000", "SE29LB001", "SE29LB002", "SE29LB003", "SE29LB004", "SE29LB005", "SE29LB006", "SE29LB007", "SE29LB008", "SE29LB009", "SE29LB010", "SE29LB011", "SE29LB012", "SE29LB013", "SE29LB014", "SE29LB015", "SE29LB016", "SE29LB017", "SE29LB018", "SE29LB019", "SE29LE000", "SE29LE001", "SE29LE002", "SE29LE003", "SE29LE004", "SE29LE005", "SE29LE006", "SE29LE007", "SE29LE008", "SE29LE009", "SE29LE010", "SE29LE011", "SE29LE012", "SE29LE013", "SE29LE014", "SE29LE015", "SE29LE016", "SE29LH000", "SE29LH001", "SE29LH002", "SE29LH003", "SE29LH004", "SE29LH006", "SE29LH007", "SE29LH008", "SE29LH009", "SE29LH010", "SE29LH011", "SE29LH012", "SE29LH013", "SE29LH014", "SE29LH015", "SE29LH016", "SE29LH017", "SE29LP000", "SE29LP001", "SE29LP002", "SE29LP003", "SE29LP004", "SE29LP005", "SE29LP006", "SE29LP007", "SE29LP008", "SE29LP009", "SE29LP010", "SE29LP011", "SE29LP012", "SE29LP013", "SE29LP014", "SE29LP015", "SE29LP016", "SE29LP017", "SE29LP018", "SE29LP019", "SE29LR000", "SE29LR001", "SE29LR002", "SE29LR003", "SE29LR004", "SE29LR005", "SE29LR006", "SE29LR007", "SE29LR008", "SE29LS000", "SE29LS001", "SE29LS002", "SE29LS003", "SE29LS004", "SE29LS005", "SE29LS006", "SE29LS007", "SE29LS008", "SE29LS009", "SE29LS010", "SE29LS011", "SE29LS012", "SE29LS013", "SE29LS014", "SE29LS015", "SE29LS016", "SE29LS017", "SE29LS018", "SE29LS019", "SE29LS020", "SE29LS021", "SE29LS022", "SE29LS023", "SE29LS024", "SE29LS025", "SE29LS026", "SE29LS027", "SE29LS028", "SE29LS029", "SE29LS030", "SE29LS031", "SE29LS032", "SE29LS033", "SE29LS034", "SE29LS035", "SE29LS036", "SE29LS037", "SE29LS038", "SE29LS039", "SE29LS040", "SE29LS041", "SE29LS042", "SE29LS043", "SE29LS044", "SE29LS045", "SE29LS046", "SE29LS047", "SE29LS048", "SE29LS049", "SE29LS050", "SE29LS051", "SE29LS052", "SE29LS053", "SE29LS054", "SE29LS055", "SE29LS056", "SE29LS057", "SE29LS058", "SE29LS059", "SE29LS060", "SE29LS061", "SE29LS062", "SE29LS063", "SE29LS064", "SE29LS065", "SE29LS066", "SE29LS067", "SE29LS068", "SE29LS069", "SE29LS070", "SE29LS071", "SE29LS072", "SE29LS073", "SE29LS074", "SE29LS075", "SE29LS076", "SE29MA000", "SE29ME000", "SE29MX000", "SE29PL000", "SE29TC000", "SE29TF000", "SE30CA000", "SE30IC000", "SE30LB000", "SE30LB001", "SE30LB002", "SE30LB003", "SE30LB004", "SE30LB005", "SE30LB006", "SE30LB007", "SE30LB008", "SE30LE000", "SE30LP000", "SE30LP001", "SE30LP002", "SE30LP003", "SE30LP004", "SE30LP005", "SE30LP006", "SE30LP007", "SE30MH000", "SE30MK000", "SE30PA000", "SE30PA001", "SE30PL000", "SE30TC000", "SE30TC001", "SE30TF000", "SE35CA000", "SE35CA001", "SE35CD000", "SE35CE000", "SE35CF000", "SE35IG000", "SE35LB000", "SE35LB001", "SE35LB002", "SE35LB003", "SE35LB004", "SE35LB005", "SE35LB006", "SE35LB007", "SE35LB008", "SE35LB009", "SE35LB010", "SE35LB011", "SE35LB012", "SE35LB013", "SE35LE000", "SE35LE001", "SE35LE002", "SE35LE003", "SE35LE004", "SE35LE005", "SE35LE006", "SE35LE007", "SE35LE008", "SE35LE009", "SE35LE010", "SE35LE011", "SE35LH000", "SE35LH001", "SE35LH002", "SE35LH003", "SE35LH004", "SE35LH005", "SE35LH006", "SE35LH007", "SE35LH008", "SE35LH009", "SE35LH010", "SE35LH011", "SE35LP000", "SE35LP001", "SE35LP002", "SE35LP003", "SE35LP004", "SE35LP005", "SE35LP006", "SE35LP007", "SE35LP008", "SE35LP009", "SE35LP010", "SE35LP011", "SE35LP012", "SE35LP013", "SE35LR000", "SE35LR001", "SE35LR002", "SE35LR003", "SE35LR004", "SE35LR005", "SE35LS000", "SE35LS001", "SE35LS002", "SE35LS003", "SE35LS004", "SE35LS005", "SE35LS006", "SE35LS007", "SE35LS008", "SE35LS009", "SE35LS010", "SE35LS011", "SE35LS012", "SE35LS013", "SE35LS014", "SE35LS015", "SE35LS016", "SE35LS017", "SE35LS018", "SE35LS019", "SE35LS020", "SE35LS021", "SE35LS022", "SE35LS023", "SE35LS024", "SE35LS025", "SE35LS026", "SE35LS027", "SE35LS028", "SE35LS029", "SE35LS030", "SE35LS031", "SE35LS032", "SE35LS033", "SE35LS034", "SE35LS035", "SE35LS036", "SE35LS037", "SE35MH000", "SE35MH001", "SE35MX000", "SE35PA000", "SE35PA001", "SE35TC000", "SE35TF000", "SE38CA000", "SE38CA001", "SE38CD000", "SE38CE000", "SE38CF000", "SE38IG000", "SE38LB000", "SE38LB001", "SE38LB002", "SE38LB003", "SE38LB004", "SE38LB005", "SE38LE000", "SE38LE001", "SE38LE002", "SE38LE003", "SE38LE004", "SE38LE005", "SE38LH000", "SE38LH001", "SE38LH002", "SE38LH003", "SE38LH004", "SE38LH005", "SE38LP000", "SE38LP001", "SE38LP002", "SE38LP003", "SE38LP004", "SE38LP005", "SE38LR000", "SE38LR001", "SE38LR002", "SE38MH000", "SE38MH001", "SE38MH002", "SE38MH003", "SE38MH004", "SE38MH005", "SE38TC000", "SE38TF000", "SE40CA000", "SE40CA001", "SE40CA002", "SE40CB000", "SE40CC000", "SE40CD000", "SE40CD001", "SE40CD002", "SE40CE000", "SE40CF000", "SE40IG000", "SE40IG001", "SE40LB000", "SE40LB001", "SE40LB002", "SE40LB003", "SE40LB004", "SE40LB005", "SE40LB006", "SE40LB007", "SE40LB008", "SE40LB009", "SE40LB010", "SE40LB011", "SE40LE000", "SE40LE001", "SE40LE002", "SE40LE003", "SE40LE004", "SE40LE005", "SE40LE006", "SE40LE007", "SE40LE008", "SE40LE009", "SE40LE010", "SE40LE011", "SE40LP000", "SE40LP001", "SE40LP002", "SE40LP003", "SE40LP004", "SE40LP005", "SE40LP006", "SE40LP007", "SE40LP008", "SE40LP009", "SE40LP010", "SE40LP011", "SE40LR000", "SE40LR001", "SE40LR002", "SE40LR003", "SE40LR004", "SE40LR005", "SE40MX000", "SE40TF000", "SI00CA500", "SI00CB500", "SI00CD500", "SI00CE500", "SI00CG500", "SI00IG500", "SI00IG501", "SI00LB500", "SI00LB501", "SI00LB502", "SI01CA500", "SI01CA501", "SI01CB500", "SI01CD500", "SI01CE500", "SI01CG500", "SI01IG500", "SI01LB500", "SI02CA500", "SI02CB500", "SI02CD500", "SI02CE500", "SI02LB500", "SI02LB501", "SI02LB502", "SI02LB503", "SI02LP502", "SI02TF500", "SI03LB000", "SI03TF000", "SI04LB000", "SI04TF000", "SI05CA000", "SI05CD000", "SI05CF000", "SI05IG000", "SI05LB000", "SI05LB001", "SI05TC000", "SI05TF000", "SI06CA000", "SI06CA002", "SI06CB000", "SI06CD000", "SI06CF000", "SI06IG000", "SI06LB000", "SI06LB001", "SI06LB002", "SI06TC000", "SI06TF000", "SM00CA500", "SM00CB500", "SM00CD500", "SM00CE500", "SM00CG500", "SM00LB500", "SM00LB501", "SM00LS000", "SM00TF000", "SM00TF001", "SM01CA500", "SM01CB500", "SM01CD500", "SM01CE500", "SM01CG500", "SM01LB500", "SM02CA500", "SM02CB500", "SM02CD500", "SM02CE500", "SM02CG500", "SM02LB000", "SM02LB001", "SM02LB500", "SM02LB501", "SM02LB502", "SM02LB503", "SM02LB504", "SM02LP504", "SM02LP505", "SM02TF000", "SM02TF001", "SM02TF500", "SM02TF501", "SM03LB500", "SM04CA500", "SM04CB500", "SM04CD500", "SM04CE500", "SM04CF500", "SM04CG500", "SM04LB500", "SM04LB501", "SM04LB502", "SM04LB503", "SM04TF000", "SM05CA500", "SM05CB500", "SM05CD000", "SM05CD500", "SM05CE500", "SM05CF500", "SM05LB000", "SM05LB500", "SM05LB501", "SM05LB502", "SM05LP500", "SM05LP501", "SM05LP502", "SM05MA000", "SM05MA001", "SM05MA002", "SM05ME000", "SM05TC000", "SM05TF000", "SM06CA501", "SM06CB501", "SM06CD501", "SM06CE501", "SM06CG501", "SM06LB500", "SM06LB501", "SM06LB502", "SM06LB503", "SM06TF500", "SM07LB000", "SM07TF000", "SM08CA000", "SM08CB000", "SM08CD000", "SM08CE000", "SM08CF000", "SM08LB000", "SM08LB001", "SM08LB002", "SM08LB003", "SM08LB004", "SM08LB005", "SM08LE000", "SM08LE001", "SM08LP000", "SM08LP001", "SM08LP002", "SM08LP003", "SM08MX000", "SM08PS000", "SM08TC000", "SM08TF000", "SM09CA000", "SM09CB000", "SM09CD000", "SM09CE000", "SM09CF000", "SM09LB000", "SM09LB001", "SM09LB002", "SM09LB003", "SM09LB004", "SM09LB005", "SM09LB006", "SM09LB007", "SM09LB008", "SM09LB009", "SM09LB010", "SM09LB011", "SM09LB012", "SM09LE000", "SM09LE001", "SM09LH000", "SM09LH001", "SM09LH002", "SM09LH003", "SM09LH004", "SM09LH005", "SM09LH006", "SM09LP000", "SM09LP001", "SM09LP002", "SM09LP003", "SM09LS000", "SM09LS001", "SM09LS002", "SM09LS003", "SM09LS004", "SM09LS005", "SM09LS006", "SM09MA000", "SM09MH000", "SM09MH001", "SM09MX000", "SM09PA000", "SM09PL000", "SM09PS000", "SM09TC000", "SM09TC001", "SM09TC002", "SM09TC003", "SM09TF000", "SM09TF001", "SM10LB000", "SM10LB001", "SM10TF000", "SM11CA000", "SM11CB000", "SM11CD000", "SM11CE000", "SM11CG000", "SM11LB000", "SM11LB001", "SM11TF000", "SM12CA000", "SM12CB000", "SM12CD000", "SM12CE000", "SM12CF000", "SM12LB000", "SM12LB001", "SM12LB002", "SM12LB003", "SM12LB004", "SM12LB005", "SM12LE000", "SM12LE001", "SM12LP000", "SM12LP001", "SM12LP002", "SM12LP003", "SM12PS000", "SM12TF000", "SM13CA000", "SM13CB000", "SM13CD000", "SM13CE000", "SM13CF000", "SM13IG000", "SM13LB000", "SM13LB001", "SM13LB002", "SM13LB003", "SM13LB004", "SM13LB005", "SM13LB006", "SM13LB007", "SM13LB008", "SM13LB009", "SM13LB010", "SM13LB011", "SM13LB012", "SM13LB013", "SM13LB014", "SM13LE000", "SM13LE001", "SM13LE011", "SM13LH000", "SM13LH001", "SM13LH002", "SM13LH003", "SM13LH004", "SM13LH005", "SM13LH006", "SM13LH007", "SM13LH008", "SM13LH009", "SM13LP000", "SM13LP001", "SM13LP002", "SM13LP003", "SM13LP004", "SM13LP005", "SM13LP006", "SM13LP007", "SM13LP008", "SM13MH000", "SM13MH001", "SM13MH002", "SM13MH003", "SM13MH004", "SM13MH005", "SM13PA000", "SM13PA001", "SM13PL000", "SM13TC000", "SM13TC001", "SM13TC002", "SM13TC003", "SM13TC004", "SM13TC005", "SM13TC006", "SM13TF000", "SM14CA000", "SM14CA001", "SM14CB000", "SM14CD000", "SM14CD001", "SM14CD002", "SM14CE000", "SM14CE001", "SM14CF000", "SM14IG000", "SM14LB000", "SM14LB001", "SM14LB002", "SM14LB003", "SM14LB004", "SM14LB005", "SM14LB006", "SM14LB007", "SM14LB008", "SM14LB009", "SM14LB010", "SM14LB011", "SM14LB012", "SM14LB013", "SM14LB014", "SM14LB015", "SM14LB016", "SM14LB017", "SM14LB018", "SM14LB019", "SM14LB020", "SM14LB021", "SM14LB022", "SM14LB023", "SM14LB024", "SM14LB025", "SM14LB026", "SM14LB027", "SM14LB028", "SM14LB029", "SM14LB030", "SM14LB031", "SM14LB032", "SM14LB033", "SM14LB034", "SM14LB035", "SM14LB036", "SM14LB037", "SM14LB038", "SM14LB039", "SM14LB040", "SM14LE000", "SM14LE001", "SM14LE002", "SM14LE003", "SM14LE004", "SM14LE005", "SM14LE006", "SM14LH000", "SM14LH001", "SM14LH002", "SM14LH003", "SM14LH004", "SM14LH005", "SM14LH006", "SM14LH007", "SM14LH008", "SM14LH009", "SM14LH010", "SM14LH011", "SM14LH012", "SM14LH013", "SM14LH014", "SM14LH015", "SM14LH016", "SM14LH017", "SM14LH018", "SM14LP000", "SM14LP001", "SM14LP002", "SM14LP003", "SM14LP004", "SM14LP005", "SM14LP006", "SM14LP007", "SM14LP008", "SM14LP009", "SM14LP010", "SM14LP011", "SM14LP012", "SM14LP013", "SM14LP014", "SM14LP015", "SM14LP016", "SM14LP017", "SM14LP018", "SM14LP019", "SM14LP020", "SM14LP021", "SM14LP022", "SM14LP023", "SM14LP024", "SM14LP025", "SM14LP026", "SM14LP027", "SM14LP028", "SM14LP029", "SM14LP030", "SM14LR000", "SM14LR001", "SM14LR002", "SM14LR003", "SM14LR004", "SM14LR005", "SM14MA000", "SM14MA001", "SM14MB000", "SM14MD000", "SM14MD001", "SM14MD002", "SM14ME000", "SM14ME001", "SM14MF000", "SM14MH000", "SM14MH001", "SM14MH002", "SM14MH003", "SM14MH004", "SM14MH005", "SM14MH006", "SM14MH007", "SM14PA000", "SM14PA001", "SM14TC000", "SM14TC001", "SM14TC002", "SM14TC003", "SM14TC004", "SM14TC005", "SM14TC006", "SM14TC007", "SM14TC008", "SM14TF000", "SM15CA000", "SM15CA001", "SM15CB000", "SM15CD000", "SM15CE000", "SM15CF000", "SM15IG000", "SM15LB000", "SM15LB001", "SM15LB002", "SM15LB003", "SM15LB004", "SM15LB005", "SM15LB006", "SM15LB007", "SM15LB008", "SM15LB009", "SM15LB010", "SM15LB011", "SM15LB012", "SM15LB013", "SM15LB014", "SM15LB015", "SM15LB016", "SM15LB017", "SM15LB018", "SM15LB019", "SM15LB020", "SM15LB021", "SM15LB022", "SM15LB023", "SM15LB024", "SM15LB025", "SM15LB026", "SM15LE000", "SM15LE001", "SM15LE002", "SM15LH000", "SM15LH001", "SM15LH002", "SM15LH003", "SM15LH004", "SM15LH005", "SM15LH006", "SM15LH007", "SM15LH008", "SM15LH009", "SM15LH010", "SM15LH011", "SM15LH012", "SM15LH013", "SM15LH014", "SM15LH015", "SM15LH016", "SM15LH017", "SM15LH018", "SM15LH019", "SM15LH020", "SM15LH021", "SM15LH022", "SM15LH023", "SM15LH024", "SM15LH025", "SM15LH026", "SM15LP000", "SM15LP001", "SM15LP002", "SM15LP003", "SM15LP004", "SM15LP005", "SM15LP006", "SM15LP007", "SM15LP008", "SM15LP009", "SM15LP010", "SM15LP011", "SM15MB000", "SM15ME000", "SM15MH000", "SM15MH001", "SM15MH002", "SM15MH003", "SM15PA000", "SM15PA001", "SM15PA002", "SM15PA003", "SM15TC000", "SM15TC001", "SM15TC002", "SM15TC003", "SM15TC004", "SM15TF000", "SM16TC000", "SM16TC001", "SM16TC002", "SM17LB000", "SM18CA000", "SM18CA001", "SM18CB000", "SM18CC000", "SM18CD000", "SM18CD001", "SM18CE000", "SM18CF000", "SM18PL000", "SM18TC000", "SM18TC001", "SM19PL000", "TF00LB000", "TF00TC000", "TF00TF000", "TS00CA500", "TS00CA501", "TS00CB500", "TS00CB501", "TS00CE500", "TS00CF000", "TS00CG000", "TS00IG500", "TS00IG501", "TS00LB500", "TS00MF000", "TS01CA500", "TS01CG500", "TS01LB500", "TS02CA000", "TS02CA500", "TS02CA501", "TS02CA502", "TS02CA503", "TS02CB500", "TS02CB501", "TS02CD500", "TS02CE500", "TS02CF000", "TS02CG500", "TS02IG500", "TS02IG501", "TS02IG502", "TS02IG503", "TS02IG504", "TS02IG505", "TS02IG506", "TS02LB000", "TS02LB001", "TS02LB500", "TS02LB501", "TS02LP000", "TS02LP001", "TS02LS000", "TS02LS001", "TS02MD000", "TS02TF000", "TS03CA500", "TS03CB500", "TS03CG500", "TS03IG500", "TS03LB500", "TS03LS000", "TS04CA500", "TS04CB500", "TS04LB500", "TS06CA500", "TS07CA500", "TS07CD500", "TS08LB500", "TS09CA500", "TS09CD500", "TS10CA500", "TS10CB500", "TS10CD500", "TS10CE500", "TS10CG500", "TS10IG500", "TS10LB500", "TS11CA500", "TS11CB500", "TS11CD500", "TS11CE500", "TS11CG500", "TS11IG500", "TS11LB500", "TS12CA500", "TS12CA501", "TS12CA502", "TS12CB500", "TS12CB501", "TS12CD000", "TS12CD500", "TS12CD501", "TS12CE000", "TS12CE500", "TS12CE501", "TS12CF000", "TS12CG500", "TS12CG501", "TS12ID000", "TS12ID001", "TS12ID002", "TS12ID003", "TS12ID004", "TS12ID005", "TS12ID006", "TS12ID007", "TS12ID008", "TS12ID009", "TS12ID500", "TS12ID501", "TS12IG500", "TS12IG501", "TS12IG502", "TS12IG503", "TS12IG504", "TS12IG505", "TS12IG506", "TS12IG507", "TS12IG508", "TS12IG509", "TS12IG510", "TS12IG511", "TS12IG700", "TS12IS500", "TS12LB000", "TS12LB001", "TS12LB002", "TS12LB500", "TS12LB501", "TS12LB502", "TS12LP001", "TS12LP501", "TS12LS000", "TS12LS001", "TS14CA500", "TS14CB500", "TS14CD500", "TS14CE500", "TS14CG500", "TS14IG500", "TS14IG501", "TS14IG502", "TS14LB000", "TS14LB500", "TS14LS000", "TS14MA000", "TS14MD000", "TS14ME000", "TS15CA000", "TS15CA500", "TS15CA501", "TS15CA502", "TS15CB500", "TS15CD500", "TS15CD501", "TS15CE000", "TS15CE500", "TS15CE501", "TS15CF000", "TS15ID000", "TS15ID001", "TS15ID002", "TS15ID003", "TS15ID004", "TS15ID005", "TS15ID006", "TS15ID007", "TS15ID008", "TS15ID009", "TS15ID500", "TS15ID501", "TS15ID502", "TS15ID503", "TS15IG500", "TS15IG501", "TS15IG502", "TS15IS500", "TS15IS501", "TS15LB000", "TS15LB500", "TS15LB501", "TS15LS000", "TS16CA500", "TS16CA501", "TS16CB500", "TS16CB501", "TS16CD500", "TS16CE500", "TS16LB500", "TS16LB501", "TS17CA500", "TS17CA501", "TS17CB500", "TS17CD500", "TS17CE500", "TS17CG500", "TS17ID500", "TS17LB500", "TS17LB501", "TS17LB502", "TS17LB503", "TS17TF000", "TS18LB500", "TS18LB501", "TS18LB502", "TS18LB503", "TS19CA500", "TS19CA501", "TS19CB500", "TS19CB501", "TS19CD500", "TS19CE000", "TS19CE500", "TS19CE501", "TS19CG500", "TS19ID000", "TS19ID001", "TS19ID002", "TS19ID003", "TS19ID004", "TS19ID005", "TS19ID006", "TS19ID007", "TS19ID008", "TS19ID009", "TS19ID010", "TS19ID011", "TS19ID012", "TS19ID013", "TS19ID014", "TS19ID015", "TS19ID500", "TS19ID501", "TS19ID502", "TS19ID503", "TS19IG500", "TS19IG501", "TS19IG502", "TS19IG503", "TS19IG504", "TS19IP000", "TS19IP001", "TS19IP002", "TS19IP003", "TS19IP004", "TS19IP005", "TS19IP006", "TS19IP007", "TS19IP008", "TS19IP009", "TS19IP010", "TS19IS000", "TS19IS001", "TS19IS500", "TS19IS501", "TS19LB000", "TS19LB001", "TS19LB002", "TS19LB003", "TS19LB004", "TS19LB005", "TS19LB006", "TS19LB007", "TS19LB008", "TS19LB500", "TS19LB501", "TS19LB502", "TS19LB503", "TS19LB504", "TS19LB505", "TS19LP000", "TS19LP001", "TS19LP002", "TS19LP500", "TS19MH000", "TS19MH500", "TS19TF000", "TS20CA000", "TS20CB000", "TS20CD000", "TS20CE000", "TS20CE001", "TS20CG000", "TS20ID500", "TS20IG500", "TS20IP000", "TS20IP001", "TS20IP002", "TS20IP003", "TS20IP005", "TS20LB000", "TS20LB001", "TS20LB500", "TS20LB501", "TS20LP000", "TS21CA000", "TS21CD000", "TS21CE000", "TS21CE001", "TS21ID000", "TS21ID001", "TS21ID002", "TS21ID500", "TS21IG700", "TS21IS500", "TS21LB000", "TS21LB001", "TS21LB002", "TS21LB003", "TS21LB004", "TS21LP000", "TS21LP001", "TS21LP002", "TS21LP003", "TS21TF000", "TS22LB500", "TS22LB501", "TS22LB502", "TS23LB500", "TS23LB501", "TS24CA500", "TS24CA501", "TS24CB500", "TS24CD500", "TS24CD501", "TS24CE500", "TS24CE501", "TS24CF500", "TS24CF501", "TS24ID000", "TS24ID001", "TS24ID002", "TS24ID003", "TS24ID004", "TS24ID005", "TS24ID006", "TS24ID007", "TS24ID008", "TS24ID009", "TS24ID010", "TS24ID011", "TS24ID500", "TS24ID501", "TS24ID502", "TS24ID503", "TS24ID504", "TS24IG500", "TS24IG501", "TS24IG502", "TS24IG503", "TS24IG504", "TS24IP000", "TS24IP001", "TS24IP002", "TS24IP003", "TS24IP004", "TS24IP005", "TS24IP006", "TS24IP007", "TS24IP008", "TS24IS000", "TS24IS500", "TS24IS501", "TS24IS502", "TS24LB000", "TS24LB001", "TS24LB002", "TS24LB003", "TS24LB004", "TS24LB500", "TS24LB501", "TS24LB502", "TS24LP000", "TS24LP001", "TS24LP002", "TS24LP500", "TS24LP501", "TS24LP502", "TS24MF000", "TS24MH500", "TS24PS000", "TS24TF000", "TS25CA000", "TS25CA001", "TS25CA002", "TS25CB000", "TS25CB001", "TS25CD000", "TS25CD001", "TS25CE000", "TS25CE001", "TS25CF000", "TS25CF001", "TS25ID000", "TS25ID001", "TS25ID002", "TS25ID003", "TS25ID004", "TS25ID005", "TS25ID006", "TS25ID007", "TS25ID008", "TS25ID009", "TS25ID500", "TS25ID501", "TS25IG500", "TS25IG501", "TS25IG502", "TS25IG503", "TS25IG504", "TS25IG505", "TS25IG506", "TS25IG507", "TS25IG700", "TS25IP000", "TS25IP001", "TS25IP002", "TS25IP003", "TS25IP004", "TS25IP005", "TS25IS500", "TS25IS501", "TS25LB000", "TS25LB001", "TS25LB002", "TS25LB003", "TS25LB004", "TS25LB005", "TS25LB006", "TS25LB007", "TS25LB008", "TS25LB009", "TS25LB010", "TS25LB011", "TS25LB012", "TS25LB013", "TS25LB014", "TS25LB015", "TS25LB016", "TS25LB017", "TS25LB018", "TS25LB019", "TS25LB020", "TS25LB021", "TS25LB022", "TS25LB023", "TS25LB024", "TS25LB025", "TS25LE000", "TS25LE001", "TS25LE002", "TS25LE003", "TS25LE004", "TS25LE005", "TS25LP000", "TS25LP001", "TS25LP002", "TS25LP003", "TS25LP004", "TS25LP005", "TS25LP006", "TS25LP007", "TS25LP008", "TS25LP009", "TS25LP010", "TS25LP011", "TS25LP012", "TS25LP013", "TS25LP014", "TS25LP015", "TS25LP016", "TS25LP017", "TS25LP018", "TS25LP019", "TS25LP020", "TS25MH000", "TS25MH500", "TS25MX000", "TS25PS000", "TS25TC000", "TS25TF000", "TS26CA500", "TS26CA501", "TS26CB500", "TS26CB501", "TS26CD500", "TS26CE500", "TS26CE501", "TS26CF000", "TS26LB000", "TS26LB001", "TS26LB002", "TS26LB003", "TS26LB004", "TS26LB500", "TS26LP000", "TS26LP001", "TS26LP002", "TS26LP003", "TS26LP004", "TS26MF000", "TS26TC000", "TS27CA000", "TS27CA500", "TS27CB500", "TS27CD000", "TS27CD500", "TS27CE500", "TS27CF500", "TS27ID000", "TS27ID001", "TS27ID002", "TS27ID003", "TS27ID004", "TS27ID502", "TS27ID503", "TS27IG000", "TS27IG001", "TS27IG500", "TS27IG501", "TS27IS000", "TS27IS001", "TS27IS500", "TS27IT000", "TS27LB000", "TS27LB001", "TS27LB002", "TS27LB003", "TS27LB004", "TS27LB005", "TS27LB006", "TS27LB007", "TS27LB008", "TS27LB009", "TS27LB010", "TS27LB011", "TS27LB012", "TS27LB013", "TS27LB014", "TS27LB015", "TS27LB016", "TS27LB017", "TS27LB018", "TS27LB019", "TS27LB020", "TS27LB500", "TS27LB501", "TS27LB502", "TS27LE000", "TS27LE001", "TS27LE002", "TS27LE003", "TS27LH000", "TS27LH001", "TS27LP000", "TS27LP001", "TS27LP002", "TS27LP003", "TS27LP004", "TS27LP005", "TS27LP006", "TS27LP007", "TS27LP008", "TS27LP009", "TS27LP010", "TS27LP500", "TS27LP501", "TS27LP502", "TS27LP503", "TS27LP504", "TS27MH001", "TS27MH002", "TS27MH500", "TS27MX000", "TS27PA000", "TS27PP000", "TS27PP001", "TS27PS000", "TS27TC000", "TS27TC001", "TS27TC002", "TS27TC003", "TS27TF001", "TS28CA000", "TS28CA001", "TS28CA002", "TS28CB000", "TS28CD000", "TS28CE000", "TS28CF000", "TS28ID000", "TS28IG000", "TS28LB000", "TS28LB001", "TS28LB002", "TS28LB003", "TS28LB004", "TS28LB005", "TS28LB006", "TS28LB007", "TS28LB008", "TS28LB009", "TS28LB010", "TS28LB011", "TS28LB012", "TS28LB013", "TS28LB500", "TS28LB501", "TS28LB502", "TS28LB503", "TS28LE000", "TS28LE001", "TS28LH000", "TS28LH001", "TS28LH002", "TS28LH003", "TS28LH004", "TS28LH005", "TS28LP000", "TS28LP001", "TS28LP002", "TS28LP003", "TS28LP004", "TS28LP500", "TS28LP501", "TS28LS000", "TS28LS001", "TS28LS002", "TS28LS003", "TS28LS004", "TS28LS005", "TS28LS006", "TS28LS007", "TS28LS008", "TS28LS009", "TS28LS010", "TS28LS011", "TS28LS012", "TS28LS013", "TS28LS014", "TS28LS015", "TS28LS016", "TS28LS017", "TS28LS018", "TS28LS019", "TS28LS020", "TS28MA000", "TS28MA001", "TS28MA002", "TS28MA003", "TS28MD000", "TS28MH000", "TS28MH001", "TS28MH002", "TS28MH003", "TS28MH004", "TS28MH005", "TS28MH006", "TS28MH007", "TS28MH008", "TS28MH009", "TS28MH010", "TS28MH011", "TS28MH012", "TS28MX000", "TS28PA000", "TS28PA001", "TS28PA002", "TS28PA003", "TS28PP000", "TS28PP001", "TS28TC000", "TS28TC001", "TS28TC002", "TS28TF000", "TS30CA000", "TS30CD000", "TS30CE000", "TS30LB500", "TS30MH000", "TS30MX000", "TS30TC000", "TS31CA000", "TS31CA500", "TS31CA501", "TS31CA502", "TS31CB000", "TS31CB500", "TS31CD500", "TS31CD501", "TS31CE000", "TS31CE500", "TS31CE501", "TS31CF000", "TS31CG000", "TS31CG500", "TS31ID000", "TS31ID001", "TS31ID002", "TS31ID003", "TS31ID004", "TS31ID005", "TS31ID006", "TS31ID007", "TS31ID008", "TS31ID500", "TS31ID501", "TS31ID502", "TS31ID503", "TS31ID504", "TS31ID505", "TS31ID506", "TS31ID507", "TS31ID508", "TS31ID509", "TS31IG500", "TS31IG501", "TS31IG502", "TS31IG503", "TS31IG700", "TS31IP000", "TS31LB000", "TS31LB500", "TS31LB501", "TS31LS000", "TS32CA500", "TS32CD500", "TS32LB000", "TS32LB500", "TS32LB501", "TS32LP000", "TS32LP500", "TS32LS000", "TS32MD000", "TS32MH000", "TS32MH500", "TS32PA000", "TS32TF000", "TS33CA000", "TS33CA001", "TS33CB000", "TS33CD000", "TS33CD001", "TS33CE000", "TS33CF000", "TS33ID000", "TS33ID001", "TS33LB000", "TS33LB001", "TS33LB002", "TS33LB003", "TS33LB004", "TS33LB005", "TS33LB006", "TS33LB007", "TS33LB008", "TS33LB009", "TS33LB010", "TS33LB011", "TS33LB012", "TS33LB013", "TS33LB014", "TS33LE000", "TS33LE001", "TS33LE002", "TS33LH000", "TS33LH001", "TS33LH002", "TS33LH003", "TS33LH004", "TS33LP000", "TS33LP001", "TS33LP002", "TS33LP003", "TS33LP004", "TS33LP005", "TS33LP006", "TS33LP007", "TS33LP008", "TS33LP009", "TS33LP010", "TS33LP011", "TS33LP012", "TS33LR000", "TS33LR001", "TS33LR002", "TS33LS000", "TS33MA000", "TS33MB000", "TS33ME000", "TS33MF000", "TS33MH000", "TS33MH001", "TS33MH002", "TS33MH003", "TS33MX000", "TS33PA000", "TS33PA001", "TS33TC000", "TS33TC001", "TS33TC002", "TS33TF000", "TS34LB000", "TS34LH001", "TS34TF000", "TS35CE000", "TS36ID000", "TS37CA000", "TS37CA001", "TS37CD000", "TS37CD001", "TS37CF000", "TS37CG000", "TS37LB000", "TS37LB001", "TS37LP000", "TS37TF000", "TS38CA000", "TS38CA001", "TS38CA002", "TS38CA003", "TS38CB000", "TS38CB001", "TS38CD000", "TS38CD001", "TS38CD002", "TS38CD003", "TS38CE000", "TS38CE001", "TS38CE002", "TS38CF000", "TS38CF001", "TS38CF002", "TS38CF003", "TS38LB000", "TS38LB001", "TS38LB002", "TS38LB003", "TS38LB004", "TS38LB005", "TS38LP000", "TS38LP001", "TS38PS000", "TS38TC000", "TS38TF000", "TS39CA000", "TS39CA001", "TS39CD000", "TS39CD001", "TS39CF000", "TS39ID000", "TS39LB000", "TS39TF000", "TS40IG000", "TS40LB000", "TS40LB001", "TS40LB002", "TS40LB003", "TS40LB004", "TS40LB005", "TS40LB006", "TS40LB007", "TS40LB008", "TS40LH000", "TS40LH001", "TS40LH002", "TS40LP000", "TS40LP001", "TS40MH000", "TS40MH001", "TS40MH002", "TS40PA000", "TS40TC000", "TS40TF000", "TS41PA000", "TS41PA001", "TS42CA000", "TS42CD000", "TS42CE000", "TS42CF000", "TS42IG000", "TS42IG001", "TS42LB005", "TS42LB006", "TS42LB007", "TS42LB008", "TS42LB009", "TS42LB010", "TS42LB011", "TS42LB012", "TS42LB013", "TS42LB014", "TS42LB015", "TS42LB016", "TS42LB017", "TS42LE000", "TS42LH003", "TS42LH004", "TS42LH005", "TS42LH006", "TS42LH007", "TS42LH008", "TS42LH009", "TS42LH010", "TS42LH011", "TS42LH012", "TS42LH013", "TS42LP002", "TS42LP003", "TS42LP004", "TS42LP005", "TS42LP006", "TS42LP007", "TS42LP008", "TS42LR000", "TS42LR001", "TS42LR002", "TS42MA000", "TS42MF000", "TS42MH003", "TS42MH004", "TS42MH005", "TS42MH006", "TS42MH007", "TS42MH008", "TS42MH009", "TS42PA000", "TS42PA001", "TS42PA002", "TS42TC000", "TS42TC001", "TS42TF000", "TS43LB500", "TS44CA000", "TS44CA001", "TS44CB000", "TS44CC000", "TS44CD000", "TS44CD001", "TS44CE000", "TS44CE001", "TS44CE002", "TS44CF000", "TS44ID000", "TS44ID001", "TS44IG000", "TS44LB000", "TS44LB001", "TS44LB002", "TS44LB003", "TS44LB005", "TS44LB007", "TS44LB008", "TS44LB009", "TS44LB011", "TS44LB012", "TS44LB013", "TS44LB014", "TS44LB015", "TS44LB016", "TS44LB017", "TS44LB018", "TS44LB019", "TS44LB020", "TS44LB021", "TS44LB022", "TS44LB023", "TS44LE000", "TS44LE002", "TS44LE003", "TS44LH000", "TS44LH001", "TS44LH003", "TS44LH004", "TS44LH005", "TS44LH007", "TS44LH008", "TS44LH009", "TS44LH010", "TS44LH011", "TS44LH012", "TS44LH013", "TS44LH014", "TS44LH015", "TS44LH016", "TS44LH017", "TS44LH018", "TS44LH019", "TS44LP000", "TS44LP001", "TS44LP002", "TS44LP003", "TS44LP004", "TS44LP005", "TS44LP006", "TS44LP007", "TS44LP010", "TS44LP011", "TS44LP012", "TS44LP013", "TS44LP014", "TS44LP015", "TS44LP016", "TS44LP017", "TS44LP018", "TS44LP019", "TS44LR000", "TS44LR001", "TS44LR004", "TS44LR005", "TS44LR006", "TS44LS000", "TS44LS001", "TS44LS002", "TS44LS003", "TS44LS004", "TS44LS005", "TS44LS006", "TS44LS007", "TS44LS008", "TS44LS009", "TS44LS010", "TS44LS011", "TS44LS012", "TS44LS013", "TS44LS014", "TS44LS015", "TS44LS016", "TS44LS017", "TS44LS018", "TS44LS019", "TS44LS020", "TS44LS021", "TS44LS022", "TS44LS023", "TS44LS024", "TS44LS025", "TS44LS026", "TS44MA000", "TS44MD000", "TS44MH000", "TS44MH001", "TS44MH002", "TS44MH003", "TS44MH004", "TS44MH005", "TS44MH006", "TS44MH007", "TS44MH008", "TS44MH009", "TS44MH010", "TS44MH011", "TS44MH012", "TS44MH013", "TS44MH014", "TS44MH015", "TS44MH016", "TS44MH017", "TS44MH018", "TS44MH019", "TS44MH020", "TS44MH021", "TS44MH022", "TS44MH023", "TS44MH024", "TS44MH025", "TS44MH026", "TS44MH027", "TS44MH028", "TS44MH029", "TS44MH030", "TS44MX000", "TS44PA000", "TS44PA001", "TS44PA002", "TS44PA003", "TS44PA004", "TS44PA005", "TS44PA006", "TS44PA007", "TS44PA008", "TS44PA009", "TS44PA010", "TS44PA011", "TS44PA012", "TS44PL000", "TS44PP001", "TS44TC000", "TS44TC001", "TS44TC002", "TS44TC003", "TS44TC004", "TS44TF000", "TS45TC000", "TS45TF000", "TS46CA000", "TS46CA001", "TS46CB000", "TS46CD000", "TS46CE000", "TS46CF000", "TS46CF001", "TS46LB000", "TS46LB001", "TS46LB002", "TS46LB003", "TS46LB004", "TS46LB005", "TS46LB006", "TS46LB007", "TS46LB008", "TS46LE000", "TS46LE001", "TS46LE003", "TS46LP000", "TS46LP001", "TS46LP002", "TS46LP003", "TS46LP004", "TS46LP005", "TS46LP006", "TS46LP007", "TS46LP008", "TS46MD000", "TS46MF000", "TS46TF000", "TS48MA000", "TS48MD000", "TS48ME000", "TS49CA000", "TS49CG000", "TS49LB000", "TS49LB001", "TS49LP000", "TS49MA000", "TS49MA001", "TS49MA002", "TS49MG000", "TS49TC000", "TS49TF000", "TS50CA000", "TS50CD000", "TS50CE000", "TS50LB000", "TS50LB001", "TS50LB002", "TS50LB003", "TS50LP000", "TS50LP001", "TS50LP002", "TS50LP003", "TS50LS000", "TS50LS001", "TS50LS002", "TS50LS003", "TS50MX000", "TS50TC000", "TS50TF000", "TS50TF001", "TS51LB000", "TS51LB001", "TS51LB002", "TS51LB003", "TS51LH000", "TS51LH001", "TS51LP000", "TS51MH000", "TS51MH001", "TS51MH002", "TS51MH003", "TS51MH004", "TS51MH005", "TS51MH006", "TS51PA000", "TS51PA001", "TS51PA002", "TS51TC000", "TS52CA000", "TS52CA001", "TS52CB000", "TS52CB001", "TS52CC000", "TS52CD000", "TS52CD001", "TS52CD002", "TS52CE000", "TS52CF000", "TS52LB000", "TS52LB001", "TS52LB002", "TS52LB003", "TS52LB004", "TS52LB005", "TS52LB006", "TS52LB007", "TS52LB008", "TS52LB009", "TS52LB010", "TS52LB011", "TS52LB012", "TS52LB013", "TS52LB014", "TS52LB015", "TS52LB016", "TS52LB017", "TS52LB018", "TS52LB019", "TS52LB020", "TS52LB021", "TS52LB022", "TS52LB023", "TS52LB024", "TS52LB025", "TS52LB026", "TS52LE000", "TS52LE001", "TS52LE002", "TS52LH000", "TS52LH001", "TS52LH002", "TS52LH003", "TS52LH004", "TS52LH005", "TS52LH006", "TS52LH007", "TS52LH008", "TS52LH009", "TS52LH010", "TS52LH011", "TS52LH012", "TS52LH013", "TS52LH014", "TS52LH015", "TS52LH016", "TS52LH017", "TS52LH018", "TS52LH019", "TS52LH020", "TS52LH021", "TS52LH022", "TS52LH023", "TS52LH024", "TS52LH025", "TS52LH026", "TS52LP000", "TS52LP001", "TS52LP002", "TS52LP003", "TS52LP004", "TS52LP005", "TS52LP006", "TS52LP007", "TS52LP008", "TS52LP009", "TS52LP010", "TS52LP011", "TS52LP012", "TS52LP013", "TS52LP014", "TS52LP015", "TS52LP016", "TS52LP017", "TS52LR000", "TS52LR001", "TS52LR002", "TS52LR003", "TS52LR004", "TS52LR005", "TS52MH000", "TS52MH001", "TS52MH002", "TS52MH003", "TS52MH004", "TS52MH005", "TS52MH006", "TS52PA000", "TS52PL000", "TS52TC000", "TS52TC001", "TS52TF000", "TS53CA000", "TS53CF000", "TS53LB000", "TS53TF000", "TS54CA000", "TS54CF000", "TS54LB000", "TS54TF000", "TS55CA000", "TS55CB000", "TS55CD000", "TS55CE000", "TS55CF000", "TS55LB000", "TS55LB001", "TS55LB002", "TS55LB003", "TS55LB004", "TS55LB005", "TS55LB006", "TS55LB007", "TS55LB008", "TS55LB009", "TS55LE000", "TS55LE001", "TS55LH000", "TS55LH001", "TS55LH002", "TS55LH003", "TS55LH004", "TS55LH005", "TS55LH006", "TS55LH007", "TS55LH008", "TS55LH009", "TS55LP000", "TS55LP001", "TS55LP002", "TS55LP003", "TS55LP004", "TS55LP005", "TS55MH000", "TS55MH001", "TS55MH002", "TS55PA000", "TS55TF000", "TS56LB000", "TS56LB001", "TS56TF000", "TS57CD000", "TS57LB000", "TS57LB001", "TS57TC000", "TS57TF000", "TS58CA000", "TS58CB000", "TS58CD000", "TS58CE000", "TS58CF000", "TS58LB000", "TS58LB001", "TS58LB002", "TS58LB003", "TS58LB004", "TS58LB005", "TS58LB006", "TS58LB007", "TS58LB008", "TS58LB009", "TS58LB010", "TS58LB011", "TS58LB012", "TS58LB013", "TS58LB014", "TS58LB015", "TS58LB016", "TS58LB017", "TS58LB018", "TS58LB019", "TS58LE000", "TS58LE001", "TS58LH000", "TS58LH001", "TS58LH002", "TS58LH003", "TS58LH004", "TS58LH005", "TS58LH006", "TS58LH007", "TS58LH008", "TS58LH009", "TS58LH010", "TS58LH011", "TS58LH012", "TS58LH013", "TS58LH014", "TS58LH015", "TS58LH016", "TS58LH017", "TS58LH018", "TS58LH019", "TS58LP000", "TS58LP001", "TS58LP002", "TS58LP003", "TS58LP004", "TS58LP005", "TS58LP006", "TS58LP007", "TS58MA000", "TS58MD000", "TS58MX000", "TS58TC000", "TS58TF000", "TS59LB000", "TS59LP000", "TS59TF000", "TS60CA000", "TS60CA001", "TS60CB000", "TS60CB001", "TS60CC000", "TS60CD000", "TS60CD001", "TS60CD002", "TS60CE000", "TS60CF000", "TS60LB000", "TS60LB001", "TS60LB002", "TS60LB003", "TS60LB004", "TS60LB005", "TS60LB006", "TS60LB007", "TS60LB008", "TS60LB009", "TS60LB010", "TS60LB011", "TS60LH000", "TS60LH001", "TS60LH002", "TS60LH003", "TS60LH004", "TS60LH005", "TS60LH006", "TS60LH007", "TS60LH008", "TS60LH009", "TS60LH010", "TS60LH011", "TS60LP000", "TS60LP001", "TS60LP002", "TS60LP003", "TS60LP004", "TS60MH000", "TS60MH001", "TS60MH002", "TS60MH003", "TS60MH004", "TS60MH005", "TS60TC001", "TS60TF000", "TS61CA000", "TS61CB000", "TS61CC000", "TS61CD000", "TS61CD001", "TS61CD002", "TS61CE000", "TS61CF000", "TS61IG000", "TS61LB000", "TS61LB001", "TS61LB002", "TS61LB003", "TS61LB004", "TS61LB005", "TS61LB006", "TS61LB007", "TS61LB008", "TS61LB009", "TS61LB010", "TS61LB011", "TS61LB012", "TS61LB013", "TS61LB014", "TS61LB015", "TS61LB016", "TS61LB017", "TS61LE000", "TS61LE001", "TS61LE002", "TS61LE003", "TS61LE004", "TS61LE005", "TS61LE006", "TS61LE007", "TS61LE008", "TS61LE009", "TS61LE010", "TS61LE011", "TS61LH000", "TS61LH001", "TS61LH002", "TS61LH003", "TS61LH004", "TS61LH005", "TS61LH006", "TS61LH007", "TS61LH008", "TS61LH009", "TS61LH010", "TS61LH011", "TS61LH012", "TS61LH013", "TS61LH014", "TS61LH015", "TS61LH016", "TS61LH017", "TS61LP000", "TS61LP001", "TS61LP002", "TS61LP003", "TS61LP004", "TS61LP005", "TS61LP006", "TS61LP007", "TS61LP008", "TS61LP009", "TS61LP010", "TS61LP011", "TS61LP012", "TS61LP013", "TS61LP014", "TS61LP015", "TS61LP016", "TS61LP017", "TS61LP018", "TS61LR000", "TS61LR001", "TS61LR002", "TS61LR003", "TS61LR004", "TS61LR005", "TS61LS000", "TS61LS001", "TS61LS002", "TS61LS003", "TS61LS004", "TS61LS005", "TS61LS006", "TS61LS007", "TS61LS008", "TS61LS009", "TS61LS010", "TS61LS011", "TS61LS012", "TS61LS013", "TS61LS014", "TS61LS015", "TS61LS016", "TS61LS017", "TS61LS018", "TS61LS019", "TS61LS020", "TS61LS021", "TS61LS022", "TS61LS023", "TS61LS024", "TS61LS025", "TS61LS026", "TS61LS027", "TS61LS028", "TS61LS029", "TS61LS030", "TS61LS031", "TS61LS032", "TS61LS033", "TS61LS034", "TS61LS035", "TS61MA000", "TS61MB000", "TS61MC000", "TS61MD000", "TS61MD001", "TS61MD002", "TS61ME000", "TS61MF000", "TS61TC000", "TS61TC001", "TS61TF000", "TS62CA000", "TS62CD000", "TS62CD001", "TS62CE000", "TS62LB000", "TS62LB001", "TS62LB002", "TS62LB003", "TS62LB004", "TS62LB005", "TS62LB006", "TS62LB007", "TS62LB008", "TS62LB009", "TS62LB010", "TS62LB011", "TS62LE000", "TS62LE001", "TS62LP000", "TS62LP001", "TS62LP002", "TS62LP003", "TS62LP004", "TS62LP005", "TS62LP006", "TS62LP007", "TS62LP008", "TS62LP009", "TS62LP010", "TS62LP011", "TS62LR000", "TS62LR001", "TS62LR002", "TS62LR003", "TS62MH000", "TS62MH001", "TS62MH002", "TS62TF000", "TS63MD000", "TS63TC000", "TS64LB000", "TS64TF000", "TS65CA000", "TS65CA001", "TS65CB000", "TS65CC000", "TS65CD000", "TS65CD001", "TS65CE000", "TS65CE001", "TS65CF000", "TS65LB000", "TS65LB001", "TS65LB002", "TS65LB003", "TS65LB004", "TS65LB005", "TS65LB006", "TS65LB007", "TS65LB008", "TS65LB009", "TS65LB010", "TS65LB011", "TS65LB012", "TS65LB013", "TS65LB014", "TS65LB015", "TS65LB016", "TS65LB017", "TS65LB018", "TS65LB019", "TS65LB020", "TS65LB021", "TS65LB022", "TS65LB023", "TS65LB024", "TS65LB025", "TS65LB026", "TS65LB027", "TS65LB028", "TS65LB029", "TS65LB030", "TS65LB031", "TS65LB032", "TS65LB033", "TS65LB034", "TS65LB035", "TS65LB036", "TS65LB037", "TS65LB038", "TS65LB039", "TS65LB040", "TS65LB041", "TS65LE000", "TS65LE001", "TS65LE002", "TS65LH000", "TS65LH001", "TS65LH002", "TS65LH003", "TS65LH004", "TS65LH005", "TS65LH006", "TS65LH007", "TS65LH008", "TS65LH009", "TS65LH010", "TS65LH011", "TS65LH012", "TS65LH013", "TS65LH014", "TS65LH015", "TS65LH016", "TS65LH017", "TS65LH018", "TS65LH019", "TS65LH020", "TS65LH021", "TS65LH022", "TS65LH023", "TS65LH024", "TS65LH025", "TS65LH026", "TS65LH027", "TS65LH028", "TS65LH029", "TS65LH030", "TS65LH031", "TS65LH032", "TS65LH033", "TS65LH034", "TS65LH035", "TS65LH036", "TS65LH037", "TS65LH038", "TS65LH039", "TS65LH040", "TS65LH041", "TS65LP000", "TS65LP001", "TS65LP002", "TS65LP003", "TS65LP004", "TS65LP005", "TS65LP006", "TS65LP007", "TS65LP008", "TS65LP009", "TS65LP010", "TS65LP011", "TS65LP012", "TS65LP013", "TS65LP014", "TS65LP015", "TS65LP016", "TS65LP017", "TS65LP018", "TS65LP019", "TS65LP020", "TS65LP021", "TS65LP022", "TS65LP023", "TS65LP024", "TS65LP025", "TS65LP026", "TS65LR000", "TS65LR001", "TS65LR002", "TS65LR003", "TS65LR004", "TS65LR005", "TS65MA000", "TS65MD000", "TS65MH000", "TS65MH001", "TS65MH002", "TS65MH003", "TS65MH004", "TS65MH005", "TS65MH006", "TS65MH007", "TS65MX000", "TS65PA000", "TS65PA001", "TS65PL000", "TS65TC000", "TS65TC001", "TS65TF000", "TS66CA000", "TS66CA001", "TS66CA002", "TS66CB000", "TS66CB001", "TS66CC000", "TS66CD000", "TS66CD001", "TS66CD002", "TS66CE000", "TS66CF000", "TS66IG000", "TS66IG001", "TS66LB000", "TS66LB001", "TS66LB002", "TS66LB003", "TS66LB004", "TS66LB005", "TS66LB006", "TS66LB007", "TS66LB008", "TS66LB009", "TS66LB010", "TS66LB011", "TS66LB012", "TS66LB013", "TS66LB014", "TS66LB015", "TS66LB016", "TS66LB017", "TS66LB018", "TS66LB019", "TS66LB020", "TS66LB021", "TS66LB022", "TS66LB023", "TS66LB024", "TS66LB025", "TS66LB026", "TS66LB027", "TS66LB028", "TS66LB029", "TS66LB030", "TS66LB031", "TS66LB032", "TS66LB033", "TS66LB034", "TS66LB035", "TS66LB036", "TS66LB037", "TS66LB038", "TS66LB039", "TS66LB040", "TS66LB041", "TS66LB042", "TS66LB043", "TS66LB044", "TS66LB045", "TS66LB046", "TS66LB047", "TS66LB048", "TS66LB049", "TS66LB050", "TS66LB051", "TS66LB052", "TS66LB053", "TS66LB054", "TS66LB055", "TS66LB056", "TS66LB057", "TS66LB058", "TS66LB059", "TS66LB060", "TS66LB061", "TS66LB062", "TS66LB063", "TS66LB064", "TS66LB065", "TS66LB066", "TS66LB067", "TS66LB068", "TS66LB069", "TS66LB070", "TS66LB071", "TS66LB072", "TS66LB073", "TS66LB074", "TS66LB075", "TS66LB076", "TS66LB077", "TS66LB078", "TS66LB079", "TS66LB080", "TS66LB081", "TS66LB082", "TS66LB083", "TS66LE000", "TS66LE001", "TS66LE002", "TS66LE003", "TS66LE004", "TS66LE005", "TS66LH000", "TS66LH001", "TS66LH002", "TS66LH003", "TS66LH004", "TS66LH005", "TS66LH006", "TS66LH007", "TS66LH008", "TS66LH009", "TS66LH010", "TS66LH011", "TS66LH012", "TS66LH013", "TS66LH014", "TS66LH015", "TS66LH016", "TS66LH017", "TS66LH018", "TS66LH019", "TS66LH020", "TS66LH021", "TS66LH022", "TS66LH023", "TS66LH024", "TS66LH025", "TS66LH026", "TS66LH027", "TS66LH028", "TS66LH029", "TS66LH030", "TS66LH031", "TS66LH032", "TS66LH033", "TS66LH034", "TS66LH035", "TS66LH036", "TS66LH037", "TS66LH038", "TS66LH039", "TS66LH040", "TS66LH041", "TS66LH042", "TS66LH043", "TS66LH044", "TS66LH045", "TS66LH046", "TS66LH047", "TS66LH048", "TS66LH049", "TS66LH050", "TS66LH051", "TS66LH052", "TS66LH053", "TS66LH054", "TS66LH055", "TS66LH056", "TS66LH057", "TS66LH058", "TS66LH059", "TS66LH060", "TS66LH061", "TS66LH062", "TS66LH063", "TS66LH064", "TS66LH065", "TS66LH066", "TS66LH067", "TS66LH068", "TS66LH069", "TS66LH070", "TS66LH071", "TS66LH072", "TS66LH073", "TS66LH074", "TS66LH075", "TS66LH076", "TS66LH077", "TS66LH078", "TS66LH079", "TS66LH080", "TS66LH081", "TS66LH082", "TS66LH083", "TS66LP000", "TS66LP001", "TS66LP002", "TS66LP003", "TS66LP004", "TS66LP005", "TS66LP006", "TS66LP007", "TS66LP008", "TS66LP009", "TS66LP010", "TS66LP011", "TS66LP012", "TS66LP013", "TS66LP014", "TS66LP015", "TS66LP016", "TS66LP017", "TS66LP018", "TS66LP019", "TS66LP020", "TS66LP021", "TS66LP022", "TS66LP023", "TS66LP024", "TS66LP025", "TS66LP026", "TS66LP027", "TS66LP028", "TS66LP029", "TS66LP030", "TS66LP031", "TS66LP032", "TS66LP033", "TS66LP034", "TS66LP035", "TS66LP036", "TS66LP037", "TS66LP038", "TS66LP039", "TS66LP040", "TS66LP041", "TS66LP042", "TS66LP043", "TS66LP044", "TS66LP045", "TS66LP046", "TS66LP047", "TS66LR000", "TS66LR001", "TS66LR002", "TS66LR003", "TS66LR004", "TS66LR005", "TS66LR006", "TS66LR007", "TS66LR008", "TS66LR009", "TS66LR010", "TS66LR011", "TS66LS000", "TS66LS001", "TS66MA000", "TS66MB000", "TS66MH000", "TS66MH001", "TS66MH002", "TS66MH003", "TS66MH004", "TS66MH005", "TS66MH006", "TS66MH007", "TS66MH008", "TS66MH011", "TS66MH012", "TS66MH013", "TS66MH014", "TS66MH015", "TS66MH016", "TS66MH017", "TS66MH018", "TS66MH019", "TS66MH021", "TS66MH022", "TS66MH023", "TS66MH024", "TS66MH025", "TS66MH026", "TS66MH027", "TS66MH028", "TS66MH029", "TS66MH030", "TS66MH031", "TS66MH032", "TS66MH033", "TS66MH035", "TS66MH036", "TS66MH037", "TS66MH038", "TS66MH039", "TS66MH040", "TS66MH041", "TS66MX000", "TS66PA000", "TS66PA001", "TS66PA002", "TS66PA003", "TS66PA004", "TS66PA005", "TS66PA006", "TS66PA007", "TS66PA008", "TS66TC000", "TS66TC001", "TS66TC002", "TS66TC003", "TS66TC004", "TS66TC005", "TS66TF000", "TS66TF001", "TS67CA000", "TS67CA001", "TS67CB000", "TS67CB001", "TS67CC000", "TS67CD000", "TS67CD001", "TS67CE000", "TS67CF000", "TS67LB000", "TS67LB001", "TS67LB002", "TS67LB003", "TS67LB004", "TS67LB005", "TS67LB006", "TS67LB007", "TS67LB008", "TS67LB009", "TS67LB010", "TS67LB011", "TS67LB012", "TS67LB013", "TS67LB014", "TS67LB015", "TS67LB016", "TS67LB017", "TS67LB018", "TS67LB019", "TS67LB020", "TS67LB021", "TS67LB022", "TS67LB023", "TS67LE000", "TS67LE001", "TS67LH000", "TS67LH001", "TS67LH002", "TS67LH003", "TS67LH004", "TS67LH005", "TS67LH006", "TS67LH007", "TS67LH008", "TS67LH009", "TS67LH010", "TS67LH011", "TS67LH012", "TS67LH013", "TS67LH014", "TS67LH015", "TS67LH016", "TS67LH017", "TS67LH018", "TS67LH019", "TS67LH020", "TS67LH021", "TS67LH022", "TS67LH023", "TS67LP000", "TS67LP001", "TS67LP002", "TS67LP003", "TS67LP004", "TS67LP005", "TS67LP006", "TS67LP007", "TS67LP008", "TS67LP009", "TS67LP010", "TS67LP011", "TS67LP012", "TS67LP013", "TS67LP014", "TS67LP015", "TS67LR000", "TS67LR001", "TS67LR002", "TS67LR003", "TS67MH000", "TS67MH001", "TS67MH002", "TS67MH003", "TS67MH004", "TS67PA000", "TS67TF000", "TS69CA000", "TS69CD000", "TS69CF000", "TS69IG000", "TS69LB000", "TS69LB001", "TS69LB002", "TS69LB003", "TS69LB004", "TS69LB005", "TS69LB006", "TS69LB007", "TS69LB008", "TS69LB009", "TS69LB010", "TS69LB011", "TS69LB012", "TS69LB013", "TS69LB017", "TS69LE000", "TS69LE001", "TS69LH000", "TS69LH001", "TS69LH002", "TS69LH003", "TS69LH004", "TS69LH005", "TS69LH006", "TS69LH007", "TS69LH008", "TS69LH009", "TS69LH010", "TS69LH011", "TS69LH012", "TS69LH013", "TS69LP000", "TS69LP001", "TS69LP002", "TS69LP003", "TS69LP004", "TS69LP005", "TS69LP006", "TS69LP007", "TS69LS000", "TS69LS001", "TS69LS002", "TS69LS003", "TS69LS004", "TS69LS005", "TS69LS006", "TS69LS007", "TS69LS008", "TS69LS009", "TS69LS010", "TS69LS011", "TS69LS012", "TS69LS013", "TS69MA000", "TS69MX000", "TS69PA000", "TS69TC000", "TS69TC001", "TS69TC002", "TS69TF000", "TS70LB000", "TS70LB001", "TS70LP000", "TS70TF000", "TS71CA000", "TS71CA001", "TS71CA002", "TS71CA003", "TS71CA004", "TS71CB000", "TS71CC000", "TS71CD000", "TS71CD001", "TS71CD002", "TS71CD003", "TS71CD004", "TS71CD005", "TS71CD006", "TS71CE000", "TS71CE001", "TS71CE002", "TS71CE003", "TS71CF000", "TS71CF001", "TS71CF002", "TS71LB000", "TS71LB001", "TS71LB002", "TS71LB003", "TS71LB004", "TS71LB005", "TS71LB006", "TS71LB007", "TS71LB008", "TS71LB009", "TS71LB010", "TS71LB011", "TS71LB012", "TS71LB013", "TS71LB014", "TS71LB015", "TS71LB016", "TS71LB017", "TS71LB018", "TS71LB019", "TS71LB020", "TS71LB021", "TS71LB022", "TS71LB023", "TS71LB024", "TS71LB025", "TS71LB026", "TS71LB027", "TS71LB028", "TS71LB029", "TS71LB030", "TS71LB031", "TS71LB032", "TS71LB033", "TS71LB034", "TS71LB035", "TS71LB036", "TS71LB037", "TS71LB038", "TS71LB039", "TS71LB040", "TS71LB041", "TS71LB042", "TS71LB043", "TS71LB044", "TS71LE000", "TS71LE001", "TS71LE002", "TS71LH000", "TS71LH001", "TS71LH002", "TS71LH003", "TS71LH004", "TS71LH005", "TS71LH006", "TS71LH007", "TS71LH008", "TS71LH009", "TS71LH010", "TS71LH011", "TS71LH012", "TS71LH013", "TS71LH014", "TS71LH015", "TS71LH016", "TS71LH017", "TS71LH018", "TS71LH019", "TS71LH020", "TS71LH021", "TS71LH022", "TS71LH023", "TS71LH024", "TS71LH025", "TS71LH026", "TS71LH027", "TS71LH028", "TS71LH029", "TS71LH030", "TS71LH031", "TS71LH032", "TS71LH033", "TS71LH034", "TS71LH035", "TS71LH036", "TS71LH037", "TS71LH038", "TS71LH039", "TS71LH040", "TS71LH041", "TS71LH042", "TS71LH043", "TS71LH044", "TS71LP000", "TS71LP001", "TS71LP002", "TS71LP003", "TS71LP004", "TS71LP005", "TS71LP006", "TS71LP007", "TS71LP008", "TS71LP009", "TS71LP010", "TS71LP011", "TS71LP012", "TS71LP013", "TS71LP014", "TS71LP015", "TS71LP016", "TS71LP017", "TS71LP018", "TS71LP019", "TS71LP020", "TS71LP021", "TS71LP022", "TS71LP023", "TS71LP024", "TS71LP025", "TS71LP026", "TS71LP027", "TS71LP028", "TS71LP029", "TS71LR000", "TS71LR001", "TS71LR002", "TS71LR003", "TS71LR004", "TS71LR005", "TS71MA000", "TS71MH000", "TS71MH001", "TS71MH002", "TS71MH003", "TS71MH004", "TS71MH005", "TS71MH006", "TS71MH007", "TS71MH008", "TS71MH009", "TS71MH010", "TS71MH011", "TS71MH012", "TS71MH013", "TS71MH014", "TS71MH015", "TS71MH016", "TS71MH017", "TS71MX000", "TS71MX001", "TS71PA000", "TS71PA001", "TS71PA002", "TS71PA003", "TS71PA004", "TS71PA005", "TS71PA006", "TS71TC000", "TS71TC001", "TS71TC002", "TS71TF000", "TS72IG000", "TS72LB000", "TS72LB001", "TS72LB002", "TS72LB003", "TS72LB004", "TS72LB006", "TS72LP000", "TS72LP001", "TS72LP002", "TS72LP003", "TS72MD000", "TS72TF000", "TS74CA000", "TS74CA001", "TS74CA002", "TS74CA003", "TS74CA004", "TS74CA005", "TS74CA007", "TS74CB000", "TS74CB002", "TS74CC000", "TS74CC001", "TS74CC002", "TS74CD001", "TS74CD002", "TS74CD003", "TS74CD004", "TS74CD005", "TS74CE000", "TS74CE002", "TS74CF000", "TS74CF001", "TS74CF002", "TS74IG000", "TS74IG001", "TS74LB000", "TS74LB001", "TS74LB002", "TS74LB003", "TS74LB004", "TS74LB005", "TS74LB006", "TS74LB007", "TS74LB008", "TS74LB009", "TS74LB010", "TS74LB011", "TS74LB012", "TS74LB013", "TS74LB014", "TS74LB015", "TS74LB016", "TS74LB017", "TS74LB018", "TS74LB019", "TS74LB020", "TS74LB021", "TS74LB022", "TS74LB023", "TS74LE000", "TS74LE001", "TS74LH000", "TS74LH001", "TS74LH002", "TS74LH003", "TS74LH004", "TS74LH005", "TS74LH006", "TS74LH007", "TS74LH008", "TS74LH009", "TS74LH010", "TS74LH011", "TS74LH012", "TS74LH013", "TS74LH014", "TS74LH015", "TS74LH016", "TS74LH017", "TS74LH018", "TS74LH019", "TS74LH020", "TS74LH021", "TS74LH022", "TS74LH023", "TS74LP000", "TS74LP001", "TS74LP002", "TS74LP003", "TS74LP004", "TS74LP005", "TS74LP006", "TS74LP007", "TS74LP008", "TS74LP009", "TS74LP010", "TS74LP011", "TS74LR000", "TS74LR001", "TS74LR002", "TS74LR003", "TS74LS000", "TS74LS001", "TS74LS002", "TS74LS003", "TS74LS004", "TS74LS005", "TS74LS006", "TS74LS007", "TS74LS008", "TS74LS009", "TS74LS010", "TS74LS011", "TS74LS012", "TS74LS013", "TS74LS014", "TS74LS015", "TS74LS016", "TS74LS017", "TS74LS018", "TS74LS019", "TS74LS020", "TS74LS021", "TS74LS022", "TS74LS023", "TS74MA000", "TS74MF000", "TS74MH000", "TS74MH001", "TS74MH002", "TS74MH003", "TS74MH004", "TS74MH005", "TS74MH006", "TS74MH007", "TS74MH008", "TS74MH009", "TS74MH010", "TS74MH011", "TS74MH012", "TS74MH013", "TS74MH014", "TS74MH015", "TS74MH016", "TS74MH017", "TS74MH018", "TS74MH019", "TS74MH020", "TS74MH021", "TS74MH022", "TS74MH023", "TS74MH024", "TS74MH025", "TS74MX000", "TS74PA000", "TS74PA001", "TS74PA002", "TS74PA003", "TS74PA004", "TS74TC000", "TS74TC001", "TS74TC002", "TS74TC003", "TS74TC004", "TS74TF000", "TS75CA000", "TS75CA001", "TS75CB000", "TS75CC000", "TS75CD000", "TS75CE000", "TS75CF000", "TS75IG000", "TS75IG001", "TS75LB000", "TS75LB001", "TS75LB002", "TS75LB003", "TS75LB004", "TS75LB005", "TS75LB006", "TS75LB007", "TS75LB008", "TS75LB009", "TS75LB010", "TS75LB011", "TS75LB018", "TS75LB019", "TS75LB020", "TS75LB021", "TS75LB022", "TS75LB023", "TS75LB024", "TS75LB025", "TS75LB026", "TS75LB027", "TS75LB028", "TS75LB029", "TS75LE000", "TS75LE001", "TS75LE002", "TS75LE003", "TS75LP000", "TS75LP001", "TS75LP002", "TS75LP005", "TS75LP006", "TS75LP007", "TS75LP008", "TS75LP009", "TS75LP010", "TS75LP011", "TS75LP012", "TS75LP013", "TS75LP014", "TS75LP015", "TS75LP016", "TS75LP017", "TS75LR000", "TS75LR001", "TS75LR002", "TS75LR003", "TS75LR004", "TS75LR005", "TS75LR006", "TS75LR007", "TS75LS000", "TS75LS001", "TS75LS002", "TS75LS003", "TS75LS004", "TS75LS005", "TS75MA000", "TS75MA001", "TS75MD000", "TS75MD001", "TS75MH000", "TS75MH001", "TS75MH002", "TS75MH003", "TS75MH004", "TS75MH005", "TS75MH006", "TS75MH007", "TS75MH008", "TS75MH009", "TS75MH010", "TS75MH011", "TS75MH012", "TS75MH013", "TS75MH014", "TS75MX000", "TS75PA000", "TS75PA001", "TS75PA002", "TS75PA003", "TS75PL000", "TS75TC000", "TS75TC001", "TS75TF000", "TS76CA000", "TS77IG000", "TS77TC000", "TS78IG000", "TS78TC000", "TS79CA000", "TS79CG000", "TS79LB000", "TS79TC000", "TS79TF000", "TS82CA000", "TS82CA001", "TS82CB000", "TS82CD000", "TS82CE000", "TS82CF000", "TS82PA000", "TS82TF000", "TS83CA000", "TS83CA001", "TS83CA002", "TS83CA003", "TS83CB000", "TS83CC000", "TS83CD000", "TS83CD001", "TS83CF000", "TS83IG000", "TS83LB000", "TS83LB001", "TS83LB002", "TS83LB003", "TS83LB004", "TS83LB005", "TS83LB006", "TS83LB007", "TS83LB008", "TS83LB009", "TS83LB010", "TS83LB011", "TS83LB012", "TS83LB013", "TS83LB014", "TS83LB015", "TS83LB016", "TS83LB017", "TS83LB018", "TS83LB019", "TS83LB020", "TS83LB021", "TS83LB022", "TS83LE000", "TS83LE001", "TS83LH000", "TS83LH001", "TS83LH002", "TS83LH003", "TS83LH004", "TS83LH005", "TS83LH006", "TS83LH007", "TS83LH008", "TS83LH009", "TS83LH010", "TS83LP000", "TS83LP001", "TS83LP002", "TS83LP003", "TS83LP004", "TS83LP005", "TS83LP006", "TS83LP007", "TS83LP008", "TS83LP009", "TS83LP010", "TS83LP011", "TS83LP012", "TS83LP013", "TS83LP014", "TS83LP015", "TS83LP016", "TS83LP017", "TS83LP018", "TS83LR000", "TS83LR001", "TS83MX000", "TS83PI000", "TS83PI001", "TS83TF000", "TS99LB000", "TW00CA500", "TW00CB500", "TW00CD500", "TW00CE500", "TW00CF500", "TW00IG500", "TW00IG501", "TW00LB500", "TW01IS500", "TW02CA000", "TW02CA500", "TW02CB500", "TW02CD500", "TW02CE500", "TW02CF500", "TW02IG000", "TW02IG500", "TW02IG501", "TW02IG502", "TW02IG503", "TW02IG504", "TW02IG505", "TW02IG506", "TW02IS500", "TW02IS501", "TW02IS502", "TW02IS503", "TW02IS504", "TW02IS505", "TW02IS506", "TW02LB000", "TW02LB001", "TW02LB500", "TW02LB501", "TW02LP000", "TW02LP001", "TW02MG500", "TW02TF000", "UM00CA500", "UM00CB500", "UM00IG500", "UM00IG501", "UM00LB000", "UM00LB500", "UM00LB501", "UM00TF000", "UM01CA500", "UM01CB500", "UM01IG500", "UM01LB500", "UM01LS500", "UM02CA500", "UM02LB500", "UM03CA500", "UM03CB500", "UM03CD500", "UM03CE500", "UM03CF500", "UM03IG500", "UM03IG501", "UM03IG502", "UM03IG503", "UM03LB500", "UM03LB501", "UM03LB502", "UM03LP502", "UM03LS500", "UM05CA500", "UM05CB500", "UM05IG500", "UM05IG501", "UM05LB500", "UM05LB501", "UM05LB502", "UM05LB503", "UM07CA500", "UM07CB500", "UM07CD500", "UM07CE500", "UM07CF500", "UM07ID500", "UM07ID501", "UM07ID502", "UM07IG500", "UM07IG501", "UM07IS500", "UM07IS501", "UM07IS502", "UM07IS503", "UM07IS504", "UM07IS505", "UM07LB500", "UM07LB501", "UM07LB502", "UM07LB503", "UM07LB504", "UM07LB505", "UM07LP502", "UM07LP503", "UM07MA000", "UM07MA001", "UM07MA002", "UM07MA003", "UM07MA004", "UM08LB500", "UM08LB501", "UM09CA500", "UM09CB500", "UM09CD500", "UM09CE500", "UM09CE501", "UM09CF500", "UM09IG500", "UM09IG501", "UM09LB500", "UM09LB501", "UM09LP500", "UM09LP501", "UM10CA500", "UM10CD500", "UM10CE500", "UM10CE501", "UM10CF500", "UM10IG500", "UM10IG501", "UM10LB500", "UM10LB501", "UM10LP500", "UM10LP501", "UM10TF500", "UM11LB500", "UM12CA000", "UM12CA001", "UM12CA002", "UM12CA003", "UM12CB000", "UM12CD000", "UM12CD001", "UM12CE000", "UM12CE001", "UM12CE002", "UM12CF000", "UM12LB000", "UM12LB001", "UM12LB002", "UM12LB003", "UM12LB004", "UM12LB005", "UM12LB006", "UM12LB007", "UM12LB008", "UM12LB009", "UM12LB010", "UM12LB011", "UM12LB012", "UM12LB013", "UM12LB014", "UM12LB015", "UM12LB016", "UM12LB017", "UM12LB018", "UM12LB019", "UM12LB020", "UM12LB021", "UM12LE000", "UM12LE001", "UM12LE002", "UM12LH000", "UM12LH001", "UM12LH002", "UM12LH003", "UM12LH004", "UM12LH005", "UM12LH006", "UM12LH007", "UM12LP000", "UM12LP001", "UM12LP002", "UM12LP003", "UM12LP004", "UM12LP005", "UM12LP006", "UM12LP007", "UM12LP008", "UM12LP009", "UM12LP010", "UM12LP011", "UM12LP012", "UM12LP013", "UM12LP014", "UM12LP015", "UM12LP016", "UM12LR000", "UM12LR001", "UM12LR002", "UM12LR003", "UM12MH000", "UM12MH001", "UM12MH002", "UM12MH003", "UM12MH004", "UM12MH005", "UM12PA000", "UM12PA001", "UM12TC000", "UM12TC001", "UM12TC002", "UM12TC003", "UM12TC004", "UM12TC005", "UM12TF000", "UM13CA000", "UM13CA001", "UM13CB000", "UM13CD000", "UM13CE000", "UM13CF000", "UM13LB000", "UM13LB001", "UM13LB002", "UM13LB003", "UM13LB004", "UM13LB005", "UM13LB006", "UM13LB007", "UM13LB008", "UM13LB009", "UM13LB010", "UM13LB011", "UM13LB012", "UM13LB013", "UM13LE000", "UM13LE001", "UM13LH000", "UM13LH001", "UM13LH002", "UM13LH003", "UM13LH004", "UM13LH005", "UM13LH006", "UM13LP000", "UM13LP001", "UM13LP002", "UM13LP003", "UM13LS000", "UM13LS001", "UM13LS002", "UM13LS003", "UM13LS004", "UM13LS005", "UM13LS006", "UM13MH000", "UM13MH001", "UM13MH002", "UM13PA000", "UM13PL000", "UM13TC000", "UM13TC001", "UM13TC002", "UM13TC003", "UM13TC004", "UM13TC005", "UM13TC006", "UM13TC007", "UM13TF000", "UM15TC000", "UM16LB000", "UM16TF000", "UM17CA000", "UM17CB000", "UM17CD000", "UM17CE000", "UM17CF000", "UM17LB000", "UM17LB001", "UM17LB002", "UM17LB003", "UM17LB004", "UM17LB005", "UM17LB006", "UM17LB007", "UM17LB008", "UM17LB009", "UM17LB010", "UM17LB011", "UM17LE000", "UM17LE001", "UM17LH000", "UM17LH001", "UM17LH002", "UM17LH003", "UM17LH004", "UM17LH005", "UM17LP000", "UM17LP001", "UM17LP002", "UM17LP003", "UM17LP004", "UM17LP005", "UM17LP006", "UM17LP007", "UM17MH000", "UM17MH001", "UM17PA000", "UM17TC000", "UM17TF000", "UM18CA000", "UM18CB000", "UM18CD000", "UM18CE000", "UM18CF000", "UM18LB000", "UM18LB001", "UM18LB002", "UM18LB003", "UM18LB004", "UM18LB005", "UM18LB006", "UM18LB007", "UM18LB008", "UM18LB009", "UM18LE000", "UM18LE001", "UM18LP000", "UM18LP001", "UM18LP002", "UM18LP003", "UM18LP004", "UM18LP005", "UM18PA000", "UM18PL000", "UM18TC000", "UM18TF000", "UM19CA000", "UM19CB000", "UM19CD000", "UM19CE000", "UM19MH000", "UM19MH001", "UM19PA000", "UM19TC000", "UM20CA000", "UM20CD000", "UM20CE000", "UM20CF000", "UM20LB000", "UM20LB001", "UM20LB002", "UM20LB003", "UM20LB004", "UM20LE000", "UM20LE001", "UM20LP000", "UM20LP001", "UM20LP002", "UM20LP003", "UM20LP004", "UM20LP005", "UM20LS000", "UM20TC000", "UM20TC001", "UM20TF000", "UM21CA000", "UM21CD000", "UM21CE000", "UM21CF000", "UM21LB000", "UM21LB001", "UM21LB002", "UM21LB003", "UM21LB004", "UM21LB005", "UM21LB006", "UM21LB007", "UM21LB008", "UM21LB009", "UM21LB010", "UM21LB011", "UM21LB012", "UM21LE000", "UM21LE001", "UM21LE003", "UM21LP000", "UM21LP001", "UM21LP002", "UM21LP003", "UM21LP004", "UM21LP005", "UM21LP008", "UM21MA000", "UM21MX000", "UM21TC000", "UM21TC001", "UM21TC002", "UM21TC003", "UM21TF000", "UM22CA000", "UM22CA001", "UM22CB000", "UM22CC000", "UM22CD000", "UM22CD001", "UM22CE000", "UM22CF000", "UM22LB000", "UM22LB001", "UM22LB002", "UM22LB003", "UM22LB004", "UM22LB005", "UM22LB006", "UM22LB007", "UM22LB008", "UM22LB009", "UM22LB010", "UM22LB011", "UM22LB012", "UM22LB013", "UM22LB014", "UM22LB015", "UM22LB016", "UM22LB017", "UM22LB018", "UM22LB019", "UM22LB020", "UM22LB021", "UM22LB022", "UM22LB023", "UM22LB024", "UM22LB025", "UM22LB026", "UM22LB027", "UM22LB028", "UM22LB029", "UM22LB030", "UM22LB031", "UM22LB032", "UM22LB033", "UM22LB034", "UM22LB035", "UM22LB036", "UM22LB037", "UM22LB038", "UM22LB039", "UM22LB040", "UM22LB041", "UM22LB042", "UM22LB043", "UM22LB044", "UM22LB045", "UM22LB046", "UM22LB047", "UM22LB048", "UM22LB049", "UM22LB050", "UM22LB051", "UM22LB052", "UM22LB053", "UM22LB054", "UM22LB055", "UM22LB056", "UM22LB057", "UM22LB058", "UM22LB059", "UM22LB060", "UM22LB061", "UM22LB062", "UM22LB063", "UM22LB064", "UM22LB065", "UM22LB066", "UM22LB067", "UM22LB068", "UM22LB069", "UM22LB070", "UM22LB071", "UM22LB072", "UM22LB073", "UM22LB074", "UM22LB075", "UM22LB076", "UM22LB077", "UM22LB078", "UM22LB079", "UM22LB080", "UM22LB081", "UM22LB082", "UM22LB083", "UM22LE000", "UM22LE001", "UM22LE002", "UM22LE003", "UM22LE004", "UM22LE005", "UM22LH000", "UM22LH001", "UM22LH002", "UM22LH003", "UM22LH004", "UM22LH005", "UM22LH006", "UM22LH007", "UM22LH008", "UM22LH009", "UM22LH010", "UM22LH011", "UM22LH012", "UM22LH013", "UM22LH014", "UM22LH015", "UM22LH016", "UM22LH017", "UM22LH018", "UM22LH019", "UM22LH020", "UM22LH021", "UM22LH022", "UM22LH023", "UM22LH024", "UM22LH025", "UM22LH026", "UM22LH027", "UM22LH028", "UM22LH029", "UM22LH030", "UM22LH031", "UM22LH032", "UM22LH033", "UM22LH034", "UM22LH035", "UM22LH036", "UM22LH037", "UM22LH038", "UM22LH039", "UM22LH040", "UM22LH041", "UM22LH042", "UM22LH043", "UM22LH044", "UM22LH045", "UM22LH046", "UM22LH047", "UM22LH048", "UM22LH049", "UM22LH050", "UM22LH051", "UM22LH052", "UM22LH053", "UM22LH054", "UM22LH055", "UM22LH056", "UM22LH057", "UM22LH058", "UM22LH059", "UM22LH060", "UM22LH061", "UM22LH062", "UM22LH063", "UM22LH064", "UM22LH065", "UM22LH066", "UM22LH067", "UM22LH068", "UM22LH069", "UM22LH070", "UM22LH071", "UM22LH072", "UM22LH073", "UM22LH074", "UM22LH075", "UM22LH076", "UM22LH077", "UM22LH078", "UM22LH079", "UM22LH080", "UM22LH081", "UM22LH082", "UM22LH083", "UM22LP000", "UM22LP001", "UM22LP002", "UM22LP003", "UM22LP004", "UM22LP005", "UM22LP006", "UM22LP007", "UM22LP008", "UM22LP009", "UM22LP010", "UM22LP011", "UM22LP012", "UM22LP013", "UM22LP014", "UM22LP015", "UM22LP016", "UM22LP017", "UM22LP018", "UM22LP019", "UM22LP020", "UM22LP021", "UM22LP022", "UM22LP023", "UM22LP024", "UM22LP025", "UM22LP026", "UM22LP027", "UM22LP028", "UM22LP029", "UM22LP030", "UM22LP031", "UM22LP032", "UM22LP033", "UM22LP034", "UM22LP035", "UM22LP036", "UM22LP037", "UM22LP038", "UM22LP039", "UM22LP040", "UM22LP041", "UM22LP042", "UM22LP043", "UM22LP044", "UM22LP045", "UM22LP046", "UM22LP047", "UM22LP048", "UM22LP049", "UM22LP050", "UM22LP051", "UM22LP052", "UM22LP053", "UM22LR000", "UM22LR001", "UM22LR002", "UM22LR003", "UM22LR004", "UM22LR005", "UM22LR006", "UM22LR007", "UM22LR008", "UM22LR009", "UM22LR010", "UM22LR011", "UM22MH000", "UM22MH001", "UM22MH002", "UM22MH003", "UM22MX000", "UM22PA000", "UM22PA001", "UM22PL000", "UM22TC000", "UM22TC001", "UM22TC002", "UM22TF000", "UM23LB000", "UM24CA000", "UM24CD000", "UM24CF000", "UM24LB000", "UM24LB001", "UM24LB002", "UM24LB003", "UM24LB004", "UM24LB005", "UM24LB006", "UM24LB007", "UM24LB008", "UM24LB009", "UM24LB010", "UM24LB011", "UM24LB012", "UM24LB013", "UM24LB014", "UM24LB015", "UM24LB016", "UM24LE000", "UM24LE001", "UM24LH000", "UM24LH001", "UM24LH002", "UM24LH003", "UM24LH004", "UM24LH005", "UM24LH006", "UM24LH007", "UM24LH008", "UM24LH009", "UM24LH010", "UM24LH011", "UM24LH012", "UM24LH013", "UM24LH014", "UM24LH015", "UM24LP000", "UM24LP001", "UM24LP002", "UM24LP003", "UM24LP004", "UM24LP005", "UM24LP006", "UM24LP007", "UM24LP008", "UM24LP009", "UM24LP010", "UM24LP011", "UM24LP012", "UM24LS000", "UM24LS001", "UM24LS002", "UM24LS003", "UM24LS004", "UM24LS005", "UM24LS006", "UM24LS007", "UM24LS008", "UM24LS009", "UM24LS010", "UM24LS011", "UM24LS012", "UM24LS013", "UM24LS014", "UM24LS015", "UM24TC000", "UM24TC001", "UM24TF000", "UM25CA000", "UM25CD000", "UM25CF000", "UM25LB000", "UM25LB001", "UM25LB002", "UM25LB003", "UM25LB004", "UM25LB005", "UM25LB006", "UM25LB007", "UM25LB008", "UM25LB009", "UM25LB011", "UM25LB012", "UM25LB013", "UM25LB014", "UM25LB015", "UM25LB016", "UM25LB018", "UM25LB019", "UM25LE000", "UM25LE001", "UM25LE002", "UM25LE003", "UM25LE004", "UM25LP000", "UM25LP001", "UM25LP002", "UM25LP003", "UM25LP004", "UM25LP005", "UM25LP006", "UM25LP007", "UM25LP008", "UM25LP009", "UM25LP010", "UM25LP011", "UM25LP012", "UM25MX000", "UM25TC000", "UM25TF000", "UM28CA000", "UM28CA001", "UM28CB000", "UM28CD000", "UM28CE000", "UM28CF000", "UM28LB000", "UM28LB001", "UM28LB002", "UM28LB003", "UM28LB004", "UM28LB005", "UM28LB006", "UM28LB007", "UM28LB008", "UM28LB009", "UM28LB010", "UM28LB011", "UM28LB012", "UM28LB013", "UM28LB014", "UM28LB015", "UM28LE000", "UM28LE001", "UM28LH000", "UM28LH001", "UM28LH002", "UM28LH003", "UM28LH004", "UM28LH005", "UM28LH006", "UM28LH007", "UM28LH008", "UM28LH009", "UM28LH010", "UM28LH011", "UM28LH012", "UM28LH013", "UM28LH014", "UM28LH015", "UM28LP000", "UM28LP001", "UM28LP002", "UM28LP003", "UM28LS000", "UM28LS001", "UM28LS002", "UM28LS003", "UM28LS004", "UM28LS005", "UM28LS006", "UM28LS007", "UM28LS008", "UM28LS009", "UM28LS010", "UM28LS011", "UM28LS012", "UM28LS013", "UM28LS014", "UM28LS015", "UM28TC000", "UM28TC001", "UM28TF000", "UM29CA000", "UM29CA001", "UM29CB000", "UM29CC000", "UM29CD000", "UM29CD001", "UM29CE000", "UM29CF000", "UM29LB000", "UM29LB001", "UM29LB002", "UM29LB003", "UM29LB004", "UM29LB005", "UM29LB006", "UM29LB007", "UM29LB008", "UM29LB009", "UM29LB010", "UM29LB011", "UM29LB012", "UM29LB013", "UM29LB014", "UM29LB015", "UM29LB016", "UM29LB017", "UM29LB018", "UM29LB019", "UM29LB020", "UM29LB021", "UM29LB022", "UM29LB023", "UM29LB024", "UM29LB025", "UM29LB026", "UM29LB027", "UM29LB028", "UM29LB029", "UM29LB030", "UM29LB031", "UM29LB032", "UM29LB033", "UM29LB034", "UM29LB035", "UM29LB036", "UM29LB037", "UM29LB038", "UM29LB039", "UM29LB040", "UM29LB041", "UM29LB042", "UM29LB043", "UM29LB044", "UM29LE000", "UM29LE001", "UM29LE002", "UM29LE003", "UM29LE004", "UM29LE005", "UM29LE006", "UM29LE007", "UM29LE008", "UM29LH000", "UM29LH001", "UM29LH002", "UM29LH003", "UM29LH004", "UM29LH005", "UM29LH006", "UM29LH007", "UM29LH008", "UM29LH009", "UM29LH010", "UM29LH011", "UM29LH012", "UM29LH013", "UM29LH014", "UM29LH015", "UM29LH016", "UM29LH017", "UM29LH018", "UM29LH019", "UM29LH020", "UM29LH021", "UM29LH022", "UM29LH023", "UM29LH024", "UM29LH025", "UM29LH026", "UM29LH027", "UM29LH028", "UM29LH029", "UM29LH030", "UM29LH031", "UM29LH032", "UM29LH033", "UM29LH034", "UM29LH035", "UM29LH036", "UM29LH037", "UM29LH038", "UM29LH039", "UM29LH040", "UM29LH041", "UM29LH042", "UM29LH043", "UM29LH044", "UM29LP000", "UM29LP001", "UM29LP002", "UM29LP003", "UM29LP004", "UM29LP005", "UM29LP006", "UM29LP007", "UM29LP008", "UM29LP009", "UM29LP010", "UM29LP011", "UM29LP012", "UM29LP013", "UM29LP014", "UM29LP015", "UM29LP016", "UM29LP017", "UM29LP018", "UM29LP019", "UM29LP020", "UM29LP021", "UM29LP022", "UM29LP023", "UM29LP024", "UM29LP025", "UM29LP026", "UM29LP027", "UM29LP028", "UM29LP029", "UM29LR000", "UM29LR001", "UM29LR002", "UM29LR003", "UM29LR004", "UM29LR005", "UM29MH000", "UM29MH001", "UM29PA000", "UM29TC000", "UM29TC001", "UM29TC002", "UM29TF000", "UM31CA000", "UM31CA001", "UM31CA002", "UM31CA003", "UM31CB000", "UM31CC000", "UM31CC001", "UM31CD000", "UM31CD001", "UM31CE000", "UM31CF000", "UM31LB000", "UM31LB001", "UM31LB002", "UM31LB003", "UM31LB004", "UM31LB005", "UM31LB006", "UM31LB007", "UM31LB008", "UM31LB009", "UM31LB010", "UM31LB011", "UM31LB012", "UM31LB013", "UM31LB014", "UM31LB015", "UM31LB016", "UM31LB017", "UM31LB018", "UM31LB019", "UM31LB020", "UM31LB021", "UM31LB022", "UM31LB023", "UM31LB024", "UM31LB025", "UM31LB026", "UM31LB027", "UM31LB028", "UM31LB029", "UM31LB030", "UM31LE000", "UM31LE001", "UM31LH000", "UM31LH001", "UM31LH002", "UM31LH003", "UM31LH004", "UM31LH005", "UM31LH006", "UM31LH007", "UM31LH008", "UM31LH009", "UM31LH010", "UM31LH011", "UM31LH012", "UM31LH013", "UM31LH014", "UM31LH015", "UM31LH016", "UM31LH017", "UM31LH018", "UM31LH019", "UM31LP000", "UM31LP001", "UM31LP002", "UM31LP003", "UM31LP004", "UM31LP005", "UM31LP006", "UM31LP007", "UM31LP008", "UM31LP009", "UM31LP010", "UM31LP011", "UM31LP012", "UM31LP013", "UM31LP014", "UM31LP015", "UM31LP016", "UM31LP017", "UM31LP018", "UM31LP019", "UM31LP020", "UM31LP021", "UM31LP022", "UM31LP023", "UM31LP024", "UM31LP025", "UM31LP026", "UM31LP027", "UM31LP028", "UM31LP029", "UM31LP030", "UM31LR000", "UM31LR001", "UM31LR002", "UM31LR003", "UM31MX000", "UM31TF000", "VS00CA500", "VS00LB500", "VS00LS000", "VS00LS001", "VS00LS002", "VS00TF000", "VS00TF001", "VS01LB000", "VS01LB500", "VS01LP000", "VS01TF000", "VS02CA000", "VS02CA001", "VS02CG000", "VS02LB001", "VS02TF000", "VS03LB000", "VS03TF000", "XL00CA000", "XL00CE000", "XL00LB000", "XL00LB001", "XL00LB002", "XL00LB003", "XL00LB004", "XL00LB005", "XL00LE000", "XL00LE001", "XL00LP000", "XL00LP001", "XL00MF000", "XL00MH000", "XL01CA000", "XL01CE000", "XL01CF001", "XL01IG000", "XL01LB000", "XL01LB001", "XL01LB002", "XL01LB003", "XL01LB004", "XL01LB005", "XL01LE000", "XL01LE001", "XL01LH000", "XL01LH001", "XL01LH002", "XL01LP000", "XL01LP001", "XL01LP002", "XL01LR000", "XL01MF000", "XL01MH000", "XL01PS000", "XL01TC000", "XL01TF000", "XM00CA000", "XM00CB000", "XM00CD000", "XM00CE000", "XM00CF000", "XM00IG000", "XM00LB000", "XM00LB001", "XM00LB002", "XM00LB003", "XM00LB004", "XM00LE000", "XM00LE001", "XM00LP000", "XM00LP001", "XM00LP002", "XM00LP003", "XM00TC000", "XM00TF000" ],
      "date" : 1662994432000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005155:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662994432931890433,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005155/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662994259737,
      "syssize" : 63,
      "sysdate" : 1662994432000,
      "haslayout" : "1",
      "topparent" : "5321352",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5321352,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Physical IP|Embedded Memory", "Physical IP|Memory Compilers|Single Port SRAM Compilers", "Physical IP|Memory Compilers|Dual Port SRAM Compilers", "Physical IP|Memory Compilers|Single Port RF Compilers", "Physical IP|Memory Compilers|Two Port RF Compilers", "Physical IP|Memory Compilers|ROM Compilers", "IP Products|Physical IP|Interface", "Physical IP|IO Products", "Physical IP|Logic Libraries|Logic Libraries Base Kit", "IP Products|Physical IP|Logic", "Physical IP|Logic Libraries|Logic Libraries PMK Kit", "Physical IP|Routing Kits", "Physical IP|Logic Libraries|Logic Libraries ECO Kit", "Physical IP|Memory FCIs", "Physical IP|Logic Libraries|Logic Libraries HPK Kit", "Physical IP|POP Products", "Physical IP|Logic Libraries|Logic Libraries RKLO Kit", "Physical IP|Logic Libraries|Logic Libraries Supplemental Cell Kit", "Physical IP|Memory Compilers|Two Port SRAM Compilers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|DesignStart", "IP Products|DesignStart|Physical IP", "IP Products|Physical IP", "IP Products|Physical IP|Embedded Memory", "IP Products|Physical IP|Interface", "IP Products|Physical IP|Logic" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662994433000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005155/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005155/1-0/?lang=en",
      "modified" : 1662994244000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662994432931890433,
      "uri" : "https://developer.arm.com/documentation/ka005155/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why are supported voltage domains different in Memory IP vs Logic IP?",
    "Uri" : "https://developer.arm.com/documentation/ka005155/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005155/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005155/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005155/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Which GDSII layers are affected by programming for ROM compilers ?",
    "uri" : "https://developer.arm.com/documentation/ka004700/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004700/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004700/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004700/1-0/en",
    "excerpt" : "Article ID: KA004700 Applies To: ROM Compilers Confidentiality: Customer Non-confidential ... Answer Affected layers: For VIA-ROMs The lowermost VIA as per your technology and PDK used ... KBA",
    "firstSentences" : "Article ID: KA004700 Applies To: ROM Compilers Confidentiality: Customer Non-confidential Summary You have downloaded a ROM compiler and need to know which GDSII layers are affected by ROM bit- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Which GDSII layers are affected by programming for ROM compilers ? ",
      "document_number" : "ka004700",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5333213",
      "sysurihash" : "QGuhxlkZ2tb4GIOW",
      "urihash" : "QGuhxlkZ2tb4GIOW",
      "sysuri" : "https://developer.arm.com/documentation/ka004700/1-0/en",
      "systransactionid" : 962050,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1662632013000,
      "topparentid" : 5333213,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662632072000,
      "sysconcepts" : "test codes ; layers ; GDSII ; ROMs ; see changes ; Layout ; design methodology ; platform ; lowermost",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fa3e24a5e02d07b2675", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1988e527a03a85ed276" ],
      "concepts" : "test codes ; layers ; GDSII ; ROMs ; see changes ; Layout ; design methodology ; platform ; lowermost",
      "documenttype" : "html",
      "sysindexeddate" : 1662632084000,
      "permanentid" : "985b3465fd2932100fc1f863b2d637c55929bc66b30896eb60b3ff09b432",
      "syslanguage" : [ "English" ],
      "itemid" : "6319c088ce77a54a32db3ad0",
      "transactionid" : 962050,
      "title" : "Which GDSII layers are affected by programming for ROM compilers ? ",
      "products" : [ "AN00CF000", "CH00CF000", "CH00CG000", "CP00CF000", "CP18CF000", "CP21CF000", "CP35CF000", "CS01CG500", "CS02CG500", "CS04CF500", "CS04CG500", "CS06CG500", "CS07CF500", "CS07CG500", "CS09CF000", "CS09CG500", "CS10CF500", "CS11CF500", "CS12CF500", "CS13CF500", "CS14CF500", "CS16CG500", "CS18CF500", "CS19CF000", "CS19CG000", "CS21CF000", "DE00CG500", "DE02CG500", "FS00CG500", "FS01CG500", "FS02CG500", "FS03CG500", "GF00CF000", "GF01CF000", "GF02CF000", "GF21CF000", "GF23CF000", "GF23CF001", "GF26CF000", "GF28CG000", "GF29CF000", "GF30CF000", "GF32CF000", "GF32CF001", "GF33CF000", "GF33CF001", "GF33CF002", "GF33CF003", "GF33CG000", "GF33CG001", "GF34CF000", "GF35CF000", "GF36CF000", "GF37CF000", "GF39CF000", "GS00CG500", "GS01CF000", "GS02CF000", "GS03CG000", "GS05CG000", "HC00CG500", "HS02CF000", "IB00CF500", "IB00CF501", "IB01CF500", "IB03CF500", "IB03CF501", "IB07CF500", "IB09CF500", "IB10CF500", "IB11CF500", "IB12CF500", "IB14CF500", "IB15CF500", "IB15CF501", "IB17CF000", "IB18CF500", "IB21CF000", "IB25CF000", "IB28CF000", "MS00CG500", "MS02CF000", "MS04CF000", "NC04CF000", "OS00CG500", "OS01CG500", "SE01CF500", "SE06CF500", "SE10CF000", "SE10CF500", "SE12CF000", "SE12CF500", "SE18CF000", "SE18CF500", "SE21CF000", "SE23CF000", "SE26CF000", "SE28CF000", "SE29CF000", "SE35CF000", "SE38CF000", "SE40CF000", "SI00CG500", "SI01CG500", "SI05CF000", "SI06CF000", "SM00CG500", "SM01CG500", "SM02CG500", "SM04CF500", "SM04CG500", "SM05CF500", "SM06CG501", "SM08CF000", "SM09CF000", "SM11CG000", "SM12CF000", "SM13CF000", "SM14CF000", "SM15CF000", "SM18CF000", "TS00CF000", "TS00CG000", "TS01CG500", "TS02CF000", "TS02CG500", "TS03CG500", "TS10CG500", "TS11CG500", "TS12CF000", "TS12CG500", "TS12CG501", "TS14CG500", "TS15CF000", "TS17CG500", "TS19CG500", "TS20CG000", "TS24CF500", "TS24CF501", "TS25CF000", "TS25CF001", "TS26CF000", "TS27CF500", "TS28CF000", "TS31CF000", "TS31CG000", "TS31CG500", "TS33CF000", "TS37CF000", "TS37CG000", "TS38CF000", "TS38CF001", "TS38CF002", "TS38CF003", "TS39CF000", "TS42CF000", "TS44CF000", "TS46CF000", "TS46CF001", "TS49CG000", "TS52CF000", "TS53CF000", "TS54CF000", "TS55CF000", "TS58CF000", "TS60CF000", "TS61CF000", "TS65CF000", "TS66CF000", "TS67CF000", "TS69CF000", "TS71CF000", "TS71CF001", "TS71CF002", "TS74CF000", "TS74CF001", "TS74CF002", "TS75CF000", "TS79CG000", "TS82CF000", "TS83CF000", "TW00CF500", "TW02CF500", "UM03CF500", "UM07CF500", "UM09CF500", "UM10CF500", "UM12CF000", "UM13CF000", "UM17CF000", "UM18CF000", "UM20CF000", "UM21CF000", "UM22CF000", "UM24CF000", "UM25CF000", "UM28CF000", "UM29CF000", "UM31CF000", "VS02CG000", "XL01CF001", "XM00CF000" ],
      "date" : 1662632084000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004700:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662632084707548572,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1345,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004700/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662632078137,
      "syssize" : 1345,
      "sysdate" : 1662632084000,
      "haslayout" : "1",
      "topparent" : "5333213",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5333213,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 90,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Physical IP|Embedded Memory", "Physical IP|Memory Compilers|ROM Compilers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|DesignStart", "IP Products|DesignStart|Physical IP", "IP Products|Physical IP", "IP Products|Physical IP|Embedded Memory" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662632084000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004700/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004700/1-0/?lang=en",
      "modified" : 1662632072000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662632084707548572,
      "uri" : "https://developer.arm.com/documentation/ka004700/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Which GDSII layers are affected by programming for ROM compilers ?",
    "Uri" : "https://developer.arm.com/documentation/ka004700/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004700/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004700/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004700/1-0/en",
    "Excerpt" : "Article ID: KA004700 Applies To: ROM Compilers Confidentiality: Customer Non-confidential ... Answer Affected layers: For VIA-ROMs The lowermost VIA as per your technology and PDK used ... KBA",
    "FirstSentences" : "Article ID: KA004700 Applies To: ROM Compilers Confidentiality: Customer Non-confidential Summary You have downloaded a ROM compiler and need to know which GDSII layers are affected by ROM bit- ..."
  }, {
    "title" : "How to use the DAP logger tool",
    "uri" : "https://developer.arm.com/documentation/ka001498/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001498/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001498/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001498/1-0/en",
    "excerpt" : "USB:MYDSTREAM For a USB connection with a classic DSTREAM: dbghw_log_client -daplog full -logfile C:\\\\ ... Useful resources The following are useful resources for this KBA: Arm Debugger Manual ...",
    "firstSentences" : "Article ID: KA001498 Applies To: Arm Development Studio, DSTREAM family Confidentiality: Customer Non-confidential Question How can I use the DAP logger tool? Summary To record Debug Access Port ( ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How to use the DAP logger tool ",
      "document_number" : "ka001498",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949181",
      "sysurihash" : "fuoðiFzR6a29YHEW",
      "urihash" : "fuoðiFzR6a29YHEW",
      "sysuri" : "https://developer.arm.com/documentation/ka001498/1-0/en",
      "systransactionid" : 1016330,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1667378411000,
      "topparentid" : 4949181,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1667378506000,
      "sysconcepts" : "DAP logger ; connectivity ; PCE ; CoreSight ; Arm Debugger Manual ; tracing ; Support Portal ; targets ; command-line interface ; destination directory ; logfile parameter ; third party ; ULINK family ; instructions",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec719ee24a5e02d07b26e7", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26e9" ],
      "concepts" : "DAP logger ; connectivity ; PCE ; CoreSight ; Arm Debugger Manual ; tracing ; Support Portal ; targets ; command-line interface ; destination directory ; logfile parameter ; third party ; ULINK family ; instructions",
      "documenttype" : "html",
      "sysindexeddate" : 1667378523000,
      "permanentid" : "ef245c3ddae173c8e4d54e878d73574857fd5524cf652c6987faff67428b",
      "syslanguage" : [ "English" ],
      "itemid" : "63622d4ac7882d1f2d3415fe",
      "transactionid" : 1016330,
      "title" : "How to use the DAP logger tool ",
      "products" : [ "Arm Development Studio", "BOX-DS-01", "BUNDS-KT-00000", "BUNDS-KT-00002", "BUNDS-KT-30010", "BUNDS-KT-30011", "BUNDS-KT-3LE00", "BUNDS-KT-3PE00", "BUNDS-KT-3PE20", "BUNDS-KT-3R5D0", "BUNDS-KT-40010", "BUNDS-KT-40011", "BUNDS-KT-4LE00", "BUNDS-KT-4PE00", "BUNDS-KT-4PE20", "BUNDS-KT-DSHSS", "DS000", "DS100", "DSHSSTP-KT-0352A", "DSTREAM", "DSTREAM-HT", "DSTREAM-PT", "DSTREAM-ST", "DSTRM-KT-0181A", "DSTRM-KT-0181ABP", "DSTRM-KT-HSSTA", "DSTRMPT-KT-0197A", "DSTRMST-KT-0197A", "DSTRMST-KT-0197ABP", "FIT-DS-01", "HBI-0350B", "HCI-0086A", "HCI-0086A-S", "HCI-0087A", "HCI-0087A-S", "HCI-0088A", "HCI-0088A-S", "HCI-0089A", "HCI-0089A-S", "HCI-0090A", "HCI-0090A-S", "HCI-0091A", "HCI-0091A-S", "HCI-0096A", "HCI-0110A-S", "HCI-0111A-S", "HCI-0113A-S", "HDR-148805-01-MICD", "KLMKT-FL-00009", "KLMKT-FL-00011", "KLMKT-FL-00012", "KLMKT-QS-00016", "MSI-0104A", "MSI-0104D", "MSI-0104G", "MSI-0104H", "MSI-0105A", "MSI-0105C", "MSI-0105D", "MSI-0105E", "MSI-0197A", "MSI-0198A", "MSI-0198B", "MSI-0199A", "MSI-0352B", "MSI-0355A", "MSI-0355D", "MSI-0357A", "MSI-0358A", "OM-DS-01", "PSU-0007A", "SL-DS-01" ],
      "date" : 1667378523000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001498:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1667378523595880396,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3821,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001498/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1667378520599,
      "syssize" : 3821,
      "sysdate" : 1667378523000,
      "haslayout" : "1",
      "topparent" : "4949181",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949181,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 252,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
      "document_revision" : "20",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1667378523000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001498/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001498/1-0/?lang=en",
      "modified" : 1667378506000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1667378523595880396,
      "uri" : "https://developer.arm.com/documentation/ka001498/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to use the DAP logger tool",
    "Uri" : "https://developer.arm.com/documentation/ka001498/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001498/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001498/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001498/1-0/en",
    "Excerpt" : "USB:MYDSTREAM For a USB connection with a classic DSTREAM: dbghw_log_client -daplog full -logfile C:\\\\ ... Useful resources The following are useful resources for this KBA: Arm Debugger Manual ...",
    "FirstSentences" : "Article ID: KA001498 Applies To: Arm Development Studio, DSTREAM family Confidentiality: Customer Non-confidential Question How can I use the DAP logger tool? Summary To record Debug Access Port ( ..."
  }, {
    "title" : "[CHI] How does the SN detect if the received read request is a DMT request?",
    "uri" : "https://developer.arm.com/documentation/ka005176/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005176/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005176/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005176/1-0/en",
    "excerpt" : "Article ID: KA005176 Applies To: ACE 5, AHB 5, AMBA 5, AXI 5 Confidentiality: Customer Non- ... It defines the feature that permits the Subordinate Node to send data directly to the ... KBA",
    "firstSentences" : "Article ID: KA005176 Applies To: ACE 5, AHB 5, AMBA 5, AXI 5 Confidentiality: Customer Non-confidential Summary Direct Memory Transfer (DMT) is a bandwidth utilization reduction technique ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "[CHI] How does the SN detect if the received read request is a DMT request? ",
      "document_number" : "ka005176",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5327117",
      "sysurihash" : "X1htt5rU5kðycoTU",
      "urihash" : "X1htt5rU5kðycoTU",
      "sysuri" : "https://developer.arm.com/documentation/ka005176/1-0/en",
      "systransactionid" : 962029,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1662629932000,
      "topparentid" : 5327117,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662629998000,
      "sysconcepts" : "read request ; REQ ; ReturnNID ; CHI ; SrcID ; feature",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "read request ; REQ ; ReturnNID ; CHI ; SrcID ; feature",
      "documenttype" : "html",
      "sysindexeddate" : 1662630038000,
      "permanentid" : "e0247ed5610d4b3519119b6857307d00a1ab426b002c4dd9b37a12f7bcfd",
      "syslanguage" : [ "English" ],
      "itemid" : "6319b86ef72fad1903829016",
      "transactionid" : 962029,
      "title" : "[CHI] How does the SN detect if the received read request is a DMT request? ",
      "products" : [ "AR500" ],
      "date" : 1662630038000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005176:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662630038786312309,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 637,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005176/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662630035993,
      "syssize" : 637,
      "sysdate" : 1662630038000,
      "haslayout" : "1",
      "topparent" : "5327117",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5327117,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 77,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662630038000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005176/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005176/1-0/?lang=en",
      "modified" : 1662629998000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662630038786312309,
      "uri" : "https://developer.arm.com/documentation/ka005176/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "[CHI] How does the SN detect if the received read request is a DMT request?",
    "Uri" : "https://developer.arm.com/documentation/ka005176/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005176/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005176/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005176/1-0/en",
    "Excerpt" : "Article ID: KA005176 Applies To: ACE 5, AHB 5, AMBA 5, AXI 5 Confidentiality: Customer Non- ... It defines the feature that permits the Subordinate Node to send data directly to the ... KBA",
    "FirstSentences" : "Article ID: KA005176 Applies To: ACE 5, AHB 5, AMBA 5, AXI 5 Confidentiality: Customer Non-confidential Summary Direct Memory Transfer (DMT) is a bandwidth utilization reduction technique ..."
  }, {
    "title" : "What is the difference between CSAT and CSAT600?",
    "uri" : "https://developer.arm.com/documentation/ka004592/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004592/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004592/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004592/1-0/en",
    "excerpt" : "Article ID: KA004592 Applies To: Arm Development Studio, DSTREAM family, ULINK2, ULINKpro, ... CSAT and CSAT600 allow users to perform actions through the Debug Access Port (DAP) and ... KBA",
    "firstSentences" : "Article ID: KA004592 Applies To: Arm Development Studio, DSTREAM family, ULINK2, ULINKpro, ULINKpro D Confidentiality: Customer Non-confidential Summary CoreSight Access Tool (CSAT) and CoreSight ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "What is the difference between CSAT and CSAT600? ",
      "document_number" : "ka004592",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4824885",
      "sysurihash" : "HLQpðN3gQD2DMjud",
      "urihash" : "HLQpðN3gQD2DMjud",
      "sysuri" : "https://developer.arm.com/documentation/ka004592/1-0/en",
      "systransactionid" : 995291,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666077883000,
      "topparentid" : 4824885,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666077986000,
      "sysconcepts" : "Access Ports ; CSAT600 ; csat ; CoreSight ; Supported Arm ; targets guide ; party probes ; RealView ICE ; Trace capture ; File download ; Cadence Virtual ; DSTREAM-ST DSTREAM-XT ; Specification ADIv6 ; autodetection ; register-level",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec719ee24a5e02d07b26e7", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26e9", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec71bde24a5e02d07b26ef|5eec71e3e24a5e02d07b26f1", "5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5eec71e3e24a5e02d07b26f1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5eec71e3e24a5e02d07b26f1", "5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec71bde24a5e02d07b26ef|5eec71e3e24a5e02d07b26f3", "5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5eec71e3e24a5e02d07b26f3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5eec71e3e24a5e02d07b26f3", "5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5fbba097cd74e712c4497219", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5fbba097cd74e712c4497219" ],
      "concepts" : "Access Ports ; CSAT600 ; csat ; CoreSight ; Supported Arm ; targets guide ; party probes ; RealView ICE ; Trace capture ; File download ; Cadence Virtual ; DSTREAM-ST DSTREAM-XT ; Specification ADIv6 ; autodetection ; register-level",
      "documenttype" : "html",
      "sysindexeddate" : 1666078033000,
      "permanentid" : "c3b8a610d23b539b5075250cdf67c56416c19c2e391989b6eb8897ef98f2",
      "syslanguage" : [ "English" ],
      "itemid" : "634e55224c59b30b517739f9",
      "transactionid" : 995291,
      "title" : "What is the difference between CSAT and CSAT600? ",
      "products" : [ "Arm Development Studio", "BOX-DS-01", "BUNDS-KT-00000", "BUNDS-KT-00002", "BUNDS-KT-30010", "BUNDS-KT-30011", "BUNDS-KT-3LE00", "BUNDS-KT-3PE00", "BUNDS-KT-3PE20", "BUNDS-KT-3R5D0", "BUNDS-KT-40010", "BUNDS-KT-40011", "BUNDS-KT-4LE00", "BUNDS-KT-4PE00", "BUNDS-KT-4PE20", "BUNDS-KT-DSHSS", "DS000", "DS100", "DSHSSTP-KT-0352A", "DSTREAM", "DSTREAM-HT", "DSTREAM-PT", "DSTREAM-ST", "DSTRM-KT-0181A", "DSTRM-KT-0181ABP", "DSTRM-KT-HSSTA", "DSTRMPT-KT-0197A", "DSTRMST-KT-0197A", "DSTRMST-KT-0197ABP", "FIT-DS-01", "HBI-0350B", "HCI-0086A", "HCI-0086A-S", "HCI-0087A", "HCI-0087A-S", "HCI-0088A", "HCI-0088A-S", "HCI-0089A", "HCI-0089A-S", "HCI-0090A", "HCI-0090A-S", "HCI-0091A", "HCI-0091A-S", "HCI-0096A", "HCI-0110A-S", "HCI-0111A-S", "HCI-0113A-S", "HDR-148805-01-MICD", "KLMKT-FL-00009", "KLMKT-FL-00011", "KLMKT-FL-00012", "KLMKT-QS-00016", "MSI-0104A", "MSI-0104D", "MSI-0104G", "MSI-0104H", "MSI-0105A", "MSI-0105C", "MSI-0105D", "MSI-0105E", "MSI-0197A", "MSI-0198A", "MSI-0198B", "MSI-0199A", "MSI-0352B", "MSI-0355A", "MSI-0355D", "MSI-0357A", "MSI-0358A", "OM-DS-01", "PSU-0007A", "SL-DS-01", "ULA-0005A-BASE", "ULA-0007A", "ULA-0007A-BASE", "ULINK2", "ULINK2-MDL", "ULINKPRO", "ULINKPRO-D" ],
      "date" : 1666078033000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004592:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666078033706477336,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2106,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004592/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666078002078,
      "syssize" : 2106,
      "sysdate" : 1666078033000,
      "haslayout" : "1",
      "topparent" : "4824885",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4824885,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 145,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT", "Tools and Software|Embedded|Debug Probes|ULINK family|ULINK2", "Keil Products|Keil Debug Adapters|ULINK2", "Tools and Software|Keil Products|Keil Debug Adapters|ULINK2", "Keil Products|Keil Debug Adapters", "Tools and Software|Keil Products|Keil Debug Adapters", "Tools and Software|Embedded|Debug Probes|ULINK family|ULINKpro", "Keil Products|Keil Debug Adapters|ULINKpro", "Tools and Software|Keil Products|Keil Debug Adapters|ULINKpro", "Keil Products|Keil Debug Adapters|ULINKpro D", "Tools and Software|Keil Products|Keil Debug Adapters|ULINKpro D" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT", "Tools and Software|Embedded|Debug Probes|ULINK family", "Tools and Software|Embedded|Debug Probes|ULINK family|ULINK2", "Tools and Software|Embedded|Debug Probes|ULINK family|ULINKpro", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil Debug Adapters", "Tools and Software|Keil Products|Keil Debug Adapters|ULINK2", "Tools and Software|Keil Products|Keil Debug Adapters|ULINKpro", "Tools and Software|Keil Products|Keil Debug Adapters|ULINKpro D" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666078033000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004592/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004592/1-0/?lang=en",
      "modified" : 1666077986000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666078033706477336,
      "uri" : "https://developer.arm.com/documentation/ka004592/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the difference between CSAT and CSAT600?",
    "Uri" : "https://developer.arm.com/documentation/ka004592/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004592/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004592/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004592/1-0/en",
    "Excerpt" : "Article ID: KA004592 Applies To: Arm Development Studio, DSTREAM family, ULINK2, ULINKpro, ... CSAT and CSAT600 allow users to perform actions through the Debug Access Port (DAP) and ... KBA",
    "FirstSentences" : "Article ID: KA004592 Applies To: Arm Development Studio, DSTREAM family, ULINK2, ULINKpro, ULINKpro D Confidentiality: Customer Non-confidential Summary CoreSight Access Tool (CSAT) and CoreSight ..."
  }, {
    "title" : "Memory map",
    "uri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Memory-map",
    "printableUri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Memory-map",
    "clickUri" : "https://developer.arm.com/documentation/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Memory-map?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Memory-map",
    "excerpt" : "Memory map The memory map requirements focus on how the system configures the memory map for operating ... These requirements include the following: Requirements for memory address space ...",
    "firstSentences" : "Memory map The memory map requirements focus on how the system configures the memory map for operating system use. These requirements include the following: Requirements for memory address space ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance",
      "uri" : "https://developer.arm.com/documentation/102858/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102858/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance Version 1.0 Release information Issue Date Confidentiality Change 0100 2 September 2022 Non-Confidential First release This ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance ",
        "document_number" : "102858",
        "document_version" : "0100",
        "content_type" : "Integration Guide",
        "systopparent" : "5262667",
        "sysurihash" : "32R2x0BGibDhS1aw",
        "urihash" : "32R2x0BGibDhS1aw",
        "sysuri" : "https://developer.arm.com/documentation/102858/0100/en",
        "systransactionid" : 955104,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1662076800000,
        "topparentid" : 5262667,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662110988000,
        "sysconcepts" : "documentation ; arm ; express ; reference ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|5fb4335acd74e712c44971fe|5fb4342ecd74e712c4497203" ],
        "concepts" : "documentation ; arm ; express ; reference ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1662111045000,
        "permanentid" : "a9ceeaf73d43d7ee3c971ce54054b8dbcd6c0fd4eb050e33160a0d4e58fc",
        "syslanguage" : [ "English" ],
        "itemid" : "6311cd0cf72fad1903828e38",
        "transactionid" : 955104,
        "title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance ",
        "products" : [ "BSA" ],
        "date" : 1662111045000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "102858:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662111045930668533,
        "navigationhierarchiescontenttype" : "Integration Guide",
        "size" : 4392,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662111023059,
        "syssize" : 4392,
        "sysdate" : 1662111045000,
        "haslayout" : "1",
        "topparent" : "5262667",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5262667,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide outlines the IP and system integration steps needed to develop an SoC that is BSA compliant and suitable for SystemReady certification.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|Certification|BSA" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|Certification", "Architectures|System Architecture|SystemReady|Certification|BSA" ],
        "document_revision" : "0100",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662111045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102858/0100/?lang=en",
        "modified" : 1662110988000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662111045930668533,
        "uri" : "https://developer.arm.com/documentation/102858/0100/en",
        "syscollection" : "default"
      },
      "Title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance",
      "Uri" : "https://developer.arm.com/documentation/102858/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102858/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance Version 1.0 Release information Issue Date Confidentiality Change 0100 2 September 2022 Non-Confidential First release This ..."
    },
    "childResults" : [ {
      "title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance",
      "uri" : "https://developer.arm.com/documentation/102858/0100/en/pdf/systemready_pre-silicon_reference_guide_bsa_integration_and_compliance_102858_0100_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102858/0100/en/pdf/systemready_pre-silicon_reference_guide_bsa_integration_and_compliance_102858_0100_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/6311cd0df72fad1903828e6a",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en/pdf/systemready_pre-silicon_reference_guide_bsa_integration_and_compliance_102858_0100_en.pdf",
      "excerpt" : "Date ... Non-Conﬁdential Page 2 of 35 ... Document ID: 102858_0100_en Version 1.0 ... All rights reserved. ... Please follow Arm’s trademark usage guidelines at https://www.arm.com/company/ ...",
      "firstSentences" : "SystemReady Pre-Silicon Reference Guide Version 1.0 BSA integration and compliance Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102858_0100_en",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance",
        "uri" : "https://developer.arm.com/documentation/102858/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102858/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance Version 1.0 Release information Issue Date Confidentiality Change 0100 2 September 2022 Non-Confidential First release This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance ",
          "document_number" : "102858",
          "document_version" : "0100",
          "content_type" : "Integration Guide",
          "systopparent" : "5262667",
          "sysurihash" : "32R2x0BGibDhS1aw",
          "urihash" : "32R2x0BGibDhS1aw",
          "sysuri" : "https://developer.arm.com/documentation/102858/0100/en",
          "systransactionid" : 955104,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1662076800000,
          "topparentid" : 5262667,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1662110988000,
          "sysconcepts" : "documentation ; arm ; express ; reference ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|5fb4335acd74e712c44971fe|5fb4342ecd74e712c4497203" ],
          "concepts" : "documentation ; arm ; express ; reference ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1662111045000,
          "permanentid" : "a9ceeaf73d43d7ee3c971ce54054b8dbcd6c0fd4eb050e33160a0d4e58fc",
          "syslanguage" : [ "English" ],
          "itemid" : "6311cd0cf72fad1903828e38",
          "transactionid" : 955104,
          "title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance ",
          "products" : [ "BSA" ],
          "date" : 1662111045000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Computer architecture" ],
          "document_id" : "102858:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
          "audience" : [ "Silicon Specialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662111045930668533,
          "navigationhierarchiescontenttype" : "Integration Guide",
          "size" : 4392,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662111023059,
          "syssize" : 4392,
          "sysdate" : 1662111045000,
          "haslayout" : "1",
          "topparent" : "5262667",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5262667,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "This guide outlines the IP and system integration steps needed to develop an SoC that is BSA compliant and suitable for SystemReady certification.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|Certification|BSA" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|Certification", "Architectures|System Architecture|SystemReady|Certification|BSA" ],
          "document_revision" : "0100",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662111045000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102858/0100/?lang=en",
          "modified" : 1662110988000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1662111045930668533,
          "uri" : "https://developer.arm.com/documentation/102858/0100/en",
          "syscollection" : "default"
        },
        "Title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance",
        "Uri" : "https://developer.arm.com/documentation/102858/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102858/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance Version 1.0 Release information Issue Date Confidentiality Change 0100 2 September 2022 Non-Confidential First release This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance ",
        "document_number" : "102858",
        "document_version" : "0100",
        "content_type" : "Integration Guide",
        "systopparent" : "5262667",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "9oKiCBH3UHoKP2oH",
        "urihash" : "9oKiCBH3UHoKP2oH",
        "sysuri" : "https://developer.arm.com/documentation/102858/0100/en/pdf/systemready_pre-silicon_reference_guide_bsa_integration_and_compliance_102858_0100_en.pdf",
        "keywords" : "83de8a9, SystemReady",
        "systransactionid" : 955105,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1662076800000,
        "topparentid" : 5262667,
        "numberofpages" : 35,
        "sysconcepts" : "SBSA ; implementations ; hypervisors ; peripherals ; capabilities ; compliance testing ; BSA ; functionality ; PCIe controllers ; address translations ; system architecture ; silicon vendors ; arm ; IP components ; hardware ; SystemReady",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|5fb4335acd74e712c44971fe|5fb4342ecd74e712c4497203" ],
        "attachmentparentid" : 5262667,
        "parentitem" : "6311cd0cf72fad1903828e38",
        "concepts" : "SBSA ; implementations ; hypervisors ; peripherals ; capabilities ; compliance testing ; BSA ; functionality ; PCIe controllers ; address translations ; system architecture ; silicon vendors ; arm ; IP components ; hardware ; SystemReady",
        "documenttype" : "pdf",
        "isattachment" : "5262667",
        "sysindexeddate" : 1662111048000,
        "permanentid" : "7c9b23783b33cc77107211278dcc88aafcdf0aeebdec71312a525eafb6e1",
        "syslanguage" : [ "English" ],
        "itemid" : "6311cd0df72fad1903828e6a",
        "transactionid" : 955105,
        "title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance ",
        "subject" : "This guide outlines the IP and system integration steps needed to develop an SoC that is BSA compliant and suitable for SystemReady certification.",
        "date" : 1662111048000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102858:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662111048030084614,
        "sysisattachment" : "5262667",
        "navigationhierarchiescontenttype" : "Integration Guide",
        "sysattachmentparentid" : 5262667,
        "size" : 520423,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/6311cd0df72fad1903828e6a",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662111025328,
        "syssubject" : "This guide outlines the IP and system integration steps needed to develop an SoC that is BSA compliant and suitable for SystemReady certification.",
        "syssize" : 520423,
        "sysdate" : 1662111048000,
        "topparent" : "5262667",
        "author" : "Arm Ltd.",
        "label_version" : "1.0",
        "systopparentid" : 5262667,
        "content_description" : "This guide outlines the IP and system integration steps needed to develop an SoC that is BSA compliant and suitable for SystemReady certification.",
        "wordcount" : 1344,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|Certification|BSA" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|Certification", "Architectures|System Architecture|SystemReady|Certification|BSA" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662111048000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/6311cd0df72fad1903828e6a",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662111048030084614,
        "uri" : "https://developer.arm.com/documentation/102858/0100/en/pdf/systemready_pre-silicon_reference_guide_bsa_integration_and_compliance_102858_0100_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance",
      "Uri" : "https://developer.arm.com/documentation/102858/0100/en/pdf/systemready_pre-silicon_reference_guide_bsa_integration_and_compliance_102858_0100_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102858/0100/en/pdf/systemready_pre-silicon_reference_guide_bsa_integration_and_compliance_102858_0100_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/6311cd0df72fad1903828e6a",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en/pdf/systemready_pre-silicon_reference_guide_bsa_integration_and_compliance_102858_0100_en.pdf",
      "Excerpt" : "Date ... Non-Conﬁdential Page 2 of 35 ... Document ID: 102858_0100_en Version 1.0 ... All rights reserved. ... Please follow Arm’s trademark usage guidelines at https://www.arm.com/company/ ...",
      "FirstSentences" : "SystemReady Pre-Silicon Reference Guide Version 1.0 BSA integration and compliance Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102858_0100_en"
    }, {
      "title" : "Clock and timer subsystem",
      "uri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Clock-and-timer-subsystem",
      "printableUri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Clock-and-timer-subsystem",
      "clickUri" : "https://developer.arm.com/documentation/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Clock-and-timer-subsystem?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Clock-and-timer-subsystem",
      "excerpt" : "Clock and timer subsystem The BSA defines requirements for system counters using the Arm Generic Timer, ... There are also requirements for a system wakeup timer that can be used when the PE ...",
      "firstSentences" : "Clock and timer subsystem The BSA defines requirements for system counters using the Arm Generic Timer, including its minimum frequency, roll-over period, and counter bits length. There are also ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance",
        "uri" : "https://developer.arm.com/documentation/102858/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102858/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance Version 1.0 Release information Issue Date Confidentiality Change 0100 2 September 2022 Non-Confidential First release This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance ",
          "document_number" : "102858",
          "document_version" : "0100",
          "content_type" : "Integration Guide",
          "systopparent" : "5262667",
          "sysurihash" : "32R2x0BGibDhS1aw",
          "urihash" : "32R2x0BGibDhS1aw",
          "sysuri" : "https://developer.arm.com/documentation/102858/0100/en",
          "systransactionid" : 955104,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1662076800000,
          "topparentid" : 5262667,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1662110988000,
          "sysconcepts" : "documentation ; arm ; express ; reference ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|5fb4335acd74e712c44971fe|5fb4342ecd74e712c4497203" ],
          "concepts" : "documentation ; arm ; express ; reference ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1662111045000,
          "permanentid" : "a9ceeaf73d43d7ee3c971ce54054b8dbcd6c0fd4eb050e33160a0d4e58fc",
          "syslanguage" : [ "English" ],
          "itemid" : "6311cd0cf72fad1903828e38",
          "transactionid" : 955104,
          "title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance ",
          "products" : [ "BSA" ],
          "date" : 1662111045000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Computer architecture" ],
          "document_id" : "102858:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
          "audience" : [ "Silicon Specialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662111045930668533,
          "navigationhierarchiescontenttype" : "Integration Guide",
          "size" : 4392,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662111023059,
          "syssize" : 4392,
          "sysdate" : 1662111045000,
          "haslayout" : "1",
          "topparent" : "5262667",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5262667,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "This guide outlines the IP and system integration steps needed to develop an SoC that is BSA compliant and suitable for SystemReady certification.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|Certification|BSA" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|Certification", "Architectures|System Architecture|SystemReady|Certification|BSA" ],
          "document_revision" : "0100",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662111045000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102858/0100/?lang=en",
          "modified" : 1662110988000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1662111045930668533,
          "uri" : "https://developer.arm.com/documentation/102858/0100/en",
          "syscollection" : "default"
        },
        "Title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance",
        "Uri" : "https://developer.arm.com/documentation/102858/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102858/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance Version 1.0 Release information Issue Date Confidentiality Change 0100 2 September 2022 Non-Confidential First release This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Clock and timer subsystem ",
        "document_number" : "102858",
        "document_version" : "0100",
        "content_type" : "Integration Guide",
        "systopparent" : "5262667",
        "sysurihash" : "wzñx4O4U5CiUII1I",
        "urihash" : "wzñx4O4U5CiUII1I",
        "sysuri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Clock-and-timer-subsystem",
        "systransactionid" : 955105,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1662076800000,
        "topparentid" : 5262667,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662110988000,
        "sysconcepts" : "timers ; counters ; memory mappings ; register frame ; roll-over period ; minimum frequency ; Clock",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|5fb4335acd74e712c44971fe|5fb4342ecd74e712c4497203" ],
        "attachmentparentid" : 5262667,
        "parentitem" : "6311cd0cf72fad1903828e38",
        "concepts" : "timers ; counters ; memory mappings ; register frame ; roll-over period ; minimum frequency ; Clock",
        "documenttype" : "html",
        "isattachment" : "5262667",
        "sysindexeddate" : 1662111047000,
        "permanentid" : "69d6448ab2ac99b66231be27648bc5654f3022af2778174938140321551a",
        "syslanguage" : [ "English" ],
        "itemid" : "6311cd0cf72fad1903828e45",
        "transactionid" : 955105,
        "title" : "Clock and timer subsystem ",
        "products" : [ "BSA" ],
        "date" : 1662111047000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "102858:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662111047067126619,
        "sysisattachment" : "5262667",
        "navigationhierarchiescontenttype" : "Integration Guide",
        "sysattachmentparentid" : 5262667,
        "size" : 428,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Clock-and-timer-subsystem?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662111023059,
        "syssize" : 428,
        "sysdate" : 1662111047000,
        "haslayout" : "1",
        "topparent" : "5262667",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5262667,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide outlines the IP and system integration steps needed to develop an SoC that is BSA compliant and suitable for SystemReady certification.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|Certification|BSA" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|Certification", "Architectures|System Architecture|SystemReady|Certification|BSA" ],
        "document_revision" : "0100",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662111047000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Clock-and-timer-subsystem?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Clock-and-timer-subsystem?lang=en",
        "modified" : 1662110988000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662111047067126619,
        "uri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Clock-and-timer-subsystem",
        "syscollection" : "default"
      },
      "Title" : "Clock and timer subsystem",
      "Uri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Clock-and-timer-subsystem",
      "PrintableUri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Clock-and-timer-subsystem",
      "ClickUri" : "https://developer.arm.com/documentation/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Clock-and-timer-subsystem?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Clock-and-timer-subsystem",
      "Excerpt" : "Clock and timer subsystem The BSA defines requirements for system counters using the Arm Generic Timer, ... There are also requirements for a system wakeup timer that can be used when the PE ...",
      "FirstSentences" : "Clock and timer subsystem The BSA defines requirements for system counters using the Arm Generic Timer, including its minimum frequency, roll-over period, and counter bits length. There are also ..."
    }, {
      "title" : "Interrupt controller",
      "uri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Interrupt-controller",
      "printableUri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Interrupt-controller",
      "clickUri" : "https://developer.arm.com/documentation/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Interrupt-controller?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Interrupt-controller",
      "excerpt" : "Interrupt controller The BSA requirements for interrupt controllers include: Requirements of standard ... J (GICv2m compatibility in a GICv3 system) Interrupt controller 83de8a9SystemReady",
      "firstSentences" : "Interrupt controller The BSA requirements for interrupt controllers include: Requirements of standard interrupt controllers, including GICv2, GICv2m, GICv3, and GICv3+ITS, depending on the number ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance",
        "uri" : "https://developer.arm.com/documentation/102858/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102858/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance Version 1.0 Release information Issue Date Confidentiality Change 0100 2 September 2022 Non-Confidential First release This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance ",
          "document_number" : "102858",
          "document_version" : "0100",
          "content_type" : "Integration Guide",
          "systopparent" : "5262667",
          "sysurihash" : "32R2x0BGibDhS1aw",
          "urihash" : "32R2x0BGibDhS1aw",
          "sysuri" : "https://developer.arm.com/documentation/102858/0100/en",
          "systransactionid" : 955104,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1662076800000,
          "topparentid" : 5262667,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1662110988000,
          "sysconcepts" : "documentation ; arm ; express ; reference ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|5fb4335acd74e712c44971fe|5fb4342ecd74e712c4497203" ],
          "concepts" : "documentation ; arm ; express ; reference ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1662111045000,
          "permanentid" : "a9ceeaf73d43d7ee3c971ce54054b8dbcd6c0fd4eb050e33160a0d4e58fc",
          "syslanguage" : [ "English" ],
          "itemid" : "6311cd0cf72fad1903828e38",
          "transactionid" : 955104,
          "title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance ",
          "products" : [ "BSA" ],
          "date" : 1662111045000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Computer architecture" ],
          "document_id" : "102858:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
          "audience" : [ "Silicon Specialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662111045930668533,
          "navigationhierarchiescontenttype" : "Integration Guide",
          "size" : 4392,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662111023059,
          "syssize" : 4392,
          "sysdate" : 1662111045000,
          "haslayout" : "1",
          "topparent" : "5262667",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5262667,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "This guide outlines the IP and system integration steps needed to develop an SoC that is BSA compliant and suitable for SystemReady certification.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|Certification|BSA" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|Certification", "Architectures|System Architecture|SystemReady|Certification|BSA" ],
          "document_revision" : "0100",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662111045000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102858/0100/?lang=en",
          "modified" : 1662110988000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1662111045930668533,
          "uri" : "https://developer.arm.com/documentation/102858/0100/en",
          "syscollection" : "default"
        },
        "Title" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance",
        "Uri" : "https://developer.arm.com/documentation/102858/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102858/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102858/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "SystemReady Pre-Silicon Reference Guide BSA integration and compliance Version 1.0 Release information Issue Date Confidentiality Change 0100 2 September 2022 Non-Confidential First release This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Interrupt controller ",
        "document_number" : "102858",
        "document_version" : "0100",
        "content_type" : "Integration Guide",
        "systopparent" : "5262667",
        "sysurihash" : "isNrHW6GñKjqNqV6",
        "urihash" : "isNrHW6GñKjqNqV6",
        "sysuri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Interrupt-controller",
        "systransactionid" : 955105,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1662076800000,
        "topparentid" : 5262667,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662110988000,
        "sysconcepts" : "GICv3 ; controllers ; GICv2m ; PCIe ; supports ; GIC rules ; security states ; SPI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|5fb4335acd74e712c44971fe|5fb4342ecd74e712c4497203" ],
        "attachmentparentid" : 5262667,
        "parentitem" : "6311cd0cf72fad1903828e38",
        "concepts" : "GICv3 ; controllers ; GICv2m ; PCIe ; supports ; GIC rules ; security states ; SPI",
        "documenttype" : "html",
        "isattachment" : "5262667",
        "sysindexeddate" : 1662111047000,
        "permanentid" : "8b412229f0f023b3c713756d50121e3ab8a9d4973a15031e83f4b508cd5b",
        "syslanguage" : [ "English" ],
        "itemid" : "6311cd0cf72fad1903828e42",
        "transactionid" : 955105,
        "title" : "Interrupt controller ",
        "products" : [ "BSA" ],
        "date" : 1662111047000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Computer architecture" ],
        "document_id" : "102858:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662111047033483878,
        "sysisattachment" : "5262667",
        "navigationhierarchiescontenttype" : "Integration Guide",
        "sysattachmentparentid" : 5262667,
        "size" : 584,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Interrupt-controller?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662111023059,
        "syssize" : 584,
        "sysdate" : 1662111047000,
        "haslayout" : "1",
        "topparent" : "5262667",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5262667,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This guide outlines the IP and system integration steps needed to develop an SoC that is BSA compliant and suitable for SystemReady certification.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|Certification|BSA" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|Certification", "Architectures|System Architecture|SystemReady|Certification|BSA" ],
        "document_revision" : "0100",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662111047000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Interrupt-controller?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Interrupt-controller?lang=en",
        "modified" : 1662110988000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662111047033483878,
        "uri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Interrupt-controller",
        "syscollection" : "default"
      },
      "Title" : "Interrupt controller",
      "Uri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Interrupt-controller",
      "PrintableUri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Interrupt-controller",
      "ClickUri" : "https://developer.arm.com/documentation/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Interrupt-controller?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Interrupt-controller",
      "Excerpt" : "Interrupt controller The BSA requirements for interrupt controllers include: Requirements of standard ... J (GICv2m compatibility in a GICv3 system) Interrupt controller 83de8a9SystemReady",
      "FirstSentences" : "Interrupt controller The BSA requirements for interrupt controllers include: Requirements of standard interrupt controllers, including GICv2, GICv2m, GICv3, and GICv3+ITS, depending on the number ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Memory map ",
      "document_number" : "102858",
      "document_version" : "0100",
      "content_type" : "Integration Guide",
      "systopparent" : "5262667",
      "sysurihash" : "Bfpb8PZVYw3ð1Ny6",
      "urihash" : "Bfpb8PZVYw3ð1Ny6",
      "sysuri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Memory-map",
      "systransactionid" : 955105,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1662076800000,
      "topparentid" : 5262667,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662110988000,
      "sysconcepts" : "memory ; address spaces ; accesses ; requesters ; SMMU ; Secure ; Non-secure",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|5fb4335acd74e712c44971fe|5fb4342ecd74e712c4497203" ],
      "attachmentparentid" : 5262667,
      "parentitem" : "6311cd0cf72fad1903828e38",
      "concepts" : "memory ; address spaces ; accesses ; requesters ; SMMU ; Secure ; Non-secure",
      "documenttype" : "html",
      "isattachment" : "5262667",
      "sysindexeddate" : 1662111048000,
      "permanentid" : "d76ed3fdf9fd9abe57c151920b67836d6d459e6b26746e1c395dfe43341b",
      "syslanguage" : [ "English" ],
      "itemid" : "6311cd0cf72fad1903828e41",
      "transactionid" : 955105,
      "title" : "Memory map ",
      "products" : [ "BSA" ],
      "date" : 1662111048000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Computer architecture" ],
      "document_id" : "102858:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
      "audience" : [ "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662111048419516210,
      "sysisattachment" : "5262667",
      "navigationhierarchiescontenttype" : "Integration Guide",
      "sysattachmentparentid" : 5262667,
      "size" : 462,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Memory-map?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662111023059,
      "syssize" : 462,
      "sysdate" : 1662111048000,
      "haslayout" : "1",
      "topparent" : "5262667",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262667,
      "navigationhierarchiescategories" : [ "Architecture products" ],
      "content_description" : "This guide outlines the IP and system integration steps needed to develop an SoC that is BSA compliant and suitable for SystemReady certification.",
      "wordcount" : 36,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|Certification|BSA" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|Certification", "Architectures|System Architecture|SystemReady|Certification|BSA" ],
      "document_revision" : "0100",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662111048000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Memory-map?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Memory-map?lang=en",
      "modified" : 1662110988000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662111048419516210,
      "uri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Memory-map",
      "syscollection" : "default"
    },
    "Title" : "Memory map",
    "Uri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Memory-map",
    "PrintableUri" : "https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Memory-map",
    "ClickUri" : "https://developer.arm.com/documentation/102858/0100/BSA-and-SBSA-overview/BSA-requirements-summary/Memory-map?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102858/0100/en/BSA-and-SBSA-overview/BSA-requirements-summary/Memory-map",
    "Excerpt" : "Memory map The memory map requirements focus on how the system configures the memory map for operating ... These requirements include the following: Requirements for memory address space ...",
    "FirstSentences" : "Memory map The memory map requirements focus on how the system configures the memory map for operating system use. These requirements include the following: Requirements for memory address space ..."
  }, {
    "title" : "Arm Virtual Hardware Features Knowledge Base Article",
    "uri" : "https://developer.arm.com/documentation/107675/0100/en/pdf/arm_virtual_hardware_features_knowledge_base_article_107675_0100_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107675/0100/en/pdf/arm_virtual_hardware_features_knowledge_base_article_107675_0100_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/636d2a01c7882d1f2d34192b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en/pdf/arm_virtual_hardware_features_knowledge_base_article_107675_0100_01_en.pdf",
    "excerpt" : "Document ID: 107675_0100_01_en ... English version of the Agreement shall prevail. ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
    "firstSentences" : "Arm Virtual Hardware Features Version 1.0 Knowledge Base Article Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 107675_0100_01_en Arm Virtual ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Virtual Hardware Features Knowledge Base Article",
      "uri" : "https://developer.arm.com/documentation/107675/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/107675/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm Virtual Hardware Features Knowledge Base Article Version 1.0 Release information Issue Date Confidentiality Change 0100-01 9 November 2022 Non-Confidential First release This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Virtual Hardware Features Knowledge Base Article ",
        "document_number" : "107675",
        "document_version" : "0100",
        "content_type" : "Knowledge Base Article",
        "systopparent" : "5348171",
        "sysurihash" : "wvAVyn9VxaGXNB7E",
        "urihash" : "wvAVyn9VxaGXNB7E",
        "sysuri" : "https://developer.arm.com/documentation/107675/0100/en",
        "systransactionid" : 1028071,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1667952000000,
        "topparentid" : 5348171,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668098556000,
        "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "61fd03fc64f5eb34d83f5c02", "5eec70d4e24a5e02d07b26b4|61fd03fc64f5eb34d83f5c02" ],
        "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1668098592000,
        "permanentid" : "ffe9b4d6bcc455b3882a566f3c63ba684135e5bc9200727929348293557d",
        "syslanguage" : [ "English" ],
        "itemid" : "636d29fcc7882d1f2d341904",
        "transactionid" : 1028071,
        "title" : "Arm Virtual Hardware Features Knowledge Base Article ",
        "products" : [ "Arm Virtual Hardware" ],
        "date" : 1668098592000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Arm Virtual Hardware", "IoT", "CI/CD", "DevOps", "MLOps" ],
        "document_id" : "107675:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668098592272518260,
        "navigationhierarchiescontenttype" : "Knowledge Base Article",
        "size" : 4367,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668098585390,
        "syssize" : 4367,
        "sysdate" : 1668098592000,
        "haslayout" : "1",
        "topparent" : "5348171",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5348171,
        "navigationhierarchiescategories" : [ "Tools and Software products", "IoT" ],
        "content_description" : "This article describes the different features of Arm Virtual Hardware.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Arm Virtual Hardware", "Tools and Software|Arm Virtual Hardware" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Arm Virtual Hardware" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668098592000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107675/0100/?lang=en",
        "modified" : 1668098556000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668098592272518260,
        "uri" : "https://developer.arm.com/documentation/107675/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Virtual Hardware Features Knowledge Base Article",
      "Uri" : "https://developer.arm.com/documentation/107675/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107675/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm Virtual Hardware Features Knowledge Base Article Version 1.0 Release information Issue Date Confidentiality Change 0100-01 9 November 2022 Non-Confidential First release This document is ..."
    },
    "childResults" : [ {
      "title" : "Connect to Wi-Fi on the Raspberry Pi 4",
      "uri" : "https://developer.arm.com/documentation/107675/0100/en/Connect-to-Wi-Fi-on-the-Raspberry-Pi-4",
      "printableUri" : "https://developer.arm.com/documentation/107675/0100/en/Connect-to-Wi-Fi-on-the-Raspberry-Pi-4",
      "clickUri" : "https://developer.arm.com/documentation/107675/0100/Connect-to-Wi-Fi-on-the-Raspberry-Pi-4?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en/Connect-to-Wi-Fi-on-the-Raspberry-Pi-4",
      "excerpt" : "Figure 6. ... Figure 9. ... Zero packet loss After the test, you can bring the ethernet interface back up. sudo ifconfig eth0 up Connect to Wi-Fi on the Raspberry Pi 4 472ff9eArm Virtual ...",
      "firstSentences" : "Connect to Wi-Fi on the Raspberry Pi 4 The virtual Raspberry Pi 4 board connects by default over the ethernet interface. To set up a connection over Wi-Fi, perform the following: Create a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Virtual Hardware Features Knowledge Base Article",
        "uri" : "https://developer.arm.com/documentation/107675/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/107675/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Virtual Hardware Features Knowledge Base Article Version 1.0 Release information Issue Date Confidentiality Change 0100-01 9 November 2022 Non-Confidential First release This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Virtual Hardware Features Knowledge Base Article ",
          "document_number" : "107675",
          "document_version" : "0100",
          "content_type" : "Knowledge Base Article",
          "systopparent" : "5348171",
          "sysurihash" : "wvAVyn9VxaGXNB7E",
          "urihash" : "wvAVyn9VxaGXNB7E",
          "sysuri" : "https://developer.arm.com/documentation/107675/0100/en",
          "systransactionid" : 1028071,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1667952000000,
          "topparentid" : 5348171,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1668098556000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "61fd03fc64f5eb34d83f5c02", "5eec70d4e24a5e02d07b26b4|61fd03fc64f5eb34d83f5c02" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668098592000,
          "permanentid" : "ffe9b4d6bcc455b3882a566f3c63ba684135e5bc9200727929348293557d",
          "syslanguage" : [ "English" ],
          "itemid" : "636d29fcc7882d1f2d341904",
          "transactionid" : 1028071,
          "title" : "Arm Virtual Hardware Features Knowledge Base Article ",
          "products" : [ "Arm Virtual Hardware" ],
          "date" : 1668098592000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Arm Virtual Hardware", "IoT", "CI/CD", "DevOps", "MLOps" ],
          "document_id" : "107675:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668098592272518260,
          "navigationhierarchiescontenttype" : "Knowledge Base Article",
          "size" : 4367,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668098585390,
          "syssize" : 4367,
          "sysdate" : 1668098592000,
          "haslayout" : "1",
          "topparent" : "5348171",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5348171,
          "navigationhierarchiescategories" : [ "Tools and Software products", "IoT" ],
          "content_description" : "This article describes the different features of Arm Virtual Hardware.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Arm Virtual Hardware", "Tools and Software|Arm Virtual Hardware" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Arm Virtual Hardware" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668098592000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/107675/0100/?lang=en",
          "modified" : 1668098556000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668098592272518260,
          "uri" : "https://developer.arm.com/documentation/107675/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Virtual Hardware Features Knowledge Base Article",
        "Uri" : "https://developer.arm.com/documentation/107675/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/107675/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Virtual Hardware Features Knowledge Base Article Version 1.0 Release information Issue Date Confidentiality Change 0100-01 9 November 2022 Non-Confidential First release This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Connect to Wi-Fi on the Raspberry Pi 4 ",
        "document_number" : "107675",
        "document_version" : "0100",
        "content_type" : "Knowledge Base Article",
        "systopparent" : "5348171",
        "sysurihash" : "6iogEitñQmJOJvAy",
        "urihash" : "6iogEitñQmJOJvAy",
        "sysuri" : "https://developer.arm.com/documentation/107675/0100/en/Connect-to-Wi-Fi-on-the-Raspberry-Pi-4",
        "systransactionid" : 1028071,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1667952000000,
        "topparentid" : 5348171,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668098556000,
        "sysconcepts" : "ethernet interface ; Raspberry Pi ; Wi-Fi ; connection ; packet loss ; show wlan0 ; IPv6 ; reboot ; ifconfig eth0 ; public domain ; local-link auto ; coutry confirmation ; u201D firmware ; passphrase ; credentials",
        "navigationhierarchies" : [ "61fd03fc64f5eb34d83f5c02", "5eec70d4e24a5e02d07b26b4|61fd03fc64f5eb34d83f5c02" ],
        "attachmentparentid" : 5348171,
        "parentitem" : "636d29fcc7882d1f2d341904",
        "concepts" : "ethernet interface ; Raspberry Pi ; Wi-Fi ; connection ; packet loss ; show wlan0 ; IPv6 ; reboot ; ifconfig eth0 ; public domain ; local-link auto ; coutry confirmation ; u201D firmware ; passphrase ; credentials",
        "documenttype" : "html",
        "isattachment" : "5348171",
        "sysindexeddate" : 1668098593000,
        "permanentid" : "a3b947c32b9fe1e7fea42c21a4b211ce36e3ba1e42b5b165778aaa088362",
        "syslanguage" : [ "English" ],
        "itemid" : "636d29fec7882d1f2d34190e",
        "transactionid" : 1028071,
        "title" : "Connect to Wi-Fi on the Raspberry Pi 4 ",
        "products" : [ "Arm Virtual Hardware" ],
        "date" : 1668098593000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Arm Virtual Hardware", "IoT", "CI/CD", "DevOps", "MLOps" ],
        "document_id" : "107675:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668098593243263486,
        "sysisattachment" : "5348171",
        "navigationhierarchiescontenttype" : "Knowledge Base Article",
        "sysattachmentparentid" : 5348171,
        "size" : 1578,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107675/0100/Connect-to-Wi-Fi-on-the-Raspberry-Pi-4?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668098585390,
        "syssize" : 1578,
        "sysdate" : 1668098593000,
        "haslayout" : "1",
        "topparent" : "5348171",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5348171,
        "navigationhierarchiescategories" : [ "Tools and Software products", "IoT" ],
        "content_description" : "This article describes the different features of Arm Virtual Hardware.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Arm Virtual Hardware", "Tools and Software|Arm Virtual Hardware" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Arm Virtual Hardware" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668098593000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107675/0100/Connect-to-Wi-Fi-on-the-Raspberry-Pi-4?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107675/0100/Connect-to-Wi-Fi-on-the-Raspberry-Pi-4?lang=en",
        "modified" : 1668098556000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668098593243263486,
        "uri" : "https://developer.arm.com/documentation/107675/0100/en/Connect-to-Wi-Fi-on-the-Raspberry-Pi-4",
        "syscollection" : "default"
      },
      "Title" : "Connect to Wi-Fi on the Raspberry Pi 4",
      "Uri" : "https://developer.arm.com/documentation/107675/0100/en/Connect-to-Wi-Fi-on-the-Raspberry-Pi-4",
      "PrintableUri" : "https://developer.arm.com/documentation/107675/0100/en/Connect-to-Wi-Fi-on-the-Raspberry-Pi-4",
      "ClickUri" : "https://developer.arm.com/documentation/107675/0100/Connect-to-Wi-Fi-on-the-Raspberry-Pi-4?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en/Connect-to-Wi-Fi-on-the-Raspberry-Pi-4",
      "Excerpt" : "Figure 6. ... Figure 9. ... Zero packet loss After the test, you can bring the ethernet interface back up. sudo ifconfig eth0 up Connect to Wi-Fi on the Raspberry Pi 4 472ff9eArm Virtual ...",
      "FirstSentences" : "Connect to Wi-Fi on the Raspberry Pi 4 The virtual Raspberry Pi 4 board connects by default over the ethernet interface. To set up a connection over Wi-Fi, perform the following: Create a ..."
    }, {
      "title" : "Connect to your virtual devices",
      "uri" : "https://developer.arm.com/documentation/107675/0100/en/Connect-to-your-virtual-devices",
      "printableUri" : "https://developer.arm.com/documentation/107675/0100/en/Connect-to-your-virtual-devices",
      "clickUri" : "https://developer.arm.com/documentation/107675/0100/Connect-to-your-virtual-devices?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en/Connect-to-your-virtual-devices",
      "excerpt" : "Make sure you\\u2019re connecting to the right profile for your project, and that at least one device in your project is On. ... Connect to your virtual devices 472ff9eArm Virtual Hardware",
      "firstSentences" : "Connect to your virtual devices You can connect to your virtual devices via a few methods. Connect via VPN For security, some connections require that you first connect to the virtual device via VPN.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Virtual Hardware Features Knowledge Base Article",
        "uri" : "https://developer.arm.com/documentation/107675/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/107675/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Virtual Hardware Features Knowledge Base Article Version 1.0 Release information Issue Date Confidentiality Change 0100-01 9 November 2022 Non-Confidential First release This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Virtual Hardware Features Knowledge Base Article ",
          "document_number" : "107675",
          "document_version" : "0100",
          "content_type" : "Knowledge Base Article",
          "systopparent" : "5348171",
          "sysurihash" : "wvAVyn9VxaGXNB7E",
          "urihash" : "wvAVyn9VxaGXNB7E",
          "sysuri" : "https://developer.arm.com/documentation/107675/0100/en",
          "systransactionid" : 1028071,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1667952000000,
          "topparentid" : 5348171,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1668098556000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "61fd03fc64f5eb34d83f5c02", "5eec70d4e24a5e02d07b26b4|61fd03fc64f5eb34d83f5c02" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668098592000,
          "permanentid" : "ffe9b4d6bcc455b3882a566f3c63ba684135e5bc9200727929348293557d",
          "syslanguage" : [ "English" ],
          "itemid" : "636d29fcc7882d1f2d341904",
          "transactionid" : 1028071,
          "title" : "Arm Virtual Hardware Features Knowledge Base Article ",
          "products" : [ "Arm Virtual Hardware" ],
          "date" : 1668098592000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Arm Virtual Hardware", "IoT", "CI/CD", "DevOps", "MLOps" ],
          "document_id" : "107675:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668098592272518260,
          "navigationhierarchiescontenttype" : "Knowledge Base Article",
          "size" : 4367,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668098585390,
          "syssize" : 4367,
          "sysdate" : 1668098592000,
          "haslayout" : "1",
          "topparent" : "5348171",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5348171,
          "navigationhierarchiescategories" : [ "Tools and Software products", "IoT" ],
          "content_description" : "This article describes the different features of Arm Virtual Hardware.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Arm Virtual Hardware", "Tools and Software|Arm Virtual Hardware" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Arm Virtual Hardware" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668098592000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/107675/0100/?lang=en",
          "modified" : 1668098556000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668098592272518260,
          "uri" : "https://developer.arm.com/documentation/107675/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Virtual Hardware Features Knowledge Base Article",
        "Uri" : "https://developer.arm.com/documentation/107675/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/107675/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Virtual Hardware Features Knowledge Base Article Version 1.0 Release information Issue Date Confidentiality Change 0100-01 9 November 2022 Non-Confidential First release This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Connect to your virtual devices ",
        "document_number" : "107675",
        "document_version" : "0100",
        "content_type" : "Knowledge Base Article",
        "systopparent" : "5348171",
        "sysurihash" : "lU3yQMOifozA4Zus",
        "urihash" : "lU3yQMOifozA4Zus",
        "sysuri" : "https://developer.arm.com/documentation/107675/0100/en/Connect-to-your-virtual-devices",
        "systransactionid" : 1028071,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1667952000000,
        "topparentid" : 5348171,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668098556000,
        "sysconcepts" : "virtual devices ; connections ; configuration file ; client ; u2019re ; u2019t ; OpenVPN ; firewall ; enabling advanced ; debuggers compatible ; try re-installing ; Troubleshooting ; reconnect",
        "navigationhierarchies" : [ "61fd03fc64f5eb34d83f5c02", "5eec70d4e24a5e02d07b26b4|61fd03fc64f5eb34d83f5c02" ],
        "attachmentparentid" : 5348171,
        "parentitem" : "636d29fcc7882d1f2d341904",
        "concepts" : "virtual devices ; connections ; configuration file ; client ; u2019re ; u2019t ; OpenVPN ; firewall ; enabling advanced ; debuggers compatible ; try re-installing ; Troubleshooting ; reconnect",
        "documenttype" : "html",
        "isattachment" : "5348171",
        "sysindexeddate" : 1668098593000,
        "permanentid" : "675f3115c735d8856f671c40f776b15417cfdf22f2f2de5e1e84a0db5aaa",
        "syslanguage" : [ "English" ],
        "itemid" : "636d29fec7882d1f2d34190a",
        "transactionid" : 1028071,
        "title" : "Connect to your virtual devices ",
        "products" : [ "Arm Virtual Hardware" ],
        "date" : 1668098593000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Arm Virtual Hardware", "IoT", "CI/CD", "DevOps", "MLOps" ],
        "document_id" : "107675:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668098593043922636,
        "sysisattachment" : "5348171",
        "navigationhierarchiescontenttype" : "Knowledge Base Article",
        "sysattachmentparentid" : 5348171,
        "size" : 2306,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107675/0100/Connect-to-your-virtual-devices?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668098585390,
        "syssize" : 2306,
        "sysdate" : 1668098593000,
        "haslayout" : "1",
        "topparent" : "5348171",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5348171,
        "navigationhierarchiescategories" : [ "Tools and Software products", "IoT" ],
        "content_description" : "This article describes the different features of Arm Virtual Hardware.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Arm Virtual Hardware", "Tools and Software|Arm Virtual Hardware" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Arm Virtual Hardware" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668098593000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107675/0100/Connect-to-your-virtual-devices?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107675/0100/Connect-to-your-virtual-devices?lang=en",
        "modified" : 1668098556000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668098593043922636,
        "uri" : "https://developer.arm.com/documentation/107675/0100/en/Connect-to-your-virtual-devices",
        "syscollection" : "default"
      },
      "Title" : "Connect to your virtual devices",
      "Uri" : "https://developer.arm.com/documentation/107675/0100/en/Connect-to-your-virtual-devices",
      "PrintableUri" : "https://developer.arm.com/documentation/107675/0100/en/Connect-to-your-virtual-devices",
      "ClickUri" : "https://developer.arm.com/documentation/107675/0100/Connect-to-your-virtual-devices?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en/Connect-to-your-virtual-devices",
      "Excerpt" : "Make sure you\\u2019re connecting to the right profile for your project, and that at least one device in your project is On. ... Connect to your virtual devices 472ff9eArm Virtual Hardware",
      "FirstSentences" : "Connect to your virtual devices You can connect to your virtual devices via a few methods. Connect via VPN For security, some connections require that you first connect to the virtual device via VPN."
    }, {
      "title" : "Detect Audio through the Microphone with the STM32U5 Board",
      "uri" : "https://developer.arm.com/documentation/107675/0100/en/Detect-Audio-through-the-Microphone-with-the-STM32U5-Board",
      "printableUri" : "https://developer.arm.com/documentation/107675/0100/en/Detect-Audio-through-the-Microphone-with-the-STM32U5-Board",
      "clickUri" : "https://developer.arm.com/documentation/107675/0100/Detect-Audio-through-the-Microphone-with-the-STM32U5-Board?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en/Detect-Audio-through-the-Microphone-with-the-STM32U5-Board",
      "excerpt" : "Finish project setup In the Project Explorer window, right-click on the ADF_ ... Figure 8. ... Boot the Custom Firmware and Detect Audio Follow this process to boot the custom ... Figure 12.",
      "firstSentences" : "Detect Audio through the Microphone with the STM32U5 Board AVH includes support for connecting your computer\\u2019s microphone to virtual devices. This article will demonstrate how to detect audio ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Virtual Hardware Features Knowledge Base Article",
        "uri" : "https://developer.arm.com/documentation/107675/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/107675/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Virtual Hardware Features Knowledge Base Article Version 1.0 Release information Issue Date Confidentiality Change 0100-01 9 November 2022 Non-Confidential First release This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Virtual Hardware Features Knowledge Base Article ",
          "document_number" : "107675",
          "document_version" : "0100",
          "content_type" : "Knowledge Base Article",
          "systopparent" : "5348171",
          "sysurihash" : "wvAVyn9VxaGXNB7E",
          "urihash" : "wvAVyn9VxaGXNB7E",
          "sysuri" : "https://developer.arm.com/documentation/107675/0100/en",
          "systransactionid" : 1028071,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1667952000000,
          "topparentid" : 5348171,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1668098556000,
          "sysconcepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "61fd03fc64f5eb34d83f5c02", "5eec70d4e24a5e02d07b26b4|61fd03fc64f5eb34d83f5c02" ],
          "concepts" : "documentation ; arm ; express ; Confidentiality ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668098592000,
          "permanentid" : "ffe9b4d6bcc455b3882a566f3c63ba684135e5bc9200727929348293557d",
          "syslanguage" : [ "English" ],
          "itemid" : "636d29fcc7882d1f2d341904",
          "transactionid" : 1028071,
          "title" : "Arm Virtual Hardware Features Knowledge Base Article ",
          "products" : [ "Arm Virtual Hardware" ],
          "date" : 1668098592000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Arm Virtual Hardware", "IoT", "CI/CD", "DevOps", "MLOps" ],
          "document_id" : "107675:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1668098592272518260,
          "navigationhierarchiescontenttype" : "Knowledge Base Article",
          "size" : 4367,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668098585390,
          "syssize" : 4367,
          "sysdate" : 1668098592000,
          "haslayout" : "1",
          "topparent" : "5348171",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5348171,
          "navigationhierarchiescategories" : [ "Tools and Software products", "IoT" ],
          "content_description" : "This article describes the different features of Arm Virtual Hardware.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Arm Virtual Hardware", "Tools and Software|Arm Virtual Hardware" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Arm Virtual Hardware" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668098592000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/107675/0100/?lang=en",
          "modified" : 1668098556000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1668098592272518260,
          "uri" : "https://developer.arm.com/documentation/107675/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Virtual Hardware Features Knowledge Base Article",
        "Uri" : "https://developer.arm.com/documentation/107675/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/107675/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/107675/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Virtual Hardware Features Knowledge Base Article Version 1.0 Release information Issue Date Confidentiality Change 0100-01 9 November 2022 Non-Confidential First release This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Detect Audio through the Microphone with the STM32U5 Board ",
        "document_number" : "107675",
        "document_version" : "0100",
        "content_type" : "Knowledge Base Article",
        "systopparent" : "5348171",
        "sysurihash" : "mE7PgvOsðUerPcPW",
        "urihash" : "mE7PgvOsðUerPcPW",
        "sysuri" : "https://developer.arm.com/documentation/107675/0100/en/Detect-Audio-through-the-Microphone-with-the-STM32U5-Board",
        "systransactionid" : 1028071,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1667952000000,
        "topparentid" : 5348171,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1668098556000,
        "sysconcepts" : "microphone ; STM32U5 board ; audio ; AVH ; custom firmware ; lighting green ; detecting sound ; Sensors tab ; popup window",
        "navigationhierarchies" : [ "61fd03fc64f5eb34d83f5c02", "5eec70d4e24a5e02d07b26b4|61fd03fc64f5eb34d83f5c02" ],
        "attachmentparentid" : 5348171,
        "parentitem" : "636d29fcc7882d1f2d341904",
        "concepts" : "microphone ; STM32U5 board ; audio ; AVH ; custom firmware ; lighting green ; detecting sound ; Sensors tab ; popup window",
        "documenttype" : "html",
        "isattachment" : "5348171",
        "sysindexeddate" : 1668098593000,
        "permanentid" : "19570c3b520495216c0afa922c28dd950128c8e4f4061c762fee98edbc51",
        "syslanguage" : [ "English" ],
        "itemid" : "636d29fec7882d1f2d341910",
        "transactionid" : 1028071,
        "title" : "Detect Audio through the Microphone with the STM32U5 Board ",
        "products" : [ "Arm Virtual Hardware" ],
        "date" : 1668098593000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Arm Virtual Hardware", "IoT", "CI/CD", "DevOps", "MLOps" ],
        "document_id" : "107675:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1668098593018760067,
        "sysisattachment" : "5348171",
        "navigationhierarchiescontenttype" : "Knowledge Base Article",
        "sysattachmentparentid" : 5348171,
        "size" : 2460,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107675/0100/Detect-Audio-through-the-Microphone-with-the-STM32U5-Board?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668098585390,
        "syssize" : 2460,
        "sysdate" : 1668098593000,
        "haslayout" : "1",
        "topparent" : "5348171",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5348171,
        "navigationhierarchiescategories" : [ "Tools and Software products", "IoT" ],
        "content_description" : "This article describes the different features of Arm Virtual Hardware.",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Arm Virtual Hardware", "Tools and Software|Arm Virtual Hardware" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Arm Virtual Hardware" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668098593000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107675/0100/Detect-Audio-through-the-Microphone-with-the-STM32U5-Board?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107675/0100/Detect-Audio-through-the-Microphone-with-the-STM32U5-Board?lang=en",
        "modified" : 1668098556000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1668098593018760067,
        "uri" : "https://developer.arm.com/documentation/107675/0100/en/Detect-Audio-through-the-Microphone-with-the-STM32U5-Board",
        "syscollection" : "default"
      },
      "Title" : "Detect Audio through the Microphone with the STM32U5 Board",
      "Uri" : "https://developer.arm.com/documentation/107675/0100/en/Detect-Audio-through-the-Microphone-with-the-STM32U5-Board",
      "PrintableUri" : "https://developer.arm.com/documentation/107675/0100/en/Detect-Audio-through-the-Microphone-with-the-STM32U5-Board",
      "ClickUri" : "https://developer.arm.com/documentation/107675/0100/Detect-Audio-through-the-Microphone-with-the-STM32U5-Board?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en/Detect-Audio-through-the-Microphone-with-the-STM32U5-Board",
      "Excerpt" : "Finish project setup In the Project Explorer window, right-click on the ADF_ ... Figure 8. ... Boot the Custom Firmware and Detect Audio Follow this process to boot the custom ... Figure 12.",
      "FirstSentences" : "Detect Audio through the Microphone with the STM32U5 Board AVH includes support for connecting your computer\\u2019s microphone to virtual devices. This article will demonstrate how to detect audio ..."
    } ],
    "totalNumberOfChildResults" : 13,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Virtual Hardware Features Knowledge Base Article ",
      "document_number" : "107675",
      "document_version" : "0100",
      "content_type" : "Knowledge Base Article",
      "systopparent" : "5348171",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "sgU4GSp0PWtIñu0H",
      "urihash" : "sgU4GSp0PWtIñu0H",
      "sysuri" : "https://developer.arm.com/documentation/107675/0100/en/pdf/arm_virtual_hardware_features_knowledge_base_article_107675_0100_01_en.pdf",
      "keywords" : "472ff9e, Arm Virtual Hardware",
      "systransactionid" : 1028071,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1667952000000,
      "topparentid" : 5348171,
      "numberofpages" : 79,
      "sysconcepts" : "virtual devices ; connections ; Raspberry Pi ; manufacturer ; API token ; arm ; environmental sensors ; configuration file ; network address ; sudo apt-get ; export laws ; languages ; agreement ; applications ; implementations ; ethernet interface",
      "navigationhierarchies" : [ "61fd03fc64f5eb34d83f5c02", "5eec70d4e24a5e02d07b26b4|61fd03fc64f5eb34d83f5c02" ],
      "attachmentparentid" : 5348171,
      "parentitem" : "636d29fcc7882d1f2d341904",
      "concepts" : "virtual devices ; connections ; Raspberry Pi ; manufacturer ; API token ; arm ; environmental sensors ; configuration file ; network address ; sudo apt-get ; export laws ; languages ; agreement ; applications ; implementations ; ethernet interface",
      "documenttype" : "pdf",
      "isattachment" : "5348171",
      "sysindexeddate" : 1668098595000,
      "permanentid" : "cfb13f9a9e68626afb98efdd45610553f89e8ac46c194cbdd48c9811e3bf",
      "syslanguage" : [ "English" ],
      "itemid" : "636d2a01c7882d1f2d34192b",
      "transactionid" : 1028071,
      "title" : "Arm Virtual Hardware Features Knowledge Base Article ",
      "subject" : "This article describes the different features of Arm Virtual Hardware.",
      "date" : 1668098595000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107675:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
      "audience" : [ "Software Developers", "Architects", "Embedded Software Developers", "Application Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1668098595785023518,
      "sysisattachment" : "5348171",
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "sysattachmentparentid" : 5348171,
      "size" : 15260048,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/636d2a01c7882d1f2d34192b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1668098590048,
      "syssubject" : "This article describes the different features of Arm Virtual Hardware.",
      "syssize" : 15260048,
      "sysdate" : 1668098595000,
      "topparent" : "5348171",
      "author" : "Arm Ltd.",
      "label_version" : "1.0",
      "systopparentid" : 5348171,
      "content_description" : "This article describes the different features of Arm Virtual Hardware.",
      "wordcount" : 1050,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Arm Virtual Hardware", "Tools and Software|Arm Virtual Hardware" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Arm Virtual Hardware" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1668098595000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/636d2a01c7882d1f2d34192b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1668098595785023518,
      "uri" : "https://developer.arm.com/documentation/107675/0100/en/pdf/arm_virtual_hardware_features_knowledge_base_article_107675_0100_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Virtual Hardware Features Knowledge Base Article",
    "Uri" : "https://developer.arm.com/documentation/107675/0100/en/pdf/arm_virtual_hardware_features_knowledge_base_article_107675_0100_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107675/0100/en/pdf/arm_virtual_hardware_features_knowledge_base_article_107675_0100_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/636d2a01c7882d1f2d34192b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107675/0100/en/pdf/arm_virtual_hardware_features_knowledge_base_article_107675_0100_01_en.pdf",
    "Excerpt" : "Document ID: 107675_0100_01_en ... English version of the Agreement shall prevail. ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
    "FirstSentences" : "Arm Virtual Hardware Features Version 1.0 Knowledge Base Article Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 107675_0100_01_en Arm Virtual ..."
  }, {
    "title" : "How do I configure integration_time_apply_delay and ISP_settings_apply_delay to solve the asynchronization between integration time and ISP Digital Gain?",
    "uri" : "https://developer.arm.com/documentation/ka005249/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005249/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005249/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005249/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How do I configure integration_time_apply_delay and ISP_settings_apply_delay to solve the asynchronization between integration time and ISP Digital Gain? ",
      "document_number" : "ka005249",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5376271",
      "sysurihash" : "fKG9jmFi9oUfpNuJ",
      "urihash" : "fKG9jmFi9oUfpNuJ",
      "sysuri" : "https://developer.arm.com/documentation/ka005249/1-0/en",
      "systransactionid" : 1016284,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1667371851000,
      "topparentid" : 5376271,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1667371920000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604" ],
      "documenttype" : "html",
      "sysindexeddate" : 1667371999000,
      "permanentid" : "b67aa8ecffd0ae22fdb1982d1ce9361ce4bab6eb000f8a9ce3e938a17ada",
      "syslanguage" : [ "English" ],
      "itemid" : "63621390c7882d1f2d3415f9",
      "transactionid" : 1016284,
      "title" : "How do I configure integration_time_apply_delay and ISP_settings_apply_delay to solve the asynchronization between integration time and ISP Digital Gain? ",
      "products" : [ "IV006", "Mali-C71AE" ],
      "date" : 1667371999000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005249:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1667371999048331153,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005249/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1667371946073,
      "syssize" : 63,
      "sysdate" : 1667371999000,
      "haslayout" : "1",
      "topparent" : "5376271",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5376271,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1667371999000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005249/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005249/1-0/?lang=en",
      "modified" : 1667371920000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1667371999048331153,
      "uri" : "https://developer.arm.com/documentation/ka005249/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure integration_time_apply_delay and ISP_settings_apply_delay to solve the asynchronization between integration time and ISP Digital Gain?",
    "Uri" : "https://developer.arm.com/documentation/ka005249/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005249/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005249/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005249/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Arm Compiler 5 documentation index",
    "uri" : "https://developer.arm.com/documentation/ka005064/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005064/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005064/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005064/1-0/en",
    "excerpt" : "Errors and Warnings Reference Guide Provides lists of the errors and warnings that each of the tools in Arm ... For documentation about other Arm compiler toolchains, refer to the following ...",
    "firstSentences" : "Article ID: KA005064 Applies To: Arm Compiler 5 Confidentiality: Customer Non-confidential Summary Each release series of the legacy toolchain Arm Compiler 5 has its own specific documentation.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Compiler 5 documentation index ",
      "document_number" : "ka005064",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5242318",
      "sysurihash" : "wNjJFGHMKmLDtMBB",
      "urihash" : "wNjJFGHMKmLDtMBB",
      "sysuri" : "https://developer.arm.com/documentation/ka005064/1-0/en",
      "systransactionid" : 966142,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1663173328000,
      "topparentid" : 5242318,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663173393000,
      "sysconcepts" : "Reference Guide ; releases ; toolchain ; documentation ; Kit Safety ; safety-related projects ; test suites ; linker ; language specifications ; scatter files ; image symbols ; instruction sets ; responsibilities of the end-user ; recommendations",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "concepts" : "Reference Guide ; releases ; toolchain ; documentation ; Kit Safety ; safety-related projects ; test suites ; linker ; language specifications ; scatter files ; image symbols ; instruction sets ; responsibilities of the end-user ; recommendations",
      "documenttype" : "html",
      "sysindexeddate" : 1663173441000,
      "permanentid" : "d62da4b970bfcf7e0847566e80bbf20edba0424c5ffe5382823731c01737",
      "syslanguage" : [ "English" ],
      "itemid" : "63220311defc2c309b7123db",
      "transactionid" : 966142,
      "title" : "Arm Compiler 5 documentation index ",
      "products" : [ "Arm Compiler 5", "DS5AC-KD-4S50C" ],
      "date" : 1663173441000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005064:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663173441533073715,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 5934,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005064/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663173401560,
      "syssize" : 5934,
      "sysdate" : 1663173441000,
      "haslayout" : "1",
      "topparent" : "5242318",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5242318,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 224,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663173441000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005064/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005064/1-0/?lang=en",
      "modified" : 1663173393000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663173441533073715,
      "uri" : "https://developer.arm.com/documentation/ka005064/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Compiler 5 documentation index",
    "Uri" : "https://developer.arm.com/documentation/ka005064/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005064/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005064/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005064/1-0/en",
    "Excerpt" : "Errors and Warnings Reference Guide Provides lists of the errors and warnings that each of the tools in Arm ... For documentation about other Arm compiler toolchains, refer to the following ...",
    "FirstSentences" : "Article ID: KA005064 Applies To: Arm Compiler 5 Confidentiality: Customer Non-confidential Summary Each release series of the legacy toolchain Arm Compiler 5 has its own specific documentation."
  }, {
    "title" : "DS-5 Development Studio Changelog",
    "uri" : "https://developer.arm.com/documentation/107742/1-0/en/pdf/DS-5-Development-Studio-Changelog.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107742/1-0/en/pdf/DS-5-Development-Studio-Changelog.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/631ae523f72fad190382903a",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107742/1-0/en/pdf/DS-5-Development-Studio-Changelog.pdf",
    "excerpt" : "Please follow Arm's trademark usage guidelines at https://www.arm.com/company/ ... Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "firstSentences" : "DS-5 Development Studio Revision: 001 DS-5 Development Studio Changelog Issue 1.0 Non-Confidential Copyright © 2016, 2022 Arm Limited (or its affiliates). 107742 All rights reserved. DS-5 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "DS-5 Development Studio Changelog",
      "uri" : "https://developer.arm.com/documentation/107742/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/107742/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/107742/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107742/1-0/en",
      "excerpt" : "DS-5 Development Studio Changelog This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "DS-5 Development Studio Changelog This document is only available in a PDF version. Click Download to view. DS-5 Development Studio Changelog DS-5",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DS-5 Development Studio Changelog ",
        "document_number" : "107742",
        "document_version" : "1-0",
        "content_type" : "Product Information",
        "systopparent" : "5333243",
        "sysurihash" : "goBiIDSQUx0OñoU4",
        "urihash" : "goBiIDSQUx0OñoU4",
        "sysuri" : "https://developer.arm.com/documentation/107742/1-0/en",
        "systransactionid" : 963579,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1662595200000,
        "topparentid" : 5333243,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662706978000,
        "sysconcepts" : "Studio Changelog",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e" ],
        "concepts" : "Studio Changelog",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1662707072000,
        "permanentid" : "b102bf45d5db8d33d5c3fc46dab823fd3b9ac08fc13e9bae7d96208a9c17",
        "syslanguage" : [ "English" ],
        "itemid" : "631ae522f72fad1903829038",
        "transactionid" : 963579,
        "title" : "DS-5 Development Studio Changelog ",
        "products" : [ "DS-5 Development Studio" ],
        "date" : 1662707072000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "107742:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662707072773688134,
        "navigationhierarchiescontenttype" : "Product Information",
        "size" : 146,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107742/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662707003158,
        "syssize" : 146,
        "sysdate" : 1662707072000,
        "haslayout" : "1",
        "topparent" : "5333243",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5333243,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Log of changes made in different DS-5 Development Studio versions",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
        "document_revision" : "001",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662707072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107742/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107742/1-0/?lang=en",
        "modified" : 1662706978000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662707072773688134,
        "uri" : "https://developer.arm.com/documentation/107742/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "DS-5 Development Studio Changelog",
      "Uri" : "https://developer.arm.com/documentation/107742/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107742/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/107742/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107742/1-0/en",
      "Excerpt" : "DS-5 Development Studio Changelog This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "DS-5 Development Studio Changelog This document is only available in a PDF version. Click Download to view. DS-5 Development Studio Changelog DS-5"
    },
    "childResults" : [ {
      "title" : "DS-5 Development Studio Changelog",
      "uri" : "https://developer.arm.com/documentation/107742/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/107742/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/107742/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107742/1-0/en",
      "excerpt" : "DS-5 Development Studio Changelog This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "DS-5 Development Studio Changelog This document is only available in a PDF version. Click Download to view. DS-5 Development Studio Changelog DS-5",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DS-5 Development Studio Changelog ",
        "document_number" : "107742",
        "document_version" : "1-0",
        "content_type" : "Product Information",
        "systopparent" : "5333243",
        "sysurihash" : "goBiIDSQUx0OñoU4",
        "urihash" : "goBiIDSQUx0OñoU4",
        "sysuri" : "https://developer.arm.com/documentation/107742/1-0/en",
        "systransactionid" : 963579,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1662595200000,
        "topparentid" : 5333243,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662706978000,
        "sysconcepts" : "Studio Changelog",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e" ],
        "concepts" : "Studio Changelog",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1662707072000,
        "permanentid" : "b102bf45d5db8d33d5c3fc46dab823fd3b9ac08fc13e9bae7d96208a9c17",
        "syslanguage" : [ "English" ],
        "itemid" : "631ae522f72fad1903829038",
        "transactionid" : 963579,
        "title" : "DS-5 Development Studio Changelog ",
        "products" : [ "DS-5 Development Studio" ],
        "date" : 1662707072000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "107742:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
        "audience" : [ "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662707072773688134,
        "navigationhierarchiescontenttype" : "Product Information",
        "size" : 146,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107742/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662707003158,
        "syssize" : 146,
        "sysdate" : 1662707072000,
        "haslayout" : "1",
        "topparent" : "5333243",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5333243,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "Log of changes made in different DS-5 Development Studio versions",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
        "document_revision" : "001",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662707072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107742/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107742/1-0/?lang=en",
        "modified" : 1662706978000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662707072773688134,
        "uri" : "https://developer.arm.com/documentation/107742/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "DS-5 Development Studio Changelog",
      "Uri" : "https://developer.arm.com/documentation/107742/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107742/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/107742/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107742/1-0/en",
      "Excerpt" : "DS-5 Development Studio Changelog This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "DS-5 Development Studio Changelog This document is only available in a PDF version. Click Download to view. DS-5 Development Studio Changelog DS-5"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "DS-5 Development Studio Changelog ",
      "document_number" : "107742",
      "document_version" : "1-0",
      "content_type" : "Product Information",
      "systopparent" : "5333243",
      "sysauthor" : "Elizabeth Weidmann",
      "sysurihash" : "0qutgURn6aYXdGV1",
      "urihash" : "0qutgURn6aYXdGV1",
      "sysuri" : "https://developer.arm.com/documentation/107742/1-0/en/pdf/DS-5-Development-Studio-Changelog.pdf",
      "systransactionid" : 963579,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1662595200000,
      "topparentid" : 5333243,
      "numberofpages" : 87,
      "sysconcepts" : "release ; bug fixes ; OpenGL ; optimizations ; new features ; targets ; configuration ; functionality ; trace buffer ; future releases ; linux ; simulation models ; capturing ; scripting ; semihosting ; debugger",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e" ],
      "attachmentparentid" : 5333243,
      "parentitem" : "631ae522f72fad1903829038",
      "concepts" : "release ; bug fixes ; OpenGL ; optimizations ; new features ; targets ; configuration ; functionality ; trace buffer ; future releases ; linux ; simulation models ; capturing ; scripting ; semihosting ; debugger",
      "documenttype" : "pdf",
      "isattachment" : "5333243",
      "sysindexeddate" : 1662707074000,
      "permanentid" : "365e6f796d5a3f4072ca7b6441a777d3c26333c1316932e14a5e6de1f8dc",
      "syslanguage" : [ "English" ],
      "itemid" : "631ae523f72fad190382903a",
      "transactionid" : 963579,
      "title" : "DS-5 Development Studio Changelog ",
      "date" : 1662707073000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107742:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers" ],
      "audience" : [ "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662707073886964437,
      "sysisattachment" : "5333243",
      "navigationhierarchiescontenttype" : "Product Information",
      "sysattachmentparentid" : 5333243,
      "size" : 712887,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/631ae523f72fad190382903a",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662707005295,
      "syssize" : 712887,
      "sysdate" : 1662707073000,
      "topparent" : "5333243",
      "author" : "Elizabeth Weidmann",
      "label_version" : "1.0",
      "systopparentid" : 5333243,
      "content_description" : "Log of changes made in different DS-5 Development Studio versions",
      "wordcount" : 2322,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662707074000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/631ae523f72fad190382903a",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662707073886964437,
      "uri" : "https://developer.arm.com/documentation/107742/1-0/en/pdf/DS-5-Development-Studio-Changelog.pdf",
      "syscollection" : "default"
    },
    "Title" : "DS-5 Development Studio Changelog",
    "Uri" : "https://developer.arm.com/documentation/107742/1-0/en/pdf/DS-5-Development-Studio-Changelog.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107742/1-0/en/pdf/DS-5-Development-Studio-Changelog.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/631ae523f72fad190382903a",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107742/1-0/en/pdf/DS-5-Development-Studio-Changelog.pdf",
    "Excerpt" : "Please follow Arm's trademark usage guidelines at https://www.arm.com/company/ ... Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "FirstSentences" : "DS-5 Development Studio Revision: 001 DS-5 Development Studio Changelog Issue 1.0 Non-Confidential Copyright © 2016, 2022 Arm Limited (or its affiliates). 107742 All rights reserved. DS-5 ..."
  }, {
    "title" : "What should I do if I want to download a legacy release of Arm Compiler?",
    "uri" : "https://developer.arm.com/documentation/ka005184/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005184/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005184/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005184/1-0/en",
    "excerpt" : "Availability of enhanced security features such as sanitizers. ... project has a clear and unavoidable requirement to use a legacy Arm Compiler release ... Which target you are building for.",
    "firstSentences" : "Article ID: KA005184 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Legacy Embedded Compilers Confidentiality: Customer Non-confidential Summary I want to download a ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "What should I do if I want to download a legacy release of Arm Compiler? ",
      "document_number" : "ka005184",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5326493",
      "sysurihash" : "KcCMfNLIgdvOyQnO",
      "urihash" : "KcCMfNLIgdvOyQnO",
      "sysuri" : "https://developer.arm.com/documentation/ka005184/1-0/en",
      "systransactionid" : 1009100,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666885764000,
      "topparentid" : 5326493,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666885864000,
      "sysconcepts" : "Arm Compiler ; releases ; legacy ; Download Hub ; functional safety ; Embedded FuSa ; maintenance ; performance improvements ; source code ; language syntax ; low-effort process ; community of developers ; optimizations ; Open-Source",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274d", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec70b9e24a5e02d07b26b2" ],
      "concepts" : "Arm Compiler ; releases ; legacy ; Download Hub ; functional safety ; Embedded FuSa ; maintenance ; performance improvements ; source code ; language syntax ; low-effort process ; community of developers ; optimizations ; Open-Source",
      "documenttype" : "html",
      "sysindexeddate" : 1666886037000,
      "permanentid" : "76fad41a792074fdc53c493776e5463a98ea2700b5d152a96cbdd9c192e5",
      "syslanguage" : [ "English" ],
      "itemid" : "635aa8e8c5a70d2cdb15fdaa",
      "transactionid" : 1009100,
      "title" : "What should I do if I want to download a legacy release of Arm Compiler? ",
      "products" : [ "ACOMP-BN-616EL", "ACOMP-BN-616EM", "ACOMP-BN-616EN", "ACOMP-BN-616EV", "ACOMP-BN-660EL ", "ACOMP-BN-660EM", "ACOMP-BN-660EN", "Arm Compiler 5", "Arm Compiler 6", "Arm Compiler for Embedded FuSa", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "RVDS", "RVP31", "RVP40", "RVP41", "RVS20", "RVS21", "RVS22", "RVS30", "RVS31", "RVS40", "RVS41", "RealView Development Suite" ],
      "date" : 1666886037000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005184:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666886037510136938,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 5988,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005184/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666885883858,
      "syssize" : 5988,
      "sysdate" : 1666886037000,
      "haslayout" : "1",
      "topparent" : "5326493",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5326493,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 286,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Tools and Software|Legacy Tools|RealView Development Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Compilers|Embedded Compilers|Legacy Embedded Compilers", "Tools Licensing|Embedded Compilers|Legacy Embedded Compilers", "IP Products|Legacy products|RealView SoC Designer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|RealView SoC Designer", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|RealView Development Suite" ],
      "document_revision" : "16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666886037000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005184/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005184/1-0/?lang=en",
      "modified" : 1666885864000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666886037510136938,
      "uri" : "https://developer.arm.com/documentation/ka005184/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What should I do if I want to download a legacy release of Arm Compiler?",
    "Uri" : "https://developer.arm.com/documentation/ka005184/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005184/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005184/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005184/1-0/en",
    "Excerpt" : "Availability of enhanced security features such as sanitizers. ... project has a clear and unavoidable requirement to use a legacy Arm Compiler release ... Which target you are building for.",
    "FirstSentences" : "Article ID: KA005184 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Legacy Embedded Compilers Confidentiality: Customer Non-confidential Summary I want to download a ..."
  }, {
    "title" : "Arm Mobile Studio Release Note",
    "uri" : "https://developer.arm.com/documentation/107649/2022-3/en/pdf/Arm_Mobile_Studio_2022.3_Release_Note.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107649/2022-3/en/pdf/Arm_Mobile_Studio_2022.3_Release_Note.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/63109d39d58ada6c00f912c8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107649/2022-3/en/pdf/Arm_Mobile_Studio_2022.3_Release_Note.pdf",
    "excerpt" : "(LES-PRE-20349) ... Product revision: 2022.3 (r22p3-00rel0) Confidentiality Status ... Document ID: DSHVE-DC-06003 ... Issue: 00 ... This document is Non-Confidential. ... Contents ... 1.1",
    "firstSentences" : "Arm® Mobile Studio 2022.3 Product revision: r22p3-00rel0 Release Note Non-Confidential Copyright © 2022 Arm Limited (or its affiliates). All rights reserved. Issue 00 DSHVE-DC-06003 Arm Mobile ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Mobile Studio Release Note",
      "uri" : "https://developer.arm.com/documentation/107649/2022-3/en",
      "printableUri" : "https://developer.arm.com/documentation/107649/2022-3/en",
      "clickUri" : "https://developer.arm.com/documentation/107649/2022-3/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107649/2022-3/en",
      "excerpt" : "Arm Mobile Studio Release Note This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Mobile Studio Release Note This document is only available in a PDF version. Click Download to view. Arm Mobile Studio Release Note Arm Mobile StudioSoftware Development ToolsSoftware ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Mobile Studio Release Note ",
        "document_number" : "107649",
        "document_version" : "2022-3",
        "content_type" : "Release Note",
        "systopparent" : "5326489",
        "sysurihash" : "wg8qHbZPJ9ðaCi9k",
        "urihash" : "wg8qHbZPJ9ðaCi9k",
        "sysuri" : "https://developer.arm.com/documentation/107649/2022-3/en",
        "systransactionid" : 953685,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1661990400000,
        "topparentid" : 5326489,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662033209000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1662033283000,
        "permanentid" : "bbf461d3c79253586f23f55e92037735776b11bfeb6e1843a8b6e0f4135a",
        "syslanguage" : [ "English" ],
        "itemid" : "63109d39d58ada6c00f912c6",
        "transactionid" : 953685,
        "title" : "Arm Mobile Studio Release Note ",
        "products" : [ "Arm Mobile Studio" ],
        "date" : 1662033283000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Application software", "Debugging", "Optimization", "Performance", "Profiling", "OpenGL ES", "Vulkan", "OpenCL" ],
        "document_id" : "107649:2022-3:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Linux Developers", "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Linux Developers", "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662033283239709934,
        "navigationhierarchiescontenttype" : "Release Note",
        "size" : 215,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107649/2022-3/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662033248428,
        "syssize" : 215,
        "sysdate" : 1662033283000,
        "haslayout" : "1",
        "topparent" : "5326489",
        "label_version" : "2022.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5326489,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR", "Automotive" ],
        "content_description" : "Release Note for Arm Mobile Studio",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "document_revision" : "2022.3-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662033283000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107649/2022-3/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107649/2022-3/?lang=en",
        "modified" : 1662033209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662033283239709934,
        "uri" : "https://developer.arm.com/documentation/107649/2022-3/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mobile Studio Release Note",
      "Uri" : "https://developer.arm.com/documentation/107649/2022-3/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107649/2022-3/en",
      "ClickUri" : "https://developer.arm.com/documentation/107649/2022-3/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107649/2022-3/en",
      "Excerpt" : "Arm Mobile Studio Release Note This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Mobile Studio Release Note This document is only available in a PDF version. Click Download to view. Arm Mobile Studio Release Note Arm Mobile StudioSoftware Development ToolsSoftware ..."
    },
    "childResults" : [ {
      "title" : "Arm Mobile Studio Release Note",
      "uri" : "https://developer.arm.com/documentation/107649/2022-3/en",
      "printableUri" : "https://developer.arm.com/documentation/107649/2022-3/en",
      "clickUri" : "https://developer.arm.com/documentation/107649/2022-3/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107649/2022-3/en",
      "excerpt" : "Arm Mobile Studio Release Note This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Mobile Studio Release Note This document is only available in a PDF version. Click Download to view. Arm Mobile Studio Release Note Arm Mobile StudioSoftware Development ToolsSoftware ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 750,
      "percentScore" : 61.623604,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Mobile Studio Release Note ",
        "document_number" : "107649",
        "document_version" : "2022-3",
        "content_type" : "Release Note",
        "systopparent" : "5326489",
        "sysurihash" : "wg8qHbZPJ9ðaCi9k",
        "urihash" : "wg8qHbZPJ9ðaCi9k",
        "sysuri" : "https://developer.arm.com/documentation/107649/2022-3/en",
        "systransactionid" : 953685,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1661990400000,
        "topparentid" : 5326489,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662033209000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1662033283000,
        "permanentid" : "bbf461d3c79253586f23f55e92037735776b11bfeb6e1843a8b6e0f4135a",
        "syslanguage" : [ "English" ],
        "itemid" : "63109d39d58ada6c00f912c6",
        "transactionid" : 953685,
        "title" : "Arm Mobile Studio Release Note ",
        "products" : [ "Arm Mobile Studio" ],
        "date" : 1662033283000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Application software", "Debugging", "Optimization", "Performance", "Profiling", "OpenGL ES", "Vulkan", "OpenCL" ],
        "document_id" : "107649:2022-3:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Linux Developers", "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Linux Developers", "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662033283239709934,
        "navigationhierarchiescontenttype" : "Release Note",
        "size" : 215,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107649/2022-3/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662033248428,
        "syssize" : 215,
        "sysdate" : 1662033283000,
        "haslayout" : "1",
        "topparent" : "5326489",
        "label_version" : "2022.3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5326489,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR", "Automotive" ],
        "content_description" : "Release Note for Arm Mobile Studio",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "document_revision" : "2022.3-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662033283000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107649/2022-3/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107649/2022-3/?lang=en",
        "modified" : 1662033209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662033283239709934,
        "uri" : "https://developer.arm.com/documentation/107649/2022-3/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mobile Studio Release Note",
      "Uri" : "https://developer.arm.com/documentation/107649/2022-3/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107649/2022-3/en",
      "ClickUri" : "https://developer.arm.com/documentation/107649/2022-3/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107649/2022-3/en",
      "Excerpt" : "Arm Mobile Studio Release Note This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Mobile Studio Release Note This document is only available in a PDF version. Click Download to view. Arm Mobile Studio Release Note Arm Mobile StudioSoftware Development ToolsSoftware ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Mobile Studio Release Note ",
      "document_number" : "107649",
      "document_version" : "2022-3",
      "content_type" : "Release Note",
      "systopparent" : "5326489",
      "sysauthor" : "Peter Harris",
      "sysurihash" : "wYSDxzurxsLx6VLh",
      "urihash" : "wYSDxzurxsLx6VLh",
      "sysuri" : "https://developer.arm.com/documentation/107649/2022-3/en/pdf/Arm_Mobile_Studio_2022.3_Release_Note.pdf",
      "systransactionid" : 953685,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1661990400000,
      "topparentid" : 5326489,
      "numberofpages" : 8,
      "sysconcepts" : "documentation ; operating systems ; arm ; release ; Vulkan screenshots ; ray queries ; Bifrost architecture ; lightweight interceptor ; Mobile Studio Integration ; applications",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
      "attachmentparentid" : 5326489,
      "parentitem" : "63109d39d58ada6c00f912c6",
      "concepts" : "documentation ; operating systems ; arm ; release ; Vulkan screenshots ; ray queries ; Bifrost architecture ; lightweight interceptor ; Mobile Studio Integration ; applications",
      "documenttype" : "pdf",
      "isattachment" : "5326489",
      "sysindexeddate" : 1662033283000,
      "permanentid" : "09ccd3ce1dfc43e1d962f57b924e299b89961f97838928d4056139c9f4d6",
      "syslanguage" : [ "English" ],
      "itemid" : "63109d39d58ada6c00f912c8",
      "transactionid" : 953685,
      "title" : "Arm Mobile Studio Release Note ",
      "date" : 1662033283000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107649:2022-3:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Linux Developers", "Software Developers", "Application Developers", "Graphics Developers" ],
      "audience" : [ "Linux Developers", "Software Developers", "Application Developers", "Graphics Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662033283446031659,
      "sysisattachment" : "5326489",
      "navigationhierarchiescontenttype" : "Release Note",
      "sysattachmentparentid" : 5326489,
      "size" : 230789,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/63109d39d58ada6c00f912c8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662033250552,
      "syssize" : 230789,
      "sysdate" : 1662033283000,
      "topparent" : "5326489",
      "author" : "Peter Harris",
      "label_version" : "2022.3",
      "systopparentid" : 5326489,
      "content_description" : "Release Note for Arm Mobile Studio",
      "wordcount" : 592,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662033283000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/63109d39d58ada6c00f912c8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662033283446031659,
      "uri" : "https://developer.arm.com/documentation/107649/2022-3/en/pdf/Arm_Mobile_Studio_2022.3_Release_Note.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Mobile Studio Release Note",
    "Uri" : "https://developer.arm.com/documentation/107649/2022-3/en/pdf/Arm_Mobile_Studio_2022.3_Release_Note.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107649/2022-3/en/pdf/Arm_Mobile_Studio_2022.3_Release_Note.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/63109d39d58ada6c00f912c8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107649/2022-3/en/pdf/Arm_Mobile_Studio_2022.3_Release_Note.pdf",
    "Excerpt" : "(LES-PRE-20349) ... Product revision: 2022.3 (r22p3-00rel0) Confidentiality Status ... Document ID: DSHVE-DC-06003 ... Issue: 00 ... This document is Non-Confidential. ... Contents ... 1.1",
    "FirstSentences" : "Arm® Mobile Studio 2022.3 Product revision: r22p3-00rel0 Release Note Non-Confidential Copyright © 2022 Arm Limited (or its affiliates). All rights reserved. Issue 00 DSHVE-DC-06003 Arm Mobile ..."
  }, {
    "title" : "How do I use a Serial Wire Debug (SWD) connection?",
    "uri" : "https://developer.arm.com/documentation/ka001215/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001215/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001215/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001215/1-0/en",
    "excerpt" : "b. Click Rebuild database. Autodetect or connect to the board again. ... Power up the DAP. ... To switch from JTAG to SWD when the target is in dormant state, a different switching ... KBA",
    "firstSentences" : "Article ID: KA001215 Applies To: Arm Development Studio, DSTREAM family Confidentiality: Customer Non-confidential Summary By default, Arm Development Studio's Platform Configuration Editor (PCE) ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "How do I use a Serial Wire Debug (SWD) connection? ",
      "document_number" : "ka001215",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4824887",
      "sysurihash" : "IK6Feydv25SSEqOT",
      "urihash" : "IK6Feydv25SSEqOT",
      "sysuri" : "https://developer.arm.com/documentation/ka001215/1-0/en",
      "systransactionid" : 943422,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1660640804000,
      "topparentid" : 4824887,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1660640843000,
      "sysconcepts" : "JTAG ; connection ; probe ; debugging ; switching sequence ; dormant state ; targets ; DAP ; Development Studio ; autodetecting ; Specification ADIv6 ; DSTREAM log ; topology detection ; platform configuration ; Answer Check ; assistance",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec719ee24a5e02d07b26e7", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26e9" ],
      "concepts" : "JTAG ; connection ; probe ; debugging ; switching sequence ; dormant state ; targets ; DAP ; Development Studio ; autodetecting ; Specification ADIv6 ; DSTREAM log ; topology detection ; platform configuration ; Answer Check ; assistance",
      "documenttype" : "html",
      "sysindexeddate" : 1660640856000,
      "permanentid" : "fddbe4577462e9417f646dc2d10b55a799cd47081d8f38187cfdfbce0ee9",
      "syslanguage" : [ "English" ],
      "itemid" : "62fb5e4bc3b04f2bd53e2085",
      "transactionid" : 943422,
      "title" : "How do I use a Serial Wire Debug (SWD) connection? ",
      "products" : [ "Arm Development Studio", "BOX-DS-01", "BUNDS-KT-00000", "BUNDS-KT-00002", "BUNDS-KT-30010", "BUNDS-KT-30011", "BUNDS-KT-3LE00", "BUNDS-KT-3PE00", "BUNDS-KT-3PE20", "BUNDS-KT-3R5D0", "BUNDS-KT-40010", "BUNDS-KT-40011", "BUNDS-KT-4LE00", "BUNDS-KT-4PE00", "BUNDS-KT-4PE20", "BUNDS-KT-DSHSS", "DS000", "DS100", "DSHSSTP-KT-0352A", "DSTREAM", "DSTREAM-HT", "DSTREAM-PT", "DSTREAM-ST", "DSTRM-KT-0181A", "DSTRM-KT-0181ABP", "DSTRM-KT-HSSTA", "DSTRMPT-KT-0197A", "DSTRMST-KT-0197A", "DSTRMST-KT-0197ABP", "FIT-DS-01", "HBI-0350B", "HCI-0086A", "HCI-0086A-S", "HCI-0087A", "HCI-0087A-S", "HCI-0088A", "HCI-0088A-S", "HCI-0089A", "HCI-0089A-S", "HCI-0090A", "HCI-0090A-S", "HCI-0091A", "HCI-0091A-S", "HCI-0096A", "HCI-0110A-S", "HCI-0111A-S", "HCI-0113A-S", "HDR-148805-01-MICD", "KLMKT-FL-00009", "KLMKT-FL-00011", "KLMKT-FL-00012", "KLMKT-QS-00016", "MSI-0104A", "MSI-0104D", "MSI-0104G", "MSI-0104H", "MSI-0105A", "MSI-0105C", "MSI-0105D", "MSI-0105E", "MSI-0197A", "MSI-0198A", "MSI-0198B", "MSI-0199A", "MSI-0352B", "MSI-0355A", "MSI-0355D", "MSI-0357A", "MSI-0358A", "OM-DS-01", "PSU-0007A", "SL-DS-01" ],
      "date" : 1660640856000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001215:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1660640856028153906,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4030,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001215/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660640852294,
      "syssize" : 4030,
      "sysdate" : 1660640856000,
      "haslayout" : "1",
      "topparent" : "4824887",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4824887,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 225,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
      "document_revision" : "17",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660640856000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001215/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001215/1-0/?lang=en",
      "modified" : 1660640843000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660640856028153906,
      "uri" : "https://developer.arm.com/documentation/ka001215/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I use a Serial Wire Debug (SWD) connection?",
    "Uri" : "https://developer.arm.com/documentation/ka001215/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001215/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001215/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001215/1-0/en",
    "Excerpt" : "b. Click Rebuild database. Autodetect or connect to the board again. ... Power up the DAP. ... To switch from JTAG to SWD when the target is in dormant state, a different switching ... KBA",
    "FirstSentences" : "Article ID: KA001215 Applies To: Arm Development Studio, DSTREAM family Confidentiality: Customer Non-confidential Summary By default, Arm Development Studio's Platform Configuration Editor (PCE) ..."
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "uri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "excerpt" : "Non-Conﬁdential ... Proprietary Notice ... as of 18 December 2020 ... as of 7 January 2022 ... Known Issues in Arm® Architecture Reference Manual, Issue H.a, as of 18 February 2022",
    "firstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue H.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 04 102105_H. ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "uri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "printableUri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "clickUri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "document_number" : "102105",
        "document_version" : "ha-04",
        "content_type" : "Architecture Document",
        "systopparent" : "5280241",
        "sysurihash" : "3gigZMSTjoeLXgxO",
        "urihash" : "3gigZMSTjoeLXgxO",
        "sysuri" : "https://developer.arm.com/documentation/102105/ha-04/en",
        "systransactionid" : 912189,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1655078400000,
        "topparentid" : 5280241,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655130662000,
        "sysconcepts" : "architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "architecture",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656955697000,
        "permanentid" : "6590592b3ea56e7110eff370cc991b381cc3aa13219529e4f0d3be7d19aa",
        "syslanguage" : [ "English" ],
        "itemid" : "62a74a2631ea212bb662340a",
        "transactionid" : 912189,
        "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A" ],
        "date" : 1656955697000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Arm Assembly Language", "Application Processors", "Armv8", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Virtualization", "Stack protection" ],
        "document_id" : "102105:ha-04:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1656955697636524863,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 257,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656955673000,
        "syssize" : 257,
        "sysdate" : 1656955697000,
        "haslayout" : "1",
        "topparent" : "5280241",
        "label_version" : "H.a-04",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5280241,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656955697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102105/ha-04/?lang=en",
        "modified" : 1655130662000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656955697636524863,
        "uri" : "https://developer.arm.com/documentation/102105/ha-04/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "ClickUri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "document_number" : "102105",
      "document_version" : "ha-04",
      "content_type" : "Architecture Document",
      "systopparent" : "5280241",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "HqWLHVJneS049ewn",
      "urihash" : "HqWLHVJneS049ewn",
      "sysuri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 909545,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655078400000,
      "topparentid" : 5280241,
      "numberofpages" : 85,
      "sysconcepts" : "instructions ; translations ; Allocation tags ; reads ; equivalent changes ; exceptions ; subsection ; translation regime ; Performance Monitors ; Exception level ; messaged signaled ; Security state ; profiling buffer ; physical address ; registers ; asynchronous exceptions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5280241,
      "parentitem" : "62a74a2631ea212bb662340a",
      "concepts" : "instructions ; translations ; Allocation tags ; reads ; equivalent changes ; exceptions ; subsection ; translation regime ; Performance Monitors ; Exception level ; messaged signaled ; Security state ; profiling buffer ; physical address ; registers ; asynchronous exceptions",
      "documenttype" : "pdf",
      "isattachment" : "5280241",
      "sysindexeddate" : 1656318714000,
      "permanentid" : "141810fcd5496009ed7d970753e86156c57bccb2f7847e382a20bc20c75e",
      "syslanguage" : [ "English" ],
      "itemid" : "62a74a2631ea212bb662340c",
      "transactionid" : 909545,
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "date" : 1656318714000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102105:ha-04:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656318714442653009,
      "sysisattachment" : "5280241",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5280241,
      "size" : 632054,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656318677011,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "syssize" : 632054,
      "sysdate" : 1656318714000,
      "topparent" : "5280241",
      "author" : "Arm Ltd.",
      "label_version" : "H.a-04",
      "systopparentid" : 5280241,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
      "wordcount" : 2342,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656318714000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656318714442653009,
      "uri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "Excerpt" : "Non-Conﬁdential ... Proprietary Notice ... as of 18 December 2020 ... as of 7 January 2022 ... Known Issues in Arm® Architecture Reference Manual, Issue H.a, as of 18 February 2022",
    "FirstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue H.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 04 102105_H. ..."
  }, {
    "title" : "Arm A-profile A64 Instruction Set Architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6245e8f0f7d10f7540e0c054",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "excerpt" : "The information relating to the Optional 64-bit external interface to the Performance ... Non-Confidential DDI 0596 ... DDI 0596 ... ID032522 ... Web Address ... http://www.arm.com ... iv",
    "firstSentences" : "Arm A64 Instruction Set for A-profile architecture Copyright © 2010-2022 Arm Limited (or its affiliates). All rights reserved. DDI 0596 (ID032522) ii Arm A64 Instruction Set for A-profile ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A-profile A64 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "BxðYxre7ctziAPVJ",
        "urihash" : "BxðYxre7ctziAPVJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "systransactionid" : 924303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750600000,
        "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8cef7d10f7540e0b9e3",
        "transactionid" : 924303,
        "title" : "Arm A-profile A64 Instruction Set Architecture ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1658750600000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750600743025076,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750581841,
        "syssize" : 201,
        "sysdate" : 1658750600000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750600000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1658750600743025076,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile A64 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
    },
    "childResults" : [ {
      "title" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal.",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "excerpt" : "Xs holds the highest address that the copy is copied from -Xn+1. ... At the end of the instruction: the value of Xn is written back with 0. the value of ... toaddress = toaddress + cpysize;\\n",
      "firstSentences" : "CPYPRN, CPYMRN, CPYERN Memory Copy, reads non-temporal. These instructions perform a memory copy. The prologue, main, and epilogue instructions are expected to be run in succession and to appear ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5204997",
          "sysurihash" : "BxðYxre7ctziAPVJ",
          "urihash" : "BxðYxre7ctziAPVJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "systransactionid" : 924303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1648740259000,
          "topparentid" : 5204997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648748750000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750600000,
          "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
          "syslanguage" : [ "English" ],
          "itemid" : "6245e8cef7d10f7540e0b9e3",
          "transactionid" : 924303,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
          "date" : 1658750600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
          "document_id" : "ddi0602:2022-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750600743025076,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750581841,
          "syssize" : 201,
          "sysdate" : 1658750600000,
          "haslayout" : "1",
          "topparent" : "5204997",
          "label_version" : "2022-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5204997,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-03/?lang=en",
          "modified" : 1649930485000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658750600743025076,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal. ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "xhQi9S7w99RylNeu",
        "urihash" : "xhQi9S7w99RylNeu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
        "systransactionid" : 909543,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "sysconcepts" : "memory ; instructions ; epilogue ; prologue ; highest address ; general-purpose register ; backward direction ; saturation ; algorithms ; Portable software ; architecture ; 0x007FFFFFFFFFFFFF ; optimization ; preconditioning ; succession",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5204997,
        "parentitem" : "6245e8cef7d10f7540e0b9e3",
        "concepts" : "memory ; instructions ; epilogue ; prologue ; highest address ; general-purpose register ; backward direction ; saturation ; algorithms ; Portable software ; architecture ; 0x007FFFFFFFFFFFFF ; optimization ; preconditioning ; succession",
        "documenttype" : "html",
        "isattachment" : "5204997",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318608000,
        "permanentid" : "036ec39bcc8cdde89392718820100908bf130d09c3c960729e72902b221c",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8d1f7d10f7540e0ba3b",
        "transactionid" : 909543,
        "title" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal. ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1656318608000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1656318608052182263,
        "sysisattachment" : "5204997",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5204997,
        "size" : 14551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318556937,
        "syssize" : 14551,
        "sysdate" : 1656318608000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318608000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318608052182263,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
        "syscollection" : "default"
      },
      "Title" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal.",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "Excerpt" : "Xs holds the highest address that the copy is copied from -Xn+1. ... At the end of the instruction: the value of Xn is written back with 0. the value of ... toaddress = toaddress + cpysize;\\n",
      "FirstSentences" : "CPYPRN, CPYMRN, CPYERN Memory Copy, reads non-temporal. These instructions perform a memory copy. The prologue, main, and epilogue instructions are expected to be run in succession and to appear ..."
    }, {
      "title" : "CSINV: Conditional Select Invert.",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "excerpt" : "<Xm> Is the 64-bit name of the second general-purpose source register, encoded in the \\\"Rm\\\" field ... The values of the NZCV flags. CSINV: Conditional Select Invert. Armv8-AArmv9-AA64",
      "firstSentences" : "CSINV Conditional Select Invert returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the bitwise inversion value of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5204997",
          "sysurihash" : "BxðYxre7ctziAPVJ",
          "urihash" : "BxðYxre7ctziAPVJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "systransactionid" : 924303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1648740259000,
          "topparentid" : 5204997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648748750000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750600000,
          "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
          "syslanguage" : [ "English" ],
          "itemid" : "6245e8cef7d10f7540e0b9e3",
          "transactionid" : 924303,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
          "date" : 1658750600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
          "document_id" : "ddi0602:2022-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750600743025076,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750581841,
          "syssize" : 201,
          "sysdate" : 1658750600000,
          "haslayout" : "1",
          "topparent" : "5204997",
          "label_version" : "2022-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5204997,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-03/?lang=en",
          "modified" : 1649930485000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658750600743025076,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "CSINV: Conditional Select Invert. ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "CeyQZuOmKb5Sd5p1",
        "urihash" : "CeyQZuOmKb5Sd5p1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
        "systransactionid" : 909543,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "sysconcepts" : "cond ; registers ; instruction ; CSINV ; o2 ; op ; CSETM ; CINV ; asynchronous exceptions ; Operational information ; nif ConditionHolds ; Assembler Symbols ; bitwise inversion ; general-purpose",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5204997,
        "parentitem" : "6245e8cef7d10f7540e0b9e3",
        "concepts" : "cond ; registers ; instruction ; CSINV ; o2 ; op ; CSETM ; CINV ; asynchronous exceptions ; Operational information ; nif ConditionHolds ; Assembler Symbols ; bitwise inversion ; general-purpose",
        "documenttype" : "html",
        "isattachment" : "5204997",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318608000,
        "permanentid" : "2a15bcee41474c67ff9488d09b0edff14bafa98b4fc88634b59422a0478a",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8d2f7d10f7540e0ba50",
        "transactionid" : 909543,
        "title" : "CSINV: Conditional Select Invert. ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1656318608000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1656318608007782214,
        "sysisattachment" : "5204997",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5204997,
        "size" : 2210,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318556831,
        "syssize" : 2210,
        "sysdate" : 1656318608000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318608000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318608007782214,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
        "syscollection" : "default"
      },
      "Title" : "CSINV: Conditional Select Invert.",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "Excerpt" : "<Xm> Is the 64-bit name of the second general-purpose source register, encoded in the \\\"Rm\\\" field ... The values of the NZCV flags. CSINV: Conditional Select Invert. Armv8-AArmv9-AA64",
      "FirstSentences" : "CSINV Conditional Select Invert returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the bitwise inversion value of the ..."
    }, {
      "title" : "AUTDB, AUTDZB: Authenticate Data address, using key B.",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "excerpt" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data ... The modifier is: In the general-purpose register or stack pointer that is specified ... <Xn|SP>",
      "firstSentences" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data address, using a modifier and key B. The address is in the general-purpose register that is specified by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5204997",
          "sysurihash" : "BxðYxre7ctziAPVJ",
          "urihash" : "BxðYxre7ctziAPVJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "systransactionid" : 924303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1648740259000,
          "topparentid" : 5204997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648748750000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750600000,
          "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
          "syslanguage" : [ "English" ],
          "itemid" : "6245e8cef7d10f7540e0b9e3",
          "transactionid" : 924303,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
          "date" : 1658750600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
          "document_id" : "ddi0602:2022-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750600743025076,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750581841,
          "syssize" : 201,
          "sysdate" : 1658750600000,
          "haslayout" : "1",
          "topparent" : "5204997",
          "label_version" : "2022-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5204997,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-03/?lang=en",
          "modified" : 1649930485000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658750600743025076,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AUTDB, AUTDZB: Authenticate Data address, using key B. ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "eQoñaWSHaNcQvkoP",
        "urihash" : "eQoñaWSHaNcQvkoP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
        "systransactionid" : 909543,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "sysconcepts" : "subsequent use ; stack pointer ; general-purpose register ; AUTDB ; upper ; authentication ; modifier ; nif ; Assembler Symbols ; Translation fault ; HavePACExt ; instruction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5204997,
        "parentitem" : "6245e8cef7d10f7540e0b9e3",
        "concepts" : "subsequent use ; stack pointer ; general-purpose register ; AUTDB ; upper ; authentication ; modifier ; nif ; Assembler Symbols ; Translation fault ; HavePACExt ; instruction",
        "documenttype" : "html",
        "isattachment" : "5204997",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318607000,
        "permanentid" : "65c9d721e5b0e9e70ba4f7047bfdc66a80f2165551927abe2c39e55aea75",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8d0f7d10f7540e0b9fa",
        "transactionid" : 909543,
        "title" : "AUTDB, AUTDZB: Authenticate Data address, using key B. ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1656318607000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1656318607484879500,
        "sysisattachment" : "5204997",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5204997,
        "size" : 1559,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318557171,
        "syssize" : 1559,
        "sysdate" : 1656318607000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 119,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318607000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318607484879500,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
        "syscollection" : "default"
      },
      "Title" : "AUTDB, AUTDZB: Authenticate Data address, using key B.",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "Excerpt" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data ... The modifier is: In the general-purpose register or stack pointer that is specified ... <Xn|SP>",
      "FirstSentences" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data address, using a modifier and key B. The address is in the general-purpose register that is specified by ..."
    } ],
    "totalNumberOfChildResults" : 20,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
      "document_number" : "ddi0602",
      "document_version" : "2022-03",
      "content_type" : "Architecture Document",
      "systopparent" : "5204997",
      "sysurihash" : "ñIK3fuhK3DaFKsmñ",
      "urihash" : "ñIK3fuhK3DaFKsmñ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
      "systransactionid" : 909544,
      "is_confidential" : 0,
      "validityscore" : 0.75,
      "published" : 1648740259000,
      "topparentid" : 5204997,
      "sysconcepts" : "instructions ; stack pointer ; flags ; doublewords ; asynchronous exceptions ; registers ; Security state ; encodings ; general-purpose register ; source registers ; memory ; architecture ; AdvSIMD v29 ; Build timestamp ; optimization ; preconditioning",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
      "attachmentparentid" : 5204997,
      "parentitem" : "6245e8cef7d10f7540e0b9e3",
      "concepts" : "instructions ; stack pointer ; flags ; doublewords ; asynchronous exceptions ; registers ; Security state ; encodings ; general-purpose register ; source registers ; memory ; architecture ; AdvSIMD v29 ; Build timestamp ; optimization ; preconditioning",
      "documenttype" : "pdf",
      "isattachment" : "5204997",
      "sysindexeddate" : 1656318617000,
      "permanentid" : "2a302db33aa4cb76b956175c004e4bd3670b7be08b67c1a1fd9d5447634d",
      "syslanguage" : [ "English" ],
      "itemid" : "6245e8f0f7d10f7540e0c054",
      "transactionid" : 909544,
      "title" : "Arm A-profile A64 Instruction Set Architecture ",
      "date" : 1656318615000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0602:2022-03:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1656318615784360547,
      "sysisattachment" : "5204997",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5204997,
      "size" : 10171278,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6245e8f0f7d10f7540e0c054",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656318576709,
      "syssize" : 10171278,
      "sysdate" : 1656318615000,
      "topparent" : "5204997",
      "label_version" : "2022-03",
      "systopparentid" : 5204997,
      "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
      "wordcount" : 8324,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656318617000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6245e8f0f7d10f7540e0c054",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656318615784360547,
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm A-profile A64 Instruction Set Architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6245e8f0f7d10f7540e0c054",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/pdf/ISA_A64_xml_A_profile-2022-03_OPT.pdf",
    "Excerpt" : "The information relating to the Optional 64-bit external interface to the Performance ... Non-Confidential DDI 0596 ... DDI 0596 ... ID032522 ... Web Address ... http://www.arm.com ... iv",
    "FirstSentences" : "Arm A64 Instruction Set for A-profile architecture Copyright © 2010-2022 Arm Limited (or its affiliates). All rights reserved. DDI 0596 (ID032522) ii Arm A64 Instruction Set for A-profile ..."
  }, {
    "title" : "ADC, ADCS (register): Add with Carry (register).",
    "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "excerpt" : "For the ADCS variant, the instruction performs an exception return, that restores ... In T32 assembly: Outside an IT block, if ADCS <Rd>, <Rn>, <Rd> has <Rd> and <Rn> both ... Armv8-AArmv9-A",
    "firstSentences" : "ADC, ADCS (register) Add with Carry (register) adds a register value, the Carry flag value, and an optionally-shifted register value, and writes the result to the destination register. If the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "L2e1Ow7haUqvr5Xf",
        "urihash" : "L2e1Ow7haUqvr5Xf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "systransactionid" : 981191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1664979270000,
        "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91231ea212bb6626783",
        "transactionid" : 981191,
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1664979270000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1664979270777063559,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 208,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664979262209,
        "syssize" : 208,
        "sysdate" : 1664979270000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664979270000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664979270777063559,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
    },
    "childResults" : [ {
      "title" : "ERET: Exception Return.",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "excerpt" : "Halted() then\\n if PSTATE.M IN {M32_User,M32_System} then\\n ... SynchronizeContext();\\n ... The instruction executes as NOP. ERET: Exception Return. Armv8-AArmv9-A",
      "firstSentences" : "ERET Exception Return. The PE branches to the address held in the register holding the preferred return address, and restores PSTATE from SPSR_<current_mode>. The register holding the preferred ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981191,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981191,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ERET: Exception Return. ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "7a8rGbEd8GTycACg",
        "urihash" : "7a8rGbEd8GTycACg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "register ; PE ; T1 ; A1 ; ERET ; decoding required ; instruction sets ; InITBlock ; encodings ; Exception",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "register ; PE ; T1 ; A1 ; ERET ; decoding required ; instruction sets ; InITBlock ; encodings ; Exception",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750725000,
        "permanentid" : "0859f161948b1a3c29d4abdf0fc6a047ac9059243b64cdf5aab2248f3077",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91531ea212bb662681d",
        "transactionid" : 924305,
        "title" : "ERET: Exception Return. ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750725000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750725902117482,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 2321,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642049,
        "syssize" : 2321,
        "sysdate" : 1658750725000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750725902117482,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
        "syscollection" : "default"
      },
      "Title" : "ERET: Exception Return.",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ERET--Exception-Return-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ERET--Exception-Return-",
      "Excerpt" : "Halted() then\\n if PSTATE.M IN {M32_User,M32_System} then\\n ... SynchronizeContext();\\n ... The instruction executes as NOP. ERET: Exception Return. Armv8-AArmv9-A",
      "FirstSentences" : "ERET Exception Return. The PE branches to the address held in the register holding the preferred return address, and restores PSTATE from SPSR_<current_mode>. The register holding the preferred ..."
    }, {
      "title" : "CPS, CPSID, CPSIE: Change PE State.",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "excerpt" : "Hint instructions: In encoding T2, if the imod field is 00 and the M bit is 0, a hint instruction is ... Operation if CurrentInstrSet() == InstrSet_A32 then\\n EncodingSpecificOperations();\\n ...",
      "firstSentences" : "CPS, CPSID, CPSIE Change PE State changes one or more of the PSTATE.{A, I, F} interrupt mask bits and, optionally, the PSTATE.M mode field, without changing any other PSTATE bits. CPS is treated ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981191,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981191,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "CPS, CPSID, CPSIE: Change PE State. ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "ñoi2pZq9V1PñNWEX",
        "urihash" : "ñoi2pZq9V1PñNWEX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "constrained unpredictable ; specified effect ; instructions ; mask ; side-effects ; changemode ; Architectural Constraints ; miscellaneous control ; see Branches ; encoding T2",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "constrained unpredictable ; specified effect ; instructions ; mask ; side-effects ; changemode ; Architectural Constraints ; miscellaneous control ; see Branches ; encoding T2",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750725000,
        "permanentid" : "f2c276004d0ef3b5644662ccf9d89460325bded6cbb96f5de27089809279",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91531ea212bb6626803",
        "transactionid" : 924305,
        "title" : "CPS, CPSID, CPSIE: Change PE State. ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750725000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750725759682689,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 7476,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642096,
        "syssize" : 7476,
        "sysdate" : 1658750725000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 190,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750725759682689,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
        "syscollection" : "default"
      },
      "Title" : "CPS, CPSID, CPSIE: Change PE State.",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/CPS--CPSID--CPSIE--Change-PE-State-",
      "Excerpt" : "Hint instructions: In encoding T2, if the imod field is 00 and the M bit is 0, a hint instruction is ... Operation if CurrentInstrSet() == InstrSet_A32 then\\n EncodingSpecificOperations();\\n ...",
      "FirstSentences" : "CPS, CPSID, CPSIE Change PE State changes one or more of the PSTATE.{A, I, F} interrupt mask bits and, optionally, the PSTATE.M mode field, without changing any other PSTATE bits. CPS is treated ..."
    }, {
      "title" : "ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register).",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "excerpt" : "InITBlock(). ... The PC can be used, but this is deprecated. ... ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register). Armv8-AArmv9-A",
      "firstSentences" : "ASRS (immediate) Arithmetic Shift Right, setting flags (immediate) shifts a register value right by an immediate number of bits, shifting in copies of its sign bit, and writes the result to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981191,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981191,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register). ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "1LzjWqc1cVPe2qKw",
        "urihash" : "1LzjWqc1cVPe2qKw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "destination register ; encodings ; instruction ; immediate ; Arm ; flags ; address written ; Arithmetic Shift ; exception",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "destination register ; encodings ; instruction ; immediate ; Arm ; flags ; address written ; Arithmetic Shift ; exception",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750725000,
        "permanentid" : "241059a481ff8be064fdb9c6544d4706c0de42b18a1fff0ac0039e3b150c",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91431ea212bb66267cc",
        "transactionid" : 924305,
        "title" : "ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register). ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750725000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750725156249241,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 3290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642174,
        "syssize" : 3290,
        "sysdate" : 1658750725000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 180,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750725156249241,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
        "syscollection" : "default"
      },
      "Title" : "ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register).",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ASRS--immediate---Arithmetic-Shift-Right--setting-flags--immediate---an-alias-of-MOV--MOVS--register--",
      "Excerpt" : "InITBlock(). ... The PC can be used, but this is deprecated. ... ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register). Armv8-AArmv9-A",
      "FirstSentences" : "ASRS (immediate) Arithmetic Shift Right, setting flags (immediate) shifts a register value right by an immediate number of bits, shifting in copies of its sign bit, and writes the result to the ..."
    } ],
    "totalNumberOfChildResults" : 26,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ADC, ADCS (register): Add with Carry (register). ",
      "document_number" : "ddi0597",
      "document_version" : "2022-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5308497",
      "sysurihash" : "Duahkf60L1YtXAoL",
      "urihash" : "Duahkf60L1YtXAoL",
      "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
      "systransactionid" : 924305,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657279632000,
      "topparentid" : 5308497,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657645330000,
      "sysconcepts" : "destination register ; ADCS variant ; instruction ; flags ; ADC ; Arm ; encodings ; Carry ; see Pseudocode ; interworking branch ; exceptions ; execution ; qualifier",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5308497,
      "parentitem" : "62cda91231ea212bb6626783",
      "concepts" : "destination register ; ADCS variant ; instruction ; flags ; ADC ; Arm ; encodings ; Carry ; see Pseudocode ; interworking branch ; exceptions ; execution ; qualifier",
      "documenttype" : "html",
      "isattachment" : "5308497",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1658750726000,
      "permanentid" : "fc0fc3113536dd514c5e2be9ff012269a8fa09c3a2df7bc6968c8304f163",
      "syslanguage" : [ "English" ],
      "itemid" : "62cda91331ea212bb66267b3",
      "transactionid" : 924305,
      "title" : "ADC, ADCS (register): Add with Carry (register). ",
      "products" : [ "Armv9-A", "Armv8-A" ],
      "date" : 1658750726000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "ddi0597:2022-06:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1658750726053503208,
      "sysisattachment" : "5308497",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5308497,
      "size" : 6691,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658750642252,
      "syssize" : 6691,
      "sysdate" : 1658750726000,
      "haslayout" : "1",
      "topparent" : "5308497",
      "label_version" : "2022-06",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5308497,
      "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
      "wordcount" : 248,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658750726000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
      "modified" : 1658750610000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658750726053503208,
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
      "syscollection" : "default"
    },
    "Title" : "ADC, ADCS (register): Add with Carry (register).",
    "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--register---Add-with-Carry--register--",
    "Excerpt" : "For the ADCS variant, the instruction performs an exception return, that restores ... In T32 assembly: Outside an IT block, if ADCS <Rd>, <Rn>, <Rd> has <Rd> and <Rn> both ... Armv8-AArmv9-A",
    "FirstSentences" : "ADC, ADCS (register) Add with Carry (register) adds a register value, the Carry flag value, and an optionally-shifted register value, and writes the result to the destination register. If the ..."
  }, {
    "title" : "Arm A-profile Architecture Registers",
    "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62cda93931ea212bb6627368",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
    "excerpt" : "All rights reserved. Non-Confidential DDI 0601 ... DDI 0601 ... ID070122 ... Product Status ... Alpha quality means that most major features of the specification are described in ... iv",
    "firstSentences" : "Arm® Architecture Registers for A-profile architecture Copyright © 2018-2022 Arm Limited (or its affiliates). All rights reserved. DDI 0601 (ID070122) ii Arm® Architecture Registers A-profile ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A-profile Architecture Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
      "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm A-profile Architecture Registers ",
        "document_number" : "ddi0601",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5309369",
        "sysurihash" : "QGs2HrXñcliA3OyJ",
        "urihash" : "QGs2HrXñcliA3OyJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "systransactionid" : 981223,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279667000,
        "topparentid" : 5309369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645331000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1664984332000,
        "permanentid" : "04d124e2f7c7dd3ec74cbdddfdd1e6c3d89f89f92cd3d1fdf4d00f1a88ed",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91331ea212bb66267af",
        "transactionid" : 981223,
        "title" : "Arm A-profile Architecture Registers ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1664984332000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0601:2022-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1664984332501898613,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 253,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664984314368,
        "syssize" : 253,
        "sysdate" : 1664984332000,
        "haslayout" : "1",
        "topparent" : "5309369",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5309369,
        "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664984332000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0601/2022-06/?lang=en",
        "modified" : 1658750355000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664984332501898613,
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile Architecture Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
      "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
      "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
    },
    "childResults" : [ {
      "title" : "HTTBR: Hyp Translation Table Base Register",
      "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/HTTBR--Hyp-Translation-Table-Base-Register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/HTTBR--Hyp-Translation-Table-Base-Register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Registers/HTTBR--Hyp-Translation-Table-Base-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/HTTBR--Hyp-Translation-Table-Base-Register",
      "excerpt" : "The reset behavior of this field is: On a Warm reset, this field resets to an architecturally UNKNOWN ... ELUsingAArch32(EL2) && HSTR_EL2.T2 == '1' then\\n AArch64.AArch32SystemAccessTrap(EL2, ...",
      "firstSentences" : "HTTBR, Hyp Translation Table Base Register The HTTBR characteristics are: Purpose Holds the base address of the translation table for the initial lookup for stage 1 of an address translation in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm A-profile Architecture Registers ",
          "document_number" : "ddi0601",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5309369",
          "sysurihash" : "QGs2HrXñcliA3OyJ",
          "urihash" : "QGs2HrXñcliA3OyJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
          "systransactionid" : 981223,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1657279667000,
          "topparentid" : 5309369,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645331000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664984332000,
          "permanentid" : "04d124e2f7c7dd3ec74cbdddfdd1e6c3d89f89f92cd3d1fdf4d00f1a88ed",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91331ea212bb66267af",
          "transactionid" : 981223,
          "title" : "Arm A-profile Architecture Registers ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664984332000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0601:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664984332501898613,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 253,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664984314368,
          "syssize" : 253,
          "sysdate" : 1664984332000,
          "haslayout" : "1",
          "topparent" : "5309369",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5309369,
          "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664984332000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0601/2022-06/?lang=en",
          "modified" : 1658750355000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664984332501898613,
          "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "HTTBR: Hyp Translation Table Base Register ",
        "document_number" : "ddi0601",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5309369",
        "sysurihash" : "0z19EñTMM8j7Zad5",
        "urihash" : "0z19EñTMM8j7Zad5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/HTTBR--Hyp-Translation-Table-Base-Register",
        "systransactionid" : 924300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279667000,
        "topparentid" : 5309369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645331000,
        "sysconcepts" : "base address ; translations ; register ; EL2 ; Shareable domain ; entries ; architecturally UNKNOWN ; Warm reset ; using AArch32 ; caching of control ; calculation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5309369,
        "parentitem" : "62cda91331ea212bb66267af",
        "concepts" : "base address ; translations ; register ; EL2 ; Shareable domain ; entries ; architecturally UNKNOWN ; Warm reset ; using AArch32 ; caching of control ; calculation",
        "documenttype" : "html",
        "isattachment" : "5309369",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750408000,
        "permanentid" : "b89d7250eb215187356b79256d8e10003565411d9bf88abb88e759eec9e8",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91931ea212bb662694a",
        "transactionid" : 924300,
        "title" : "HTTBR: Hyp Translation Table Base Register ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750408000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0601:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750408841944844,
        "sysisattachment" : "5309369",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5309369,
        "size" : 4464,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Registers/HTTBR--Hyp-Translation-Table-Base-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750374681,
        "syssize" : 4464,
        "sysdate" : 1658750408000,
        "haslayout" : "1",
        "topparent" : "5309369",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5309369,
        "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
        "wordcount" : 254,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750408000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Registers/HTTBR--Hyp-Translation-Table-Base-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0601/2022-06/AArch32-Registers/HTTBR--Hyp-Translation-Table-Base-Register?lang=en",
        "modified" : 1658750355000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750408841944844,
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/HTTBR--Hyp-Translation-Table-Base-Register",
        "syscollection" : "default"
      },
      "Title" : "HTTBR: Hyp Translation Table Base Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/HTTBR--Hyp-Translation-Table-Base-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/HTTBR--Hyp-Translation-Table-Base-Register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Registers/HTTBR--Hyp-Translation-Table-Base-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/HTTBR--Hyp-Translation-Table-Base-Register",
      "Excerpt" : "The reset behavior of this field is: On a Warm reset, this field resets to an architecturally UNKNOWN ... ELUsingAArch32(EL2) && HSTR_EL2.T2 == '1' then\\n AArch64.AArch32SystemAccessTrap(EL2, ...",
      "FirstSentences" : "HTTBR, Hyp Translation Table Base Register The HTTBR characteristics are: Purpose Holds the base address of the translation table for the initial lookup for stage 1 of an address translation in ..."
    }, {
      "title" : "CNTHV_CTL: Counter-timer Virtual Timer Control register (EL2)",
      "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/CNTHV-CTL--Counter-timer-Virtual-Timer-Control-register--EL2-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/CNTHV-CTL--Counter-timer-Virtual-Timer-Control-register--EL2-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Registers/CNTHV-CTL--Counter-timer-Virtual-Timer-Control-register--EL2-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/CNTHV-CTL--Counter-timer-Virtual-Timer-Control-register--EL2-",
      "excerpt" : "ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then\\n ... AArch32.TakeHypTrapException(0x00);\\n else\\n ... ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CNTKCTL_EL1.EL0VTEN ...",
      "firstSentences" : "CNTHV_CTL, Counter-timer Virtual Timer Control register (EL2) The CNTHV_CTL characteristics are: Purpose Provides AArch32 access to the control register for the EL2 virtual timer. Configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm A-profile Architecture Registers ",
          "document_number" : "ddi0601",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5309369",
          "sysurihash" : "QGs2HrXñcliA3OyJ",
          "urihash" : "QGs2HrXñcliA3OyJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
          "systransactionid" : 981223,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1657279667000,
          "topparentid" : 5309369,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645331000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664984332000,
          "permanentid" : "04d124e2f7c7dd3ec74cbdddfdd1e6c3d89f89f92cd3d1fdf4d00f1a88ed",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91331ea212bb66267af",
          "transactionid" : 981223,
          "title" : "Arm A-profile Architecture Registers ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664984332000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0601:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664984332501898613,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 253,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664984314368,
          "syssize" : 253,
          "sysdate" : 1664984332000,
          "haslayout" : "1",
          "topparent" : "5309369",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5309369,
          "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664984332000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0601/2022-06/?lang=en",
          "modified" : 1658750355000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664984332501898613,
          "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "CNTHV_CTL: Counter-timer Virtual Timer Control register (EL2) ",
        "document_number" : "ddi0601",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5309369",
        "sysurihash" : "yqMytI3902LmjvlT",
        "urihash" : "yqMytI3902LmjvlT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/CNTHV-CTL--Counter-timer-Virtual-Timer-Control-register--EL2-",
        "systransactionid" : 924300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279667000,
        "topparentid" : 5309369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645331000,
        "sysconcepts" : "timer condition ; architecturally UNKNOWN ; Warm reset ; IMASK ; output signal ; met ; RES0 ; power-saving option",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5309369,
        "parentitem" : "62cda91331ea212bb66267af",
        "concepts" : "timer condition ; architecturally UNKNOWN ; Warm reset ; IMASK ; output signal ; met ; RES0 ; power-saving option",
        "documenttype" : "html",
        "isattachment" : "5309369",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750408000,
        "permanentid" : "2867a5f94afa61d14f3184241b7c474e28f719cdaf19dc389a5e678691fc",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91631ea212bb6626854",
        "transactionid" : 924300,
        "title" : "CNTHV_CTL: Counter-timer Virtual Timer Control register (EL2) ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750408000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0601:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750408836894040,
        "sysisattachment" : "5309369",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5309369,
        "size" : 5893,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Registers/CNTHV-CTL--Counter-timer-Virtual-Timer-Control-register--EL2-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750375119,
        "syssize" : 5893,
        "sysdate" : 1658750408000,
        "haslayout" : "1",
        "topparent" : "5309369",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5309369,
        "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
        "wordcount" : 192,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750408000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Registers/CNTHV-CTL--Counter-timer-Virtual-Timer-Control-register--EL2-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0601/2022-06/AArch32-Registers/CNTHV-CTL--Counter-timer-Virtual-Timer-Control-register--EL2-?lang=en",
        "modified" : 1658750355000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750408836894040,
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/CNTHV-CTL--Counter-timer-Virtual-Timer-Control-register--EL2-",
        "syscollection" : "default"
      },
      "Title" : "CNTHV_CTL: Counter-timer Virtual Timer Control register (EL2)",
      "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/CNTHV-CTL--Counter-timer-Virtual-Timer-Control-register--EL2-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/CNTHV-CTL--Counter-timer-Virtual-Timer-Control-register--EL2-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Registers/CNTHV-CTL--Counter-timer-Virtual-Timer-Control-register--EL2-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/CNTHV-CTL--Counter-timer-Virtual-Timer-Control-register--EL2-",
      "Excerpt" : "ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then\\n ... AArch32.TakeHypTrapException(0x00);\\n else\\n ... ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CNTKCTL_EL1.EL0VTEN ...",
      "FirstSentences" : "CNTHV_CTL, Counter-timer Virtual Timer Control register (EL2) The CNTHV_CTL characteristics are: Purpose Provides AArch32 access to the control register for the EL2 virtual timer. Configuration ..."
    }, {
      "title" : "ICC_ASGI1R: Interrupt Controller Alias Software Generated Interrupt Group 1 Register",
      "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/ICC-ASGI1R--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/ICC-ASGI1R--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Registers/ICC-ASGI1R--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/ICC-ASGI1R--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register",
      "excerpt" : "If a bit is 1 and the bit does not correspond to a valid target PE, the bit must be ... ELUsingAArch32(EL2) && ICH_HCR_EL2.TC == '1' then\\n AArch64.AArch32SystemAccessTrap(EL2, 0x03);\\n elsif ...",
      "firstSentences" : "ICC_ASGI1R, Interrupt Controller Alias Software Generated Interrupt Group 1 Register The ICC_ASGI1R characteristics are: Purpose Generates Group 1 SGIs for the Security state that is not the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile Architecture Registers",
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "firstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm A-profile Architecture Registers ",
          "document_number" : "ddi0601",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5309369",
          "sysurihash" : "QGs2HrXñcliA3OyJ",
          "urihash" : "QGs2HrXñcliA3OyJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
          "systransactionid" : 981223,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1657279667000,
          "topparentid" : 5309369,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645331000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664984332000,
          "permanentid" : "04d124e2f7c7dd3ec74cbdddfdd1e6c3d89f89f92cd3d1fdf4d00f1a88ed",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91331ea212bb66267af",
          "transactionid" : 981223,
          "title" : "Arm A-profile Architecture Registers ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664984332000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0601:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664984332501898613,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 253,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664984314368,
          "syssize" : 253,
          "sysdate" : 1664984332000,
          "haslayout" : "1",
          "topparent" : "5309369",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5309369,
          "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664984332000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0601/2022-06/?lang=en",
          "modified" : 1658750355000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664984332501898613,
          "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile Architecture Registers",
        "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en",
        "Excerpt" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group ...",
        "FirstSentences" : "Contents AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers External Registers by Offset Registers by Functional Group Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ICC_ASGI1R: Interrupt Controller Alias Software Generated Interrupt Group 1 Register ",
        "document_number" : "ddi0601",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5309369",
        "sysurihash" : "OpiGKE5BJoBnð6A3",
        "urihash" : "OpiGKE5BJoBnð6A3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/ICC-ASGI1R--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register",
        "systransactionid" : 924300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279667000,
        "topparentid" : 5309369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645331000,
        "sysconcepts" : "affinity path ; target PE ; SGIs ; IRM ; Distributor ; Non-secure ; interface ; TargetList ; Security state ; packets received ; system error ; RangeSelector Controls ; using AArch32 ; Redistributor ; Determines",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5309369,
        "parentitem" : "62cda91331ea212bb66267af",
        "concepts" : "affinity path ; target PE ; SGIs ; IRM ; Distributor ; Non-secure ; interface ; TargetList ; Security state ; packets received ; system error ; RangeSelector Controls ; using AArch32 ; Redistributor ; Determines",
        "documenttype" : "html",
        "isattachment" : "5309369",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750408000,
        "permanentid" : "7a47877f8bcf5fae7d9590b8d563daf235250690f5179fd44fe7392d0124",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91931ea212bb6626951",
        "transactionid" : 924300,
        "title" : "ICC_ASGI1R: Interrupt Controller Alias Software Generated Interrupt Group 1 Register ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750408000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0601:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750408802137235,
        "sysisattachment" : "5309369",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5309369,
        "size" : 7258,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Registers/ICC-ASGI1R--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750374665,
        "syssize" : 7258,
        "sysdate" : 1658750408000,
        "haslayout" : "1",
        "topparent" : "5309369",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5309369,
        "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
        "wordcount" : 308,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750408000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Registers/ICC-ASGI1R--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0601/2022-06/AArch32-Registers/ICC-ASGI1R--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register?lang=en",
        "modified" : 1658750355000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750408802137235,
        "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/ICC-ASGI1R--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register",
        "syscollection" : "default"
      },
      "Title" : "ICC_ASGI1R: Interrupt Controller Alias Software Generated Interrupt Group 1 Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/ICC-ASGI1R--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/ICC-ASGI1R--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/AArch32-Registers/ICC-ASGI1R--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/AArch32-Registers/ICC-ASGI1R--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register",
      "Excerpt" : "If a bit is 1 and the bit does not correspond to a valid target PE, the bit must be ... ELUsingAArch32(EL2) && ICH_HCR_EL2.TC == '1' then\\n AArch64.AArch32SystemAccessTrap(EL2, 0x03);\\n elsif ...",
      "FirstSentences" : "ICC_ASGI1R, Interrupt Controller Alias Software Generated Interrupt Group 1 Register The ICC_ASGI1R characteristics are: Purpose Generates Group 1 SGIs for the Security state that is not the ..."
    } ],
    "totalNumberOfChildResults" : 26,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm A-profile Architecture Registers ",
      "document_number" : "ddi0601",
      "document_version" : "2022-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5309369",
      "sysurihash" : "SGhn1ðqLdZBdsOs3",
      "urihash" : "SGhn1ðqLdZBdsOs3",
      "sysuri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
      "systransactionid" : 924300,
      "is_confidential" : 0,
      "validityscore" : 0.25,
      "published" : 1657279667000,
      "topparentid" : 5309369,
      "sysconcepts" : "architecturally UNKNOWNvalue ; Warm reset ; instructions ; security state ; EL2 ; registers ; EL1 ; encoding space ; EL3 ; exceptions ; IMPLEMENTATION DEFINEDwhether ; accesses ; reset behavior ; translations ; execution ; EC syndrome",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5309369,
      "parentitem" : "62cda91331ea212bb66267af",
      "concepts" : "architecturally UNKNOWNvalue ; Warm reset ; instructions ; security state ; EL2 ; registers ; EL1 ; encoding space ; EL3 ; exceptions ; IMPLEMENTATION DEFINEDwhether ; accesses ; reset behavior ; translations ; execution ; EC syndrome",
      "documenttype" : "pdf",
      "isattachment" : "5309369",
      "sysindexeddate" : 1658750417000,
      "permanentid" : "fff10f6c10d9be8e69487ba756ba85a6180a57a2a70813b5b28d6e61a82e",
      "syslanguage" : [ "English" ],
      "itemid" : "62cda93931ea212bb6627368",
      "transactionid" : 924300,
      "title" : "Arm A-profile Architecture Registers ",
      "date" : 1658750415000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0601:2022-06:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1658750415210624973,
      "sysisattachment" : "5309369",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5309369,
      "size" : 10444287,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62cda93931ea212bb6627368",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658750395297,
      "syssize" : 10444287,
      "sysdate" : 1658750415000,
      "topparent" : "5309369",
      "label_version" : "2022-06",
      "systopparentid" : 5309369,
      "content_description" : "This document provides descriptions in HTML format for the A-profile system registers and memory-mapped registers.",
      "wordcount" : 9676,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658750417000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62cda93931ea212bb6627368",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658750415210624973,
      "uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm A-profile Architecture Registers",
    "Uri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62cda93931ea212bb6627368",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0601/2022-06/en/pdf/SysReg_xml_A_profile-2022-06.pdf",
    "Excerpt" : "All rights reserved. Non-Confidential DDI 0601 ... DDI 0601 ... ID070122 ... Product Status ... Alpha quality means that most major features of the specification are described in ... iv",
    "FirstSentences" : "Arm® Architecture Registers for A-profile architecture Copyright © 2018-2022 Arm Limited (or its affiliates). All rights reserved. DDI 0601 (ID070122) ii Arm® Architecture Registers A-profile ..."
  }, {
    "title" : "Arm Realm Management Extension (RME) System Architecture",
    "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... ture",
    "firstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM DEN 0129 EAC A.c Non-conﬁdential Arm® Realm Management Extension (RME) System Architecture Copyright © 2021-2022 Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Realm Management Extension (RME) System Architecture",
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "clickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "firstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
        "document_number" : "den0129",
        "document_version" : "ac",
        "content_type" : "Architecture Document",
        "systopparent" : "5049893",
        "sysurihash" : "ðZwuGzB4wñvH0eqZ",
        "urihash" : "ðZwuGzB4wñvH0eqZ",
        "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "systransactionid" : 992527,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1644278400000,
        "topparentid" : 5049893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644342046000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665819735000,
        "permanentid" : "09e86503e1540df8cbad1b644a3712bd7ef59429b065def99f8aa5d8f7a3",
        "syslanguage" : [ "English" ],
        "itemid" : "6202ab1e965f7d118e3f6260",
        "transactionid" : 992527,
        "title" : "Arm Realm Management Extension (RME) System Architecture ",
        "products" : [ "AR101", "AR110", "AR115", "AR570", "A-profile", "A-Profile", "ZB328", "Armv9-A", "Armv8-A" ],
        "date" : 1665819735000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Cloud", "Networking" ],
        "document_id" : "den0129:ac:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1665819735679955046,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665819732543,
        "syssize" : 195,
        "sysdate" : 1665819735000,
        "haslayout" : "1",
        "topparent" : "5049893",
        "label_version" : "A.c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049893,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665819735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0129/ac/?lang=en",
        "modified" : 1652109816000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665819735679955046,
        "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Realm Management Extension (RME) System Architecture",
      "Uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "Excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "FirstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
      "document_number" : "den0129",
      "document_version" : "ac",
      "content_type" : "Architecture Document",
      "systopparent" : "5049893",
      "sysurihash" : "lE1pz5kGq1wð3ut8",
      "urihash" : "lE1pz5kGq1wð3ut8",
      "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "systransactionid" : 909991,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1644278400000,
      "topparentid" : 5049893,
      "numberofpages" : 68,
      "sysconcepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5049893,
      "parentitem" : "6202ab1e965f7d118e3f6260",
      "concepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "documenttype" : "pdf",
      "isattachment" : "5049893",
      "sysindexeddate" : 1656405334000,
      "permanentid" : "c0b23af14b7714c563f42fd9d111bac878a572615fc9c227e3e3e2769c2f",
      "syslanguage" : [ "English" ],
      "itemid" : "6202ab1e965f7d118e3f6262",
      "transactionid" : 909991,
      "title" : "Arm Realm Management Extension (RME) System Architecture ",
      "date" : 1656405334000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0129:ac:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656405334346210485,
      "sysisattachment" : "5049893",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5049893,
      "size" : 447390,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656405322353,
      "syssize" : 447390,
      "sysdate" : 1656405334000,
      "topparent" : "5049893",
      "label_version" : "A.c",
      "systopparentid" : 5049893,
      "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
      "wordcount" : 2042,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656405334000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656405334346210485,
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Realm Management Extension (RME) System Architecture",
    "Uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "Excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... ture",
    "FirstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM DEN 0129 EAC A.c Non-conﬁdential Arm® Realm Management Extension (RME) System Architecture Copyright © 2021-2022 Arm ..."
  }, {
    "title" : "Arm CortexA715 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bc009931ea212bb66256a6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "excerpt" : "Change ... Issue: 07 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "firstSentences" : "Arm® Cortex®‑A715 Core Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101590_0101_07_en Arm® Cortex®‑ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA715 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "biox629vQ82W3iEa",
        "urihash" : "biox629vQ82W3iEa",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
        "systransactionid" : 980234,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1664785314000,
        "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc008a31ea212bb66253ca",
        "transactionid" : 980234,
        "title" : "Arm CortexA715 Core Technical Reference Manual ",
        "products" : [ "Cortex-A715" ],
        "date" : 1664785314000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1664785314213241734,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4773,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664785283823,
        "syssize" : 4773,
        "sysdate" : 1664785314000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 318,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664785314000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664785314213241734,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA715 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "AIDR_EL1, Auxiliary ID Register",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
      "firstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 980234,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1664785314000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 980234,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1664785314000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1664785314213241734,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664785283823,
          "syssize" : 4773,
          "sysdate" : 1664785314000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664785314000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664785314213241734,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AIDR_EL1, Auxiliary ID Register ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "GFQgfPQLWkHrQñvP",
        "urihash" : "GFQgfPQLWkHrQñvP",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "reset ; configurations ; el1 ; AArch64 ; register ; Generic System Control Access ; Functional group ; assignments ; conjunction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "reset ; configurations ; el1 ; AArch64 ; register ; Generic System Control Access ; Functional group ; assignments ; conjunction",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488299000,
        "permanentid" : "db382f05bb9fccdbad8be47b67239ff509c250c24e83041a7cb4fff452c6",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc009031ea212bb662544b",
        "transactionid" : 910460,
        "title" : "AIDR_EL1, Auxiliary ID Register ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488299000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488299521173070,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 1221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488175155,
        "syssize" : 1221,
        "sysdate" : 1656488299000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 85,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488299000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488299521173070,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
        "syscollection" : "default"
      },
      "Title" : "AIDR_EL1, Auxiliary ID Register",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "Excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
      "FirstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1."
    }, {
      "title" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "excerpt" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_ ... Configurations This register is available in all configurations.",
      "firstSentences" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL. Configurations This register is available in all configurations.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 980234,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1664785314000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 980234,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1664785314000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1664785314213241734,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664785283823,
          "syssize" : 4773,
          "sysdate" : 1664785314000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664785314000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664785314213241734,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "hIqkT2UbsiOñzprV",
        "urihash" : "hIqkT2UbsiOñzprV",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "reset ; configurations ; Generic System Control Access ; Functional group ; assignments ; el3 ; cpupmr ; imp",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "reset ; configurations ; Generic System Control Access ; Functional group ; assignments ; el3 ; cpupmr ; imp",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488295000,
        "permanentid" : "20ebc56f270db7e262cd952f23447a3f6a6b4e1f3da52bc645051fceb004",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc009031ea212bb6625471",
        "transactionid" : 910460,
        "title" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488295000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488295801165974,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 1496,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488175092,
        "syssize" : 1496,
        "sysdate" : 1656488295000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488295000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488295801165974,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
        "syscollection" : "default"
      },
      "Title" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "Excerpt" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_ ... Configurations This register is available in all configurations.",
      "FirstSentences" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL. Configurations This register is available in all configurations."
    }, {
      "title" : "Embedded Trace Extension support",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "excerpt" : "The trace unit can also generate a trigger that is a signal to the Trace Capture ... This behavior causes a gap in the trace when viewed in the debugger. ... Embedded Trace Extension support",
      "firstSentences" : "Embedded Trace Extension support The Cortex\\u00AE\\u2011A715 core implements the Embedded Trace Extension (ETE). The trace unit performs real-time instruction flow tracing based on the ETE. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 980234,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1664785314000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 980234,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1664785314000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1664785314213241734,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664785283823,
          "syssize" : 4773,
          "sysdate" : 1664785314000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664785314000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664785314213241734,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Embedded Trace Extension support ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "RB2CenwvfñeHRGfe",
        "urihash" : "RB2CenwvfñeHRGfe",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "trace unit ; P0 elements ; core interface ; real-time ; FIFO ; triggering ; filtering ; compressed form ; address range ; executed branches ; exceptions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "trace unit ; P0 elements ; core interface ; real-time ; FIFO ; triggering ; filtering ; compressed form ; address range ; executed branches ; exceptions",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488295000,
        "permanentid" : "d9660c2ced98600eccd844faa01281f1fd8d31f75ace91294e76cda3e03b",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc008f31ea212bb6625433",
        "transactionid" : 910460,
        "title" : "Embedded Trace Extension support ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488295000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488295694139538,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 1596,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488174780,
        "syssize" : 1596,
        "sysdate" : 1656488295000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 126,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488295000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/Embedded-Trace-Extension-support?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488295694139538,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Extension support",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "Excerpt" : "The trace unit can also generate a trigger that is a signal to the Trace Capture ... This behavior causes a gap in the trace when viewed in the debugger. ... Embedded Trace Extension support",
      "FirstSentences" : "Embedded Trace Extension support The Cortex\\u00AE\\u2011A715 core implements the Embedded Trace Extension (ETE). The trace unit performs real-time instruction flow tracing based on the ETE. The ..."
    } ],
    "totalNumberOfChildResults" : 42,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
      "document_number" : "101590",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5294293",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "oHKMwViðgLIJDyhN",
      "urihash" : "oHKMwViðgLIJDyhN",
      "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
      "systransactionid" : 910461,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655856000000,
      "topparentid" : 5294293,
      "numberofpages" : 696,
      "sysconcepts" : "configurations ; registers ; instructions ; architectures ; translations ; interfaces ; Arm Limited ; listed reset ; cores ; counters ; power domains ; overview of IMPLEMENTATION ; trace unit ; individual field ; el1 ; functionality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
      "attachmentparentid" : 5294293,
      "parentitem" : "62bc008a31ea212bb66253ca",
      "concepts" : "configurations ; registers ; instructions ; architectures ; translations ; interfaces ; Arm Limited ; listed reset ; cores ; counters ; power domains ; overview of IMPLEMENTATION ; trace unit ; individual field ; el1 ; functionality",
      "documenttype" : "pdf",
      "isattachment" : "5294293",
      "sysindexeddate" : 1656488314000,
      "permanentid" : "b9f085e12a432ae8e859f65695dc64bbd645db61d3ef3fd37b464e6d4d06",
      "syslanguage" : [ "English" ],
      "itemid" : "62bc009931ea212bb66256a6",
      "transactionid" : 910461,
      "title" : "Arm CortexA715 Core Technical Reference Manual ",
      "subject" : "This manual is for the Cortex‑A715 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "date" : 1656488314000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101590:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656488314182208899,
      "sysisattachment" : "5294293",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5294293,
      "size" : 5389408,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bc009931ea212bb66256a6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656488181857,
      "syssubject" : "This manual is for the Cortex‑A715 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "syssize" : 5389408,
      "sysdate" : 1656488314000,
      "topparent" : "5294293",
      "author" : "Arm Ltd.",
      "label_version" : "0101",
      "systopparentid" : 5294293,
      "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 5103,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656488314000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bc009931ea212bb66256a6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656488314182208899,
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA715 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bc009931ea212bb66256a6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/pdf/arm_cortex_a715_core_trm_101590_0101_07_en.pdf",
    "Excerpt" : "Change ... Issue: 07 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "FirstSentences" : "Arm® Cortex®‑A715 Core Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 07 101590_0101_07_en Arm® Cortex®‑ ..."
  }, {
    "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bbfe9bb334256d9ea8d2af",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
    "excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 17",
    "firstSentences" : "Arm® Cortex®‑A715 Core Cryptographic Extension Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101592_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101592/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101592/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101592",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294279",
        "sysurihash" : "hpgYjI5btwcsLEuz",
        "urihash" : "hpgYjI5btwcsLEuz",
        "sysuri" : "https://developer.arm.com/documentation/101592/0101/en",
        "systransactionid" : 980231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5294279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656487578000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1664784825000,
        "permanentid" : "f04cd297458d8286707e7bca257823f094e971a89d1fde3ae1b9be218d09",
        "syslanguage" : [ "English" ],
        "itemid" : "62bbfe9ab334256d9ea8d29f",
        "transactionid" : 980231,
        "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A715" ],
        "date" : 1664784825000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101592:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1664784825508487028,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4758,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664784809193,
        "syssize" : 4758,
        "sysdate" : 1664784825000,
        "haslayout" : "1",
        "topparent" : "5294279",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294279,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664784825000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101592/0101/?lang=en",
        "modified" : 1656487578000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664784825508487028,
        "uri" : "https://developer.arm.com/documentation/101592/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101592/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ..."
    },
    "childResults" : [ {
      "title" : "Conventions",
      "uri" : "https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
      "printableUri" : "https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
      "clickUri" : "https://developer.arm.com/documentation/101592/0101/Introduction/Conventions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
      "excerpt" : "DANGER Requirements for the system. Not following these requirements will result in system failure or damage. ... The actual level is unimportant and does not affect normal operation.",
      "firstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm\\u00AE Glossary is a list of terms used in Arm documentation, together with definitions for those ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101592/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101592/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101592",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294279",
          "sysurihash" : "hpgYjI5btwcsLEuz",
          "urihash" : "hpgYjI5btwcsLEuz",
          "sysuri" : "https://developer.arm.com/documentation/101592/0101/en",
          "systransactionid" : 980231,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5294279,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656487578000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1664784825000,
          "permanentid" : "f04cd297458d8286707e7bca257823f094e971a89d1fde3ae1b9be218d09",
          "syslanguage" : [ "English" ],
          "itemid" : "62bbfe9ab334256d9ea8d29f",
          "transactionid" : 980231,
          "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1664784825000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101592:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1664784825508487028,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664784809193,
          "syssize" : 4758,
          "sysdate" : 1664784825000,
          "haslayout" : "1",
          "topparent" : "5294279",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294279,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664784825000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101592/0101/?lang=en",
          "modified" : 1656487578000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664784825508487028,
          "uri" : "https://developer.arm.com/documentation/101592/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101592/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101592/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Cryptographic Extension Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 30 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Conventions ",
        "document_number" : "101592",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294279",
        "sysurihash" : "OV566EaxKVtKHTkj",
        "urihash" : "OV566EaxKVtKHTkj",
        "sysuri" : "https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
        "systransactionid" : 910457,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5294279,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656487578000,
        "sysconcepts" : "arm ; conventions ; meaning ; system failure ; replication operators ; timing diagrams ; damage ; commands ; active-LOW ; assembler syntax ; unimportant ; Variations ; recommendations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294279,
        "parentitem" : "62bbfe9ab334256d9ea8d29f",
        "concepts" : "arm ; conventions ; meaning ; system failure ; replication operators ; timing diagrams ; damage ; commands ; active-LOW ; assembler syntax ; unimportant ; Variations ; recommendations",
        "documenttype" : "html",
        "isattachment" : "5294279",
        "sysindexeddate" : 1656487626000,
        "permanentid" : "d90f74bc4037356b3238347246d518fa608316b1f6f21eb386bfbcfdec68",
        "syslanguage" : [ "English" ],
        "itemid" : "62bbfe9ab334256d9ea8d2a4",
        "transactionid" : 910457,
        "title" : "Conventions ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656487626000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101592:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656487626494201593,
        "sysisattachment" : "5294279",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294279,
        "size" : 2797,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101592/0101/Introduction/Conventions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656487597644,
        "syssize" : 2797,
        "sysdate" : 1656487626000,
        "haslayout" : "1",
        "topparent" : "5294279",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294279,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 207,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656487626000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101592/0101/Introduction/Conventions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101592/0101/Introduction/Conventions?lang=en",
        "modified" : 1656487578000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656487626494201593,
        "uri" : "https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
        "syscollection" : "default"
      },
      "Title" : "Conventions",
      "Uri" : "https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
      "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
      "ClickUri" : "https://developer.arm.com/documentation/101592/0101/Introduction/Conventions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/Introduction/Conventions",
      "Excerpt" : "DANGER Requirements for the system. Not following these requirements will result in system failure or damage. ... The actual level is unimportant and does not affect normal operation.",
      "FirstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm\\u00AE Glossary is a list of terms used in Arm documentation, together with definitions for those ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101592",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5294279",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ElUFXNs5iX9p8UuJ",
      "urihash" : "ElUFXNs5iX9p8UuJ",
      "sysuri" : "https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
      "systransactionid" : 910457,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5294279,
      "numberofpages" : 17,
      "sysconcepts" : "instructions ; documentation ; arm ; system failure ; export laws ; party patents ; languages ; meanings ; functionality ; active-LOW ; conventions ; acceptance ; implementations ; Outer Shareable ; configurations ; Cryptographic Extension",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
      "attachmentparentid" : 5294279,
      "parentitem" : "62bbfe9ab334256d9ea8d29f",
      "concepts" : "instructions ; documentation ; arm ; system failure ; export laws ; party patents ; languages ; meanings ; functionality ; active-LOW ; conventions ; acceptance ; implementations ; Outer Shareable ; configurations ; Cryptographic Extension",
      "documenttype" : "pdf",
      "isattachment" : "5294279",
      "sysindexeddate" : 1656487627000,
      "permanentid" : "395fc9cfb8abe8fbd3527e6bd5a225b26cdfc1872124db8abf1ecbe24203",
      "syslanguage" : [ "English" ],
      "itemid" : "62bbfe9bb334256d9ea8d2af",
      "transactionid" : 910457,
      "title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This manual is for the Cortex‑A715 core. It describes the optional cryptographic features of the Cortex‑A715 core and the registers used by the Cryptographic Extension.",
      "date" : 1656487627000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101592:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656487627037484667,
      "sysisattachment" : "5294279",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5294279,
      "size" : 316707,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bbfe9bb334256d9ea8d2af",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656487600380,
      "syssubject" : "This manual is for the Cortex‑A715 core. It describes the optional cryptographic features of the Cortex‑A715 core and the registers used by the Cryptographic Extension.",
      "syssize" : 316707,
      "sysdate" : 1656487627000,
      "topparent" : "5294279",
      "author" : "Arm Ltd.",
      "label_version" : "0101",
      "systopparentid" : 5294279,
      "content_description" : "This manual is for the Cortex A715 core. It describes the optional cryptographic features of the Cortex A715 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 806,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656487627000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bbfe9bb334256d9ea8d2af",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656487627037484667,
      "uri" : "https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA715 Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bbfe9bb334256d9ea8d2af",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101592/0101/en/pdf/arm_cortex_a715_core_crypto_trm_101592_0101_05_en.pdf",
    "Excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 17",
    "FirstSentences" : "Arm® Cortex®‑A715 Core Cryptographic Extension Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101592_ ..."
  }, {
    "title" : "DRTM Architecture for Arm",
    "uri" : "https://developer.arm.com/documentation/den0113/a/en",
    "printableUri" : "https://developer.arm.com/documentation/den0113/a/en",
    "clickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
    "excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
    "firstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "DRTM Architecture for Arm",
      "uri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "printableUri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "excerpt" : "D-CRTM and DCE ... DLME ... Devices and Non-Host Platforms ... DRTM on Arm ... 2.4.2 ... Overview ... DRTM SMC Functions ... Firmware and Hardware-backed Implementations ... 2.5.1 ... 2.5.2",
      "firstSentences" : "Document number: Release Quality: Issue Number: Confidentiality: Date of Issue: ARM DEN 0113 BETA 0 Non-confidential February 3, 2022 DRTM Architecture for Arm © Copyright Arm Limited 2022. All ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DRTM Architecture for Arm",
        "uri" : "https://developer.arm.com/documentation/den0113/a/en",
        "printableUri" : "https://developer.arm.com/documentation/den0113/a/en",
        "clickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
        "excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
        "firstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "DRTM Architecture for Arm ",
          "document_number" : "den0113",
          "document_version" : "a",
          "content_type" : "Architecture Document",
          "systopparent" : "5052321",
          "sysurihash" : "LFiC00SrUKT6ñ3Hð",
          "urihash" : "LFiC00SrUKT6ñ3Hð",
          "sysuri" : "https://developer.arm.com/documentation/den0113/a/en",
          "systransactionid" : 861237,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1644969600000,
          "topparentid" : 5052321,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1645088667000,
          "sysconcepts" : "Architecture",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
          "concepts" : "Architecture",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1648716516000,
          "permanentid" : "f99351499f74eede499c59ce7ef505eb398d6acc2a6c8e9daf28e9eb4cdd",
          "syslanguage" : [ "English" ],
          "itemid" : "620e0f9b0ca305732a3a5dcb",
          "transactionid" : 861237,
          "title" : "DRTM Architecture for Arm ",
          "products" : [ "Software Standards", "Software standard", "SW standards" ],
          "date" : 1648716516000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "den0113:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1648716516339803842,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 144,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716494040,
          "syssize" : 144,
          "sysdate" : 1648716516000,
          "haslayout" : "1",
          "topparent" : "5052321",
          "label_version" : "a",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5052321,
          "content_description" : "This document defines the Dynamic Root of Trust for Measurement (DRTM) architecture for Arm.  DRTM is a mechanism to improve boot security.  It allows a system in a potentially unknown or untrusted state to boot a target image (such as an OS kernel) into a known and trusted state.",
          "wordcount" : 19,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716516000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0113/a/?lang=en",
          "modified" : 1645088667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716516339803842,
          "uri" : "https://developer.arm.com/documentation/den0113/a/en",
          "syscollection" : "default"
        },
        "Title" : "DRTM Architecture for Arm",
        "Uri" : "https://developer.arm.com/documentation/den0113/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0113/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
        "Excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
        "FirstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DRTM Architecture for Arm ",
        "document_number" : "den0113",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5052321",
        "sysauthor" : "Microsoft Office User",
        "sysurihash" : "34QXg40Dlkbf9KVL",
        "urihash" : "34QXg40Dlkbf9KVL",
        "sysuri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
        "systransactionid" : 861237,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1644969600000,
        "topparentid" : 5052321,
        "numberofpages" : 81,
        "sysconcepts" : "dynamic launch ; measurements ; architecture ; DMA protections ; boot PE ; security ; DLME ; implementations ; hardware-backed implementation ; responsibilities ; DCE preamble ; firmware ; non-host platforms ; specifications ; privilege levels ; DCE",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "attachmentparentid" : 5052321,
        "parentitem" : "620e0f9b0ca305732a3a5dcb",
        "concepts" : "dynamic launch ; measurements ; architecture ; DMA protections ; boot PE ; security ; DLME ; implementations ; hardware-backed implementation ; responsibilities ; DCE preamble ; firmware ; non-host platforms ; specifications ; privilege levels ; DCE",
        "documenttype" : "pdf",
        "isattachment" : "5052321",
        "sysindexeddate" : 1648716516000,
        "permanentid" : "e26f61ee8b13b614bc59831c2d9f4637694c90f1ea802a1168981e6709db",
        "syslanguage" : [ "English" ],
        "itemid" : "620e0f9b0ca305732a3a5dcd",
        "transactionid" : 861237,
        "title" : "DRTM Architecture for Arm ",
        "date" : 1648716516000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0113:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1648716516236975732,
        "sysisattachment" : "5052321",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5052321,
        "size" : 940279,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716495386,
        "syssize" : 940279,
        "sysdate" : 1648716516000,
        "topparent" : "5052321",
        "author" : "Microsoft Office User",
        "label_version" : "a",
        "systopparentid" : 5052321,
        "content_description" : "This document defines the Dynamic Root of Trust for Measurement (DRTM) architecture for Arm.  DRTM is a mechanism to improve boot security.  It allows a system in a potentially unknown or untrusted state to boot a target image (such as an OS kernel) into a known and trusted state.",
        "wordcount" : 1784,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716516000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716516236975732,
        "uri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
        "syscollection" : "default"
      },
      "Title" : "DRTM Architecture for Arm",
      "Uri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "Excerpt" : "D-CRTM and DCE ... DLME ... Devices and Non-Host Platforms ... DRTM on Arm ... 2.4.2 ... Overview ... DRTM SMC Functions ... Firmware and Hardware-backed Implementations ... 2.5.1 ... 2.5.2",
      "FirstSentences" : "Document number: Release Quality: Issue Number: Confidentiality: Date of Issue: ARM DEN 0113 BETA 0 Non-confidential February 3, 2022 DRTM Architecture for Arm © Copyright Arm Limited 2022. All ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "DRTM Architecture for Arm ",
      "document_number" : "den0113",
      "document_version" : "a",
      "content_type" : "Architecture Document",
      "systopparent" : "5052321",
      "sysurihash" : "LFiC00SrUKT6ñ3Hð",
      "urihash" : "LFiC00SrUKT6ñ3Hð",
      "sysuri" : "https://developer.arm.com/documentation/den0113/a/en",
      "systransactionid" : 861237,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1644969600000,
      "topparentid" : 5052321,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1645088667000,
      "sysconcepts" : "Architecture",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "concepts" : "Architecture",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1648716516000,
      "permanentid" : "f99351499f74eede499c59ce7ef505eb398d6acc2a6c8e9daf28e9eb4cdd",
      "syslanguage" : [ "English" ],
      "itemid" : "620e0f9b0ca305732a3a5dcb",
      "transactionid" : 861237,
      "title" : "DRTM Architecture for Arm ",
      "products" : [ "Software Standards", "Software standard", "SW standards" ],
      "date" : 1648716516000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0113:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1648716516339803842,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 144,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716494040,
      "syssize" : 144,
      "sysdate" : 1648716516000,
      "haslayout" : "1",
      "topparent" : "5052321",
      "label_version" : "a",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5052321,
      "content_description" : "This document defines the Dynamic Root of Trust for Measurement (DRTM) architecture for Arm.  DRTM is a mechanism to improve boot security.  It allows a system in a potentially unknown or untrusted state to boot a target image (such as an OS kernel) into a known and trusted state.",
      "wordcount" : 19,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716516000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/den0113/a/?lang=en",
      "modified" : 1645088667000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716516339803842,
      "uri" : "https://developer.arm.com/documentation/den0113/a/en",
      "syscollection" : "default"
    },
    "Title" : "DRTM Architecture for Arm",
    "Uri" : "https://developer.arm.com/documentation/den0113/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/den0113/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
    "Excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
    "FirstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards"
  }, {
    "title" : "MPU",
    "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "clickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "excerpt" : "These transactions are known as speculative transactions until the pipeline completes execution of the corresponding instruction. ... MPU ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
    "firstSentences" : "MPU Each core within the Cortex\\u00AE-R82 processor has two programmable Memory Protection Units (MPUs), controlled from EL1 and EL2. Each MPU supports a 40-bit physical address range that allows ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "jbO4NUC9aC2ogZu5",
        "urihash" : "jbO4NUC9aC2ogZu5",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116093000,
        "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
        "syslanguage" : [ "English" ],
        "itemid" : "622891fc8804d00769e9bdd3",
        "transactionid" : 902374,
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116091000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116091651469696,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116066980,
        "syssize" : 4810,
        "sysdate" : 1655116091000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 323,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116091651469696,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "PMU register summary",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/PMU/PMU-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "excerpt" : "PMU register summary The register summary tables provide an overview of all the relevant registers. You can find the register summary table for the Cortex\\u00AE-R82 processor AArch64 ...",
      "firstSentences" : "PMU register summary The register summary tables provide an overview of all the relevant registers. You can find the register summary table for the Cortex\\u00AE-R82 processor AArch64 Performance ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "PMU register summary ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "ZVKFZNIVcd02lcD1",
        "urihash" : "ZVKFZNIVcd02lcD1",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "register summary ; u00AE ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "register summary ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116090000,
        "permanentid" : "50106c7432f305036fcbac7b853f98b923803f3005db2fd582a1b61a3488",
        "syslanguage" : [ "English" ],
        "itemid" : "622892068804d00769e9bebc",
        "transactionid" : 902374,
        "title" : "PMU register summary ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089533684599,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 549,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/PMU/PMU-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116064823,
        "syssize" : 549,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/PMU/PMU-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/PMU/PMU-register-summary?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089533684599,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
        "syscollection" : "default"
      },
      "Title" : "PMU register summary",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/PMU/PMU-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/PMU/PMU-register-summary",
      "Excerpt" : "PMU register summary The register summary tables provide an overview of all the relevant registers. You can find the register summary table for the Cortex\\u00AE-R82 processor AArch64 ...",
      "FirstSentences" : "PMU register summary The register summary tables provide an overview of all the relevant registers. You can find the register summary table for the Cortex\\u00AE-R82 processor AArch64 Performance ..."
    }, {
      "title" : "External register access permissions to the PMU registers",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "excerpt" : "External register access permissions to the PMU registers External access permission to the ... The following table describes the core response to accesses through the external ... Table 1.",
      "firstSentences" : "External register access permissions to the PMU registers External access permission to the PMU registers is subject to the conditions at the time of the access. The following table describes the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "External register access permissions to the PMU registers ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "gBQðuK5EXUOisiiN",
        "urihash" : "gBQðuK5EXUOisiiN",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "power domain ; accesses ; PMU registers ; OSLK ; powerup state ; memory-mapped interfaces ; Lock ; EL1 ; powerdown ; accordance ; Read-As-One",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "power domain ; accesses ; PMU registers ; OSLK ; powerup state ; memory-mapped interfaces ; Lock ; EL1 ; powerdown ; accordance ; Read-As-One",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116090000,
        "permanentid" : "4b1a3ecbd9a87092766628b046c12c839b09d7b7a36f1aed0e4887eee818",
        "syslanguage" : [ "English" ],
        "itemid" : "622892068804d00769e9beb1",
        "transactionid" : 902374,
        "title" : "External register access permissions to the PMU registers ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089526843284,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 912,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116064855,
        "syssize" : 912,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089526843284,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
        "syscollection" : "default"
      },
      "Title" : "External register access permissions to the PMU registers",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/PMU/External-register-access-permissions-to-the-PMU-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/PMU/External-register-access-permissions-to-the-PMU-registers",
      "Excerpt" : "External register access permissions to the PMU registers External access permission to the ... The following table describes the core response to accesses through the external ... Table 1.",
      "FirstSentences" : "External register access permissions to the PMU registers External access permission to the PMU registers is subject to the conditions at the time of the access. The following table describes the ..."
    }, {
      "title" : "Memory system",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "excerpt" : "Memory system This chapter describes the various memories and memory interfaces of the Cortex\\u00AE-R82 processor. Memory system ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "firstSentences" : "Memory system This chapter describes the various memories and memory interfaces of the Cortex\\u00AE-R82 processor. Memory system ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Memory system ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "w5KXmxJ9mAjruVUi",
        "urihash" : "w5KXmxJ9mAjruVUi",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "memories ; R82 processor ; u00AE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "memories ; R82 processor ; u00AE",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116090000,
        "permanentid" : "e78578f5d80b4b3c1d9e7000a709f71f75e17612cd93d19660cea9596192",
        "syslanguage" : [ "English" ],
        "itemid" : "622892048804d00769e9be28",
        "transactionid" : 902374,
        "title" : "Memory system ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089533199906,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 174,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116064951,
        "syssize" : 174,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/Memory-system?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089533199906,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
        "syscollection" : "default"
      },
      "Title" : "Memory system",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system",
      "Excerpt" : "Memory system This chapter describes the various memories and memory interfaces of the Cortex\\u00AE-R82 processor. Memory system ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "FirstSentences" : "Memory system This chapter describes the various memories and memory interfaces of the Cortex\\u00AE-R82 processor. Memory system ProcessorsReal-TimeCortex-RKinabaluCortex-R82"
    } ],
    "totalNumberOfChildResults" : 1232,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "MPU ",
      "document_number" : "101548",
      "document_version" : "0002",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4917561",
      "sysurihash" : "0rcZ8aUhYqlñkuNf",
      "urihash" : "0rcZ8aUhYqlñkuNf",
      "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
      "systransactionid" : 902374,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1645488000000,
      "topparentid" : 4917561,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1646825980000,
      "sysconcepts" : "translation regime ; accesses ; MPU ; permissions ; memory ; R82 processor ; EL2 ; transactions ; virtualization ; program flow ; pipelined operation ; stages of protection ; hypervisor",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
      "attachmentparentid" : 4917561,
      "parentitem" : "622891fc8804d00769e9bdd3",
      "concepts" : "translation regime ; accesses ; MPU ; permissions ; memory ; R82 processor ; EL2 ; transactions ; virtualization ; program flow ; pipelined operation ; stages of protection ; hypervisor",
      "documenttype" : "html",
      "isattachment" : "4917561",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1655116090000,
      "permanentid" : "9e561b24de9effcb14516f2c24e7f972d9745afcffd9eab5c6d7d17c9f4b",
      "syslanguage" : [ "English" ],
      "itemid" : "622892058804d00769e9be82",
      "transactionid" : 902374,
      "title" : "MPU ",
      "products" : [ "Cortex-R82" ],
      "date" : 1655116089000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Real-time Processors" ],
      "document_id" : "101548:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655116089529816414,
      "sysisattachment" : "4917561",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4917561,
      "size" : 2696,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655116064964,
      "syssize" : 2696,
      "sysdate" : 1655116089000,
      "haslayout" : "1",
      "topparent" : "4917561",
      "label_version" : "0002",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4917561,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "wordcount" : 173,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
      "document_revision" : "0002-06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655116090000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101548/0002/Memory-management/MPU?lang=en",
      "modified" : 1655116048000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655116089529816414,
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
      "syscollection" : "default"
    },
    "Title" : "MPU",
    "Uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "ClickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
    "Excerpt" : "These transactions are known as speculative transactions until the pipeline completes execution of the corresponding instruction. ... MPU ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
    "FirstSentences" : "MPU Each core within the Cortex\\u00AE-R82 processor has two programmable Memory Protection Units (MPUs), controlled from EL1 and EL2. Each MPU supports a 40-bit physical address range that allows ..."
  }, {
    "title" : "AMU counters",
    "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "excerpt" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when ... There is no support for overflow status indication or interrupts. ... AMU counters ProcessorsCortex-A",
    "firstSentences" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when they wrap. There is no support for overflow status indication or interrupts. Any change in clock frequency, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "7MsoI86n8tFkaJX3",
        "urihash" : "7MsoI86n8tFkaJX3",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "systransactionid" : 863682,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080880000,
        "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
        "syslanguage" : [ "English" ],
        "itemid" : "623914858804d00769e9e1c2",
        "transactionid" : 863682,
        "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649080880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080880811839744,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080807049,
        "syssize" : 5055,
        "sysdate" : 1649080880000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 325,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080880811839744,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "PMCEID0, Performance Monitors Common Event Identification Register 0",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "excerpt" : "[30] CHAIN Chain. ... [15] UNALIGNED_LDST_RETIRED Instruction architecturally executed, condition check pass - unaligned ... [5] L1D_TLB_REFILL L1 Data TLB refill: 1 This event is implemented.",
      "firstSentences" : "PMCEID0, Performance Monitors Common Event Identification Register 0 The PMCEID0 defines which common architectural and common microarchitectural feature events are implemented. Bit field ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "PMCEID0, Performance Monitors Common Event Identification Register 0 ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "xQGRbnZTuG6Z0Pgi",
        "urihash" : "xQGRbnZTuG6Z0Pgi",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
        "systransactionid" : 851333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "PMU events ; common architectural ; counters ; PMCEID0 ; assignments ; Figure D4 ; cycle ; Bus",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "PMU events ; common architectural ; counters ; PMCEID0 ; assignments ; Figure D4 ; cycle ; Bus",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647908048000,
        "permanentid" : "18455da4320743222218abefc4f53caadf2800f5249c941e0c9c62e7dd23",
        "syslanguage" : [ "English" ],
        "itemid" : "623914888804d00769e9e314",
        "transactionid" : 851333,
        "title" : "PMCEID0, Performance Monitors Common Event Identification Register 0 ",
        "products" : [ "Cortex-X1" ],
        "date" : 1647908048000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647908048751146412,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 4011,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647908026371,
        "syssize" : 4011,
        "sysdate" : 1647908048000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 177,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647908048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647908048751146412,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
        "syscollection" : "default"
      },
      "Title" : "PMCEID0, Performance Monitors Common Event Identification Register 0",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "Excerpt" : "[30] CHAIN Chain. ... [15] UNALIGNED_LDST_RETIRED Instruction architecturally executed, condition check pass - unaligned ... [5] L1D_TLB_REFILL L1 Data TLB refill: 1 This event is implemented.",
      "FirstSentences" : "PMCEID0, Performance Monitors Common Event Identification Register 0 The PMCEID0 defines which common architectural and common microarchitectural feature events are implemented. Bit field ..."
    }, {
      "title" : "ETM registers",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "excerpt" : "TRCITCTRL, Trace Integration Mode Control register. ... TRCPDCR, Power Down Control Register. TRCPDSR, Power Down Status Register. TRCPIDR0, ETM Peripheral Identification Register 0.",
      "firstSentences" : "ETM registers This chapter describes the Embedded Trace Macrocell (ETM) registers. It contains the following sections: ETM register summary. TRCACATRn, Address Comparator Access Type Registers 0-7.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ETM registers ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "9QiAeIñTUSHgnJ1W",
        "urihash" : "9QiAeIñTUSHgnJ1W",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
        "systransactionid" : 851333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "Address Comparator Access Type ; register summary ; TRCACVRn ; TRCACATRn",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "Address Comparator Access Type ; register summary ; TRCACVRn ; TRCACATRn",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647908048000,
        "permanentid" : "a5537ffdecfb032486585d2bd093d64acdcac870b63d887f6120ef938546",
        "syslanguage" : [ "English" ],
        "itemid" : "623914898804d00769e9e354",
        "transactionid" : 851333,
        "title" : "ETM registers ",
        "products" : [ "Cortex-X1" ],
        "date" : 1647908048000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647908048739689694,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 3441,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647908026307,
        "syssize" : 3441,
        "sysdate" : 1647908048000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647908048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-registers/ETM-registers?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647908048739689694,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
        "syscollection" : "default"
      },
      "Title" : "ETM registers",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "Excerpt" : "TRCITCTRL, Trace Integration Mode Control register. ... TRCPDCR, Power Down Control Register. TRCPDSR, Power Down Status Register. TRCPIDR0, ETM Peripheral Identification Register 0.",
      "FirstSentences" : "ETM registers This chapter describes the Embedded Trace Macrocell (ETM) registers. It contains the following sections: ETM register summary. TRCACATRn, Address Comparator Access Type Registers 0-7."
    }, {
      "title" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "excerpt" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 ... Bit field descriptions AMCNTENCLR1_EL0 is a 32-bit register. ... When it is written, it has no effect.",
      "firstSentences" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 disables the control bits for the auxiliary activity monitor counters, AMEVCNTR1<0-2>_EL0. Bit field ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "Cmlwñmwwh9VsððqG",
        "urihash" : "Cmlwñmwwh9VsððqG",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
        "systransactionid" : 851333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "EL0 ; AMCNTENCLR1 ; Figure D8 ; activity monitor ; RO RO ; EL2 ; EL1 ; EL3 ; Security states ; Usage constraints ; configuration notes ; assignments RAZ ; interface ; AMEVCNTR1 ; Read-As-Zero",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "EL0 ; AMCNTENCLR1 ; Figure D8 ; activity monitor ; RO RO ; EL2 ; EL1 ; EL3 ; Security states ; Usage constraints ; configuration notes ; assignments RAZ ; interface ; AMEVCNTR1 ; Read-As-Zero",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647908048000,
        "permanentid" : "f099db750afb1143e71bf8e77868fbcb22f51cb8a97cffa2353009a2062f",
        "syslanguage" : [ "English" ],
        "itemid" : "623914898804d00769e9e33b",
        "transactionid" : 851333,
        "title" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 ",
        "products" : [ "Cortex-X1" ],
        "date" : 1647908048000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647908048693699691,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 2047,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647908026353,
        "syssize" : 2047,
        "sysdate" : 1647908048000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 128,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647908048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647908048693699691,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
        "syscollection" : "default"
      },
      "Title" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "Excerpt" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 ... Bit field descriptions AMCNTENCLR1_EL0 is a 32-bit register. ... When it is written, it has no effect.",
      "FirstSentences" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 disables the control bits for the auxiliary activity monitor counters, AMEVCNTR1<0-2>_EL0. Bit field ..."
    } ],
    "totalNumberOfChildResults" : 480,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "AMU counters ",
      "document_number" : "101433",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5092307",
      "sysurihash" : "iOduEV8nvF9FðMoz",
      "urihash" : "iOduEV8nvF9FðMoz",
      "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "systransactionid" : 851333,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5092307,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647907973000,
      "sysconcepts" : "counters ; clock ; power domain ; Cold reset ; core ; evtCount ; AMEVTYPER1 ; instruction ; indication",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
      "attachmentparentid" : 5092307,
      "parentitem" : "623914858804d00769e9e1c2",
      "concepts" : "counters ; clock ; power domain ; Cold reset ; core ; evtCount ; AMEVTYPER1 ; instruction ; indication",
      "documenttype" : "html",
      "isattachment" : "5092307",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1647908048000,
      "permanentid" : "8c208b0b18cd4962083f368faccd8d3c36cfb2b018d14ada249a97e35bd6",
      "syslanguage" : [ "English" ],
      "itemid" : "623914888804d00769e9e2ed",
      "transactionid" : 851333,
      "title" : "AMU counters ",
      "products" : [ "Cortex-X1" ],
      "date" : 1647908048000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101433:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
      "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1647908048760782809,
      "sysisattachment" : "5092307",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5092307,
      "size" : 636,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1647908026416,
      "syssize" : 636,
      "sysdate" : 1647908048000,
      "haslayout" : "1",
      "topparent" : "5092307",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5092307,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "08",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1647908048000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "modified" : 1647907973000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1647908048760782809,
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "syscollection" : "default"
    },
    "Title" : "AMU counters",
    "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "Excerpt" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when ... There is no support for overflow status indication or interrupts. ... AMU counters ProcessorsCortex-A",
    "FirstSentences" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when they wrap. There is no support for overflow status indication or interrupts. Any change in clock frequency, ..."
  }, {
    "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
    "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
    "firstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "dgepxJrIrLSETn92",
        "urihash" : "dgepxJrIrLSETn92",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146784000,
        "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4b8",
        "transactionid" : 864220,
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146784000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146784382699731,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 4953,
        "sysdate" : 1649146784000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146784000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146784382699731,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
      "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "TSDOcc0eqZtKKLqa",
        "urihash" : "TSDOcc0eqZtKKLqa",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146838000,
        "permanentid" : "e1efe6dacea24a80443f9fda142592e72ab62a285b4d514648ffa5be5b8c",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c4",
        "transactionid" : 864221,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146838000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146838184687106,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 2788,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 2788,
        "sysdate" : 1649146838000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146838000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146838184687106,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "Excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
      "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
    }, {
      "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/62396edf8804d00769e9e4c8",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "firstSentences" : "Arm® Cortex®-X1 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Copyright © 2018–2021 Arm Limited or its affiliates. All rights reserved. 101435_0102_06_en Arm® Cortex®-X1 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysauthor" : "ARM",
        "sysurihash" : "Fdtlr9wV91zd91kb",
        "urihash" : "Fdtlr9wV91zd91kb",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Cortex-X1",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "numberofpages" : 21,
        "sysconcepts" : "Cryptographic Extension ; registers ; documentation ; arm ; export laws ; third party ; monospace ; languages ; Adobe Acrobat ; active-LOW ; functionality ; agreement ; acceptance ; applications ; implementations ; instructions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "Cryptographic Extension ; registers ; documentation ; arm ; export laws ; third party ; monospace ; languages ; Adobe Acrobat ; active-LOW ; functionality ; agreement ; acceptance ; applications ; implementations ; instructions",
        "documenttype" : "pdf",
        "isattachment" : "5092865",
        "sysindexeddate" : 1649146787000,
        "permanentid" : "f39f4addee4c2bd0b9c6b94a86fdb39f966f3e6afdad3be4eef8a7ee1730",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c8",
        "transactionid" : 864220,
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "subject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "date" : 1649146787000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146787070795657,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 386461,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/62396edf8804d00769e9e4c8",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146488018,
        "syssubject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "syssize" : 386461,
        "sysdate" : 1649146787000,
        "topparent" : "5092865",
        "author" : "ARM",
        "label_version" : "r1p2",
        "systopparentid" : 5092865,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 728,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146787000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/62396edf8804d00769e9e4c8",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146787070795657,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/62396edf8804d00769e9e4c8",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/pdf/arm_cortex_x1_core_crypto_trm_101435_0102_06_en.pdf",
      "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "FirstSentences" : "Arm® Cortex®-X1 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Copyright © 2018–2021 Arm Limited or its affiliates. All rights reserved. 101435_0102_06_en Arm® Cortex®-X1 ..."
    }, {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "firstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Cortex -X1 cores present in a cluster. This signal is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "CRY54lkGj7OSNelQ",
        "urihash" : "CRY54lkGj7OSNelQ",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "Cryptographic Extension ; registers ; cores ; UNDEFINED exception ; cluster ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "Cryptographic Extension ; registers ; cores ; UNDEFINED exception ; cluster ; Cortex",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146786000,
        "permanentid" : "ede41f1edc59fc533036593b962878f13f797d23de4e68c4fe00fba28587",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c2",
        "transactionid" : 864220,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146786000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146786874551264,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 540,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 540,
        "sysdate" : 1649146786000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146786000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146786874551264,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "FirstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Cortex -X1 cores present in a cluster. This signal is ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
      "document_number" : "101435",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5092865",
      "sysurihash" : "cldMo8rqQT6HQi76",
      "urihash" : "cldMo8rqQT6HQi76",
      "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "systransactionid" : 864221,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5092865,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647931103000,
      "sysconcepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
      "attachmentparentid" : 5092865,
      "parentitem" : "62396edf8804d00769e9e4b8",
      "concepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
      "documenttype" : "html",
      "isattachment" : "5092865",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146838000,
      "permanentid" : "3229dfd7ef71e059617fcc10eb5663579ce43abc043784f685e0405e7c3d",
      "syslanguage" : [ "English" ],
      "itemid" : "62396edf8804d00769e9e4c5",
      "transactionid" : 864221,
      "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
      "products" : [ "Cortex-X1" ],
      "date" : 1649146838000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101435:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146838521508577,
      "sysisattachment" : "5092865",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5092865,
      "size" : 2108,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146486574,
      "syssize" : 2108,
      "sysdate" : 1649146838000,
      "haslayout" : "1",
      "topparent" : "5092865",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5092865,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 137,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146838000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "modified" : 1647931103000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146838521508577,
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "syscollection" : "default"
    },
    "Title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
    "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
    "FirstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ..."
  }, {
    "title" : "TRCDEVARCH, Device Architecture Register",
    "uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCDEVARCH--Device-Architecture-Register",
    "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCDEVARCH--Device-Architecture-Register",
    "clickUri" : "https://developer.arm.com/documentation/101593/0101/External-registers/ETE-register-summary/TRCDEVARCH--Device-Architecture-Register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCDEVARCH--Device-Architecture-Register",
    "excerpt" : "REVISION Revision. ... ARCHPART Architecture Part. Defines the architecture of the component. 0b101000010011 Arm PE trace architecture. TRCDEVARCH, Device Architecture Register",
    "firstSentences" : "TRCDEVARCH, Device Architecture Register Provides discovery information for the component. For additional information see the CoreSight Architecture Specification. Configurations This register is ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexX3 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "ijNeCQum7plFNsaa",
        "urihash" : "ijNeCQum7plFNsaa",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
        "systransactionid" : 965732,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083187000,
        "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288831ea212bb66250da",
        "transactionid" : 965732,
        "title" : "Arm CortexX3 Core Technical Reference Manual ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083187000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083187250341970,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4702,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083149369,
        "syssize" : 4702,
        "sysdate" : 1663083187000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 317,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083187250341970,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX3 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "AArch64 activity monitors register summary",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/AArch64-activity-monitors-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/AArch64-activity-monitors-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/Activity-Monitors-Extension-support/AArch64-activity-monitors-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/AArch64-activity-monitors-register-summary",
      "excerpt" : "AArch64 activity monitors register summary The summary table provides an overview of all \\\"IMPLEMENTATION ... Individual register descriptions provide detailed information. Table 1.",
      "firstSentences" : "AArch64 activity monitors register summary The summary table provides an overview of all \\\"IMPLEMENTATION DEFINED\\\" Activity monitors registers in the core. Individual register descriptions ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965732,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965732,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AArch64 activity monitors register summary ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "E8wDKof6ElbCztWi",
        "urihash" : "E8wDKof6ElbCztWi",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/AArch64-activity-monitors-register-summary",
        "systransactionid" : 965732,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "activity monitors ; register summary ; Op2 Reset ; detailed information ; C14 ; C13 ; EL0 ; AMEVTYPER10",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "activity monitors ; register summary ; Op2 Reset ; detailed information ; C14 ; C13 ; EL0 ; AMEVTYPER10",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083185000,
        "permanentid" : "4941b858cd81b191894ac7ec1966c22759ce83a69fa3b01595f2ee070911",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288c31ea212bb662515b",
        "transactionid" : 965732,
        "title" : "AArch64 activity monitors register summary ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083185000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083185361779064,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 1299,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/Activity-Monitors-Extension-support/AArch64-activity-monitors-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083149009,
        "syssize" : 1299,
        "sysdate" : 1663083185000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083185000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/Activity-Monitors-Extension-support/AArch64-activity-monitors-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/Activity-Monitors-Extension-support/AArch64-activity-monitors-register-summary?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083185361779064,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/AArch64-activity-monitors-register-summary",
        "syscollection" : "default"
      },
      "Title" : "AArch64 activity monitors register summary",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/AArch64-activity-monitors-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/AArch64-activity-monitors-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/Activity-Monitors-Extension-support/AArch64-activity-monitors-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/AArch64-activity-monitors-register-summary",
      "Excerpt" : "AArch64 activity monitors register summary The summary table provides an overview of all \\\"IMPLEMENTATION ... Individual register descriptions provide detailed information. Table 1.",
      "FirstSentences" : "AArch64 activity monitors register summary The summary table provides an overview of all \\\"IMPLEMENTATION DEFINED\\\" Activity monitors registers in the core. Individual register descriptions ..."
    }, {
      "title" : "TRCIMSPEC0, IMP DEF Register 0",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIMSPEC0--IMP-DEF-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIMSPEC0--IMP-DEF-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/External-registers/ETE-register-summary/TRCIMSPEC0--IMP-DEF-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIMSPEC0--IMP-DEF-Register-0",
      "excerpt" : "TRCIMSPEC0, IMP DEF Register 0 TRCIMSPEC0 shows the presence of any IMPLEMENTATION DEFINED features, and provides ... Configurations This register is available in all configurations. ... [3:0]",
      "firstSentences" : "TRCIMSPEC0, IMP DEF Register 0 TRCIMSPEC0 shows the presence of any IMPLEMENTATION DEFINED features, and provides an interface to enable the features that are provided. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965732,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965732,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "TRCIMSPEC0, IMP DEF Register 0 ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "Degalb2ERKCXAY5t",
        "urihash" : "Degalb2ERKCXAY5t",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIMSPEC0--IMP-DEF-Register-0",
        "systransactionid" : 965732,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "features ; trcimspec0 ; Reset ; register ; configurations ; supports ; trace unit ; See individual ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "features ; trcimspec0 ; Reset ; register ; configurations ; supports ; trace unit ; See individual ; assignments",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083185000,
        "permanentid" : "25339c9c159fc7e330bdec895c331fbfce017470980149782b659086e8b5",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb289131ea212bb6625263",
        "transactionid" : 965732,
        "title" : "TRCIMSPEC0, IMP DEF Register 0 ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083185000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083185329068589,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 889,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/External-registers/ETE-register-summary/TRCIMSPEC0--IMP-DEF-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083148822,
        "syssize" : 889,
        "sysdate" : 1663083185000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083185000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/External-registers/ETE-register-summary/TRCIMSPEC0--IMP-DEF-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/External-registers/ETE-register-summary/TRCIMSPEC0--IMP-DEF-Register-0?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083185329068589,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIMSPEC0--IMP-DEF-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCIMSPEC0, IMP DEF Register 0",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIMSPEC0--IMP-DEF-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIMSPEC0--IMP-DEF-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/External-registers/ETE-register-summary/TRCIMSPEC0--IMP-DEF-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCIMSPEC0--IMP-DEF-Register-0",
      "Excerpt" : "TRCIMSPEC0, IMP DEF Register 0 TRCIMSPEC0 shows the presence of any IMPLEMENTATION DEFINED features, and provides ... Configurations This register is available in all configurations. ... [3:0]",
      "FirstSentences" : "TRCIMSPEC0, IMP DEF Register 0 TRCIMSPEC0 shows the presence of any IMPLEMENTATION DEFINED features, and provides an interface to enable the features that are provided. Configurations This ..."
    }, {
      "title" : "Activity monitors access",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/Activity-monitors-access",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/Activity-monitors-access",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/Activity-Monitors-Extension-support/Activity-monitors-access?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/Activity-monitors-access",
      "excerpt" : "Activity monitors access The Cortex\\u00AE\\u2011X3 core supports access to activity monitors from the ... See the Arm\\u00AE Architecture Reference Manual Armv8, for A-profile architecture for ...",
      "firstSentences" : "Activity monitors access The Cortex\\u00AE\\u2011X3 core supports access to activity monitors from the system register interface and supports read-only memory-mapped access using the Utility bus ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965732,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965732,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Activity monitors access ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "mL5nGhtJDxtoAFVH",
        "urihash" : "mL5nGhtJDxtoAFVH",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/Activity-monitors-access",
        "systransactionid" : 965732,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "activity monitors ; bus interface ; system registers ; Reference Manual Armv8 ; u2011X3 core ; controls ; EL0 ; Arm ; Security state ; Event Counter ; Exception level ; highest implemented ; instructions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "activity monitors ; bus interface ; system registers ; Reference Manual Armv8 ; u2011X3 core ; controls ; EL0 ; Arm ; Security state ; Event Counter ; Exception level ; highest implemented ; instructions",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083185000,
        "permanentid" : "a3377c11c4aa54ac9daa3529cc3678f1f64c769012adb1338b92a43c8b5e",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288c31ea212bb6625158",
        "transactionid" : 965732,
        "title" : "Activity monitors access ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083185000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083185313698453,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 1710,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/Activity-Monitors-Extension-support/Activity-monitors-access?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083149009,
        "syssize" : 1710,
        "sysdate" : 1663083185000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 106,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083185000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/Activity-Monitors-Extension-support/Activity-monitors-access?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/Activity-Monitors-Extension-support/Activity-monitors-access?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083185313698453,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/Activity-monitors-access",
        "syscollection" : "default"
      },
      "Title" : "Activity monitors access",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/Activity-monitors-access",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/Activity-monitors-access",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/Activity-Monitors-Extension-support/Activity-monitors-access?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/Activity-Monitors-Extension-support/Activity-monitors-access",
      "Excerpt" : "Activity monitors access The Cortex\\u00AE\\u2011X3 core supports access to activity monitors from the ... See the Arm\\u00AE Architecture Reference Manual Armv8, for A-profile architecture for ...",
      "FirstSentences" : "Activity monitors access The Cortex\\u00AE\\u2011X3 core supports access to activity monitors from the system register interface and supports read-only memory-mapped access using the Utility bus ..."
    } ],
    "totalNumberOfChildResults" : 389,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "TRCDEVARCH, Device Architecture Register ",
      "document_number" : "101593",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5292754",
      "sysurihash" : "yV8BJ1YaPlrJrcYj",
      "urihash" : "yV8BJ1YaPlrJrcYj",
      "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCDEVARCH--Device-Architecture-Register",
      "systransactionid" : 965732,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5292754,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656432776000,
      "sysconcepts" : "register ; configurations ; architecture ; ETE ; single field ; JEP106 continuation ; present ; ID",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
      "attachmentparentid" : 5292754,
      "parentitem" : "62bb288831ea212bb66250da",
      "concepts" : "register ; configurations ; architecture ; ETE ; single field ; JEP106 continuation ; present ; ID",
      "documenttype" : "html",
      "isattachment" : "5292754",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1663083185000,
      "permanentid" : "0d6c0cbcd839c33aa3b581464257773ec3b0954431006357c1c57125b0af",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb289131ea212bb662526f",
      "transactionid" : 965732,
      "title" : "TRCDEVARCH, Device Architecture Register ",
      "products" : [ "Cortex-X3" ],
      "date" : 1663083185000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Application Processors",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "101593:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1663083185366158615,
      "sysisattachment" : "5292754",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5292754,
      "size" : 1309,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101593/0101/External-registers/ETE-register-summary/TRCDEVARCH--Device-Architecture-Register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663083148837,
      "syssize" : 1309,
      "sysdate" : 1663083185000,
      "haslayout" : "1",
      "topparent" : "5292754",
      "label_version" : "0101",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292754,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
      "document_revision" : "0101-06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663083185000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/External-registers/ETE-register-summary/TRCDEVARCH--Device-Architecture-Register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101593/0101/External-registers/ETE-register-summary/TRCDEVARCH--Device-Architecture-Register?lang=en",
      "modified" : 1663083143000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663083185366158615,
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCDEVARCH--Device-Architecture-Register",
      "syscollection" : "default"
    },
    "Title" : "TRCDEVARCH, Device Architecture Register",
    "Uri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCDEVARCH--Device-Architecture-Register",
    "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCDEVARCH--Device-Architecture-Register",
    "ClickUri" : "https://developer.arm.com/documentation/101593/0101/External-registers/ETE-register-summary/TRCDEVARCH--Device-Architecture-Register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/External-registers/ETE-register-summary/TRCDEVARCH--Device-Architecture-Register",
    "Excerpt" : "REVISION Revision. ... ARCHPART Architecture Part. Defines the architecture of the component. 0b101000010011 Arm PE trace architecture. TRCDEVARCH, Device Architecture Register",
    "FirstSentences" : "TRCDEVARCH, Device Architecture Register Provides discovery information for the component. For additional information see the CoreSight Architecture Specification. Configurations This register is ..."
  }, {
    "title" : "Armv8-M Architecture Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "excerpt" : "Custom Datapath Extension material ... Eleventh EAC release ... Tenth EAC release ... Eighth release of the v8.0-M manual with integrated v8.1-M material ... Ninth EAC release ... 14/12/2018",
    "firstSentences" : "Arm v8-M Architecture Reference Manual Copyright © 2015 - 2021 Arm Limited or its afﬁliates. All rights reserved. DDI0553B.r ID17122021 Release information DDI0553B.r ID17122021 Date 17/12/2021 30 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Armv8-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en",
      "excerpt" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8M",
      "firstSentences" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Armv8-M Architecture Reference Manual ",
        "document_number" : "ddi0553",
        "document_version" : "br",
        "content_type" : "Architecture Document",
        "systopparent" : "4956617",
        "sysurihash" : "vNzIEC76eywLUULi",
        "urihash" : "vNzIEC76eywLUULi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0553/br/en",
        "systransactionid" : 902450,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1639958400000,
        "topparentid" : 4956617,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640008030000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655119633000,
        "permanentid" : "c44afd164115ff6a9682e48f0ea74211f49a4affac11d5ad709af27a6038",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0895eb691546d37bd2b9c",
        "transactionid" : 902450,
        "title" : "Armv8-M Architecture Reference Manual ",
        "products" : [ "Armv8-M" ],
        "date" : 1655119633000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0553:br:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1655119633037240516,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655119448297,
        "syssize" : 156,
        "sysdate" : 1655119633000,
        "haslayout" : "1",
        "topparent" : "4956617",
        "label_version" : "B.r",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956617,
        "content_description" : "This manual documents the microcontroller profile of version 8 of the Arm Architecture, the Armv8-M architecture profile.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655119633000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0553/br/?lang=en",
        "modified" : 1647859726000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1655119633037240516,
        "uri" : "https://developer.arm.com/documentation/ddi0553/br/en",
        "syscollection" : "default"
      },
      "Title" : "Armv8-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en",
      "Excerpt" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8M",
      "FirstSentences" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8M"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Armv8-M Architecture Reference Manual ",
      "document_number" : "ddi0553",
      "document_version" : "br",
      "content_type" : "Architecture Document",
      "systopparent" : "4956617",
      "sysurihash" : "F9ðNEMO5LmPpEbN8",
      "urihash" : "F9ðNEMO5LmPpEbN8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
      "systransactionid" : 863773,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1639958400000,
      "topparentid" : 4956617,
      "numberofpages" : 2147,
      "sysconcepts" : "instructions ; asynchronous exceptions ; execution ; architecture Armv8 ; Arm Limited ; registers ; destination registers ; exceptions ; extension requirements ; onward ; timing invariance ; PE ; immediate ; Security states ; memory ; source registers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "attachmentparentid" : 4956617,
      "parentitem" : "61c0895eb691546d37bd2b9c",
      "concepts" : "instructions ; asynchronous exceptions ; execution ; architecture Armv8 ; Arm Limited ; registers ; destination registers ; exceptions ; extension requirements ; onward ; timing invariance ; PE ; immediate ; Security states ; memory ; source registers",
      "documenttype" : "pdf",
      "isattachment" : "4956617",
      "sysindexeddate" : 1649085348000,
      "permanentid" : "f7fc299c2461aa098a9d874239f4baba9c84c0e3db23cfa1a61019c20ec6",
      "syslanguage" : [ "English" ],
      "itemid" : "61c0895eb691546d37bd2b9e",
      "transactionid" : 863773,
      "title" : "Armv8-M Architecture Reference Manual ",
      "date" : 1649085346000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0553:br:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649085346777658648,
      "sysisattachment" : "4956617",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4956617,
      "size" : 12578842,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085222414,
      "syssize" : 12578842,
      "sysdate" : 1649085346000,
      "topparent" : "4956617",
      "label_version" : "B.r",
      "systopparentid" : 4956617,
      "content_description" : "This manual documents the microcontroller profile of version 8 of the Arm Architecture, the Armv8-M architecture profile.",
      "wordcount" : 12944,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085348000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085346777658648,
      "uri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Armv8-M Architecture Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "Excerpt" : "Custom Datapath Extension material ... Eleventh EAC release ... Tenth EAC release ... Eighth release of the v8.0-M manual with integrated v8.1-M material ... Ninth EAC release ... 14/12/2018",
    "FirstSentences" : "Arm v8-M Architecture Reference Manual Copyright © 2015 - 2021 Arm Limited or its afﬁliates. All rights reserved. DDI0553B.r ID17122021 Release information DDI0553B.r ID17122021 Date 17/12/2021 30 ..."
  }, {
    "title" : "L1 instruction cache Speculative memory accesses",
    "uri" : "https://developer.arm.com/documentation/102099/0001/en/L1-instruction-memory-system/L1-instruction-cache-Speculative-memory-accesses",
    "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/L1-instruction-memory-system/L1-instruction-cache-Speculative-memory-accesses",
    "clickUri" : "https://developer.arm.com/documentation/102099/0001/L1-instruction-memory-system/L1-instruction-cache-Speculative-memory-accesses?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/L1-instruction-memory-system/L1-instruction-cache-Speculative-memory-accesses",
    "excerpt" : "L1 instruction cache Speculative memory accesses Instruction fetches are Speculative and there can be ... A branch instruction or exception in the code stream can cause a pipeline flush, ...",
    "firstSentences" : "L1 instruction cache Speculative memory accesses Instruction fetches are Speculative and there can be several unresolved branches in the pipeline. A branch instruction or exception in the code ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Core",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm  Neoverse N2  Core ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "5LqðgHybbNddSTIq",
        "urihash" : "5LqðgHybbNddSTIq",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
        "systransactionid" : 965660,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067881000,
        "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b194a2506b46a5c323cc",
        "transactionid" : 965660,
        "title" : "Arm  Neoverse N2  Core ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067880994952748,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4961,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067837213,
        "syssize" : 4961,
        "sysdate" : 1663067880000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067881000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067880994952748,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
    },
    "childResults" : [ {
      "title" : "Support for memory types",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Support-for-memory-types",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Support-for-memory-types",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/L2-memory-system/Support-for-memory-types?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Support-for-memory-types",
      "excerpt" : "Support for memory types The Neoverse\\u2122 N2 core simplifies coherency logic by downgrading some memory ... Memory that is marked as both Inner Write-Back Cacheable and Outer Write-Back ...",
      "firstSentences" : "Support for memory types The Neoverse\\u2122 N2 core simplifies coherency logic by downgrading some memory types. Memory that is marked as both Inner Write-Back Cacheable and Outer Write-Back ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 965660,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663067881000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 965660,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1663067880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663067880994952748,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663067837213,
          "syssize" : 4961,
          "sysdate" : 1663067880000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663067881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663067880994952748,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Support for memory types ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "J8xSztðkr6jCWlkT",
        "urihash" : "J8xSztðkr6jCWlkT",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Support-for-memory-types",
        "systransactionid" : 965660,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "L2 cache ; Write-Back Cacheable ; memory ; hints ; Outer Non-cacheable ; inner ; Write-Through ; transient ; newly fetched ; coherency logic ; inclusivity",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "L2 cache ; Write-Back Cacheable ; memory ; hints ; Outer Non-cacheable ; inner ; Write-Through ; transient ; newly fetched ; coherency logic ; inclusivity",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067868000,
        "permanentid" : "734c7a6db6c64e1b469d5a13e15c93649446fb2bcb2962d14925b028a5c0",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b197a2506b46a5c32405",
        "transactionid" : 965660,
        "title" : "Support for memory types ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067868000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067868198105883,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1102,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/L2-memory-system/Support-for-memory-types?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067836745,
        "syssize" : 1102,
        "sysdate" : 1663067868000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067868000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/L2-memory-system/Support-for-memory-types?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/L2-memory-system/Support-for-memory-types?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067868198105883,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Support-for-memory-types",
        "syscollection" : "default"
      },
      "Title" : "Support for memory types",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Support-for-memory-types",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Support-for-memory-types",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/L2-memory-system/Support-for-memory-types?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Support-for-memory-types",
      "Excerpt" : "Support for memory types The Neoverse\\u2122 N2 core simplifies coherency logic by downgrading some memory ... Memory that is marked as both Inner Write-Back Cacheable and Outer Write-Back ...",
      "FirstSentences" : "Support for memory types The Neoverse\\u2122 N2 core simplifies coherency logic by downgrading some memory types. Memory that is marked as both Inner Write-Back Cacheable and Outer Write-Back ..."
    }, {
      "title" : "Transaction capabilities",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Transaction-capabilities",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Transaction-capabilities",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/L2-memory-system/Transaction-capabilities?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Transaction-capabilities",
      "excerpt" : "Transaction capabilities The CHI Issue E interface between the Neoverse\\u2122 N2 L2 memory ... The following table shows the maximum possible values for read, write, Distributed ... Table 1.",
      "firstSentences" : "Transaction capabilities The CHI Issue E interface between the Neoverse\\u2122 N2 L2 memory system and the DSU-110 provides transaction capabilities for the core. The following table shows the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 965660,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663067881000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 965660,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1663067880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663067880994952748,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663067837213,
          "syssize" : 4961,
          "sysdate" : 1663067880000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663067881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663067880994952748,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Transaction capabilities ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "cziqMxXPXOLunado",
        "urihash" : "cziqMxXPXOLunado",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Transaction-capabilities",
        "systransactionid" : 965660,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "issuing capability ; N2 L2 ; outstanding ; Neoverse ; memory ; acceptance ; core ; DSU ; interface",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "issuing capability ; N2 L2 ; outstanding ; Neoverse ; memory ; acceptance ; core ; DSU ; interface",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067868000,
        "permanentid" : "57a2e3429691a929a5a169efa1e67a64367b6465571ed03dada0328ccb7b",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b197a2506b46a5c32406",
        "transactionid" : 965660,
        "title" : "Transaction capabilities ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067868000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067868151851563,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1137,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/L2-memory-system/Transaction-capabilities?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067836745,
        "syssize" : 1137,
        "sysdate" : 1663067868000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067868000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/L2-memory-system/Transaction-capabilities?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/L2-memory-system/Transaction-capabilities?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067868151851563,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Transaction-capabilities",
        "syscollection" : "default"
      },
      "Title" : "Transaction capabilities",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Transaction-capabilities",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Transaction-capabilities",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/L2-memory-system/Transaction-capabilities?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/L2-memory-system/Transaction-capabilities",
      "Excerpt" : "Transaction capabilities The CHI Issue E interface between the Neoverse\\u2122 N2 L2 memory ... The following table shows the maximum possible values for read, write, Distributed ... Table 1.",
      "FirstSentences" : "Transaction capabilities The CHI Issue E interface between the Neoverse\\u2122 N2 L2 memory system and the DSU-110 provides transaction capabilities for the core. The following table shows the ..."
    }, {
      "title" : "Translation table walks",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/Memory-management/Translation-table-walks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
      "excerpt" : "Translation table walks When the Neoverse\\u2122 N2 core generates a memory access, the Memory ... If it is not present, then it is a miss and the MMU proceeds by looking up the ... Figure 1.",
      "firstSentences" : "Translation table walks When the Neoverse\\u2122 N2 core generates a memory access, the Memory Management Unit (MMU) searches for the requested Virtual Address (VA) in the Translation Lookaside ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 965660,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663067881000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 965660,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1663067880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663067880994952748,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663067837213,
          "syssize" : 4961,
          "sysdate" : 1663067880000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663067881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663067880994952748,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Translation table walks ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "SAIauH2ZFxumg7Cx",
        "urihash" : "SAIauH2ZFxumg7Cx",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
        "systransactionid" : 965660,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "translation ; MMU ; requested VA ; accesses ; lookup ; ASID ; IDentifier ; Address Space ; permission ; Manual Armv8 ; architecture ; base register ; relevant instruction ; Virtual Machine ; descriptor",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "translation ; MMU ; requested VA ; accesses ; lookup ; ASID ; IDentifier ; Address Space ; permission ; Manual Armv8 ; architecture ; base register ; relevant instruction ; Virtual Machine ; descriptor",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067868000,
        "permanentid" : "0ce459feb8cc0dd3574782d11969a9c2d4542a1d4426c0143745d38a9054",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b197a2506b46a5c323f3",
        "transactionid" : 965660,
        "title" : "Translation table walks ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067868000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067868099573623,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1918,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/Memory-management/Translation-table-walks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067836729,
        "syssize" : 1918,
        "sysdate" : 1663067868000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 124,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067868000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/Memory-management/Translation-table-walks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/Memory-management/Translation-table-walks?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067868099573623,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
        "syscollection" : "default"
      },
      "Title" : "Translation table walks",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/Memory-management/Translation-table-walks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/Memory-management/Translation-table-walks",
      "Excerpt" : "Translation table walks When the Neoverse\\u2122 N2 core generates a memory access, the Memory ... If it is not present, then it is a miss and the MMU proceeds by looking up the ... Figure 1.",
      "FirstSentences" : "Translation table walks When the Neoverse\\u2122 N2 core generates a memory access, the Memory Management Unit (MMU) searches for the requested Virtual Address (VA) in the Translation Lookaside ..."
    } ],
    "totalNumberOfChildResults" : 397,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "L1 instruction cache Speculative memory accesses ",
      "document_number" : "102099",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4890481",
      "sysurihash" : "vsN864l8DdkW5fFL",
      "urihash" : "vsN864l8DdkW5fFL",
      "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/L1-instruction-memory-system/L1-instruction-cache-Speculative-memory-accesses",
      "systransactionid" : 965660,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 4890481,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639494036000,
      "sysconcepts" : "instruction cache ; Device memory ; Speculative ; translation ; pipeline ; lookup ; separation ; descriptor ; Non-Cacheable",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 4890481,
      "parentitem" : "61b8b194a2506b46a5c323cc",
      "concepts" : "instruction cache ; Device memory ; Speculative ; translation ; pipeline ; lookup ; separation ; descriptor ; Non-Cacheable",
      "documenttype" : "html",
      "isattachment" : "4890481",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1663067868000,
      "permanentid" : "5ee794e8a7f1d4cfe00a96ffcca9d6f11a910b0352bd652b30a7491ab18e",
      "syslanguage" : [ "English" ],
      "itemid" : "61b8b197a2506b46a5c323fa",
      "transactionid" : 965660,
      "title" : "L1 instruction cache Speculative memory accesses ",
      "products" : [ "Neoverse N2" ],
      "date" : 1663067868000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "CPU Architectures",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "102099:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663067868257551201,
      "sysisattachment" : "4890481",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4890481,
      "size" : 1132,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102099/0001/L1-instruction-memory-system/L1-instruction-cache-Speculative-memory-accesses?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663067836745,
      "syssize" : 1132,
      "sysdate" : 1663067868000,
      "haslayout" : "1",
      "topparent" : "4890481",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4890481,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 94,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "document_revision" : "0001-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663067868000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/L1-instruction-memory-system/L1-instruction-cache-Speculative-memory-accesses?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102099/0001/L1-instruction-memory-system/L1-instruction-cache-Speculative-memory-accesses?lang=en",
      "modified" : 1663067831000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663067868257551201,
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/L1-instruction-memory-system/L1-instruction-cache-Speculative-memory-accesses",
      "syscollection" : "default"
    },
    "Title" : "L1 instruction cache Speculative memory accesses",
    "Uri" : "https://developer.arm.com/documentation/102099/0001/en/L1-instruction-memory-system/L1-instruction-cache-Speculative-memory-accesses",
    "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/L1-instruction-memory-system/L1-instruction-cache-Speculative-memory-accesses",
    "ClickUri" : "https://developer.arm.com/documentation/102099/0001/L1-instruction-memory-system/L1-instruction-cache-Speculative-memory-accesses?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/L1-instruction-memory-system/L1-instruction-cache-Speculative-memory-accesses",
    "Excerpt" : "L1 instruction cache Speculative memory accesses Instruction fetches are Speculative and there can be ... A branch instruction or exception in the code stream can cause a pipeline flush, ...",
    "FirstSentences" : "L1 instruction cache Speculative memory accesses Instruction fetches are Speculative and there can be several unresolved branches in the pipeline. A branch instruction or exception in the code ..."
  }, {
    "title" : "Arm Performance Libraries Reference Guide",
    "uri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "excerpt" : "Date ... 2 ... 2018 ... 8 March 2019 ... 24 May 2019 ... 30 August 2019 ... 29 ... 23 April 2020 ... November ... 25 June 2020 ... 4 ... 2020 ... 30 March 2021 ... September ... 24 August 2021",
    "firstSentences" : "Arm Performance Libraries Reference Guide Document Number 101004_2202_00 Version 22.0.2 Copyright © 2015-2022 Arm Limited (or its affiliates). All rights reserved. 101004_2202_00_en Release ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Performance Libraries Reference Guide",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Performance Libraries Reference Guide ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "XiUw3q1TX2Esj9Hc",
        "urihash" : "XiUw3q1TX2Esj9Hc",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
        "systransactionid" : 972186,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663947105000,
        "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49c9dfaf015c2b76d096",
        "transactionid" : 972186,
        "title" : "Arm Performance Libraries Reference Guide ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1663947105000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663947105523571962,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5518,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663947063891,
        "syssize" : 5518,
        "sysdate" : 1663947105000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 334,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663947105000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1663947105523571962,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Performance Libraries Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
    },
    "childResults" : [ {
      "title" : "strsv",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "excerpt" : "A is REAL A is an array, dimension ( LDA, N ). ... ( 1 + ( n - 1 )*abs( INCX ) ). ... It also exists with a native C interface as cblas_strsv. strsv LibraryCC++FortranHPCLinuxCode ...",
      "firstSentences" : "strsv strsv solves one of the systems of equations A*x = b, or A**T*x = b,\\r\\n where b and x are n element vectors and A is an n by n unit, or non-unit, upper or lower triangular matrix. No test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Performance Libraries Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Performance Libraries Reference Guide ",
          "document_number" : "101004",
          "document_version" : "2202",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5269417",
          "sysurihash" : "XiUw3q1TX2Esj9Hc",
          "urihash" : "XiUw3q1TX2Esj9Hc",
          "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
          "systransactionid" : 972186,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653436800000,
          "topparentid" : 5269417,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653492169000,
          "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663947105000,
          "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
          "syslanguage" : [ "English" ],
          "itemid" : "628e49c9dfaf015c2b76d096",
          "transactionid" : 972186,
          "title" : "Arm Performance Libraries Reference Guide ",
          "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1663947105000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "101004:2202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663947105523571962,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663947063891,
          "syssize" : 5518,
          "sysdate" : 1663947105000,
          "haslayout" : "1",
          "topparent" : "5269417",
          "label_version" : "22.0.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5269417,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663947105000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101004/2202/?lang=en",
          "modified" : 1653492169000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1663947105523571962,
          "uri" : "https://developer.arm.com/documentation/101004/2202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Performance Libraries Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "strsv ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "ppwmabVDxS9kUeDY",
        "urihash" : "ppwmabVDxS9kUeDY",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
        "systransactionid" : 893956,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "routine ; lower triangular ; entry ; UPLO ; INCX ; array ; LDA ; Related Information ; Input parameter ; element right-hand ; first dimension ; precisions ; near-singularity ; singularity",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5269417,
        "parentitem" : "628e49c9dfaf015c2b76d096",
        "concepts" : "routine ; lower triangular ; entry ; UPLO ; INCX ; array ; LDA ; Related Information ; Input parameter ; element right-hand ; first dimension ; precisions ; near-singularity ; singularity",
        "documenttype" : "html",
        "isattachment" : "5269417",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653492694000,
        "permanentid" : "82a6d58a93d84eab3d71678ababe487e0798fed8eab0a0ace7fce21b780a",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49d9dfaf015c2b76d112",
        "transactionid" : 893956,
        "title" : "strsv ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653492694000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653492694629156888,
        "sysisattachment" : "5269417",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5269417,
        "size" : 2787,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653492578849,
        "syssize" : 2787,
        "sysdate" : 1653492694000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653492694000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653492694629156888,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
        "syscollection" : "default"
      },
      "Title" : "strsv",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/strsv",
      "Excerpt" : "A is REAL A is an array, dimension ( LDA, N ). ... ( 1 + ( n - 1 )*abs( INCX ) ). ... It also exists with a native C interface as cblas_strsv. strsv LibraryCC++FortranHPCLinuxCode ...",
      "FirstSentences" : "strsv strsv solves one of the systems of equations A*x = b, or A**T*x = b,\\r\\n where b and x are n element vectors and A is an n by n unit, or non-unit, upper or lower triangular matrix. No test ..."
    }, {
      "title" : "zgerbu",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "excerpt" : "Y is COMPLEX*16 Y is an array, dimension at least ( 1 + ( n - 1 )\\\\*abs( INCY ) ). ... INCY Input parameter. ... Before entry, the leading m by n part of the array A must contain the matrix of ...",
      "firstSentences" : "zgerbu zgerbu performs the rank 1 operation: A := alpha*x*y**T + beta*A,\\r\\n where alpha and beta are scalars, x is an m element vector, y is an n element vector, and A is an m by n matrix. Syntax ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Performance Libraries Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Performance Libraries Reference Guide ",
          "document_number" : "101004",
          "document_version" : "2202",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5269417",
          "sysurihash" : "XiUw3q1TX2Esj9Hc",
          "urihash" : "XiUw3q1TX2Esj9Hc",
          "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
          "systransactionid" : 972186,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653436800000,
          "topparentid" : 5269417,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653492169000,
          "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663947105000,
          "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
          "syslanguage" : [ "English" ],
          "itemid" : "628e49c9dfaf015c2b76d096",
          "transactionid" : 972186,
          "title" : "Arm Performance Libraries Reference Guide ",
          "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1663947105000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "101004:2202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663947105523571962,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663947063891,
          "syssize" : 5518,
          "sysdate" : 1663947105000,
          "haslayout" : "1",
          "topparent" : "5269417",
          "label_version" : "22.0.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5269417,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663947105000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101004/2202/?lang=en",
          "modified" : 1653492169000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1663947105523571962,
          "uri" : "https://developer.arm.com/documentation/101004/2202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Performance Libraries Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "zgerbu ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "DL0ZvTYuðXWREW7j",
        "urihash" : "DL0ZvTYuðXWREW7j",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
        "systransactionid" : 893956,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "entry ; element vector ; incremented array ; INCX ; INCY ; LDA ; see cgerbu ; Related Information ; first dimension ; Input parameter ; precisions",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5269417,
        "parentitem" : "628e49c9dfaf015c2b76d096",
        "concepts" : "entry ; element vector ; incremented array ; INCX ; INCY ; LDA ; see cgerbu ; Related Information ; first dimension ; Input parameter ; precisions",
        "documenttype" : "html",
        "isattachment" : "5269417",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653492696000,
        "permanentid" : "ed4eee1c8c732747e47ac3c9d65280c11bf87a0931b5df8e4911e0387fae",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49dbdfaf015c2b76d20b",
        "transactionid" : 893956,
        "title" : "zgerbu ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653492696000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653492696422596634,
        "sysisattachment" : "5269417",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5269417,
        "size" : 2330,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653492579005,
        "syssize" : 2330,
        "sysdate" : 1653492696000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653492696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653492696422596634,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
        "syscollection" : "default"
      },
      "Title" : "zgerbu",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-Extensions/zgerbu",
      "Excerpt" : "Y is COMPLEX*16 Y is an array, dimension at least ( 1 + ( n - 1 )\\\\*abs( INCY ) ). ... INCY Input parameter. ... Before entry, the leading m by n part of the array A must contain the matrix of ...",
      "FirstSentences" : "zgerbu zgerbu performs the rank 1 operation: A := alpha*x*y**T + beta*A,\\r\\n where alpha and beta are scalars, x is an m element vector, y is an n element vector, and A is an m by n matrix. Syntax ..."
    }, {
      "title" : "dtbmv",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "excerpt" : "The top left k by k triangle of the array A is not referenced. The following program segment will transfer an upper triangular band matrix from ... X Input and output parameter.",
      "firstSentences" : "dtbmv dtbmv performs one of the matrix-vector operations x := A*x, or x := A**T*x,\\r\\n where x is an n element vector and A is an n by n unit, or non-unit, upper or lower triangular band matrix, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Performance Libraries Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Performance Libraries Reference Guide ",
          "document_number" : "101004",
          "document_version" : "2202",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5269417",
          "sysurihash" : "XiUw3q1TX2Esj9Hc",
          "urihash" : "XiUw3q1TX2Esj9Hc",
          "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
          "systransactionid" : 972186,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653436800000,
          "topparentid" : 5269417,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653492169000,
          "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663947105000,
          "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
          "syslanguage" : [ "English" ],
          "itemid" : "628e49c9dfaf015c2b76d096",
          "transactionid" : 972186,
          "title" : "Arm Performance Libraries Reference Guide ",
          "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1663947105000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "101004:2202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663947105523571962,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663947063891,
          "syssize" : 5518,
          "sysdate" : 1663947105000,
          "haslayout" : "1",
          "topparent" : "5269417",
          "label_version" : "22.0.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5269417,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663947105000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101004/2202/?lang=en",
          "modified" : 1653492169000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1663947105523571962,
          "uri" : "https://developer.arm.com/documentation/101004/2202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Performance Libraries Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "dtbmv ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "XwC2dOAQ4NRQ7zPP",
        "urihash" : "XwC2dOAQ4NRQ7zPP",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
        "systransactionid" : 893956,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "triangular band ; array ; entry ; leading diagonal ; supplied column ; UPLO ; INCX ; LDA ; Related Information ; Input parameter ; first dimension ; precisions",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5269417,
        "parentitem" : "628e49c9dfaf015c2b76d096",
        "concepts" : "triangular band ; array ; entry ; leading diagonal ; supplied column ; UPLO ; INCX ; LDA ; Related Information ; Input parameter ; first dimension ; precisions",
        "documenttype" : "html",
        "isattachment" : "5269417",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653492696000,
        "permanentid" : "cfe4084349ed2ef61f98c1220994b3876cde95c5003d424ca702f51c7eec",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49d9dfaf015c2b76d0fd",
        "transactionid" : 893956,
        "title" : "dtbmv ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653492696000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653492696556523688,
        "sysisattachment" : "5269417",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5269417,
        "size" : 3943,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653492578880,
        "syssize" : 3943,
        "sysdate" : 1653492696000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 162,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653492696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653492696556523688,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
        "syscollection" : "default"
      },
      "Title" : "dtbmv",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/BLAS-Basic-Linear-Algebra-Subprograms/BLAS-level-2/dtbmv",
      "Excerpt" : "The top left k by k triangle of the array A is not referenced. The following program segment will transfer an upper triangular band matrix from ... X Input and output parameter.",
      "FirstSentences" : "dtbmv dtbmv performs one of the matrix-vector operations x := A*x, or x := A**T*x,\\r\\n where x is an n element vector and A is an n by n unit, or non-unit, upper or lower triangular band matrix, ..."
    } ],
    "totalNumberOfChildResults" : 21,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Performance Libraries Reference Guide ",
      "document_number" : "101004",
      "document_version" : "2202",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5269417",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "Mn687UFyLHXTñtð1",
      "urihash" : "Mn687UFyLHXTñtð1",
      "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
      "keywords" : "Arm Performance Libraries",
      "systransactionid" : 893956,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1653436800000,
      "topparentid" : 5269417,
      "sysconcepts" : "Related Information ; precisions ; routinezggsvp3 ; workspace query ; interfaces ; theWORK array ; error bounds ; factorizations ; output parameter ; lower triangular ; entry ; upper triangular ; equilibration ; speci cation ; factored form ; system of equations",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
      "attachmentparentid" : 5269417,
      "parentitem" : "628e49c9dfaf015c2b76d096",
      "concepts" : "Related Information ; precisions ; routinezggsvp3 ; workspace query ; interfaces ; theWORK array ; error bounds ; factorizations ; output parameter ; lower triangular ; entry ; upper triangular ; equilibration ; speci cation ; factored form ; system of equations",
      "documenttype" : "pdf",
      "isattachment" : "5269417",
      "sysindexeddate" : 1653492726000,
      "permanentid" : "c928b176cd8224f45bb1983716be5e6b10dd4361f9dc5345c3729101d7ea",
      "syslanguage" : [ "English" ],
      "itemid" : "628e4a15dfaf015c2b76e5af",
      "transactionid" : 893956,
      "title" : "Arm Performance Libraries Reference Guide ",
      "subject" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm v8-A-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
      "date" : 1653492724000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101004:2202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653492724867848860,
      "sysisattachment" : "5269417",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5269417,
      "size" : 23182268,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653492625119,
      "syssubject" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm v8-A-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
      "syssize" : 23182268,
      "sysdate" : 1653492724000,
      "topparent" : "5269417",
      "author" : "Arm Limited",
      "label_version" : "22.0.2",
      "systopparentid" : 5269417,
      "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
      "wordcount" : 11039,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653492726000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653492724867848860,
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Performance Libraries Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "Excerpt" : "Date ... 2 ... 2018 ... 8 March 2019 ... 24 May 2019 ... 30 August 2019 ... 29 ... 23 April 2020 ... November ... 25 June 2020 ... 4 ... 2020 ... 30 March 2021 ... September ... 24 August 2021",
    "FirstSentences" : "Arm Performance Libraries Reference Guide Document Number 101004_2202_00 Version 22.0.2 Copyright © 2015-2022 Arm Limited (or its affiliates). All rights reserved. 101004_2202_00_en Release ..."
  }, {
    "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a332f331ea212bb6623380",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
    "excerpt" : "Document ID: 101516_0201_08_en ... First early access release for r0p1 ... First early access release for r2p0 ... First limited access release for r2p1 ... First early access release for r2p1",
    "firstSentences" : "Arm® CoreLink™ GIC-700 Generic Interrupt Controller Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 08",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "GRMt3BvB1tnoy5dI",
        "urihash" : "GRMt3BvB1tnoy5dI",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862647000,
        "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ec31ea212bb6623249",
        "transactionid" : 900915,
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862647000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862647548060389,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5009,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862618026,
        "syssize" : 5009,
        "sysdate" : 1654862647000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 331,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862647548060389,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
    },
    "childResults" : [ {
      "title" : "About the GIC-700",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
      "excerpt" : "About the GIC-700 The GIC-700 is a generic interrupt controller that handles interrupts from peripherals ... The GIC-700 supports a distributed microarchitecture containing several individual ...",
      "firstSentences" : "About the GIC-700 The GIC-700 is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101516",
          "document_version" : "r2p1",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5277361",
          "sysurihash" : "GRMt3BvB1tnoy5dI",
          "urihash" : "GRMt3BvB1tnoy5dI",
          "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "systransactionid" : 900915,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1654819200000,
          "topparentid" : 5277361,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654862572000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654862647000,
          "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
          "syslanguage" : [ "English" ],
          "itemid" : "62a332ec31ea212bb6623249",
          "transactionid" : 900915,
          "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-700" ],
          "date" : 1654862647000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
          "document_id" : "101516:r2p1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1654862647548060389,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5009,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654862618026,
          "syssize" : 5009,
          "sysdate" : 1654862647000,
          "haslayout" : "1",
          "topparent" : "5277361",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277361,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
          "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654862647000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101516/r2p1/?lang=en",
          "modified" : 1654862572000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654862647548060389,
          "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "About the GIC-700 ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "lutZa3SRBcePyOes",
        "urihash" : "lutZa3SRBcePyOes",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "GIC ; cores ; microarchitecture ; supports ; controller ; multichip ; free-flowing ; transactions ; build scripts ; non-transient dependency ; Stream buses ; enabling packets ; tready signals ; transient backpressure ; physical package ; levels of hierarchy",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "attachmentparentid" : 5277361,
        "parentitem" : "62a332ec31ea212bb6623249",
        "concepts" : "GIC ; cores ; microarchitecture ; supports ; controller ; multichip ; free-flowing ; transactions ; build scripts ; non-transient dependency ; Stream buses ; enabling packets ; tready signals ; transient backpressure ; physical package ; levels of hierarchy",
        "documenttype" : "html",
        "isattachment" : "5277361",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862648000,
        "permanentid" : "61d436129dada7069d219047266925557e930a3d4ae66b6dfb6e8305523c",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ed31ea212bb6623250",
        "transactionid" : 900915,
        "title" : "About the GIC-700 ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862648000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862648196614004,
        "sysisattachment" : "5277361",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5277361,
        "size" : 1594,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862618026,
        "syssize" : 1594,
        "sysdate" : 1654862648000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/About-the-GIC-700?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862648196614004,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
        "syscollection" : "default"
      },
      "Title" : "About the GIC-700",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700",
      "Excerpt" : "About the GIC-700 The GIC-700 is a generic interrupt controller that handles interrupts from peripherals ... The GIC-700 supports a distributed microarchitecture containing several individual ...",
      "FirstSentences" : "About the GIC-700 The GIC-700 is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture ..."
    }, {
      "title" : "Comparison of GIC-700 and GIC-600",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
      "excerpt" : "Comparison of GIC-700 and GIC-600 The GIC-700 is the successor to GIC-600 and provides ... The following table lists the main functional differences between GIC-700 and GIC-600. Table 1.",
      "firstSentences" : "Comparison of GIC-700 and GIC-600 The GIC-700 is the successor to GIC-600 and provides many improvements such as compliance with the GICv4.1 architecture. The following table lists the main ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101516",
          "document_version" : "r2p1",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5277361",
          "sysurihash" : "GRMt3BvB1tnoy5dI",
          "urihash" : "GRMt3BvB1tnoy5dI",
          "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "systransactionid" : 900915,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1654819200000,
          "topparentid" : 5277361,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654862572000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654862647000,
          "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
          "syslanguage" : [ "English" ],
          "itemid" : "62a332ec31ea212bb6623249",
          "transactionid" : 900915,
          "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-700" ],
          "date" : 1654862647000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
          "document_id" : "101516:r2p1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1654862647548060389,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5009,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654862618026,
          "syssize" : 5009,
          "sysdate" : 1654862647000,
          "haslayout" : "1",
          "topparent" : "5277361",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277361,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
          "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654862647000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101516/r2p1/?lang=en",
          "modified" : 1654862572000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654862647548060389,
          "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Comparison of GIC-700 and GIC-600 ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "9qqA52Aldd0meeb6",
        "urihash" : "9qqA52Aldd0meeb6",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "GIC ; architecture ; u00D7 ; translations ; transferring ; extensions ; using locked ; Stream interface ; optional AXI4 ; sending vSGIs ; register space ; Memory Partitioning ; functional differences ; u201Cwrites ; Monitoring ; compliance",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "attachmentparentid" : 5277361,
        "parentitem" : "62a332ec31ea212bb6623249",
        "concepts" : "GIC ; architecture ; u00D7 ; translations ; transferring ; extensions ; using locked ; Stream interface ; optional AXI4 ; sending vSGIs ; register space ; Memory Partitioning ; functional differences ; u201Cwrites ; Monitoring ; compliance",
        "documenttype" : "html",
        "isattachment" : "5277361",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862648000,
        "permanentid" : "4f3908e093fdc67135e895c4d2983641f5c9a416f1a30c84b9dec2de483e",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ed31ea212bb6623254",
        "transactionid" : 900915,
        "title" : "Comparison of GIC-700 and GIC-600 ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862648000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862648155893436,
        "sysisattachment" : "5277361",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5277361,
        "size" : 2050,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862618026,
        "syssize" : 2050,
        "sysdate" : 1654862648000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862648155893436,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
        "syscollection" : "default"
      },
      "Title" : "Comparison of GIC-700 and GIC-600",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/About-the-GIC-700/Comparison-of-GIC-700-and-GIC-600",
      "Excerpt" : "Comparison of GIC-700 and GIC-600 The GIC-700 is the successor to GIC-600 and provides ... The following table lists the main functional differences between GIC-700 and GIC-600. Table 1.",
      "FirstSentences" : "Comparison of GIC-700 and GIC-600 The GIC-700 is the successor to GIC-600 and provides many improvements such as compliance with the GICv4.1 architecture. The following table lists the main ..."
    }, {
      "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "GRMt3BvB1tnoy5dI",
        "urihash" : "GRMt3BvB1tnoy5dI",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862647000,
        "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ec31ea212bb6623249",
        "transactionid" : 900915,
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862647000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862647548060389,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5009,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862618026,
        "syssize" : 5009,
        "sysdate" : 1654862647000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 331,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862647548060389,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
    } ],
    "totalNumberOfChildResults" : 246,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
      "document_number" : "101516",
      "document_version" : "r2p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5277361",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "nyGwzy9JtE0muhM3",
      "urihash" : "nyGwzy9JtE0muhM3",
      "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
      "systransactionid" : 900915,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1654819200000,
      "topparentid" : 5277361,
      "numberofpages" : 285,
      "sysconcepts" : "configurations ; registers ; GIC ; Functional group ; address offset ; Redistributors ; usage constraints ; Distributor ; signals ; interfaces ; cores ; chips ; rxpy identifier ; gicd ; vPE ; assignments",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
      "attachmentparentid" : 5277361,
      "parentitem" : "62a332ec31ea212bb6623249",
      "concepts" : "configurations ; registers ; GIC ; Functional group ; address offset ; Redistributors ; usage constraints ; Distributor ; signals ; interfaces ; cores ; chips ; rxpy identifier ; gicd ; vPE ; assignments",
      "documenttype" : "pdf",
      "isattachment" : "5277361",
      "sysindexeddate" : 1654862655000,
      "permanentid" : "a66178d9654c5ba1b79605cb19e142da2d2ab16fe47be32859bd940b6b6f",
      "syslanguage" : [ "English" ],
      "itemid" : "62a332f331ea212bb6623380",
      "transactionid" : 900915,
      "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
      "subject" : "This book is for the Arm\n                                    CoreLink\n                                    GIC-700 Generic Interrupt Controller.",
      "date" : 1654862655000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101516:r2p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1654862655296132767,
      "sysisattachment" : "5277361",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5277361,
      "size" : 2728359,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a332f331ea212bb6623380",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654862622523,
      "syssubject" : "This book is for the Arm\n                                    CoreLink\n                                    GIC-700 Generic Interrupt Controller.",
      "syssize" : 2728359,
      "sysdate" : 1654862655000,
      "topparent" : "5277361",
      "author" : "Arm Ltd.",
      "label_version" : "0201",
      "systopparentid" : 5277361,
      "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
      "wordcount" : 4131,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654862655000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a332f331ea212bb6623380",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654862655296132767,
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a332f331ea212bb6623380",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/pdf/corelink_gic_700_generic_interrupt_controller_trm_101516_0201_08_en.pdf",
    "Excerpt" : "Document ID: 101516_0201_08_en ... First early access release for r0p1 ... First early access release for r2p0 ... First limited access release for r2p1 ... First early access release for r2p1",
    "FirstSentences" : "Arm® CoreLink™ GIC-700 Generic Interrupt Controller Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 08"
  }, {
    "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "excerpt" : "Date ... All rights reserved. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "firstSentences" : "Arm® CoreLink™ DMA-350 Controller Revision: r0p0 Technical Reference Manual Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102482_0000_02_en Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "to0OUnhA0gcrgPiF",
        "urihash" : "to0OUnhA0gcrgPiF",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720834000,
        "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e49965f7d118e3f6171",
        "transactionid" : 861325,
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720834828964477,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4506,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 4506,
        "sysdate" : 1648720834000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 304,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720834828964477,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
    },
    "childResults" : [ {
      "title" : "DMAC interfaces",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "excerpt" : "The Q-Channel interface provides quiescence capability for the clock and the P-Channel interface allows power ... Interrupts are level-based signals. ... DMAC interfaces CoreLink DMA-350",
      "firstSentences" : "DMAC interfaces This section contains an overview of the CoreLink DMA-350 interfaces. Clock and reset The DMA-350 is aimed to be placed in a single clock and reset domain. APB subordinate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "document_number" : "102482",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5049562",
          "sysurihash" : "to0OUnhA0gcrgPiF",
          "urihash" : "to0OUnhA0gcrgPiF",
          "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
          "systransactionid" : 861325,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 5049562,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644330569000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720834000,
          "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
          "syslanguage" : [ "English" ],
          "itemid" : "62027e49965f7d118e3f6171",
          "transactionid" : 861325,
          "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-350" ],
          "date" : 1648720834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102482:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1648720834828964477,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4506,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720826309,
          "syssize" : 4506,
          "sysdate" : 1648720834000,
          "haslayout" : "1",
          "topparent" : "5049562",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049562,
          "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102482/0000/?lang=en",
          "modified" : 1645010684000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720834828964477,
          "uri" : "https://developer.arm.com/documentation/102482/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DMAC interfaces ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "cyd6OcJLjrkeeqew",
        "urihash" : "cyd6OcJLjrkeeqew",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "interfaces ; DMAC ; DMA ; AXI5 manager ; configuration registers ; clock ; reset ; input ports ; external engine ; manipulation ; TrustZone support ; global Non-secure ; own separate ; activity ongoing ; quiescence capability ; low-power integration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "attachmentparentid" : 5049562,
        "parentitem" : "62027e49965f7d118e3f6171",
        "concepts" : "interfaces ; DMAC ; DMA ; AXI5 manager ; configuration registers ; clock ; reset ; input ports ; external engine ; manipulation ; TrustZone support ; global Non-secure ; own separate ; activity ongoing ; quiescence capability ; low-power integration",
        "documenttype" : "html",
        "isattachment" : "5049562",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720835000,
        "permanentid" : "8366fd04c12aeb78df9018f74b04f74d0f47e29afe6c0ad0118f309eebe9",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e4a965f7d118e3f6182",
        "transactionid" : 861325,
        "title" : "DMAC interfaces ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720835509183332,
        "sysisattachment" : "5049562",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5049562,
        "size" : 2527,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 2527,
        "sysdate" : 1648720835000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 179,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/DMAC-interfaces?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720835509183332,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
        "syscollection" : "default"
      },
      "Title" : "DMAC interfaces",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "Excerpt" : "The Q-Channel interface provides quiescence capability for the clock and the P-Channel interface allows power ... Interrupts are level-based signals. ... DMAC interfaces CoreLink DMA-350",
      "FirstSentences" : "DMAC interfaces This section contains an overview of the CoreLink DMA-350 interfaces. Clock and reset The DMA-350 is aimed to be placed in a single clock and reset domain. APB subordinate ..."
    }, {
      "title" : "AXI5 manager interfaces",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "excerpt" : "Table 1. ... The WDATA does not overtake the AW control information as it adds complexity to the arbitration logic. ... AXI5 manager interfaces CoreLink DMA-350",
      "firstSentences" : "AXI5 manager interfaces The DMAC is an AXI5 manager that complies with AMBA AXI5 protocol with a reduced set of AXI5 features. For details on the protocol, see AMBA\\u00AE AXI and ACE Protocol ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "document_number" : "102482",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5049562",
          "sysurihash" : "to0OUnhA0gcrgPiF",
          "urihash" : "to0OUnhA0gcrgPiF",
          "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
          "systransactionid" : 861325,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 5049562,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644330569000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720834000,
          "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
          "syslanguage" : [ "English" ],
          "itemid" : "62027e49965f7d118e3f6171",
          "transactionid" : 861325,
          "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-350" ],
          "date" : 1648720834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102482:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1648720834828964477,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4506,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720826309,
          "syssize" : 4506,
          "sysdate" : 1648720834000,
          "haslayout" : "1",
          "topparent" : "5049562",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049562,
          "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102482/0000/?lang=en",
          "modified" : 1645010684000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720834828964477,
          "uri" : "https://developer.arm.com/documentation/102482/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AXI5 manager interfaces ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "L8tZ91ðXð9URqMDY",
        "urihash" : "L8tZ91ðXð9URqMDY",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "manager interfaces ; DMAC ; signaling ; DMA ; present ; transactions ; Wakeup ; supports ; issuing capability ; configuration parameter ; easier connection ; extra complete ; Shareability ; Cacheability",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "attachmentparentid" : 5049562,
        "parentitem" : "62027e49965f7d118e3f6171",
        "concepts" : "manager interfaces ; DMAC ; signaling ; DMA ; present ; transactions ; Wakeup ; supports ; issuing capability ; configuration parameter ; easier connection ; extra complete ; Shareability ; Cacheability",
        "documenttype" : "html",
        "isattachment" : "5049562",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720835000,
        "permanentid" : "ce82f394e50393f8284f9157b873dc4095c86ce7fd29be3f34b6edbacb83",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e4a965f7d118e3f6188",
        "transactionid" : 861325,
        "title" : "AXI5 manager interfaces ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720835265416904,
        "sysisattachment" : "5049562",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5049562,
        "size" : 3315,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 3315,
        "sysdate" : 1648720835000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 244,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720835265416904,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
        "syscollection" : "default"
      },
      "Title" : "AXI5 manager interfaces",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "Excerpt" : "Table 1. ... The WDATA does not overtake the AW control information as it adds complexity to the arbitration logic. ... AXI5 manager interfaces CoreLink DMA-350",
      "FirstSentences" : "AXI5 manager interfaces The DMAC is an AXI5 manager that complies with AMBA AXI5 protocol with a reduced set of AXI5 features. For details on the protocol, see AMBA\\u00AE AXI and ACE Protocol ..."
    }, {
      "title" : "APB subordinate interface",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "excerpt" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal ... The DMA-350 supports AMBA APB Protocol Specification. ... APB subordinate interface CoreLink DMA-350",
      "firstSentences" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal configuration registers of the DMA-350. The DMA-350 supports AMBA APB Protocol Specification. For more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "document_number" : "102482",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5049562",
          "sysurihash" : "to0OUnhA0gcrgPiF",
          "urihash" : "to0OUnhA0gcrgPiF",
          "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
          "systransactionid" : 861325,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 5049562,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644330569000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720834000,
          "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
          "syslanguage" : [ "English" ],
          "itemid" : "62027e49965f7d118e3f6171",
          "transactionid" : 861325,
          "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-350" ],
          "date" : 1648720834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102482:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1648720834828964477,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4506,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720826309,
          "syssize" : 4506,
          "sysdate" : 1648720834000,
          "haslayout" : "1",
          "topparent" : "5049562",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049562,
          "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102482/0000/?lang=en",
          "modified" : 1645010684000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720834828964477,
          "uri" : "https://developer.arm.com/documentation/102482/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "APB subordinate interface ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "3e2ZQðSSlh3d0BLz",
        "urihash" : "3e2ZQðSSlh3d0BLz",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "APB4 ; accesses ; interface ; signaling ; security ; pwakeup ; DMAC ; debugger ; Non-secure mode ; causing side-effects ; request mechanism ; faster clock ; u2019b1111",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "attachmentparentid" : 5049562,
        "parentitem" : "62027e49965f7d118e3f6171",
        "concepts" : "APB4 ; accesses ; interface ; signaling ; security ; pwakeup ; DMAC ; debugger ; Non-secure mode ; causing side-effects ; request mechanism ; faster clock ; u2019b1111",
        "documenttype" : "html",
        "isattachment" : "5049562",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720835000,
        "permanentid" : "9c1293fd946455c2e8c285c76697c9e2a81ea02f33efa39d52ff0319c821",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e4a965f7d118e3f6184",
        "transactionid" : 861325,
        "title" : "APB subordinate interface ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720835266939514,
        "sysisattachment" : "5049562",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5049562,
        "size" : 1486,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 1486,
        "sysdate" : 1648720835000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720835266939514,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
        "syscollection" : "default"
      },
      "Title" : "APB subordinate interface",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "Excerpt" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal ... The DMA-350 supports AMBA APB Protocol Specification. ... APB subordinate interface CoreLink DMA-350",
      "FirstSentences" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal configuration registers of the DMA-350. The DMA-350 supports AMBA APB Protocol Specification. For more ..."
    } ],
    "totalNumberOfChildResults" : 121,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
      "document_number" : "102482",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5049562",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "7VWivHnaGcYd4gpd",
      "urihash" : "7VWivHnaGcYd4gpd",
      "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
      "keywords" : "c5e69d8, hardware, dma controller, dmac, dma-350",
      "systransactionid" : 861325,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1642118400000,
      "topparentid" : 5049562,
      "numberofpages" : 187,
      "sysconcepts" : "registers ; DMAC ; usage constraints ; transfers ; channels ; destination ; trigger inputs ; interfaces ; configurations ; commands ; stream interface ; DMA ; transactions ; accesses ; addressing ; DMA channels",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
      "attachmentparentid" : 5049562,
      "parentitem" : "62027e49965f7d118e3f6171",
      "concepts" : "registers ; DMAC ; usage constraints ; transfers ; channels ; destination ; trigger inputs ; interfaces ; configurations ; commands ; stream interface ; DMA ; transactions ; accesses ; addressing ; DMA channels",
      "documenttype" : "pdf",
      "isattachment" : "5049562",
      "sysindexeddate" : 1648720838000,
      "permanentid" : "b8df1cf63ddb7434adecd93c5642403437b3b108dd7b58060ee9c970bbc7",
      "syslanguage" : [ "English" ],
      "itemid" : "62027e4d965f7d118e3f624d",
      "transactionid" : 861325,
      "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
      "subject" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
      "date" : 1648720838000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102482:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
      "audience" : [ "Hardware Engineers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1648720838016072069,
      "sysisattachment" : "5049562",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5049562,
      "size" : 1544177,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720829467,
      "syssubject" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
      "syssize" : 1544177,
      "sysdate" : 1648720838000,
      "topparent" : "5049562",
      "author" : "Arm Ltd.",
      "label_version" : "0000",
      "systopparentid" : 5049562,
      "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
      "wordcount" : 2783,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720838000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720838016072069,
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "Excerpt" : "Date ... All rights reserved. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "FirstSentences" : "Arm® CoreLink™ DMA-350 Controller Revision: r0p0 Technical Reference Manual Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102482_0000_02_en Arm ..."
  }, {
    "title" : "Arm System Control and Management Interface",
    "uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "excerpt" : "Contents ... 63 4.5.4 Notifications ... 82 4.6.3 Delayed responses ... 93 4.6.4 Notifications ... 94 4.7 Sensor management protocol ... 96 4.7.1 Sensor management protocol background ... 96",
    "firstSentences" : "Arm® System Control and Management Interface Platform Design Document Copyright © 2017 - 2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0056D Non-Confidential Version ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm System Control and Management Interface",
      "uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. Arm System Control and Management Interface SCMI",
      "firstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm System Control and Management Interface ",
        "document_number" : "den0056",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "4921068",
        "sysurihash" : "W56M6bHpadCzFBWt",
        "urihash" : "W56M6bHpadCzFBWt",
        "sysuri" : "https://developer.arm.com/documentation/den0056/d/en",
        "systransactionid" : 917828,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647302400000,
        "topparentid" : 4921068,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647422716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643451000,
        "permanentid" : "2d7fb42aed890444787cc2c3a5d6e7ea814ca50361acead2a168c12ed67f",
        "syslanguage" : [ "English" ],
        "itemid" : "6231acfc8804d00769e9db67",
        "transactionid" : 917828,
        "title" : "Arm System Control and Management Interface ",
        "products" : [ "SCMI", "ACPI" ],
        "date" : 1657643451000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Performance", "Total Compute" ],
        "document_id" : "den0056:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643451111571510,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643446771,
        "syssize" : 191,
        "sysdate" : 1657643451000,
        "haslayout" : "1",
        "topparent" : "4921068",
        "label_version" : "3.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4921068,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643451000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0056/d/?lang=en",
        "modified" : 1657643411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643451111571510,
        "uri" : "https://developer.arm.com/documentation/den0056/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm System Control and Management Interface",
      "Uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "Excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. Arm System Control and Management Interface SCMI",
      "FirstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI"
    },
    "childResults" : [ {
      "title" : "Arm System Control and Management Interface",
      "uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. Arm System Control and Management Interface SCMI",
      "firstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm System Control and Management Interface ",
        "document_number" : "den0056",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "4921068",
        "sysurihash" : "W56M6bHpadCzFBWt",
        "urihash" : "W56M6bHpadCzFBWt",
        "sysuri" : "https://developer.arm.com/documentation/den0056/d/en",
        "systransactionid" : 917828,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647302400000,
        "topparentid" : 4921068,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647422716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643451000,
        "permanentid" : "2d7fb42aed890444787cc2c3a5d6e7ea814ca50361acead2a168c12ed67f",
        "syslanguage" : [ "English" ],
        "itemid" : "6231acfc8804d00769e9db67",
        "transactionid" : 917828,
        "title" : "Arm System Control and Management Interface ",
        "products" : [ "SCMI", "ACPI" ],
        "date" : 1657643451000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Performance", "Total Compute" ],
        "document_id" : "den0056:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643451111571510,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643446771,
        "syssize" : 191,
        "sysdate" : 1657643451000,
        "haslayout" : "1",
        "topparent" : "4921068",
        "label_version" : "3.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4921068,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643451000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0056/d/?lang=en",
        "modified" : 1657643411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643451111571510,
        "uri" : "https://developer.arm.com/documentation/den0056/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm System Control and Management Interface",
      "Uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "Excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. Arm System Control and Management Interface SCMI",
      "FirstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm System Control and Management Interface ",
      "document_number" : "den0056",
      "document_version" : "d",
      "content_type" : "Architecture Document",
      "systopparent" : "4921068",
      "sysauthor" : "Souvik.Chakravarty@arm.com",
      "sysurihash" : "Nnðf3ñ0DjyVqdmzH",
      "urihash" : "Nnðf3ñ0DjyVqdmzH",
      "sysuri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
      "systransactionid" : 917829,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1647302400000,
      "topparentid" : 4921068,
      "numberofpages" : 171,
      "sysconcepts" : "identifiers ; commands ; platform ; protocols ; notifications ; agents ; FastChannels ; id ; code definitions ; calling agent ; system control ; sensors ; shared memory ; channels ; management interfaces ; memory region",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 4921068,
      "parentitem" : "6231acfc8804d00769e9db67",
      "concepts" : "identifiers ; commands ; platform ; protocols ; notifications ; agents ; FastChannels ; id ; code definitions ; calling agent ; system control ; sensors ; shared memory ; channels ; management interfaces ; memory region",
      "documenttype" : "pdf",
      "isattachment" : "4921068",
      "sysindexeddate" : 1657643455000,
      "permanentid" : "21242904768aebc1a9270e34828c14709b687dff317b6eaf1bdcc8cd866b",
      "syslanguage" : [ "English" ],
      "itemid" : "6231acfc8804d00769e9db69",
      "transactionid" : 917829,
      "title" : "Arm System Control and Management Interface ",
      "date" : 1657643454000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0056:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657643454894954758,
      "sysisattachment" : "4921068",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4921068,
      "size" : 1808753,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643448724,
      "syssize" : 1808753,
      "sysdate" : 1657643454000,
      "topparent" : "4921068",
      "author" : "Souvik.Chakravarty@arm.com",
      "label_version" : "3.1",
      "systopparentid" : 4921068,
      "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
      "wordcount" : 2196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643455000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643454894954758,
      "uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm System Control and Management Interface",
    "Uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "Excerpt" : "Contents ... 63 4.5.4 Notifications ... 82 4.6.3 Delayed responses ... 93 4.6.4 Notifications ... 94 4.7 Sensor management protocol ... 96 4.7.1 Sensor management protocol background ... 96",
    "FirstSentences" : "Arm® System Control and Management Interface Platform Design Document Copyright © 2017 - 2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0056D Non-Confidential Version ..."
  }, {
    "title" : "Arm Firmware Framework for Arm A-profile",
    "uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "excerpt" : "Changes ... Updated guidance on direct message passing to be used with logical partitions ... Section 4.2 ... Updated terminology in guidance on interrupt management for consistency and ...",
    "firstSentences" : "Document number Document quality Document version Document conﬁdentiality DEN0077A EAC0 1.1 Non-conﬁdential Arm Firmware Framework for Arm A-proﬁle Copyright © 2022 Arm Limited or its afﬁliates.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Firmware Framework for Arm A-profile",
      "uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "firstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Firmware Framework for Arm A-profile ",
        "document_number" : "den0077",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "5229444",
        "sysurihash" : "TCzShoLBegfchVQB",
        "urihash" : "TCzShoLBegfchVQB",
        "sysuri" : "https://developer.arm.com/documentation/den0077/d/en",
        "systransactionid" : 917824,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649203200000,
        "topparentid" : 5229444,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649237841000,
        "sysconcepts" : "Arm Firmware",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "concepts" : "Arm Firmware",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643195000,
        "permanentid" : "674389fbe5ca8566c021b0bd06dc967f00b13081d3e693f0bccb65e67391",
        "syslanguage" : [ "English" ],
        "itemid" : "624d5f51dc9d4f0e74a54e5d",
        "transactionid" : 917824,
        "title" : "Arm Firmware Framework for Arm A-profile ",
        "products" : [ "Platform security", "SMCCC" ],
        "date" : 1657643195000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64", "Virtualization", "Security" ],
        "document_id" : "den0077:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1657643195416921093,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643191661,
        "syssize" : 173,
        "sysdate" : 1657643195000,
        "haslayout" : "1",
        "topparent" : "5229444",
        "label_version" : "1.1 EAC0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229444,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0077/d/?lang=en",
        "modified" : 1657643180000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643195416921093,
        "uri" : "https://developer.arm.com/documentation/den0077/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Firmware Framework for Arm A-profile",
      "Uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "Excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "FirstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security"
    },
    "childResults" : [ {
      "title" : "Arm Firmware Framework for Arm A-profile",
      "uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "firstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Firmware Framework for Arm A-profile ",
        "document_number" : "den0077",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "5229444",
        "sysurihash" : "TCzShoLBegfchVQB",
        "urihash" : "TCzShoLBegfchVQB",
        "sysuri" : "https://developer.arm.com/documentation/den0077/d/en",
        "systransactionid" : 917824,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649203200000,
        "topparentid" : 5229444,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649237841000,
        "sysconcepts" : "Arm Firmware",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "concepts" : "Arm Firmware",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643195000,
        "permanentid" : "674389fbe5ca8566c021b0bd06dc967f00b13081d3e693f0bccb65e67391",
        "syslanguage" : [ "English" ],
        "itemid" : "624d5f51dc9d4f0e74a54e5d",
        "transactionid" : 917824,
        "title" : "Arm Firmware Framework for Arm A-profile ",
        "products" : [ "Platform security", "SMCCC" ],
        "date" : 1657643195000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64", "Virtualization", "Security" ],
        "document_id" : "den0077:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1657643195416921093,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643191661,
        "syssize" : 173,
        "sysdate" : 1657643195000,
        "haslayout" : "1",
        "topparent" : "5229444",
        "label_version" : "1.1 EAC0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229444,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0077/d/?lang=en",
        "modified" : 1657643180000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643195416921093,
        "uri" : "https://developer.arm.com/documentation/den0077/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Firmware Framework for Arm A-profile",
      "Uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "Excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "FirstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Firmware Framework for Arm A-profile ",
      "document_number" : "den0077",
      "document_version" : "d",
      "content_type" : "Architecture Document",
      "systopparent" : "5229444",
      "sysurihash" : "LRcu0Mmñu0dH76ug",
      "urihash" : "LRcu0Mmñu0dH76ug",
      "sysuri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
      "systransactionid" : 917824,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1649203200000,
      "topparentid" : 5229444,
      "numberofpages" : 344,
      "sysconcepts" : "memory regions ; execution contexts ; translation regimes ; Hypervisor ; partition managers ; endpoints ; initialization ; interfaces ; invocations ; peripheral devices ; Firmware Framework ; exception levels ; responsiveness ; FFA ; Owner ; Relayer",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 5229444,
      "parentitem" : "624d5f51dc9d4f0e74a54e5d",
      "concepts" : "memory regions ; execution contexts ; translation regimes ; Hypervisor ; partition managers ; endpoints ; initialization ; interfaces ; invocations ; peripheral devices ; Firmware Framework ; exception levels ; responsiveness ; FFA ; Owner ; Relayer",
      "documenttype" : "pdf",
      "isattachment" : "5229444",
      "sysindexeddate" : 1657643198000,
      "permanentid" : "6d1c2d6a7092e7f9d599fc57e599df467b9ef23d0f64a45ee08d2bd188c7",
      "syslanguage" : [ "English" ],
      "itemid" : "624d5f52dc9d4f0e74a54e5f",
      "transactionid" : 917824,
      "title" : "Arm Firmware Framework for Arm A-profile ",
      "date" : 1657643197000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0077:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1657643197758467762,
      "sysisattachment" : "5229444",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5229444,
      "size" : 7033952,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643194462,
      "syssize" : 7033952,
      "sysdate" : 1657643197000,
      "topparent" : "5229444",
      "label_version" : "1.1 EAC0",
      "systopparentid" : 5229444,
      "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
      "wordcount" : 2729,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643198000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643197758467762,
      "uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Firmware Framework for Arm A-profile",
    "Uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "Excerpt" : "Changes ... Updated guidance on direct message passing to be used with logical partitions ... Section 4.2 ... Updated terminology in guidance on interrupt management for consistency and ...",
    "FirstSentences" : "Document number Document quality Document version Document conﬁdentiality DEN0077A EAC0 1.1 Non-conﬁdential Arm Firmware Framework for Arm A-proﬁle Copyright © 2022 Arm Limited or its afﬁliates."
  }, {
    "title" : "Arm True Random Number Generator Firmware Interface",
    "uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "excerpt" : "Feedback ... 2.3.3 ... 2.4.1 ... 2.4.4 ... 2.5 ... TRNG_VERSION ... Function deﬁnition ... Usage ... TRNG_RND ... Caller responsibilities ... Implementation responsibilities ... Return codes",
    "firstSentences" : "Arm® True Random Number Generator Firmware Interface 1.0 Platform Design Document Non-conﬁdential Copyright © 2020, 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM DEN ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm True Random Number Generator Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator Firmware Interface ",
        "document_number" : "den0098",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4937284",
        "sysurihash" : "HXeAOowMZ6PDwc33",
        "urihash" : "HXeAOowMZ6PDwc33",
        "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "systransactionid" : 917820,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937284,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642066208000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643066000,
        "permanentid" : "00f8f17ab7151ddc8e43345cb14d60b5311b9e978128c9c549e4241c45c2",
        "syslanguage" : [ "English" ],
        "itemid" : "61dff1202183326f21772c2b",
        "transactionid" : 917820,
        "title" : "Arm True Random Number Generator Firmware Interface ",
        "products" : [ "TrustZone Random Number Generator", "SMCCC" ],
        "date" : 1657643066000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0098:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643066463336086,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643063907,
        "syssize" : 211,
        "sysdate" : 1657643066000,
        "haslayout" : "1",
        "topparent" : "4937284",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937284,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0098/1-0/?lang=en",
        "modified" : 1657643022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643066463336086,
        "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "Excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ..."
    },
    "childResults" : [ {
      "title" : "Arm True Random Number Generator Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator Firmware Interface ",
        "document_number" : "den0098",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4937284",
        "sysurihash" : "HXeAOowMZ6PDwc33",
        "urihash" : "HXeAOowMZ6PDwc33",
        "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "systransactionid" : 917820,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937284,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642066208000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643066000,
        "permanentid" : "00f8f17ab7151ddc8e43345cb14d60b5311b9e978128c9c549e4241c45c2",
        "syslanguage" : [ "English" ],
        "itemid" : "61dff1202183326f21772c2b",
        "transactionid" : 917820,
        "title" : "Arm True Random Number Generator Firmware Interface ",
        "products" : [ "TrustZone Random Number Generator", "SMCCC" ],
        "date" : 1657643066000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0098:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643066463336086,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643063907,
        "syssize" : 211,
        "sysdate" : 1657643066000,
        "haslayout" : "1",
        "topparent" : "4937284",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937284,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0098/1-0/?lang=en",
        "modified" : 1657643022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643066463336086,
        "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "Excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm True Random Number Generator Firmware Interface ",
      "document_number" : "den0098",
      "document_version" : "1-0",
      "content_type" : "Architecture Document",
      "systopparent" : "4937284",
      "sysurihash" : "dq2ZE8p3EjRksu0D",
      "urihash" : "dq2ZE8p3EjRksu0D",
      "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
      "systransactionid" : 917820,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1642032000000,
      "topparentid" : 4937284,
      "numberofpages" : 16,
      "sysconcepts" : "exception levels ; end implementations ; conditioned entropy ; licences ; documentation ; intellectual property ; Arm Limited ; Licensee ; Non-secure state ; Subsidiaries ; Communication channel ; export laws ; English Law ; termination ; entropy ; delivery path",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 4937284,
      "parentitem" : "61dff1202183326f21772c2b",
      "concepts" : "exception levels ; end implementations ; conditioned entropy ; licences ; documentation ; intellectual property ; Arm Limited ; Licensee ; Non-secure state ; Subsidiaries ; Communication channel ; export laws ; English Law ; termination ; entropy ; delivery path",
      "documenttype" : "pdf",
      "isattachment" : "4937284",
      "sysindexeddate" : 1657643066000,
      "permanentid" : "7256a4a18b949313cd2d8106c2c9c6f5d7546f78ee205ef8362ca0e65137",
      "syslanguage" : [ "English" ],
      "itemid" : "61dff1202183326f21772c2d",
      "transactionid" : 917820,
      "title" : "Arm True Random Number Generator Firmware Interface ",
      "date" : 1657643066000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0098:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
      "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657643066631402221,
      "sysisattachment" : "4937284",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4937284,
      "size" : 131867,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643065858,
      "syssize" : 131867,
      "sysdate" : 1657643066000,
      "topparent" : "4937284",
      "label_version" : "1.0",
      "systopparentid" : 4937284,
      "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
      "wordcount" : 772,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643066000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643066631402221,
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm True Random Number Generator Firmware Interface",
    "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "Excerpt" : "Feedback ... 2.3.3 ... 2.4.1 ... 2.4.4 ... 2.5 ... TRNG_VERSION ... Function deﬁnition ... Usage ... TRNG_RND ... Caller responsibilities ... Implementation responsibilities ... Return codes",
    "FirstSentences" : "Arm® True Random Number Generator Firmware Interface 1.0 Platform Design Document Non-conﬁdential Copyright © 2020, 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM DEN ..."
  }, {
    "title" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors",
    "uri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "clickUri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "excerpt" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is ...",
    "firstSentences" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is described ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "ewxpnWYUov7mñMJQ",
        "urihash" : "ewxpnWYUov7mñMJQ",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
        "syslanguage" : [ "English" ],
        "itemid" : "625030b4caabfd7b3c13ed3a",
        "transactionid" : 869225,
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519065409446,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4619,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498087,
        "syssize" : 4619,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 308,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519065409446,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "ewxpnWYUov7mñMJQ",
        "urihash" : "ewxpnWYUov7mñMJQ",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
        "syslanguage" : [ "English" ],
        "itemid" : "625030b4caabfd7b3c13ed3a",
        "transactionid" : 869225,
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519065409446,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4619,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498087,
        "syssize" : 4619,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 308,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519065409446,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
    }, {
      "title" : "Debug OS Lock",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "excerpt" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared ... Debug OS Lock A76AE",
      "firstSentences" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared. For more information, see the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mñMJQ",
          "urihash" : "ewxpnWYUov7mñMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Debug OS Lock ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "8rTBLde1ZscBIwhð",
        "urihash" : "8rTBLde1ZscBIwhð",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "register accesses ; Lock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "register accesses ; Lock",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "890f37995f55c26bb051f6aa053a56f632ba6105f401b312e0545ebfe327",
        "syslanguage" : [ "English" ],
        "itemid" : "625030bccaabfd7b3c13ee60",
        "transactionid" : 869225,
        "title" : "Debug OS Lock ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519067523005,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498071,
        "syssize" : 290,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519067523005,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
        "syscollection" : "default"
      },
      "Title" : "Debug OS Lock",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "Excerpt" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared ... Debug OS Lock A76AE",
      "FirstSentences" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared. For more information, see the ..."
    }, {
      "title" : "TRCDEVAFF0, Device Affinity Register 0",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "excerpt" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification ... TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] accessible from the external debug ...",
      "firstSentences" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification mechanism for scheduling purposes in a cluster. TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mñMJQ",
          "urihash" : "ewxpnWYUov7mñMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "TRCDEVAFF0, Device Affinity Register 0 ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "Wj0nsicñci8Fi4HK",
        "urihash" : "Wj0nsicñci8Fi4HK",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "TRCDEVAFF0 ; EL1 ; MPIDR ; scheduling purposes ; identification mechanism ; Device Affinity ; register ; interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "TRCDEVAFF0 ; EL1 ; MPIDR ; scheduling purposes ; identification mechanism ; Device Affinity ; register ; interface",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "3eeb7e76738adc133bab74bf9decee99cd4eaac32f7f1321167cc26db5d9",
        "syslanguage" : [ "English" ],
        "itemid" : "625030becaabfd7b3c13ef53",
        "transactionid" : 869225,
        "title" : "TRCDEVAFF0, Device Affinity Register 0 ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519059594995,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 464,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853497993,
        "syssize" : 464,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519059594995,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCDEVAFF0, Device Affinity Register 0",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "Excerpt" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification ... TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] accessible from the external debug ...",
      "FirstSentences" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification mechanism for scheduling purposes in a cluster. TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] ..."
    } ],
    "totalNumberOfChildResults" : 422,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors ",
      "document_number" : "101392",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5230942",
      "sysurihash" : "ðleILTHOhaut1DXI",
      "urihash" : "ðleILTHOhaut1DXI",
      "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
      "systransactionid" : 869225,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1648684800000,
      "topparentid" : 5230942,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1649422516000,
      "sysconcepts" : "unpredictable behaviors ; A76AE core ; u00AE ; Cortex",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
      "attachmentparentid" : 5230942,
      "parentitem" : "625030b4caabfd7b3c13ed3a",
      "concepts" : "unpredictable behaviors ; A76AE core ; u00AE ; Cortex",
      "documenttype" : "html",
      "isattachment" : "5230942",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649853519000,
      "permanentid" : "c232e9bb6daf687db1168a502007a424b72abbb35d26b92b77a7b9ae5d2c",
      "syslanguage" : [ "English" ],
      "itemid" : "625030becaabfd7b3c13ef90",
      "transactionid" : 869225,
      "title" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors ",
      "products" : [ "Cortex-A76AE" ],
      "date" : 1649853519000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "101392:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649853519128825279,
      "sysisattachment" : "5230942",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5230942,
      "size" : 294,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649853498087,
      "syssize" : 294,
      "sysdate" : 1649853519000,
      "haslayout" : "1",
      "topparent" : "5230942",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5230942,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
      "document_revision" : "0101-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649853519000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "modified" : 1649853485000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649853519128825279,
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors",
    "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "Excerpt" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is ...",
    "FirstSentences" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is described ..."
  }, {
    "title" : "Product Revisions",
    "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "excerpt" : "Product Revisions The following table indicates the main differences in functionality ... Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First release for r0p1 ...",
    "firstSentences" : "Product Revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Core Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "e81kGafqy7jAkxLs",
        "urihash" : "e81kGafqy7jAkxLs",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
        "systransactionid" : 864276,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149640000,
        "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9a4",
        "transactionid" : 864276,
        "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149639979994808,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4969,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 4969,
        "sysdate" : 1649149639000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 321,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149639979994808,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "firstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE. When ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "XPay6dOEh5J8sSkN",
        "urihash" : "XPay6dOEh5J8sSkN",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "undefined exception ; cryptographic instruction",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "concepts" : "undefined exception ; cryptographic instruction",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149696000,
        "permanentid" : "3c8ad7142a656aaa54da2252c6a79187224ce18e52ed98ae1721bb38b967",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9ad",
        "transactionid" : 864277,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149696048627672,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 514,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 514,
        "sysdate" : 1649149696000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149696048627672,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "FirstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE. When ..."
    }, {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "excerpt" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "firstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "dWs7JvfU2UOp3KPð",
        "urihash" : "dWs7JvfU2UOp3KPð",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149693000,
        "permanentid" : "1253d17520d9a718b3189a38b1267b9c7e494a59eb700697d26b3d1dafb2",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9b1",
        "transactionid" : 864277,
        "title" : "Document revisions ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149693224776280,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 125,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 125,
        "sysdate" : 1649149693000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 13,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Document-revisions?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149693224776280,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "Excerpt" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "FirstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2"
    }, {
      "title" : "Cryptographic Extensions register summary",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification registers for the Neoverse\\u2122 N2 ... Table 1.",
      "firstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Neoverse\\u2122 N2 core by reading identification registers. The following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Cryptographic Extensions register summary ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "Wu9xC3zB8zgibEZW",
        "urihash" : "Wu9xC3zB8zgibEZW",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "N2 core ; Cryptographic Extensions ; Neoverse ; instructions ; registers ; summary Software",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "concepts" : "N2 core ; Cryptographic Extensions ; Neoverse ; instructions ; registers ; summary Software",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149689000,
        "permanentid" : "832c1506c810d801b4547941b9da03bc92ec823bf3b2328140481ac6d9cf",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9ae",
        "transactionid" : 864277,
        "title" : "Cryptographic Extensions register summary ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149689000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149689431719565,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 614,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 614,
        "sysdate" : 1649149689000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149689000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149689431719565,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Cryptographic Extensions register summary",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "Excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification registers for the Neoverse\\u2122 N2 ... Table 1.",
      "FirstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Neoverse\\u2122 N2 core by reading identification registers. The following ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Product Revisions ",
      "document_number" : "102101",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5045246",
      "sysurihash" : "Bq7ioPVfc6rb5wb4",
      "urihash" : "Bq7ioPVfc6rb5wb4",
      "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 5045246,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639483766000,
      "sysconcepts" : "product revisions ; r0p1 ; functionality ; documentation ; r0p0",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 5045246,
      "parentitem" : "61b88976503be65e4e3ae9a4",
      "concepts" : "product revisions ; r0p1 ; functionality ; documentation ; r0p0",
      "documenttype" : "html",
      "isattachment" : "5045246",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149696000,
      "permanentid" : "69325f04df9d1f35543caaedbcaaa2ed72a1bbf3511c442f6bca4497ee3f",
      "syslanguage" : [ "English" ],
      "itemid" : "61b88976503be65e4e3ae9ac",
      "transactionid" : 864277,
      "title" : "Product Revisions ",
      "products" : [ "Neoverse N2" ],
      "date" : 1649149696000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102101:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149696075518076,
      "sysisattachment" : "5045246",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5045246,
      "size" : 341,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149583580,
      "syssize" : 341,
      "sysdate" : 1649149696000,
      "haslayout" : "1",
      "topparent" : "5045246",
      "label_version" : "0001",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5045246,
      "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 31,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "document_revision" : "0001-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149696000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "modified" : 1645008999000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149696075518076,
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
      "syscollection" : "default"
    },
    "Title" : "Product Revisions",
    "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "Excerpt" : "Product Revisions The following table indicates the main differences in functionality ... Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First release for r0p1 ...",
    "FirstSentences" : "Product Revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "excerpt" : "THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... Non-Conﬁdential Page 2 of 463 ... Arm® CoreSight™ System-on-Chip SoC-600M Technical ... Issue: 00",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101883_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "r1p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5318043",
        "sysurihash" : "Pa0oQZm8mXYW36Fj",
        "urihash" : "Pa0oQZm8mXYW36Fj",
        "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "systransactionid" : 932250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1659484800000,
        "topparentid" : 5318043,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659518557000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659519542000,
        "permanentid" : "01030d2cc23648e4053767246e840559b37c7800689b19b2b06407f08266",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea3e5d7f3fe649b20b3f20",
        "transactionid" : 932250,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519541000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "101883:r1p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519541980558055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519519837,
        "syssize" : 231,
        "sysdate" : 1659519541000,
        "haslayout" : "1",
        "topparent" : "5318043",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318043,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/r1p1/?lang=en",
        "modified" : 1659519505000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659519541980558055,
        "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "Excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "r1p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5318043",
        "sysurihash" : "Pa0oQZm8mXYW36Fj",
        "urihash" : "Pa0oQZm8mXYW36Fj",
        "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "systransactionid" : 932250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1659484800000,
        "topparentid" : 5318043,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659518557000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659519542000,
        "permanentid" : "01030d2cc23648e4053767246e840559b37c7800689b19b2b06407f08266",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea3e5d7f3fe649b20b3f20",
        "transactionid" : 932250,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519541000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "101883:r1p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519541980558055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519519837,
        "syssize" : 231,
        "sysdate" : 1659519541000,
        "haslayout" : "1",
        "topparent" : "5318043",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318043,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/r1p1/?lang=en",
        "modified" : 1659519505000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659519541980558055,
        "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "Excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "document_number" : "101883",
      "document_version" : "r1p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5318043",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "zjTU7GxaVm6HnVkk",
      "urihash" : "zjTU7GxaVm6HnVkk",
      "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
      "systransactionid" : 932251,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1659484800000,
      "topparentid" : 5318043,
      "numberofpages" : 463,
      "sysconcepts" : "assignments ; registers ; implementer ; indication ; css600 ; continuation code ; reads ; identification registers ; architecture ; PIDR2 ; reusable IP ; slave interfaces ; transactions ; Arm Limited ; claim tag ; functionality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "attachmentparentid" : 5318043,
      "parentitem" : "62ea3e5d7f3fe649b20b3f20",
      "concepts" : "assignments ; registers ; implementer ; indication ; css600 ; continuation code ; reads ; identification registers ; architecture ; PIDR2 ; reusable IP ; slave interfaces ; transactions ; Arm Limited ; claim tag ; functionality",
      "documenttype" : "pdf",
      "isattachment" : "5318043",
      "sysindexeddate" : 1659519552000,
      "permanentid" : "c1d34fcd98b550e28434a3e98b421e79e5e8c24da97c55b8f9823e32bfe3",
      "syslanguage" : [ "English" ],
      "itemid" : "62ea3e5d7f3fe649b20b3f22",
      "transactionid" : 932251,
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600M System\n\t\t\tComponents.",
      "date" : 1659519551000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101883:r1p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1659519551442767997,
      "sysisattachment" : "5318043",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5318043,
      "size" : 3362074,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1659519522550,
      "syssubject" : "This book describes the CoreSight SoC-600M System\n\t\t\tComponents.",
      "syssize" : 3362074,
      "sysdate" : 1659519551000,
      "topparent" : "5318043",
      "author" : "Arm Ltd.",
      "label_version" : "r1p1",
      "systopparentid" : 5318043,
      "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
      "wordcount" : 3515,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1659519552000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1659519551442767997,
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "Excerpt" : "THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... Non-Conﬁdential Page 2 of 463 ... Arm® CoreSight™ System-on-Chip SoC-600M Technical ... Issue: 00",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101883_ ..."
  }, {
    "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "firstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102527_B.a_02_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "clickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "document_number" : "102527",
        "document_version" : "ba-02",
        "content_type" : "Architecture Document",
        "systopparent" : "5280262",
        "sysurihash" : "VrðgñRN0XoRXxUnY",
        "urihash" : "VrðgñRN0XoRXxUnY",
        "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "systransactionid" : 972128,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1655078400000,
        "topparentid" : 5280262,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655133163000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1663938975000,
        "permanentid" : "b4921eb2843a8902b6e36de33eef947489658ff8127246bcba39d855180a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a753ebb334256d9ea8b52a",
        "transactionid" : 972128,
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1663938975000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Application Processors", "Arm Architecture System Registers", "Arm Assembly Language", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "102527:ba-02:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1663938975574752589,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663938954482,
        "syssize" : 241,
        "sysdate" : 1663938975000,
        "haslayout" : "1",
        "topparent" : "5280262",
        "label_version" : "B.a-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5280262,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663938975000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102527/ba-02/?lang=en",
        "modified" : 1656495390000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1663938975574752589,
        "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "ClickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "Excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "document_number" : "102527",
      "document_version" : "ba-02",
      "content_type" : "Architecture Document",
      "systopparent" : "5280262",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ckoyI0Cy9kLWMUOh",
      "urihash" : "ckoyI0Cy9kLWMUOh",
      "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 910480,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655078400000,
      "topparentid" : 5280262,
      "numberofpages" : 12,
      "sysconcepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5280262,
      "parentitem" : "62a753ebb334256d9ea8b52a",
      "concepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "documenttype" : "pdf",
      "isattachment" : "5280262",
      "sysindexeddate" : 1656495422000,
      "permanentid" : "b111e6d6ca355ae9d7fa15a712d4fcdae419131418d695fd8160dd2d2c8a",
      "syslanguage" : [ "English" ],
      "itemid" : "62a753ebb334256d9ea8b52c",
      "transactionid" : 910480,
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "date" : 1656495422000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102527:ba-02:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656495422012080813,
      "sysisattachment" : "5280262",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5280262,
      "size" : 226895,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656495409837,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "syssize" : 226895,
      "sysdate" : 1656495422000,
      "topparent" : "5280262",
      "author" : "Arm Ltd.",
      "label_version" : "B.a-02",
      "systopparentid" : 5280262,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
      "wordcount" : 654,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656495422000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656495422012080813,
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "Excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "FirstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102527_B.a_02_en"
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
    "uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "excerpt" : "18 May 2018 ... 30 April 2019 ... 13 May 2019 ... 6 December 2019 ... 16 September 2020 ... 26 November 2020 ... 6 May 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p2 Technical Reference Manual Non-Conﬁdential Copyright © 2017–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100806_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "document_number" : "10086",
        "document_version" : "0402",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277354",
        "sysurihash" : "x6PZvtRbYiRBl7rx",
        "urihash" : "x6PZvtRbYiRBl7rx",
        "sysuri" : "https://developer.arm.com/documentation/10086/0402/en",
        "systransactionid" : 900160,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1654646400000,
        "topparentid" : 5277354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654762201000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654762298000,
        "permanentid" : "cca8c02f828d647634359abff00f18617aaad87190cb43af6b108eaf6b6a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a1aad9b334256d9ea8b31d",
        "transactionid" : 900160,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654762298000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "10086:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654762298196994495,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654762240512,
        "syssize" : 229,
        "sysdate" : 1654762298000,
        "haslayout" : "1",
        "topparent" : "5277354",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277354,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654762298000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/10086/0402/?lang=en",
        "modified" : 1654762201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654762298196994495,
        "uri" : "https://developer.arm.com/documentation/10086/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "Uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "Excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "document_number" : "10086",
        "document_version" : "0402",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277354",
        "sysurihash" : "x6PZvtRbYiRBl7rx",
        "urihash" : "x6PZvtRbYiRBl7rx",
        "sysuri" : "https://developer.arm.com/documentation/10086/0402/en",
        "systransactionid" : 900160,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1654646400000,
        "topparentid" : 5277354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654762201000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654762298000,
        "permanentid" : "cca8c02f828d647634359abff00f18617aaad87190cb43af6b108eaf6b6a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a1aad9b334256d9ea8b31d",
        "transactionid" : 900160,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654762298000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "10086:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654762298196994495,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654762240512,
        "syssize" : 229,
        "sysdate" : 1654762298000,
        "haslayout" : "1",
        "topparent" : "5277354",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277354,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654762298000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/10086/0402/?lang=en",
        "modified" : 1654762201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654762298196994495,
        "uri" : "https://developer.arm.com/documentation/10086/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "Uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "Excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
      "document_number" : "10086",
      "document_version" : "0402",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5277354",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ZñcZ2bMOðbWCcMj4",
      "urihash" : "ZñcZ2bMOðbWCcMj4",
      "sysuri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
      "systransactionid" : 900161,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1654646400000,
      "topparentid" : 5277354,
      "numberofpages" : 727,
      "sysconcepts" : "assignments ; registers ; implementer ; identification registers ; css600 ; claim tag ; continuation code ; reads ; indicating ; architecture ; interfaces ; reusable IP ; slave interfaces ; transactions ; master interface ; formatting",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 5277354,
      "parentitem" : "62a1aad9b334256d9ea8b31d",
      "concepts" : "assignments ; registers ; implementer ; identification registers ; css600 ; claim tag ; continuation code ; reads ; indicating ; architecture ; interfaces ; reusable IP ; slave interfaces ; transactions ; master interface ; formatting",
      "documenttype" : "pdf",
      "isattachment" : "5277354",
      "sysindexeddate" : 1654762317000,
      "permanentid" : "088ffbd5183e63968d7804da3f07ae5ee80768b98b4a1ebb39d9682d0258",
      "syslanguage" : [ "English" ],
      "itemid" : "62a1aad9b334256d9ea8b31f",
      "transactionid" : 900161,
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
      "subject" : "This book describes the CoreSight SoC-600 System\n\t\t\tComponents.",
      "date" : 1654762316000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "10086:0402:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654762316427255259,
      "sysisattachment" : "5277354",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5277354,
      "size" : 5194922,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654762243812,
      "syssubject" : "This book describes the CoreSight SoC-600 System\n\t\t\tComponents.",
      "syssize" : 5194922,
      "sysdate" : 1654762316000,
      "topparent" : "5277354",
      "author" : "Arm Ltd.",
      "label_version" : "r4p2",
      "systopparentid" : 5277354,
      "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
      "wordcount" : 4508,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654762317000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654762316427255259,
      "uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
    "Uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "Excerpt" : "18 May 2018 ... 30 April 2019 ... 13 May 2019 ... 6 December 2019 ... 16 September 2020 ... 26 November 2020 ... 6 May 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p2 Technical Reference Manual Non-Conﬁdential Copyright © 2017–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100806_ ..."
  } ]
}