<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>/home/gtbldadm/nightlybuilds/mmwave_sdk/ti/common/sys_common_xwr68xx_mss.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sys_common_xwr68xx_mss.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sys__common__xwr68xx__mss_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; <span class="comment">/*  \par</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  NOTE:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *      (C) Copyright 2017 Texas Instruments, Inc.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  are met:</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifndef SYS_COMMON_XWR68XX_MSS_H</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define SYS_COMMON_XWR68XX_MSS_H</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#if (defined(SOC_XWR68XX) &amp;&amp; defined(SUBSYS_MSS) )</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#adff5131d83e9897accd683c66b633b48">   52</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="sys__common__xwr68xx__mss_8h.html#adff5131d83e9897accd683c66b633b48">MEM_BARRIER</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keyword">asm</span>(<span class="stringliteral">&quot; dsb &quot;</span>);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;}</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * MSS - Memory Map</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> ************************************************************************/</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* MSS System Memory */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaa2fc7d980b790b5ecfa5d86dfe6a0661">   67</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TCMA_BASE_ADDRESS            0x00000000U    </span><span class="comment">/* TCM RAM-A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gadb24ad639d652d709af37b9e419d5cb0">   68</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SHMEM_TCMA_NUM_BANK          MMWAVE_SHMEM_TCMA_NUM_BANK</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7b7f7bcf729f38d16085edf2138d991b">   69</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SHMEM_TCMA_SIZE              MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE          </span><span class="comment">/* Extended on Share Memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga13a89ad8fde227df8588ea5e8aa09385">   70</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TCMA_SIZE                    MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x80000U </span><span class="comment">/* Extended on Share Memory + Default 512KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaa74e3174f1fd1d468f8ae37db915375d">   72</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TCMB_BASE_ADDRESS            0x08000000U    </span><span class="comment">/* TCM RAM-B */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gacf14399452678ba9e08572d067691fcc">   73</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SHMEM_TCMB_NUM_BANK          MMWAVE_SHMEM_TCMB_NUM_BANK</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1ea12188ed0477c5465c96d31415a759">   74</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SHMEM_TCMB_SIZE              MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE          </span><span class="comment">/* Extended on Share Memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga08f639b958c34b10b4ba8291a0349937">   75</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TCMB_SIZE                    MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x30000U </span><span class="comment">/* Extended on Share Memory + Default 192KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gad60c80d498d717a049816c47a4034415">   77</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SW_BUFFER_BASE_ADDRESS       0x0C200000U    </span><span class="comment">/* Software Buffer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gabd3636749d0dd6dffc580770512ac141">   78</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SW_BUFFER_SIZE               0x2000U        </span><span class="comment">/* Size: 8KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* EDMA defines */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga12c6ce5ae9dc3ef2bf98d0f15fa0fb32">   81</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EDMA_TPCC0_BASE_ADDRESS     0x50010000U    </span><span class="comment">/* EDMA TPCC0 memory space: 0x5001:0000-0x5001:3FFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6aeeb856f246afefe39c6206e033592e">   82</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EDMA_TPCC1_BASE_ADDRESS     0x500A0000U    </span><span class="comment">/* EDMA TPCC1 memory space: 0x500A:0000-0x500A:3FFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5ede9529ce521bc8da79e021c8f8a0a6">   83</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EDMA_TPTC0_BASE_ADDRESS     0x50000000U    </span><span class="comment">/* EDMA TPTC0 memory space: 0x5000:0000-0x5000:03FF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga38bc0cd88d4700201603e773bbc34e33">   84</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EDMA_TPTC1_BASE_ADDRESS     0x50000800U    </span><span class="comment">/* EDMA TPTC1 memory space: 0x5000:0800-0x5000:0BFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf83f4dacf8506a389d77638f139b8440">   85</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EDMA_TPTC2_BASE_ADDRESS     0x50090000U    </span><span class="comment">/* EDMA TPTC2 memory space: 0x5009:0000-0x5009:03FF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9d7155796bb628db8c18ead482dc91dc">   86</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EDMA_TPTC3_BASE_ADDRESS     0x50090400U    </span><span class="comment">/* EDMA TPTC3 memory space: 0x5009:0400-0x5009:07FF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* CC0 defines */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3deb92d44a9c9c497f1e6c4fe5c81e07">   89</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_BASE_ADDRESS                       SOC_XWR68XX_MSS_EDMA_TPCC0_BASE_ADDRESS</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga96038a3b3348d575f0a98012c0e43462">   90</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC0_BASE_ADDRESS                   SOC_XWR68XX_MSS_EDMA_TPTC0_BASE_ADDRESS</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4b0b6cbb95e201d4b3a79564015c7f7c">   91</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC1_BASE_ADDRESS                   SOC_XWR68XX_MSS_EDMA_TPTC1_BASE_ADDRESS</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* CC1 defines */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6c01863c115d2d8bb1c22f382af74b0b">   94</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_BASE_ADDRESS                       SOC_XWR68XX_MSS_EDMA_TPCC1_BASE_ADDRESS</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaea5b6b6c3f2d1398c6950966ba231130">   95</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_TC0_BASE_ADDRESS                   SOC_XWR68XX_MSS_EDMA_TPTC2_BASE_ADDRESS</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga09399b85a110fc78acc6637cff6de5b1">   96</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_TC1_BASE_ADDRESS                   SOC_XWR68XX_MSS_EDMA_TPTC3_BASE_ADDRESS</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* DSS Controller Register */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5e3c5d596f8a5a2aab6e89674a48c92a">   99</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DSSREG_BASE_ADDRESS          0x50000400U</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga79d1d3eaadb3bfbf518414fd317a88fa">  100</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DSSREG2_BASE_ADDRESS         0x50000C00U</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* CBUFF */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga490051b945dd955cb1e1877d81cd1277">  103</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CBUFF_BASE_ADDRESS           0x50070000U</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* HWA */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3963e5943249a25f38ec55de7496609d">  106</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_HWA_1_COMMON_BASE_ADDRESS     0x50080800U</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab0e2745f6d6aca271e46f11028aa919c">  107</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_HWA_1_PARAM_BASE_ADDRESS      0x50080000U</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga32e7ac62814ecd67c7045b7d2e1f8121">  108</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_HWA_1_RAM_BASE_ADDRESS        0x50081000U</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* L3 RAM, size and num bank definition in sys_common_68xx.h */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6460534b5841475ff1002d8f547dbccf">  111</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_L3RAM_BASE_ADDRESS           0x51000000U</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* ADC Buffer, size definition in sys_common_68xx.h */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9d7c0265ecdc1281c964076951c93fcf">  114</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_ADCBUF_BASE_ADDRESS          0x52000000U</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* CQ Buffer, size definition in sys_common_68xx.h */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga25c9e801d4362b0f2b5c0c8c4d878bce">  117</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CHIRPINFO_BASE_ADDRESS       0x52028000U</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* HWA Memory, size, num banks, window ram size, num param sets</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">   definitions in sys_common_68xx.h */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1a11db582f86b2c2098e6ddc4ae3efff">  121</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_HWA_MEM0_BASE_ADDRESS        0x52030000U</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaff703a7aa035b968ac2a8217e342a1b5">  122</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_HWA_MEM2_BASE_ADDRESS        0x52038000U</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* HSRAM, size definition in sys_common_68xx.h*/</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf46921bdecafa47e719aa6b9666c705e">  125</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_HSRAM_BASE_ADDRESS           0x52080000U</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* EXT FLASH */</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2f44ddfce123781bf989ab04ff74fb7c">  128</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EXT_FLASH_BASE_ADDRESS       0xC0000000U</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* System Peripheral Registers */</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac39ec98840c952d47761e75c92f433ce">  131</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_QSPI_BASE_ADDRESS             0xC0800000U</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2847a3fc48278d7b51630976456d82d3">  132</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA_2_PKT_BASE_ADDRESS        0xFCF81000U</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga8b8fce45e63d67dedf168cd469d8c7f0">  133</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA_2_CTRL_BASE_ADDRESS       0xFCFFF800U</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1a3651afcc7a7bea79968eee59018a59">  134</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DTHE_BASE_ADDRESS             0xFD000000U</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga35da326b55ac11a9deca483e24dc6173">  135</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SHA_BASE_ADDRESS              0xFD004000U</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gad315bd1c7042a07f956b8ad9dd5c517e">  136</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_AES_BASE_ADDRESS              0xFD006000U</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga8e91040158abd87a42bfc1369687c3d5">  137</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CRC_BASE_ADDRESS              0xFE000000U</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga60d6fda34b0604e61df2a760158fb970">  138</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MIBSPIA_RAM_BASE_ADDRESS      0xFF0E0000U</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gadf7141d021f3aa02b29c78dc365685ae">  139</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MIBSPIB_RAM_BASE_ADDRESS      0xFF0C0000U</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga550613fae21920aa6aef59db5cba5bf9">  140</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MCAN_MEM_BASE_ADDRESS         0xFF500000U</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5025ae43a9d40f3bb8307320e860f9a2">  141</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GIO_BASE_ADDRESS              0xFFF7BC00U</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga72c3d8ff7588b2b714153b1a5fa25f1d">  142</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MCAN_BASE_ADDRESS             0xFFF7C800U</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7a6dd00aa61e0a5a2f38efe2604b2c5d">  143</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_I2C_BASE_ADDRESS              0xFFF7D400U</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac5570767d240fa1e889a20ec582e67a4">  144</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SCI_A_BASE_ADDRESS            0xFFF7E500U</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga68da2507fd23c97d1a366977049d32bf">  145</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SCI_B_BASE_ADDRESS            0xFFF7E700U</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga740a2c892823f5581f6efa352e8b4696">  146</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MIBSPIA_BASE_ADDRESS          0xFFF7F400U</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4acce6a6ba9cc82326cba7b149322ab5">  147</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MIBSPIB_BASE_ADDRESS          0xFFF7F600U</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga8f197f0c8dd9dbcb7f7ac3c6aae0e6d3">  148</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GPIO_BASE_ADDRESS             0xFFF7BC00U</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gad3c9a977dc5fcee291faa2074c24a7db">  149</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA_1_PKT_BASE_ADDRESS        0xFFF80000U</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaef5f29f4c96afa8996a85da87d723cee">  150</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TOP_RCM_BASE_ADDRESS          0xFFFFE100U</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9001099c6e300e99ca1a324075b7ac2b">  151</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_PINMUX_BASE_ADDRESS           0xFFFFEA00U</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga92fd1d72f9bee595b2b8101fceeefa1e">  152</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_RTIB_BASE_ADDRESS             0xFFFFEE00U</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga677a0f10c9186d56c9fd75ba6d232b13">  153</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_ESM_BASE_ADDRESS              0xFFFFF500U</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0703c31c4213b5630e230f99a9bd21b7">  154</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GPCFG_BASE_ADDRESS            0xFFFFF800U</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gae75684fe383fa3b0a3ff9bc72a24eb03">  155</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA_1_CTRL_BASE_ADDRESS       0xFFFFF000U</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1a5934162a78e270ee769939c2ae9095">  156</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_RCM_BASE_ADDRESS              0xFFFFFF00U</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/*Next 4 defines: MSS mailbox base addresses to communicate with BSS*/</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaeb569cba4ebf2177d5a354fa41e1c439">  158</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MBOX_MSS_BSS_REG_BASE_ADDRESS 0xF0608000U</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4b26a0bdd1da9b7c9f8496a5e925316c">  159</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MBOX_MSS_BSS_MEM_BASE_ADDRESS 0xF0602000U</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga91dbd0cc390545b1f848502c46a0e070">  160</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MBOX_BSS_MSS_REG_BASE_ADDRESS 0xF0608600U</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga38e110cab4b4fdb703d478e49aaf9b3c">  161</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MBOX_BSS_MSS_MEM_BASE_ADDRESS 0xF0601000U</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/*Next 4 defines: MSS mailbox base addresses to communicate with DSS*/</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaaa51b7bb2ca36e358b052e74d49e42ee">  163</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MBOX_MSS_DSS_REG_BASE_ADDRESS 0xF0608400U</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaddf7a37f1e10d1d00da70313e90ecf3a">  164</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MBOX_MSS_DSS_MEM_BASE_ADDRESS 0xF0604000U</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gafb335d85b5c450f786ff9c17aac6d94f">  165</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MBOX_DSS_MSS_REG_BASE_ADDRESS 0xF0608300U</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9d7bead3b908d944aa92e63cc4c4a45b">  166</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MBOX_DSS_MSS_MEM_BASE_ADDRESS 0xF0605000U</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; <span class="comment">//SOC_XWR68XX_MSS_BASE_ADDRESS</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * MSS DMA Request Line Mapping</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> ************************************************************************/</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga200759c329c9b9efa553dea9d6c76cf9">  178</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIA_CHAN1_DMA_REQ           (0U)   </span><span class="comment">/* SPIA Channle-1 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7a8918af567212e452cba59997e73c25">  179</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIA_CHAN0_DMA_REQ           (1U)   </span><span class="comment">/* SPIA Channle-0 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5ca7be5e4d01ac45c4850c3fb71cecf9">  180</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIB_CHAN1_DMA_REQ           (2U)   </span><span class="comment">/* SPIB Channle-1 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad7d3cba66c43e3154648014a3e1ecc44">  181</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIB_CHAN0_DMA_REQ           (3U)   </span><span class="comment">/* SPIB Channle-0 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga65d1c447a2aab9bea33350798a46faa5">  182</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_QSPI_DMA_REQ                 (4U)   </span><span class="comment">/* QSPI DMA Request Line                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga04aee58e25f61dc687679de939791000">  183</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIA_CHAN3_DMA_REQ           (5U)   </span><span class="comment">/* SPIA Channle-3 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf2573add3a91b2f1420fa2f427cb5857">  184</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CBUFF_DMA_REQ                (7U)   </span><span class="comment">/* Common buffer DMA Request Line                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8a1229759a137f0e2fdf5e65fb5cdfb4">  185</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIA_CHAN5_DMA_REQ           (9U)   </span><span class="comment">/* SPIA Channle-5 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gae974adafed4850d7303109553a786c08">  186</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_I2C_RX_DMA_REQ               (10U)  </span><span class="comment">/* Channel ID for I2C RX DMA Request                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga531d146f8f5a0ee6ebd07ae7d877d042">  187</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_I2C_TX_DMA_REQ               (11U)  </span><span class="comment">/* Channel ID for I2C TX DMA Request                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga4a56354551a69033b9c58f3e7b30efd2">  188</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_RTI_COMP0_DMA_REQ            (12U)  </span><span class="comment">/* RTI DMA request  for Compare 0                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad84c48b2b091807d1c24bd31759ec179">  189</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_RTI_COMP1_DMA_REQ            (13U)  </span><span class="comment">/* RTI DMA request  for Compare 1                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac6a0518fd5d6ef85ac47848a1db3aa8f">  190</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIA_CHAN2_DMA_REQ           (17U)  </span><span class="comment">/* SPIA Channle-2 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gafc6630a5a00fe182d30c2997bd495404">  191</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_RTI_COMP2_DMA_REQ            (18U)  </span><span class="comment">/* RTI DMA request for Compare 2                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf8fc978c6e95a242adfe1ff1243e53cc">  192</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_RTI_COMP3_DMA_REQ            (19U)  </span><span class="comment">/* RTI DMA request for Compare 3                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga686814c3c71d7b86c619d02586bccd56">  193</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_WDT_DMA_REQ0                 (20U)  </span><span class="comment">/* WatchDog DMA Request 0                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga96c9da10f497e4da0550e50b74c1984b">  194</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_WDT_DMA_REQ1                 (21U)  </span><span class="comment">/* WatchDog DMA Request 1                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5947a36dcec9f700f9d346b4dbd28ef5">  195</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIA_CHAN4_DMA_REQ           (22U)  </span><span class="comment">/* SPIA Channle-4 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5a0c38e8a66c296bdc40dc82fe03e1e0">  196</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EPWM3_DMA_REQ0               (23U)  </span><span class="comment">/* ePWM3 DMA Request Line-0                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadb932ec7254bd3bd1d32d689a418a32a">  197</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_WDT_DMA_REQ2                 (24U)  </span><span class="comment">/* WatchDog DMA Request 2                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga4605fdb3649e061b037224dfcf5e5057">  198</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_WDT_DMA_REQ3                 (25U)  </span><span class="comment">/* WatchDog DMA Request 3                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8b7a83205a55780f247d08404eda1a4d">  199</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CRC_CH1_DMA_REQ              (26U)  </span><span class="comment">/* MCRC DMA Request For Channel 1                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga80476d46ef7e845ac85c92f1280a0896">  200</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CRC_CH2_DMA_REQ              (27U)  </span><span class="comment">/* MCRC DMA Request For Channel 2                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8eb17a77a8ba2af4e8508eb07f56e336">  201</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SCIB_RX_DMA_REQ              (28U)  </span><span class="comment">/* Channel ID for SCI2-B RX DMA Request                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga69723fb33b78efec7dfaec158cde7b97">  202</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SCIB_TX_DMA_REQ              (29U)  </span><span class="comment">/* Channel ID for SCI-B TX DMA Request                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaba8dae50cf8c19655f3999674b32c83e">  203</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SCIA_RX_DMA_REQ              (30U)  </span><span class="comment">/* Channel ID for SCI-A RX DMA Request                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga1a2fc73f3825e3a777a771f9ae3da783">  204</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SCIA_TX_DMA_REQ              (31U)  </span><span class="comment">/* Channel ID for SCI-A TX DMA Request                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaed5d3eb54ec9c229913a1d8206b210ca">  206</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GIO0_DMA_REQ                 (32U)  </span><span class="comment">/* GIO-0 DMA Request                                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2bab59466470dfadf98d730fdb7d0c87">  207</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GIO1_DMA_REQ                 (33U)  </span><span class="comment">/* GIO-1 DMA Request                                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7178e1be02b50d515ace3260c743c999">  208</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GIO2_DMA_REQ                 (34U)  </span><span class="comment">/* GIO-2 DMA Request                                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaaea33643448e73a9a086d4ded80a4873">  209</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EPWM1_DMA_REQ0               (35U)  </span><span class="comment">/* ePWM1 DMA Request Line-0                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadcc786900ad75acd2a60c804c186f45a">  210</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIB_CHAN2_DMA_REQ           (37U)  </span><span class="comment">/* SPIB Channle-2 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga54d33c066e98b5df6a3db1c32dd2e9c9">  211</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIB_CHAN3_DMA_REQ           (38U)  </span><span class="comment">/* SPIB Channle-3 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga11abdf51cbc09704b9ed4c6885cc2535">  212</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EPWM1_DMA_REQ1               (39U)  </span><span class="comment">/* ePWM1 DMA Request Line-1                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaed6bcd81d7ac5498c8bf33f190f335c6">  213</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EPWM2_DMA_REQ1               (40U)  </span><span class="comment">/* ePWM2 DMA Request Line-1                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga3a7e7d0967cb85bdfb312683a0a5ecce">  214</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EPWM2_DMA_REQ2               (41U)  </span><span class="comment">/* ePWM2 DMA Request Line-2                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac4336f8c7f6bb213841b31207963e183">  215</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIB_CHAN4_DMA_REQ           (42U)  </span><span class="comment">/* SPIB Channle-4 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gab16172c7502701db6711274e127d8196">  216</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIB_CHAN5_DMA_REQ           (43U)  </span><span class="comment">/* SPIB Channle-5 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga191279c496d81d0dcd04b1bc5384158d">  217</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EPWM1_DMA_REQ2               (45U)  </span><span class="comment">/* ePWM1 DMA Request Line-2                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga96c84272d8aac1f772d55c84ee0ab2b6">  218</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GIO14_DMA_REQ                (46U)  </span><span class="comment">/* GIO-14 DMA Request                                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7364210ac189bdb29f6f928010edeb36">  219</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GIO15_DMA_REQ                (47U)  </span><span class="comment">/* GIO-15 DMA Request                                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga015c542ea657216fc7901398444beef7">  221</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MACN_CHAN0_DMA_REQ           (62U)  </span><span class="comment">/* MCAN/CAN-FD Channel-0 DMA Request                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7c85b8a45ad6da428a6e0412700a175b">  222</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MACN_CHAN1_DMA_REQ           (63U)  </span><span class="comment">/* MCAN/CAN-FD Channel-1 DMA Request                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga28815fc1dbee4c9037aa34c19f235f4a">  224</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_NUM_DMA_CHANNELS_PER_INSTANCE    (32U)  </span><span class="comment">/* Number of DMA channels per DMA instance              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga099b6311c28902bcd58a27cb24fa6b5d">  225</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_NUM_DMA_REQLINES_PER_INSTANCE    (64U)  </span><span class="comment">/* Number of DMA REQ Lines per DMA instance             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; <span class="comment">//SOC_XWR68XX_DMA_REQLINES</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> * MSS VIM Interrupt Mapping</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> ************************************************************************/</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga19bf33b87fd065b5a62435f7c6ca8635">  240</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_ESM_HIGH_PRIORITY_INT      (0U)      </span><span class="comment">/* VIM Line for ESM High Priority Interrupt         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa6b0461443375a4a5cae3c414f16acd9">  241</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_RTI_COMPARE0_INT           (2U)      </span><span class="comment">/* RTI Interrupt 0                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabbe36133a3608797e2bbdb2552a8bde3">  242</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_RTI_COMPARE1_INT           (3U)      </span><span class="comment">/* RTI Interrupt 1                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga45cbe961db59faa9b165e5ab69f9e45c">  243</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_RTI_COMPARE2_INT           (4U)      </span><span class="comment">/* RTI Interrupt 2                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0ce56f0bb6d017d70996fdf9f7c9623f">  244</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_RTI_COMPARE3_INT           (5U)      </span><span class="comment">/* RTI Interrupt 3                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga00699a17d305440f34e1a0489f2345be">  245</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_RTI_OVRFLW0_INT            (6U)      </span><span class="comment">/* RTI OverFlow Interrupt 0                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4561d9dca2f6c606225d2f364533827c">  246</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_RTI_OVRFLW1_INT            (7U)      </span><span class="comment">/* RTI OverFlow Interrupt 1                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga027a29d159a8781a302aa35f5ae75c9b">  247</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_RTI_TIMEBASE_INT           (8U)      </span><span class="comment">/* Timebase Interrupt Channel                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa3644e20a8eb909dec6778ad74ebb266">  248</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GIO_LVL0_INT               (9U)      </span><span class="comment">/* GIO high level Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafd548d56a268bb13667ac627cbece01f">  249</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_WDT_REQ0_INT               (10U)     </span><span class="comment">/* WDT Interrupt 0                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4a063498923734d8e64e0c5888d2b2ed">  250</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_WDT_REQ1_INT               (11U)     </span><span class="comment">/* WDT Interrupt 1                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga03f31d768556439edf28f9232b0a0da9">  251</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIA_LVL0_INT              (12U)     </span><span class="comment">/* SPIA Interrupt Level 0                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae27cad4aecd91a8d571c8b2cc4f5180a">  252</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_WDT_REQ2_INT               (13U)     </span><span class="comment">/* WDT Interrupt 2                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa91e7fe9058f64ffc7c24e108079a38d">  253</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_WDT_REQ3_INT               (14U)     </span><span class="comment">/* WDT Interrupt 3                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad1d08141806bcdf6efa7cf18d632ce4d">  254</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_WDT_OVRFLW0_INT            (15U)     </span><span class="comment">/* WDT OverFlow Interrupt 0                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5225f2fd5f95d6ab31af729e84e0257b">  255</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIB_LVL0_INT              (17U)     </span><span class="comment">/* SPIB Interrupt Level 0                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae7368d3cba400f0883c518ade23fd0bb">  256</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GPIO0_INT                  (18U)     </span><span class="comment">/* GPIO Interrupt Req0                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga92b4ac59d03d9c4a40489894f8e7aee1">  257</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MCRC_REQ_INT               (19U)     </span><span class="comment">/* MCRC Interrupt Req                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga40f085aeaa0dab371f29ee0c0ec8d583">  258</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_ESM_LOW_PRIORITY_INT       (20U)     </span><span class="comment">/* VIM Line for ESM Low Priority Interrupt          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga221c550a884e8c05335e93b37ba9a568">  259</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SYS_SW4_INT                (21U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad0ee7ddf7374c85529165cd5022cc237">  260</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_PMU_IRQ_INT                (22U)     </span><span class="comment">/* PMUIRQ - PMU IRQ interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0b46aaff4baf48d7fb0b9187469b73c3">  261</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GIO_LVL1_INT               (23U)     </span><span class="comment">/* GIO high level Interrupt Req                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga54d421ed3fb2985453af061c9bb8d36b">  262</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_WDT_OVRFLW1_INT            (24U)     </span><span class="comment">/* WDT OverFlow Interrupt Req1                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga52ff608521e03606c0b2f626f4e32635">  263</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_WDT_TB_INT                 (25U)     </span><span class="comment">/* WDT TB Interrupt Req                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae632b895c7d92fe148b4215e6a7d060e">  264</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIA_LVL1_INT              (26U)     </span><span class="comment">/* SPIA Interrupt Level 1                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad0c235532e078af26343f43b41f3e53b">  265</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_QSPI_INT_REQ               (27U)     </span><span class="comment">/* QSPI Interrupt                                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga23fa5aedbcb6298f228a81947655fb17">  266</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMM_38_INT                 (28U)     </span><span class="comment">/* DMM-38 Software Interrupt                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4e15da73eb62b3b5e079e8b9f22a5d1c">  267</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SPIB_LVL1_INT              (30U)     </span><span class="comment">/* SPIB Interrupt Level 1                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8d6390ae741462dff565dc9a75b334bc">  269</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GPIO1_INT                  (32U)     </span><span class="comment">/* GPIO Interrupt Req1                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga952de366ccd6177bed7df03e6f6664c6">  270</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA1_FTC_INT               (33U)     </span><span class="comment">/* DMA FTC (Frame Transfer Complete) Interrupt      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga06b96893398c88bac730dd874de94937">  271</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA1_LFS_INT               (34U)     </span><span class="comment">/* DMA LFS (Last Frame Transfer Started) Interrupt  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf3f7ba946fa968c505a8ea865dd7a4a0">  272</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MCAN_LVL0_INT              (35U)     </span><span class="comment">/* MCAN/CAN-FD interrupt 0                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadd63227264cc6de6e00ad828a4e26b4a">  273</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMM_LVL0_INT               (36U)     </span><span class="comment">/* DMM level0 Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga71a9ee625d3ce7fd1589fffe0e0ed49f">  276</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA1_HBC_INT               (39U)     </span><span class="comment">/* DMA1 HBC (First Half of Block Complete) Interrupt  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9f2ec046f75d0995f401c7d2cd62e199">  277</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA1_BTC_INT               (40U)     </span><span class="comment">/* DMA1 BTC (Block Transfer Complete) Interrupt     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1523251473a5708531bbe15f4b0a795f">  278</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA2_FTC_INT               (41U)     </span><span class="comment">/* DMA2 FTC (Frame Transfer Complete) Interrupt     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga49e3ce271f704cd61835ceb6d05b4199">  279</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MCAN_LVL1_INT              (42U)     </span><span class="comment">/* MCAN CAN-FD interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga838bc549cb861e13080c451a8a49685d">  280</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMM1_LVL1_INT              (43U)     </span><span class="comment">/* DMM1 level1 Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaabfe78573b733a2c8b59b90003f08bf2">  281</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MCAN_MSG0_INT              (44U)     </span><span class="comment">/* MCAN/CAN-FD Message filter interrupt-0           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf0e67bc10c040b4c036374e975da011b">  282</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA2_LFS_INT               (45U)     </span><span class="comment">/* DMA2 Last Frame Complete Interrupt               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga21e1392d8f71d34b317b2c30bd4d06d3">  283</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MCAN_MSG1_INT              (46U)     </span><span class="comment">/* MCAN/CAN-FD Message filter interrupt-1           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae7020781726d4d35f66cfc5dd3197ff7">  284</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_FPU_INT                    (47U)     </span><span class="comment">/* Floating point unit Interrupt                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga068132643e2b756909a54fc86d3e84f7">  285</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GPIO2_INT                  (48U)     </span><span class="comment">/* GPIO Interrupt Req2                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga734bc2cecef71e1672827c2c7dd474bc">  286</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA2_HBC_INT               (49U)     </span><span class="comment">/* DMA2 HBC (First Half of Block Complete) Interrupt  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga17e923593ceffa061a7bac477eba7171">  287</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA2_BTC_INT               (50U)     </span><span class="comment">/* DMA2 BTC (Block Transfer Complete) Interrupt     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1e76c084f572081965f7b39d902f4836">  288</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA2_BUS_ERR_INT           (51U)     </span><span class="comment">/* DMA2 Bus Error Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga819a461b32fa7950f5d4800eaa7d8962">  289</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DSS2MSS_SW1_INT            (52U)     </span><span class="comment">/* DSS to MSS Software triggered Interrupt-2        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gace807db109ac58f97c60b86ff9d7922f">  292</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MCAN_MSG2_INT              (55U)     </span><span class="comment">/* MCAN/CAN-FD Message filter interrupt-2           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1405eb51d284c1ed02dc4e8157595899">  294</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMM2_LVL0_INT              (57U)     </span><span class="comment">/* DMM2 level0 Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaafda70ed9c0bc83c25d0aa4cc611adbe">  295</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMM2_LVL1_INT              (58U)     </span><span class="comment">/* DMM2 level1 Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga54265c53f48f4b65e3beda31522dcb73">  296</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MBOX_MSS_DSS_BOX_FULL_INT  (59U)     </span><span class="comment">/* DSS to MSS Mailbox full Interrupt                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1bc1d28aae887207bda0b2f977e1bee2">  297</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MBOX_MSS_DSS_BOX_EMPTY_INT (60U)     </span><span class="comment">/* DSS to MSS Mailbox empty Interrupt               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa6edac67edd7faec4e6ac8dbf8691812">  298</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DSS2MSS_SW2_INT            (61U)     </span><span class="comment">/* DSS to MSS Software triggered Interrupt-2        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga141cd6d3a205d1b86b724851275ad961">  299</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DEBUGSS_INT                (62U)     </span><span class="comment">/* DebugSS Interrupt                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga73864c556a7fbf5be1d73ff3b04713e7">  300</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_GEM_STC_INT                (63U)     </span><span class="comment">/* GEM STC done Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaae7deb165a0442b6dc00482200576a8a">  301</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SCIA_LVL0_INT              (64U)     </span><span class="comment">/* UARTA Interrupt Req0                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3915aa660232e87f913dab119bac8563">  302</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SCIB_LVL0_INT              (65U)     </span><span class="comment">/* UARTB Interrupt Req0                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga77bfbc5a3535189e1a0f7aad61cd8e1d">  303</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_I2C_LVL0_INT               (66U)     </span><span class="comment">/* I2C Level 0 Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf47aacf53925852e0183dc6a03578d1f">  304</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMM_34_INT                 (67U)     </span><span class="comment">/* DMM interrupt 34                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4580db815d675190d2b87ccf9f26d5a5">  305</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMM_35_INT                 (68U)     </span><span class="comment">/* DMM interrupt 35                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga661d105659436794c9f32301e711453a">  306</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMM_36_INT                 (69U)     </span><span class="comment">/* DMM interrupt 36                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa6ce6024f1d1d92aea75c5cf58659624">  307</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA1_BUS_ERR_INT           (70U)     </span><span class="comment">/* DMA1 BUS error Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4e42ebecf6a9586da4c619eeeff88294">  308</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMM_30_INT                 (71U)     </span><span class="comment">/* DMM interrupt 30                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8cbab8ae2ad7f0498a1c91aa590445c3">  309</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMM_33_INT                 (73U)     </span><span class="comment">/* DMM interrupt 33                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafd4f80a5554d545f8fef67fda65f223b">  310</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SCIA_LVL1_INT              (74U)     </span><span class="comment">/* UARTA Interrupt Req1                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga17384aa4c945390c5f965784ed363c9b">  311</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SCIB_LVL1_INT              (75U)     </span><span class="comment">/* UARTB Interrupt Req1                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5c2f761d5de0a8d1e81dee76fc587f44">  312</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SYS_SW0_INT                (76U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga19229855564db372f55582c97702fc48">  313</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SYS_SW1_INT                (77U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4f16dd8ab80813cc5e2fe85b2d8ef390">  314</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SYS_SW2_INT                (78U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9693bb8dfdfba6098895e11906f1bce1">  315</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SYS_SW3_INT                (79U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga57f5be5a3999c9d115731497ab43e31e">  316</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CCCA_DONE_INT              (80U)     </span><span class="comment">/* CCC-A Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga896ea7a1f82b3043818924830e1a938e">  317</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CCCB_DONE_INT              (81U)     </span><span class="comment">/* CCC-B Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga43f8e07251da6a987c0613dc47482931">  318</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DCCA_DONE_INT              (82U)     </span><span class="comment">/* DCC-A Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga788a0372d6a3e0bb130b35bf5c070503">  319</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DCCB_DONE_INT              (83U)     </span><span class="comment">/* DCC-B Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga363d350402ecb235595c5737054c78d4">  320</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SYS_SW5_INT                (84U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga993b26fc3d0e7e37264c704666960151">  321</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_PBIST_IRQ_INT              (85U)     </span><span class="comment">/* PBIST IRQ Interrupt                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab1bc5ac22db8355373c84823b08f42de">  322</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMM_32_INT                 (86U)     </span><span class="comment">/* DMM interrupt 32                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaadd6ac183e10a0e6523a41e97f1b94c1">  324</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MBOX_MSS_BSS_BOX_FULL_INT  (95U)     </span><span class="comment">/* software Interrupt request-0 from BSS to MSS       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac06b74b07e2fde353029818bbdf41677">  325</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MBOX_MSS_BSS_BOX_EMPTY_INT (96U)     </span><span class="comment">/* software Interrupt request-1 from BSS to MSS     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gada9aee49ca9d53c738f8c39a79262954">  326</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_ADC_VALID_INT              (97U)     </span><span class="comment">/* ADC valid Fall Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* The following share same interrupt line */</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9d19d67e6003f6e6df9b583e6a239b94">  329</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMM_29_INT                 (98U)     </span><span class="comment">/* DMM Interrupt 29 Interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga208ae40696bd813f05b6b70b3b9e261a">  330</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_FRAME_START_INT            (98U)     </span><span class="comment">/* Frame Start Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0ab65d49903da633905885605a259fa8">  332</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CHIRP_START_INT            (99U)     </span><span class="comment">/* Chirp Start Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga82bd0000269af9e4428d78f3712fc133">  333</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CHIRP_END_INT              (100U)    </span><span class="comment">/* Chirp End Interrupt                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga92d4fb263b054aa721994c62a2f6abe0">  334</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_FRAME_END_INT              (101U)    </span><span class="comment">/* Frame End Interrupt                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf10a29f4a7b70da8e96db2a4cdfcadc7">  335</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EPWM1_1_INT                (104U)    </span><span class="comment">/* ePWM1 interrupt-1                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7f67866f3b643a6574f9975c3a5d3bb6">  336</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_STC_DONE_INT               (105U)    </span><span class="comment">/* STC Done Interrupt                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafc600e2efe9725d4224681c05b95c9d8">  337</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EPWM1_2_INT                (107U)    </span><span class="comment">/* ePWM1 interrupt-2                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaea17d6f58d2cc24d94f3f6b8002d07f">  338</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EPWM2_1_INT                (108U)    </span><span class="comment">/* ePWM2 interrupt-1                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga839c11c6f091f9ee1f89c6e56ac9fcd3">  339</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EPWM2_2_INT                (109U)    </span><span class="comment">/* ePWM2 interrupt-2                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga85ff71c536145993d8ffcfc3c480419d">  340</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EPWM3_1_INT                (110U)    </span><span class="comment">/* ePWM3 interrupt-1                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8931d442d8637bcc77143c68b005a1d9">  341</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EPWM3_2_INT                (111U)    </span><span class="comment">/* ePWM3 interrupt-2                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1a6f61e73f43116851ec1373c1e2b622">  342</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EDMA_TPTC0_DONE_INT        (112U)    </span><span class="comment">/* TPTC-0 Interrupt                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga97df9edd58b7e484292879ac50f4410d">  343</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EDMA_TPTC0_ERROR_INT       (113U)    </span><span class="comment">/* TPTC-0 Error  Interrupt                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4a7bbb6f485655ad9b493d2fa5c16930">  344</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EDMA_TPTC1_DONE_INT        (114U)    </span><span class="comment">/* TPTC-1 Interrupt                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7225ddec8d7070d4975267cdf6427181">  345</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EDMA_TPTC1_ERROR_INT       (115U)    </span><span class="comment">/* TPTC-1 Error Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga92fb25041ea357b3e5ec535abc27ea64">  346</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EDMA_TPCC0_DONE_INT        (116U)    </span><span class="comment">/* TPCC-0 Interrupt                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab3d4a2e2acc04b2f257b1ee07dc081df">  347</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EDMA_TPCC0_ERROR_INT       (117U)    </span><span class="comment">/* TPCC-0 Error Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga91890bff26daddd4787a961414a26d75">  348</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CBUFF_INT                  (118U)    </span><span class="comment">/* Common Buffer Interrupt                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaabec2efd9cd3e029929626b483b3b8cd">  349</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CBUFF_ERR_INT              (120U)    </span><span class="comment">/* Common Buffer Error Interrupt                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga62594b81cdaa996ee299b4f51df9e150">  350</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMM_37_INT                 (121U)    </span><span class="comment">/* DMM interrupt 37                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga402c21754d86330294dc058f9535eeb4">  351</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_DSPSS_FRAME_START_INT          (122U)    </span><span class="comment">/* Frame start Interrupt routed to DSPSS            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga310606ae56ba82cdf7021805a1a0f2e7">  352</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CHIRP_AVAIL_IRQ            (123U)    </span><span class="comment">/* Chirp Available Interrupt                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0dd6f0bd398786cfd9c73fd822eaf048">  353</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_DSPSS_PBIST_DONE_INT           (124U)    </span><span class="comment">/* DSPSS PBIST done Interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1d5ed0e7df642eb5490e0b3333cb9f83">  355</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_DSS_HW_ACC_PARAM_DONE_IRQ      (125U)        </span><span class="comment">/* HWA param done interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac4dd8b361acda1457544173e0b83e67d">  356</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_DSS_HW_ACC_DONE_IRQ            (126U)    </span><span class="comment">/* HWA done Interrupt                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga058e9a848c0a415fdb0ae57b45a37297">  357</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_DSS_HW_ACC_ERR_IRQ             (127U)    </span><span class="comment">/* HWA access error Interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160; <span class="comment">//SOC_XWR68XX_MSS_INTERRUPTS_MAP</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> * MSS ESM Interrupt mapping</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* Group 1 Errors */</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a3f6b8ccd31963778abbd04c98dd5bc42">  365</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_ANA_LIMP_MODE_ESM                   (63U)</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a0ca5492e56118be91894aaeb8255097e">  366</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DCCB_ERR_ESM                        (62U)</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a3cc9a336a1a4ca8603d35042eb75d0bc">  367</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MAILBOX_BSS2MSS_FATAL_ERR_ESM       (61U)</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a9d19fe42b9817ab560070dd7c4796e2d">  368</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MAILBOX_BSS2MSS_REPAIR_ERR_ESM      (60U)</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a7c9f929c580857cf7370ebff64594a8c">  369</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MAILBOX_MSS2BSS_FATAL_ERR_ESM       (59U)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a7ca3845a98f5e8a70fe9549a1909c4a6">  370</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MAILBOX_MSS2BSS_REPAIR_ERR_ESM      (58U)</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a161c36b8bee79203b5fddaa2195f951b">  371</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_BSS_CRITICAL_ERR_ESM                (57U)</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a4db5403b2d0fa8e900faf870f3022ec7">  372</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_BSS_TO_MSS_HI_ESM                   (56U)</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ad09426b65256515a02a0b78fd6ccd225">  373</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CLOCK_SUPPLY_ERR_ESM                (55U)</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a7780bf40ef69f1e76abd9498ececabd3">  374</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_BSS_TO_MSS_LO_ESM                   (54U)</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a4a22fa5030d60a098d3770e0df43ecdf">  375</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MAILBOX_DSS2MSS_FATAL_ESM           (53U)</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a152984001f575ab8da408992b5c0a366">  376</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MAILBOX_DSS2MSS_REPAIR_ESM          (52U)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a6749fb9f377a4dded20d0ab14c51f200">  377</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MCAN_MEM_FATAL_ERR_ESM              (51U)</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a64ef13b2cb9066ab3c1b2d34337048b0">  378</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MCAN_MEM_REPAIR_ERR_ESM             (50U)</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ae09ae91d34c02c6e109468ea1dd368cf">  379</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MIBSPIB_MEM_FATAL_ERR_ESM           (49U)</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a614c4b9064c023dc3d65e0634be7e87b">  380</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MCRC_ERR_ESM                        (48U)</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ae992a5e0c57dfb6e4156a344ad3f7ef1">  381</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MCAN_EXT_TIMESTAMP_ERR_ESM          (47U)</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a9aad01d1716572878c99a47b879768b6">  382</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MIBSPIB_MEM_REPAIR_ERR              (45U)</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ae9b60c83a00374ec8cb0b08c0864a5de">  383</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MAILBOX_MSS2DSS_FATAL_ERR           (43U)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#af0a601fdb513ca9ad06fb8ddfb16e322">  384</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MAILBOX_MSS2DSS_REPAIR_ERR          (42U)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#aa37c0f9a47acd19865a9562440fba75d">  385</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DSS_ESM_GP1_ERR_ESM                 (41U)</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a0f927d1e09dd0b0f524c8611228fe466">  386</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DSS_CBUFF_SAFETY_ERR_ESM            (38U)</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a81be57a6dc2e9371f7b3890df806ac56">  387</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DSS_GP2_ERR_ESM                     (37U)</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a4cdd697fae3d0160dbc266dde89a6acd">  388</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DSS_TPTC1_WR_MPU_ERR_ESM            (36U)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a9c353339ad71f146946d6b1f676e7efc">  389</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DSS_TPTC1_RD_MPU_ERR_ESM            (35U)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a8cbb593f6049ff3b6bb29d8adc45f5df">  390</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_HVMODE_ERR_ESM                      (34U)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a381acab0f52ef4450194186fa420ebd5">  391</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TCMA_REPAIR_ERR_ESM                 (32U)</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a3e2832a9cb45928c55721423d897aaa7">  392</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DCCA_ERR_ESM                        (30U)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a7e58fb109fb5159169a5d048e1dba7b2">  393</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DSS_TPTC0_WR_MPU_ERR_ESM            (29U)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a866cd69effe482988a29bdf24f3ee795">  394</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TCMB1_REPAIR_ESM                    (28U)</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a39228365457e01d37a5fa8626d99cb03">  395</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_STC_ERR_ESM                         (27U)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ae3d2c4557452da673dda83dd6f8337ce">  396</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TCMB0_REPAIR_ESM                    (26U)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#aaba9677cdcc40dde2646b3c8021ab09d">  397</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MIBSPIA_MEM_REPAIR_ERR_ESM          (25U)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ac69d276e69ebd207c948a5068d004ffc">  398</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA2_MEM_PARITY_ERR_ESM             (24U)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#af4fa8516356eff26cd1e16c532a7639f">  399</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA2_MPU_ERR_ESM                    (23U)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a40ea6a7503c6874323d298e21a901088">  400</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_FRC_COMP_ERR_ESM                    (22U)</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#aa93f4fa22b3b18385d5f3d54e4193b26">  401</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_VIM_RAM_REPAIR_ERR_ESM              (20U)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ae295c6b3512058a8dc9c128bbad6007b">  402</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_DSS_TPTC0_RD_MPU_ERR_ESM                (18U)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a4871338bee352211ecf03ed201be8fc1">  403</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MIBSPIA_MEM_FATAL_ERR_ESM           (17U)</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a119d1d589b0de019bb2c44ab9fe4aab0">  404</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SECURE_RAM_FATAL_ERR_ESM            (16U)</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a70559a9e73f82a41b6a89b256484ad3d">  405</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_VIM_RAM_FATAL_ERR_ESM               (15U)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a2a97e59a6a40dd3855206057a705cbc8">  406</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_SECURE_RAM_REPAIR_ERR_ESM           (14U)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ae8a38921232ae0d5f1b3d5bbcd232710">  407</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MAILBOX_BSS2DSS_FATAL_ERR_ESM       (12U)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ab9e93c46aac7296004d238b26171b40b">  408</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MAILBOX_BSS2DSS_REPAIR_ERR_ESM      (11U)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ae467ec0ac7354f12508e0c595b1f5da3">  409</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MAILBOX_DSS2BSS_FATAL_ESM           (10U)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a3c2ab34c12c3031a30faccd627fc56d3">  410</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CBUFF_ECC_FATAL_ERR_ESM             (9U)</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ab6687d7562238c023f2957d494f6f7aa">  411</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CBUFF_ECC_REPAIR_ERR_ESM            (8U)</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#aa12bcce71973d01e0273dcaf00ecce95">  412</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TPCC_PARITY_ERR_ESM                 (7U)</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a404afaa86449a8ac966f5c0a70ab7414">  413</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MAILBOX_DSS2BSS_REPAIR_ERR_ESM      (5U)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ab17e62057bd7bc9a6a39c7a08fb638e6">  414</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CCCB_ERR_ESM                        (4U)</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#aa1aa491d568415703fba654a9553cad7">  415</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA_MEM_PARITY_ERR_ESM              (3U)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#af4f80401681aae8754269d04ea72110d">  416</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_DMA_MPU_ERR_ESM                     (2U)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a57ea9b6338097aa1831143832b7138ae">  417</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_CCCA_ERR_ESM                        (1U)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#adba2adb158336daa4bf0ab1dd5038c88">  418</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_NERROR_PAD_IN_ESM                   (0U)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/* Group 2 Errors */</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a72f0faf9dce88e6018e180df2d9688dd">  421</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_WDT_NMI_REQ_ESM              (24U)</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a179ada55290dae61dd12f6a2b16cc32c">  422</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_MSS_CR4_LIVELOCK_ESM         (16U)</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ad0db376d88843264c92632789291102f">  423</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TCMB1_PARITY_ERR_ESM         (8U )</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#aafba76c8eef24608e2be5790360cd66a">  424</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TCMB0_PARITY_ERR_ESM         (6U )</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a97158efeac9746d7866d1904f1831487">  425</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TCMA_PARITY_ERR_ESM          (4U )</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* Group 3 Errors */</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a94c883fd38f973d9bc9ca6970213e640">  428</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TCMA_UNCORR_ERR_ESM          (7U )</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ad663d062dd89b3aa137a592838bda509">  429</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TCMB1_UNCORR_ERR_ESM         (5U )</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#ab14beeba5572897679e91a86a44b061a">  430</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_TCMB0_UNCORR_ERR_ESM         (3U )</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a2eae5d1cc42aeadcc949653907c03eef">  431</a></span>&#160;<span class="preprocessor">#define SOC_XWR68XX_MSS_EFC_AUTOLOAD_ERROR_ESM       (1U )</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> * MSS - CLOCK settings</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> ***********************************************************************/</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160; <span class="comment">/* Sys_vclk : 200MHz */</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a55a85c62a1ecff16de2b2e5294f7a40a">  438</a></span>&#160;<span class="preprocessor">#define MSS_SYS_VCLK                  200000000U</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a3899c00b64c780821465179f7edfb6f2">  439</a></span>&#160;<span class="preprocessor">#define R4F_CLOCK_MHZ                 200U</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"> * MSS - Peripheral number of instance definition</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"> ***********************************************************************/</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a3da9b32242127e8e21da90d828801328">  444</a></span>&#160;<span class="preprocessor">#define DMA_NUM_INSTANCES            (2U)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="sys__common__xwr68xx__mss_8h.html#a7e17e5c621cdece329a0c68832d7d97e">  448</a></span>&#160;<span class="preprocessor">#define ADDR_TRANSLATE_CPU_TO_HWA(x)  (uint16_t)(((uint32_t)(x) - SOC_XWR68XX_MSS_HWA_MEM0_BASE_ADDRESS) &amp; 0x0000FFFFU)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* Note: Number of instances of CC, TC, param sets are defined in sys_common_xwr68xx.h */</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3ca06e75cd87920fd7d9934482b4f6fa">  461</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TRANSFER_COMPLETE_INTR_ID   SOC_XWR68XX_MSS_EDMA_TPCC0_DONE_INT</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga81edc192f4386770999a123f05fe6859">  462</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_ERRROR_INTR_ID              SOC_XWR68XX_MSS_EDMA_TPCC0_ERROR_INT</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf4468d3f8b6ce3fa0aaf7e0298744c62">  463</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC0_ERRROR_INTR_ID          SOC_XWR68XX_MSS_EDMA_TPTC0_ERROR_INT</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga18144b07e760406ab00c28e6f497a6bc">  464</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC1_ERRROR_INTR_ID          SOC_XWR68XX_MSS_EDMA_TPTC1_ERROR_INT</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; <span class="comment">/* end defgroup EDMA_HW_DEFS */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #if (defined(SOC_XWR68XX) &amp;&amp; defined(SUBSYS_MSS) ) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;}</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SYS_COMMON_XWR68XX_MSS_H */</span><span class="preprocessor"></span></div><div class="ttc" id="sys__common__xwr68xx__mss_8h_html_adff5131d83e9897accd683c66b633b48"><div class="ttname"><a href="sys__common__xwr68xx__mss_8h.html#adff5131d83e9897accd683c66b633b48">MEM_BARRIER</a></div><div class="ttdeci">static void MEM_BARRIER(void)</div><div class="ttdoc">Ensures that data transfer has finished. </div><div class="ttdef"><b>Definition:</b> <a href="sys__common__xwr68xx__mss_8h_source.html#l00052">sys_common_xwr68xx_mss.h:52</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
