From 169ee6db9e974b37daf086bc01e59c4ac52b6fbd Mon Sep 17 00:00:00 2001
From: Liu Ying <Ying.Liu@freescale.com>
Date: Thu, 26 Mar 2015 16:57:09 +0800
Subject: [PATCH 0252/1221] MLK-10475-1 ARM: dtsi: imx6qp: Correct PRE irq
 line trigger to rising edge

According to design, PRE irq line tigger is rising edge instead of level high.

Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/boot/dts/imx6qp.dtsi |    8 ++++----
 1 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/arch/arm/boot/dts/imx6qp.dtsi b/arch/arm/boot/dts/imx6qp.dtsi
index dae3350..4fb33d5 100644
--- a/arch/arm/boot/dts/imx6qp.dtsi
+++ b/arch/arm/boot/dts/imx6qp.dtsi
@@ -35,7 +35,7 @@
 				compatible = "fsl,imx6q-pre";
 				reg = <0x021c8000 0x1000>;
 				clocks = <&clks IMX6QDL_CLK_PRE0>;
-				interrupts = <0 90 IRQ_TYPE_LEVEL_HIGH>;
+				interrupts = <0 90 IRQ_TYPE_EDGE_RISING>;
 				ocram = <&ocram_2>;
 				status = "disabled";
 			};
@@ -44,7 +44,7 @@
 				compatible = "fsl,imx6q-pre";
 				reg = <0x021c9000 0x1000>;
 				clocks = <&clks IMX6QDL_CLK_PRE1>;
-				interrupts = <0 97 IRQ_TYPE_LEVEL_HIGH>;
+				interrupts = <0 97 IRQ_TYPE_EDGE_RISING>;
 				ocram = <&ocram_2>;
 				status = "disabled";
 			};
@@ -53,7 +53,7 @@
 				compatible = "fsl,imx6q-pre";
 				reg = <0x021ca000 0x1000>;
 				clocks = <&clks IMX6QDL_CLK_PRE2>;
-				interrupts = <0 98 IRQ_TYPE_LEVEL_HIGH>;
+				interrupts = <0 98 IRQ_TYPE_EDGE_RISING>;
 				ocram = <&ocram_3>;
 				status = "disabled";
 			};
@@ -62,7 +62,7 @@
 				compatible = "fsl,imx6q-pre";
 				reg = <0x021cb000 0x1000>;
 				clocks = <&clks IMX6QDL_CLK_PRE3>;
-				interrupts = <0 99 IRQ_TYPE_LEVEL_HIGH>;
+				interrupts = <0 99 IRQ_TYPE_EDGE_RISING>;
 				ocram = <&ocram_3>;
 				status = "disabled";
 			};
-- 
1.7.5.4

