\doxysection{Référence de la structure ADC\+\_\+\+Common\+\_\+\+Type\+Def}
\hypertarget{struct_a_d_c___common___type_def}{}\label{struct_a_d_c___common___type_def}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection*{Attributs publics}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_ab5c1bdc4e0e9d66c211ff742104d9da3}{RESERVED1}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}{CDR}}
\end{DoxyCompactItemize}


\doxysubsection{Documentation des données membres}
\Hypertarget{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \label{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277} 
\+\_\+\+\_\+\+IO uint32\+\_\+t ADC\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CCR}

ADC common configuration register, Address offset\+: 0x300 + 0x08 \Hypertarget{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CDR@{CDR}}
\index{CDR@{CDR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CDR}{CDR}}
{\footnotesize\ttfamily \label{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1} 
\+\_\+\+\_\+\+IO uint32\+\_\+t ADC\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CDR}

ADC common group regular data register Address offset\+: 0x300 + 0x0C \Hypertarget{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \label{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4} 
\+\_\+\+\_\+\+IO uint32\+\_\+t ADC\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CSR}

ADC common status register, Address offset\+: 0x300 + 0x00 \Hypertarget{struct_a_d_c___common___type_def_ab5c1bdc4e0e9d66c211ff742104d9da3}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_a_d_c___common___type_def_ab5c1bdc4e0e9d66c211ff742104d9da3} 
uint32\+\_\+t ADC\+\_\+\+Common\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, Address offset\+: 0x300 + 0x04 