// SPDX-License-Identifier: GPL-2.0
/*
 * Analog Devices AD-FMCDAQ3-EBZ
 * https://wiki.analog.com/resources/eval/user-guides/ad-fmcdaq3-ebz
 *
 * board_revision: <Rev.C>
 *
 * Copyright (C) 2015-2022 Analog Devices Inc.
 */
#include <dt-bindings/iio/frequency/ad9528.h>
#include <dt-bindings/iio/adc/adi,ad9208.h>

&fmc_spi {
	clk0_ad9528: ad9528@0 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,ad9528";

		spi-cpol;
		spi-cpha;
		spi-max-frequency = <10000000>;
		adi,spi-3wire-enable;
		reg = <0>;

		clock-output-names = "ad9528_out0", "ad9528_out1", "ad9528_out2", "ad9528_out3", "ad9528_out4", "ad9528_out5", "ad9528_out6", "ad9528_out7", "ad9528_out8", "ad9528_out9", "ad9528_out10", "ad9528_out11", "ad9528_out12", "ad9528_out13";
		#clock-cells = <1>;

		adi,vcxo-freq = <100000000>;

		jesd204-device;
		#jesd204-cells = <2>;
		jesd204-sysref-provider;

		/* PLL1 config */
		adi,pll1-bypass-enable;
		adi,osc-in-diff-enable;

		/* PLL2 config */
		/*
		 * Valid ranges based on VCO locking range:
		 *   1150.000 MHz - 1341.666 MHz
		 *    862.500 MHz - 1006.250 MHz
		 *    690.000 MHz -  805.000 MHz
		 */
		adi,pll2-m1-frequency = <1233333333>;
		adi,pll2-charge-pump-current-nA = <35000>;

		/* SYSREF config */
		adi,sysref-src = <SYSREF_SRC_INTERNAL>;
		adi,sysref-k-div = <128>;
		adi,sysref-pattern-mode = <SYSREF_PATTERN_CONTINUOUS>;

		adi,rpole2 = <RPOLE2_900_OHM>;
		adi,rzero = <RZERO_1850_OHM>;
		adi,cpole1 = <CPOLE1_16_PF>;

		ad9528_0_c2: channel@2 {
			reg = <2>;
			adi,extended-name = "DAC_CLK";
			adi,driver-mode = <DRIVER_MODE_LVDS>;
			adi,divider-phase = <0>;
			adi,channel-divider = <1>;
			adi,signal-source = <SOURCE_VCO>;
		};

		ad9528_0_c4: channel@4 {
			reg = <4>;
			adi,extended-name = "DAC_CLK_FMC";
			adi,driver-mode = <DRIVER_MODE_LVDS>;
			adi,divider-phase = <0>;
			adi,channel-divider = <2>;
			adi,signal-source = <SOURCE_VCO>;
		};

		ad9528_0_c5: channel@5 {
			reg = <5>;
			adi,extended-name = "DAC_SYSREF";
			adi,driver-mode = <DRIVER_MODE_LVDS>;
			adi,divider-phase = <0>;
			adi,channel-divider = <1>;
			adi,signal-source = <SOURCE_SYSREF_VCO>;
			adi,jesd204-sysref-chan;
		};

		ad9528_0_c6: channel@6 {
			reg = <6>;
			adi,extended-name = "CLKD_DAC_SYSREF";
			adi,driver-mode = <DRIVER_MODE_LVDS>;
			adi,divider-phase = <0>;
			adi,channel-divider = <2>;
			adi,signal-source = <SOURCE_SYSREF_VCO>;
			adi,jesd204-sysref-chan;
		};

		ad9528_0_c7: channel@7 {
			reg = <7>;
			adi,extended-name = "CLKD_ADC_SYSREF";
			adi,driver-mode = <DRIVER_MODE_LVDS>;
			adi,divider-phase = <0>;
			adi,channel-divider = <2>;
			adi,signal-source = <SOURCE_SYSREF_VCO>;
			adi,jesd204-sysref-chan;
		};

		ad9528_0_c8: channel@8 {
			reg = <8>;
			adi,extended-name = "ADC_SYSREF";
			adi,driver-mode = <DRIVER_MODE_LVDS>;
			adi,divider-phase = <0>;
			adi,channel-divider = <1>;
			adi,signal-source = <SOURCE_SYSREF_VCO>;
			adi,jesd204-sysref-chan;
		};

		ad9528_0_c9: channel@9 {
			reg = <9>;
			adi,extended-name = "ADC_CLK_FMC";
			adi,driver-mode = <DRIVER_MODE_LVDS>;
			adi,divider-phase = <0>;
			adi,channel-divider = <2>;
			adi,signal-source = <SOURCE_VCO>;
		};

		ad9528_0_c13: channel@13 {
			reg = <13>;
			adi,extended-name = "ADC_CLK";
			adi,driver-mode = <DRIVER_MODE_LVDS>;
			adi,divider-phase = <0>;
			adi,channel-divider = <1>;
			adi,signal-source = <SOURCE_VCO>;
		};
	};

	dac0_ad9152: ad9152@1 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,ad9152";

		spi-cpol;
		spi-cpha;
		spi-max-frequency = <10000000>;
		adi,spi-3wire-enable;
		reg = <1>;

		clocks = <&clk0_ad9528 2>;
		clock-names = "dac_clk";

		/*
		 * | MODE | M | L | S | F | HD | N  | N' |
		 * |  00  | 4 | 8 | 1 | 1 | 1  | 16 | 16 |
		 * |  01  | 4 | 8 | 2 | 2 | 0  | 16 | 16 |
		 * |  02  | 4 | 4 | 1 | 2 | 0  | 16 | 16 |
		 * |  03  | 4 | 2 | 1 | 4 | 0  | 16 | 16 |
		 * |  04  | 2 | 4 | 1 | 1 | 1  | 16 | 16 |
		 * |  05  | 2 | 4 | 2 | 2 | 0  | 16 | 16 |
		 * |  06  | 2 | 2 | 1 | 2 | 0  | 16 | 16 |
		 * |  07  | 2 | 1 | 1 | 4 | 0  | 16 | 16 |
		 * |  08  | 1 | 4 | 2 | 1 | 1  | 16 | 16 |
		 * |  09  | 1 | 2 | 1 | 1 | 1  | 16 | 16 |
		 * |  10  | 1 | 1 | 1 | 2 | 0  | 16 | 16 |
		 * |  11  | 2 | 8 | 2 | 1 | 1  | 16 | 16 |
		 * |  12  | 2 | 4 | 1 | 1 | 1  | 16 | 16 |
		 * |  13  | 2 | 2 | 1 | 2 | 0  | 16 | 16 |
		 */

		adi,jesd-link-mode = <4>;
		adi,sysref-mode = <1>; /* JESD204_SYSREF_CONTINUOUS */
		adi,subclass = <1>;
		adi,interpolation = <1>;
		adi,frequency-center-shift = <0>;

		/* jesd204-fsm support */
		jesd204-device;
		#jesd204-cells = <2>;
		jesd204-top-device = <1>; /* This is the TOP device */
		jesd204-link-ids = <0>;
		jesd204-inputs = <&axi_ad9152_core 1 0>;
	};

	adc0_ad9680: ad9680@2 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,ad9680";

		spi-cpol;
		spi-cpha;
		spi-max-frequency = <10000000>;
		adi,spi-3wire-enable;
		reg = <2>;

		/* Content of Registers: 0x16, 0x18, 0x19, 0x1A, 0x30, 0x11A, 0x934, 0x935 */
		adi,sfdr-optimization-config = <0xE 0xA0 0x50 0x09 0x18 0x00 0x1F 0x04>;

		clocks = <&clk0_ad9528 13>;
		clock-names = "adc_clk";

		/* jesd204-fsm support */
		jesd204-device;
		#jesd204-cells = <2>;
		jesd204-top-device = <0>; /* This is the TOP device */
		jesd204-link-ids = <0>;
		jesd204-inputs = <&axi_ad9680_core 0 0>;

		adi,powerdown-mode = <AD9208_PDN_MODE_POWERDOWN>;

		adi,sampling-frequency = /bits/ 64 <1233333333>;
		adi,input-clock-divider-ratio = <1>;

		adi,sysref-lmfc-offset = <0>;
		adi,sysref-pos-window-skew = <0>;
		adi,sysref-neg-window-skew = <0>;
		adi,sysref-mode = <AD9208_SYSREF_CONT>;
		adi,sysref-nshot-ignore-count = <0>;

		/* JESD204 parameters */

		adi,converters-per-device = <2>;	/* JESD204 (M) */
		adi,lanes-per-device = <4>;		/* JESD204 (L) */
		adi,octets-per-frame = <1>;		/* JESD204 (F) */
		adi,frames-per-multiframe = <32>;	/* JESD204 (K) */
		adi,converter-resolution = <14>;	/* JESD204 (N) */
		adi,bits-per-sample = <16>;		/* JESD204 (N') */
		adi,control-bits-per-sample = <2>;	/* JESD204 (CS) */
		adi,subclass = <1>;			/* JESD204 (SUBCLASSV) */

		/* DDC setup */

		adi,ddc-channel-number = <AD9208_FULL_BANDWIDTH_MODE>;

		ad9208_ddc0: channel@0 {
			reg = <0>;
			adi,decimation = <2>;
			adi,nco-mode-select = <AD9208_NCO_MODE_VIF>;
			adi,nco-channel-carrier-frequency-hz = /bits/ 64 <70000000>;
			adi,nco-channel-phase-offset = /bits/ 64 <0>;
		};
	};
};
