
---------- Begin Simulation Statistics ----------
final_tick                                68505301500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67527576                       # Number of bytes of host memory used
host_seconds                                   980.04                       # Real time elapsed on the host
host_tick_rate                               69900285                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.068505                       # Number of seconds simulated
sim_ticks                                 68505301500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 247947996                       # number of cc regfile reads
system.cpu.cc_regfile_writes                122617905                       # number of cc regfile writes
system.cpu.committedInsts::0                100000022                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::total            200000022                       # Number of Instructions Simulated
system.cpu.committedOps::0                  189056823                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  189056780                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              378113603                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.370106                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.370106                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.685053                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  10679814                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6308977                       # number of floating regfile writes
system.cpu.idleCycles                           67930                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1962018                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              22894913                       # Number of branches executed
system.cpu.iew.exec_branches::1              22900675                       # Number of branches executed
system.cpu.iew.exec_branches::total          45795588                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.016134                       # Inst execution rate
system.cpu.iew.exec_refs::0                  42369652                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  42375286                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              84744938                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                16777013                       # Number of stores executed
system.cpu.iew.exec_stores::1                16779924                       # Number of stores executed
system.cpu.iew.exec_stores::total            33556937                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11650039                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              54410520                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                130                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             35218246                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           442784605                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           25592639                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           25595362                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       51188001                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2583735                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             413242359                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 163974                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 41905                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1729150                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                483289                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           2809                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1377750                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         584268                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              242039576                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              241875431                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          483915007                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  206067390                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  206106507                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              412173897                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.604294                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.604707                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.604500                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              146262955                       # num instructions producing a value
system.cpu.iew.wb_producers::1              146263797                       # num instructions producing a value
system.cpu.iew.wb_producers::total          292526752                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.504025                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.504311                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                3.008336                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   206119015                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   206161369                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               412280384                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                635684394                       # number of integer regfile reads
system.cpu.int_regfile_writes               328714065                       # number of integer regfile writes
system.cpu.ipc::0                            0.729871                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.729871                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.459741                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1763276      0.84%      0.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             159100450     75.89%     76.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               998271      0.48%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                803972      0.38%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              522416      0.25%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  463      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                97853      0.05%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               448550      0.21%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1260664      0.60%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                120      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25860610     12.34%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16139037      7.70%     98.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1191654      0.57%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1460718      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              209648112                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1763150      0.84%      0.84% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             159168901     75.93%     76.77% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               996176      0.48%     77.24% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                803981      0.38%     77.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              523091      0.25%     77.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  32      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  471      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     77.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                97863      0.05%     77.92% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                   20      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt               447087      0.21%     78.14% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             1260194      0.60%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                118      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               4      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              2      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             25714463     12.27%     91.00% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            16212230      7.73%     98.74% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         1187093      0.57%     99.30% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1460935      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              209635811                       # Type of FU issued
system.cpu.iq.FU_type::total                419283923      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                16884588                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            27593633                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9992268                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13451056                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                117147966                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                117459317                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            234607283                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.279400                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.280143                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.559543                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               137258543     58.51%     58.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 352589      0.15%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                 7131136      3.04%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                469244      0.20%     61.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     61.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    27      0.00%     61.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     61.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     61.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     61.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     61.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     61.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    836      0.00%     61.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     61.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  37022      0.02%     61.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     40      0.00%     61.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                1150723      0.49%     62.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               1541273      0.66%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  151      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 8      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                4      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               50683819     21.60%     84.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              35981868     15.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              867474210                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1423376674                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    402181629                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         494007314                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  442784296                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 419283923                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 309                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        64670956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           6858486                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            177                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     98200324                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     136942674                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.061748                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.990206                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            24344560     17.78%     17.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            14545351     10.62%     28.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12042382      8.79%     37.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            14698769     10.73%     47.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            32304074     23.59%     71.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            28286594     20.66%     92.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             9437947      6.89%     99.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              983423      0.72%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              299574      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       136942674                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.060230                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            764611                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           144686                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             27213543                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17609889                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            765433                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           145082                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             27196977                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            17608357                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               181214630                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                        137010604                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  128                       # Number of system calls
system.cpu.workload1.numSyscalls                  128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       349849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        765751                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       973824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1079                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1948334                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1079                       # Total number of snoops made to the snoop filter.
sim_insts                                   200000022                       # Number of instructions simulated
sim_ops                                     378113603                       # Number of ops (including micro ops) simulated
host_inst_rate                                 204072                       # Simulator instruction rate (inst/s)
host_op_rate                                   385812                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                55517079                       # Number of BP lookups
system.cpu.branchPred.condPredicted          46191595                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2194707                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             20796061                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19677191                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.619798                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2375848                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1281850                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             996595                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           285255                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          619                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts        61816139                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             132                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1719859                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    136708925                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.765830                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.016069                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        53007752     38.77%     38.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14119555     10.33%     49.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         9645658      7.06%     56.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13628907      9.97%     66.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         8371065      6.12%     72.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         6119017      4.48%     76.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         6409898      4.69%     81.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1979306      1.45%     82.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        23427767     17.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    136708925                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000022                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     200000022                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           189056823                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           189056780                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       378113603                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 38145143                       # Number of memory references committed
system.cpu.commit.memRefs::1                 38145142                       # Number of memory references committed
system.cpu.commit.memRefs::total             76290285                       # Number of memory references committed
system.cpu.commit.loads::0                   22524407                       # Number of loads committed
system.cpu.commit.loads::1                   22524406                       # Number of loads committed
system.cpu.commit.loads::total               45048813                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       32                       # Number of memory barriers committed
system.cpu.commit.membars::1                       32                       # Number of memory barriers committed
system.cpu.commit.membars::total                   64                       # Number of memory barriers committed
system.cpu.commit.branches::0                21608770                       # Number of branches committed
system.cpu.commit.branches::1                21608762                       # Number of branches committed
system.cpu.commit.branches::total            43217532                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                 4315334                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 4315334                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             8630668                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                185704145                       # Number of committed integer instructions.
system.cpu.commit.integer::1                185704102                       # Number of committed integer instructions.
system.cpu.commit.integer::total            371408247                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             987396                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             987396                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1974792                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1714802      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145602574     77.02%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       913990      0.48%     78.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       797005      0.42%     78.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       431712      0.23%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          400      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        97180      0.05%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255878      0.14%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1097969      0.58%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          112      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21806379     11.53%     91.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14171005      7.50%     98.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       718028      0.38%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1449731      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    189056823                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1714802      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    145602533     77.02%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       913989      0.48%     78.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv       797005      0.42%     78.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       431712      0.23%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           32      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          400      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        97180      0.05%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           20      0.00%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt       255878      0.14%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      1097969      0.58%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          112      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt            4      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            2      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     21806378     11.53%     91.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     14171005      7.50%     98.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       718028      0.38%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1449731      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    189056780                       # Class of committed instruction
system.cpu.commit.committedInstType::total    378113603      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      23427767                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     76990969                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         76990969                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     76990969                       # number of overall hits
system.cpu.dcache.overall_hits::total        76990969                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       880605                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         880605                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       880605                       # number of overall misses
system.cpu.dcache.overall_misses::total        880605                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  41950970336                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41950970336                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  41950970336                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41950970336                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     77871574                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     77871574                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     77871574                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     77871574                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011308                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011308                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011308                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011308                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47638.805521                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47638.805521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47638.805521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47638.805521                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       192476                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            6603                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    29.149780                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       722546                       # number of writebacks
system.cpu.dcache.writebacks::total            722546                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       157885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       157885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       157885                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       157885                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       722720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       722720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       722720                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       722720                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  36214195836                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36214195836                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36214195836                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36214195836                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009281                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009281                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009281                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009281                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50108.196585                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50108.196585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50108.196585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50108.196585                       # average overall mshr miss latency
system.cpu.dcache.replacements                  58868                       # number of replacements
system.cpu.dcache.expired                      663678                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     46252403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        46252403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       357457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        357457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12602919500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12602919500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     46609860                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     46609860                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35257.162400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35257.162400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       139487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       139487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       217970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       217970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7991027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7991027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36661.134560                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36661.134560                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     30738566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       30738566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       523148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       523148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29348050836                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29348050836                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     31261714                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31261714                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56098.944918                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56098.944918                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18398                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18398                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       504750                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       504750                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28223168336                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28223168336                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016146                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016146                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55915.142815                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55915.142815                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           185.599293                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            77713689                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            722720                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            107.529457                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   185.599293                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.362499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.362499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.339844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         623695312                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        623695312                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 41634568                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              71869227                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 150501508                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               8150895                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1729150                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             19224226                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                476669                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              455233312                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               9578674                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    51256879                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    33584698                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       1988539                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       1483509                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2165024                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      258546412                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    55517079                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           23049634                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     130946290                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2204147                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1178                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  88795367                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 46411                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      521                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           136942674                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.458048                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.551523                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                  3830154      2.80%      2.80% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  66556111     48.60%     51.40% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  66556409     48.60%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             136942674                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          136942674                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.558007                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.879439                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 37490869     27.38%     27.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  7789886      5.69%     33.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  8269782      6.04%     39.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 14488598     10.58%     49.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 11668867      8.52%     58.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 16121095     11.77%     69.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 13945821     10.18%     80.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  8850225      6.46%     86.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18317531     13.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            136942674                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.405203                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.887054                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     88542622                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         88542622                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     88542622                       # number of overall hits
system.cpu.icache.overall_hits::total        88542622                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       252743                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         252743                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       252743                       # number of overall misses
system.cpu.icache.overall_misses::total        252743                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2252924500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2252924500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2252924500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2252924500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     88795365                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     88795365                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     88795365                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     88795365                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002846                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002846                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8913.894747                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8913.894747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8913.894747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8913.894747                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           78                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           26                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       251278                       # number of writebacks
system.cpu.icache.writebacks::total            251278                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          953                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          953                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          953                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          953                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       251790                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       251790                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       251790                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       251790                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2087629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2087629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2087629000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2087629000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002836                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002836                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002836                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002836                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8291.151356                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8291.151356                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8291.151356                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8291.151356                       # average overall mshr miss latency
system.cpu.icache.replacements                 251278                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     88542622                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        88542622                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       252743                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        252743                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2252924500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2252924500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     88795365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     88795365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8913.894747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8913.894747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          953                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          953                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       251790                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       251790                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2087629000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2087629000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8291.151356                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8291.151356                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.907603                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            88794412                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            251790                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            352.652655                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.907603                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         710614710                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        710614710                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    88796049                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2233                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2256078                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4689136                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                31630                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1226                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1989153                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                44852                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2472                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     2238378                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 4672570                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                28683                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                1583                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1987621                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                44310                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                   2595                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  68505301500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1729150                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 51519883                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                41039819                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3343                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 149420555                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              30172598                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              447163397                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               4186810                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0             153665                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1             145051                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total         298716                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0             2911625                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1             2543081                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total         5454706                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                  76                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                  65                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total             141                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0             9484576                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1             9477577                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        18962153                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0      2964365                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1      2963030                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total      5927395                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           499149127                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1171396372                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                684705430                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  12299464                       # Number of floating rename lookups
system.cpu.rename.committedMaps             419413900                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 79735162                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      75                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  40                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  18870988                       # count of insts added to the skid buffer
system.cpu.rob.reads                        990013056                       # The number of ROB reads
system.cpu.rob.writes                       888486964                       # The number of ROB writes
system.cpu.thread21854.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread21854.numOps               189056780                       # Number of Ops committed
system.cpu.thread21854.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               248896                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               309740                       # number of demand (read+write) hits
system.l2.demand_hits::total                   558636                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              248896                       # number of overall hits
system.l2.overall_hits::.cpu.data              309740                       # number of overall hits
system.l2.overall_hits::total                  558636                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2894                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             412980                       # number of demand (read+write) misses
system.l2.demand_misses::total                 415874                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2894                       # number of overall misses
system.l2.overall_misses::.cpu.data            412980                       # number of overall misses
system.l2.overall_misses::total                415874                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    204888000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  33002923000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33207811000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    204888000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  33002923000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33207811000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           251790                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           722720                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               974510                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          251790                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          722720                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              974510                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011494                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.571425                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.426752                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011494                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.571425                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.426752                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70797.512094                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79914.095114                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79850.654285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70797.512094                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79914.095114                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79850.654285                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              342270                       # number of writebacks
system.l2.writebacks::total                    342270                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        412980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            415874                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       412980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           415902                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    187524000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  30525043000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30712567000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    187524000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  30525043000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1788969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30714355969                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.571425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.426752                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.571425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.426781                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64797.512094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73914.095114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73850.654285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64797.512094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73914.095114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63891.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73849.983816                       # average overall mshr miss latency
system.l2.replacements                         350928                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks       652342                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           652342                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       652342                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       652342                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       321466                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           321466                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       321466                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       321466                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           28                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             28                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1788969                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1788969                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63891.750000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63891.750000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            177978                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                177978                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          327084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              327084                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  26299954500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26299954500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        505062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            505062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.647612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.647612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80407.340316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80407.340316                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       327084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         327084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  24337450500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24337450500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.647612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.647612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74407.340316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74407.340316                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         248896                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             248896                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2894                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2894                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    204888000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    204888000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       251790                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         251790                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70797.512094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70797.512094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2894                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2894                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    187524000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    187524000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64797.512094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64797.512094                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        131762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            131762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        85896                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           85896                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6702968500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6702968500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       217658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        217658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.394637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.394637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78035.863137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78035.863137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        85896                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        85896                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6187592500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6187592500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.394637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.394637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72035.863137                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72035.863137                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                      36                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  36                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    52                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 62345.811253                       # Cycle average of tags in use
system.l2.tags.total_refs                     1948346                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    416464                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.678306                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      89.231678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       558.201740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     61690.195072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.182763                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.941318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.951322                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         65535                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1700                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        45461                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000015                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.999985                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31589552                       # Number of tag accesses
system.l2.tags.data_accesses                 31589552                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples    171118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      1450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples    206371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002311904812                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         9624                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         9624                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             593583                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            161538                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     207929                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    171118                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   207929                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  171118                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    94                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     54.09                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               207929                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              171118                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 111166                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  87949                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   5251                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   3105                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    241                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    123                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  6960                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  7049                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  8909                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  9674                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  9689                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  9705                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  9732                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  9769                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  9825                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  9894                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                 10014                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                 10695                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                 10965                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  9643                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  9628                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  9624                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  9624                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  9624                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                    38                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         9624                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     21.594244                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    18.731003                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   205.613025                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         9621     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::19968-20479            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         9624                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         9624                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.774210                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.731007                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.233363                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2610     27.12%     27.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              42      0.44%     27.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            4480     46.55%     74.11% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2057     21.37%     95.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             291      3.02%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             128      1.33%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              14      0.15%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         9624                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   6016                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys               13307456                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            10951552                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   194.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   159.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                  68504372000                       # Total gap between requests
system.mem_ctrls0.avgGap                    180727.91                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst        92800                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data     13207744                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher          896                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks     10947776                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 1354639.684346181573                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 192798859.516004025936                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 13079.279710928649                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 159809179.147981703281                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         1450                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data       206465                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher           14                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks       171118                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     38553885                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   7496594470                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher       313392                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 3602192512961                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     26588.89                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     36309.28                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     22385.14                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks  21050926.92                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst        92800                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data     13213760                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total     13307456                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst        92800                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total        92800                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks     10951552                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total     10951552                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         1450                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data       206465                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total        207929                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks       171118                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total       171118                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst      1354640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    192886678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher        13079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       194254397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst      1354640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total      1354640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks    159864299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total      159864299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks    159864299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst      1354640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    192886678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher        13079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      354118695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts              207835                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts             171059                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         6414                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         6553                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         6503                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         6543                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         6497                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         6479                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         6567                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         6669                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         6548                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         6442                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         6485                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11         6466                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12         6452                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13         6578                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         6438                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         6475                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         6630                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         6875                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         6503                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         6444                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         6484                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         6435                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         6384                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         6495                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         6558                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         6322                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         6445                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         6370                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         6537                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         6438                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         6398                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         6408                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0         5366                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1         5466                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2         5424                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3         5317                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4         5386                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5         5326                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6         5379                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7         5442                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8         5437                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9         5260                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10         5348                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11         5291                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12         5310                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13         5398                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14         5312                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15         5314                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16         5247                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17         5297                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18         5340                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19         5272                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20         5190                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21         5299                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22         5343                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23         5335                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24         5450                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25         5253                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26         5370                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27         5350                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28         5457                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29         5409                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30         5327                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31         5344                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat             3900011927                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat            692506220                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        7535461747                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               18764.94                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          36256.94                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits             126921                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             44881                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           61.07                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          26.24                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples       207089                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   117.093771                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean    99.027760                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev    91.551978                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127       105263     50.83%     50.83% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255        84119     40.62%     91.45% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383        10799      5.21%     96.66% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511         3534      1.71%     98.37% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639         2047      0.99%     99.36% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          814      0.39%     99.75% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895          198      0.10%     99.85% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023           57      0.03%     99.88% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151          258      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total       207089                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead             13301440                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten          10947776                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             194.166578                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW             159.809179                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   1.84                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              45.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   323386513.631990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   429934077.551988                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  437915435.731166                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 322388752.895999                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 12188552364.103960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 47888475392.620102                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 7924596381.004786                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 69515248917.542374                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1014.742617                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  11894361507                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   3079300000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  53531639993                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   322482075.551991                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   428727492.379189                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  436304416.396762                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 320535814.367999                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 12188552364.103960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 48206066137.487381                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 7680571853.875172                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 69583240154.164841                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1015.735113                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  11520139326                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   3079300000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  53905862174                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples    171152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      1444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples    206424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002311927652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         9632                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         9632                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             593529                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            161582                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     207973                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    171152                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   207973                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  171152                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    91                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     54.16                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               207973                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              171152                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 111157                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  87888                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   5326                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   3133                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    245                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    133                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  6937                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  7048                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  8916                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  9688                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  9695                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  9691                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  9748                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  9758                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  9798                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  9874                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                 10088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                 10702                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                 10941                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  9648                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  9637                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  9633                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  9634                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  9634                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                    31                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         9632                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.581603                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    18.710727                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   205.122942                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         9629     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::19968-20479            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         9632                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         9632                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.763497                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.720319                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.233393                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2635     27.36%     27.36% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              44      0.46%     27.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            4491     46.63%     74.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2062     21.41%     95.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             254      2.64%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             127      1.32%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              10      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               9      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         9632                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   5824                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys               13310272                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            10953728                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   194.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   159.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                  68502931000                       # Total gap between requests
system.mem_ctrls1.avgGap                    180686.93                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst        92416                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data     13211136                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher          896                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks     10950272                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 1349034.278755783569                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 192848373.932052522898                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 13079.279710928649                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 159845614.284319281578                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         1444                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data       206515                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher           14                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks       171152                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     40123046                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   7536782956                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher       400350                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 3608385599529                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     27786.04                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     36495.09                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     28596.43                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks  21082929.79                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst        92416                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data     13216960                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total     13310272                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst        92416                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total        92416                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks     10953728                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total     10953728                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         1444                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data       206515                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total        207973                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks       171152                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total       171152                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst      1349034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    192933389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher        13079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       194295503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst      1349034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total      1349034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks    159896063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total      159896063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks    159896063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst      1349034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    192933389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher        13079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      354191566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts              207882                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts             171098                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         6407                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         6546                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         6515                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         6523                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         6475                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         6513                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         6606                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         6714                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         6607                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         6450                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         6469                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11         6484                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12         6386                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13         6589                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         6431                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         6454                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         6660                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         6982                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         6497                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         6474                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         6498                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         6459                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         6423                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         6514                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         6464                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         6270                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         6397                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         6350                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         6494                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         6466                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         6356                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         6409                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0         5374                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1         5493                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2         5423                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3         5293                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4         5381                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5         5383                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6         5401                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7         5448                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8         5438                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9         5249                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10         5329                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11         5264                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12         5266                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13         5414                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14         5236                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15         5299                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16         5260                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17         5361                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18         5345                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19         5304                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20         5181                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21         5312                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22         5403                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23         5358                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24         5411                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25         5221                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26         5332                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27         5387                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28         5402                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29         5433                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30         5362                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31         5335                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat             3941034408                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat            692662824                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        7577306352                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               18958.04                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          36450.04                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits             126424                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             45371                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           60.82                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          26.52                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples       207183                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   117.067829                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean    99.179269                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev    90.685863                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127       104703     50.54%     50.54% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255        84834     40.95%     91.48% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383        10911      5.27%     96.75% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511         3449      1.66%     98.41% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639         2003      0.97%     99.38% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          809      0.39%     99.77% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895          174      0.08%     99.86% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023           54      0.03%     99.88% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151          246      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total       207183                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead             13304448                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten          10950272                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             194.210487                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW             159.845614                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   1.84                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              45.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   323090232.191991                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   429536028.835190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  438167814.739166                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 322069280.735998                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 12188552364.103960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 48084696952.588280                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 7773827272.780793                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 69559939945.977768                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1015.394990                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  11662360800                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   3079300000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  53763640700                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   323068400.927990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   429515297.131188                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  436249734.278364                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 321001867.871998                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 12188552364.103960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 48284921358.777122                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 7619982531.302372                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 69603291554.395477                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1016.027811                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  11426653013                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   3079300000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  53999348487                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              88818                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       342270                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7579                       # Transaction distribution
system.membus.trans_dist::ReadExReq            327084                       # Transaction distribution
system.membus.trans_dist::ReadExResp           327084                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         88818                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       590766                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       590887                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1181653                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1181653                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port     24259008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port     24264000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     48523008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                48523008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            415902                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  415902    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              415902                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy          1116500636                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          1116557165                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2198971224                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            469448                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       994612                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       321482                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8658                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               44                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           505062                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          505062                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        251790                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       217658                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       754858                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2167986                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2922844                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     32196352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92497024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              124693376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          350972                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21905280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1325482                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000826                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028730                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1324387     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1095      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1325482                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  68505301500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1947991000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         377708453                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1084139880                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
