ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM10_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM10_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM10_Init:
  28              	.LFB242:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****  ******************************************************************************
   4:Core/Src/tim.c ****  * @file    tim.c
   5:Core/Src/tim.c ****  * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****  *          of the TIM instances.
   7:Core/Src/tim.c ****  ******************************************************************************
   8:Core/Src/tim.c ****  * @attention
   9:Core/Src/tim.c ****  *
  10:Core/Src/tim.c ****  * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****  * All rights reserved.
  12:Core/Src/tim.c ****  *
  13:Core/Src/tim.c ****  * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****  * in the root directory of this software component.
  15:Core/Src/tim.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****  *
  17:Core/Src/tim.c ****  ******************************************************************************
  18:Core/Src/tim.c ****  */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim10;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 2


  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  48:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  51:Core/Src/tim.c ****   htim1.Init.Period = 799;
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  86:Core/Src/tim.c ****   {
  87:Core/Src/tim.c ****     Error_Handler();
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 3


  88:Core/Src/tim.c ****   }
  89:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****     Error_Handler();
  92:Core/Src/tim.c ****   }
  93:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  94:Core/Src/tim.c ****   {
  95:Core/Src/tim.c ****     Error_Handler();
  96:Core/Src/tim.c ****   }
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 104:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 105:Core/Src/tim.c ****   {
 106:Core/Src/tim.c ****     Error_Handler();
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 111:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c **** }
 114:Core/Src/tim.c **** /* TIM2 init function */
 115:Core/Src/tim.c **** void MX_TIM2_Init(void)
 116:Core/Src/tim.c **** {
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 123:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 124:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 129:Core/Src/tim.c ****   htim2.Instance = TIM2;
 130:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 131:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 132:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 133:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 134:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 135:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****     Error_Handler();
 138:Core/Src/tim.c ****   }
 139:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 140:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 141:Core/Src/tim.c ****   {
 142:Core/Src/tim.c ****     Error_Handler();
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 4


 145:Core/Src/tim.c ****   {
 146:Core/Src/tim.c ****     Error_Handler();
 147:Core/Src/tim.c ****   }
 148:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 149:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 150:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 151:Core/Src/tim.c ****   {
 152:Core/Src/tim.c ****     Error_Handler();
 153:Core/Src/tim.c ****   }
 154:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 155:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 156:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 157:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 158:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 159:Core/Src/tim.c ****   {
 160:Core/Src/tim.c ****     Error_Handler();
 161:Core/Src/tim.c ****   }
 162:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 163:Core/Src/tim.c ****   {
 164:Core/Src/tim.c ****     Error_Handler();
 165:Core/Src/tim.c ****   }
 166:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 169:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c **** }
 172:Core/Src/tim.c **** /* TIM3 init function */
 173:Core/Src/tim.c **** void MX_TIM3_Init(void)
 174:Core/Src/tim.c **** {
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 181:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 182:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 187:Core/Src/tim.c ****   htim3.Instance = TIM3;
 188:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 189:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 190:Core/Src/tim.c ****   htim3.Init.Period = 799;
 191:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 192:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 193:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 194:Core/Src/tim.c ****   {
 195:Core/Src/tim.c ****     Error_Handler();
 196:Core/Src/tim.c ****   }
 197:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 198:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 199:Core/Src/tim.c ****   {
 200:Core/Src/tim.c ****     Error_Handler();
 201:Core/Src/tim.c ****   }
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 5


 202:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 203:Core/Src/tim.c ****   {
 204:Core/Src/tim.c ****     Error_Handler();
 205:Core/Src/tim.c ****   }
 206:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 207:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 208:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 209:Core/Src/tim.c ****   {
 210:Core/Src/tim.c ****     Error_Handler();
 211:Core/Src/tim.c ****   }
 212:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 213:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 214:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 215:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 216:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 217:Core/Src/tim.c ****   {
 218:Core/Src/tim.c ****     Error_Handler();
 219:Core/Src/tim.c ****   }
 220:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 221:Core/Src/tim.c ****   {
 222:Core/Src/tim.c ****     Error_Handler();
 223:Core/Src/tim.c ****   }
 224:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 227:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c **** }
 230:Core/Src/tim.c **** /* TIM10 init function */
 231:Core/Src/tim.c **** void MX_TIM10_Init(void)
 232:Core/Src/tim.c **** {
  29              		.loc 1 232 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 235:Core/Src/tim.c **** 
 236:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 0 */
 237:Core/Src/tim.c **** 
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 1 */
 241:Core/Src/tim.c ****   htim10.Instance = TIM10;
  38              		.loc 1 241 3 view .LVU1
  39              		.loc 1 241 19 is_stmt 0 view .LVU2
  40 0002 0948     		ldr	r0, .L5
  41 0004 094B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
 242:Core/Src/tim.c ****   htim10.Init.Prescaler = 7999;
  43              		.loc 1 242 3 is_stmt 1 view .LVU3
  44              		.loc 1 242 25 is_stmt 0 view .LVU4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 6


  45 0008 41F63F73 		movw	r3, #7999
  46 000c 4360     		str	r3, [r0, #4]
 243:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  47              		.loc 1 243 3 is_stmt 1 view .LVU5
  48              		.loc 1 243 27 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
 244:Core/Src/tim.c ****   htim10.Init.Period = 9;
  51              		.loc 1 244 3 is_stmt 1 view .LVU7
  52              		.loc 1 244 22 is_stmt 0 view .LVU8
  53 0012 0922     		movs	r2, #9
  54 0014 C260     		str	r2, [r0, #12]
 245:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  55              		.loc 1 245 3 is_stmt 1 view .LVU9
  56              		.loc 1 245 29 is_stmt 0 view .LVU10
  57 0016 0361     		str	r3, [r0, #16]
 246:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  58              		.loc 1 246 3 is_stmt 1 view .LVU11
  59              		.loc 1 246 33 is_stmt 0 view .LVU12
  60 0018 8361     		str	r3, [r0, #24]
 247:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
  61              		.loc 1 247 3 is_stmt 1 view .LVU13
  62              		.loc 1 247 7 is_stmt 0 view .LVU14
  63 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
  64              	.LVL0:
  65              		.loc 1 247 6 view .LVU15
  66 001e 00B9     		cbnz	r0, .L4
  67              	.L1:
 248:Core/Src/tim.c ****   {
 249:Core/Src/tim.c ****     Error_Handler();
 250:Core/Src/tim.c ****   }
 251:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 2 */
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c **** }
  68              		.loc 1 255 1 view .LVU16
  69 0020 08BD     		pop	{r3, pc}
  70              	.L4:
 249:Core/Src/tim.c ****   }
  71              		.loc 1 249 5 is_stmt 1 view .LVU17
  72 0022 FFF7FEFF 		bl	Error_Handler
  73              	.LVL1:
  74              		.loc 1 255 1 is_stmt 0 view .LVU18
  75 0026 FBE7     		b	.L1
  76              	.L6:
  77              		.align	2
  78              	.L5:
  79 0028 00000000 		.word	htim10
  80 002c 00440140 		.word	1073824768
  81              		.cfi_endproc
  82              	.LFE242:
  84              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_Base_MspInit
  87              		.syntax unified
  88              		.thumb
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 7


  89              		.thumb_func
  91              	HAL_TIM_Base_MspInit:
  92              	.LVL2:
  93              	.LFB243:
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 258:Core/Src/tim.c **** {
  94              		.loc 1 258 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 16
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 258 1 is_stmt 0 view .LVU20
  99 0000 10B5     		push	{r4, lr}
 100              	.LCFI1:
 101              		.cfi_def_cfa_offset 8
 102              		.cfi_offset 4, -8
 103              		.cfi_offset 14, -4
 104 0002 84B0     		sub	sp, sp, #16
 105              	.LCFI2:
 106              		.cfi_def_cfa_offset 24
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 107              		.loc 1 260 3 is_stmt 1 view .LVU21
 108              		.loc 1 260 20 is_stmt 0 view .LVU22
 109 0004 0368     		ldr	r3, [r0]
 110              		.loc 1 260 5 view .LVU23
 111 0006 2C4A     		ldr	r2, .L17
 112 0008 9342     		cmp	r3, r2
 113 000a 0AD0     		beq	.L13
 261:Core/Src/tim.c ****   {
 262:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 265:Core/Src/tim.c ****     /* TIM1 clock enable */
 266:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 269:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 270:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 271:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 272:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 273:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 274:Core/Src/tim.c **** 
 275:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 276:Core/Src/tim.c ****   }
 277:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 114              		.loc 1 277 8 is_stmt 1 view .LVU24
 115              		.loc 1 277 10 is_stmt 0 view .LVU25
 116 000c B3F1804F 		cmp	r3, #1073741824
 117 0010 24D0     		beq	.L14
 278:Core/Src/tim.c ****   {
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 280:Core/Src/tim.c **** 
 281:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 282:Core/Src/tim.c ****     /* TIM2 clock enable */
 283:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 284:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 8


 285:Core/Src/tim.c **** 
 286:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 287:Core/Src/tim.c ****   }
 288:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 118              		.loc 1 288 8 is_stmt 1 view .LVU26
 119              		.loc 1 288 10 is_stmt 0 view .LVU27
 120 0012 2A4A     		ldr	r2, .L17+4
 121 0014 9342     		cmp	r3, r2
 122 0016 2ED0     		beq	.L15
 289:Core/Src/tim.c ****   {
 290:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 291:Core/Src/tim.c **** 
 292:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 293:Core/Src/tim.c ****     /* TIM3 clock enable */
 294:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 295:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 298:Core/Src/tim.c ****   }
 299:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 123              		.loc 1 299 8 is_stmt 1 view .LVU28
 124              		.loc 1 299 10 is_stmt 0 view .LVU29
 125 0018 294A     		ldr	r2, .L17+8
 126 001a 9342     		cmp	r3, r2
 127 001c 38D0     		beq	.L16
 128              	.LVL3:
 129              	.L7:
 300:Core/Src/tim.c ****   {
 301:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
 304:Core/Src/tim.c ****     /* TIM10 clock enable */
 305:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****     /* TIM10 interrupt Init */
 308:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 309:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 311:Core/Src/tim.c **** 
 312:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
 313:Core/Src/tim.c ****   }
 314:Core/Src/tim.c **** }
 130              		.loc 1 314 1 view .LVU30
 131 001e 04B0     		add	sp, sp, #16
 132              	.LCFI3:
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 8
 135              		@ sp needed
 136 0020 10BD     		pop	{r4, pc}
 137              	.LVL4:
 138              	.L13:
 139              	.LCFI4:
 140              		.cfi_restore_state
 266:Core/Src/tim.c **** 
 141              		.loc 1 266 5 is_stmt 1 view .LVU31
 142              	.LBB2:
 266:Core/Src/tim.c **** 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 9


 143              		.loc 1 266 5 view .LVU32
 144 0022 0024     		movs	r4, #0
 145 0024 0094     		str	r4, [sp]
 266:Core/Src/tim.c **** 
 146              		.loc 1 266 5 view .LVU33
 147 0026 274B     		ldr	r3, .L17+12
 148 0028 5A6C     		ldr	r2, [r3, #68]
 149 002a 42F00102 		orr	r2, r2, #1
 150 002e 5A64     		str	r2, [r3, #68]
 266:Core/Src/tim.c **** 
 151              		.loc 1 266 5 view .LVU34
 152 0030 5B6C     		ldr	r3, [r3, #68]
 153 0032 03F00103 		and	r3, r3, #1
 154 0036 0093     		str	r3, [sp]
 266:Core/Src/tim.c **** 
 155              		.loc 1 266 5 view .LVU35
 156 0038 009B     		ldr	r3, [sp]
 157              	.LBE2:
 266:Core/Src/tim.c **** 
 158              		.loc 1 266 5 view .LVU36
 269:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 159              		.loc 1 269 5 view .LVU37
 160 003a 2246     		mov	r2, r4
 161 003c 2146     		mov	r1, r4
 162 003e 1920     		movs	r0, #25
 163              	.LVL5:
 269:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 164              		.loc 1 269 5 is_stmt 0 view .LVU38
 165 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 166              	.LVL6:
 270:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 167              		.loc 1 270 5 is_stmt 1 view .LVU39
 168 0044 1920     		movs	r0, #25
 169 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 170              	.LVL7:
 271:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 171              		.loc 1 271 5 view .LVU40
 172 004a 2246     		mov	r2, r4
 173 004c 2146     		mov	r1, r4
 174 004e 1A20     		movs	r0, #26
 175 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 176              	.LVL8:
 272:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 177              		.loc 1 272 5 view .LVU41
 178 0054 1A20     		movs	r0, #26
 179 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 180              	.LVL9:
 181 005a E0E7     		b	.L7
 182              	.LVL10:
 183              	.L14:
 283:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 184              		.loc 1 283 5 view .LVU42
 185              	.LBB3:
 283:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 186              		.loc 1 283 5 view .LVU43
 187 005c 0023     		movs	r3, #0
 188 005e 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 10


 283:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 189              		.loc 1 283 5 view .LVU44
 190 0060 184B     		ldr	r3, .L17+12
 191 0062 1A6C     		ldr	r2, [r3, #64]
 192 0064 42F00102 		orr	r2, r2, #1
 193 0068 1A64     		str	r2, [r3, #64]
 283:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 194              		.loc 1 283 5 view .LVU45
 195 006a 1B6C     		ldr	r3, [r3, #64]
 196 006c 03F00103 		and	r3, r3, #1
 197 0070 0193     		str	r3, [sp, #4]
 283:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 198              		.loc 1 283 5 view .LVU46
 199 0072 019B     		ldr	r3, [sp, #4]
 200              	.LBE3:
 283:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 201              		.loc 1 283 5 view .LVU47
 202 0074 D3E7     		b	.L7
 203              	.L15:
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 204              		.loc 1 294 5 view .LVU48
 205              	.LBB4:
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 206              		.loc 1 294 5 view .LVU49
 207 0076 0023     		movs	r3, #0
 208 0078 0293     		str	r3, [sp, #8]
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 209              		.loc 1 294 5 view .LVU50
 210 007a 124B     		ldr	r3, .L17+12
 211 007c 1A6C     		ldr	r2, [r3, #64]
 212 007e 42F00202 		orr	r2, r2, #2
 213 0082 1A64     		str	r2, [r3, #64]
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 214              		.loc 1 294 5 view .LVU51
 215 0084 1B6C     		ldr	r3, [r3, #64]
 216 0086 03F00203 		and	r3, r3, #2
 217 008a 0293     		str	r3, [sp, #8]
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 218              		.loc 1 294 5 view .LVU52
 219 008c 029B     		ldr	r3, [sp, #8]
 220              	.LBE4:
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 221              		.loc 1 294 5 view .LVU53
 222 008e C6E7     		b	.L7
 223              	.L16:
 305:Core/Src/tim.c **** 
 224              		.loc 1 305 5 view .LVU54
 225              	.LBB5:
 305:Core/Src/tim.c **** 
 226              		.loc 1 305 5 view .LVU55
 227 0090 0021     		movs	r1, #0
 228 0092 0391     		str	r1, [sp, #12]
 305:Core/Src/tim.c **** 
 229              		.loc 1 305 5 view .LVU56
 230 0094 0B4B     		ldr	r3, .L17+12
 231 0096 5A6C     		ldr	r2, [r3, #68]
 232 0098 42F40032 		orr	r2, r2, #131072
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 11


 233 009c 5A64     		str	r2, [r3, #68]
 305:Core/Src/tim.c **** 
 234              		.loc 1 305 5 view .LVU57
 235 009e 5B6C     		ldr	r3, [r3, #68]
 236 00a0 03F40033 		and	r3, r3, #131072
 237 00a4 0393     		str	r3, [sp, #12]
 305:Core/Src/tim.c **** 
 238              		.loc 1 305 5 view .LVU58
 239 00a6 039B     		ldr	r3, [sp, #12]
 240              	.LBE5:
 305:Core/Src/tim.c **** 
 241              		.loc 1 305 5 view .LVU59
 308:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 242              		.loc 1 308 5 view .LVU60
 243 00a8 0A46     		mov	r2, r1
 244 00aa 1920     		movs	r0, #25
 245              	.LVL11:
 308:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 246              		.loc 1 308 5 is_stmt 0 view .LVU61
 247 00ac FFF7FEFF 		bl	HAL_NVIC_SetPriority
 248              	.LVL12:
 309:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 249              		.loc 1 309 5 is_stmt 1 view .LVU62
 250 00b0 1920     		movs	r0, #25
 251 00b2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 252              	.LVL13:
 253              		.loc 1 314 1 is_stmt 0 view .LVU63
 254 00b6 B2E7     		b	.L7
 255              	.L18:
 256              		.align	2
 257              	.L17:
 258 00b8 00000140 		.word	1073807360
 259 00bc 00040040 		.word	1073742848
 260 00c0 00440140 		.word	1073824768
 261 00c4 00380240 		.word	1073887232
 262              		.cfi_endproc
 263              	.LFE243:
 265              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 266              		.align	1
 267              		.global	HAL_TIM_MspPostInit
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	HAL_TIM_MspPostInit:
 273              	.LVL14:
 274              	.LFB244:
 315:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 316:Core/Src/tim.c **** {
 275              		.loc 1 316 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 32
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		.loc 1 316 1 is_stmt 0 view .LVU65
 280 0000 00B5     		push	{lr}
 281              	.LCFI5:
 282              		.cfi_def_cfa_offset 4
 283              		.cfi_offset 14, -4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 12


 284 0002 89B0     		sub	sp, sp, #36
 285              	.LCFI6:
 286              		.cfi_def_cfa_offset 40
 317:Core/Src/tim.c **** 
 318:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 287              		.loc 1 318 3 is_stmt 1 view .LVU66
 288              		.loc 1 318 20 is_stmt 0 view .LVU67
 289 0004 0023     		movs	r3, #0
 290 0006 0393     		str	r3, [sp, #12]
 291 0008 0493     		str	r3, [sp, #16]
 292 000a 0593     		str	r3, [sp, #20]
 293 000c 0693     		str	r3, [sp, #24]
 294 000e 0793     		str	r3, [sp, #28]
 319:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 295              		.loc 1 319 3 is_stmt 1 view .LVU68
 296              		.loc 1 319 15 is_stmt 0 view .LVU69
 297 0010 0368     		ldr	r3, [r0]
 298              		.loc 1 319 5 view .LVU70
 299 0012 294A     		ldr	r2, .L27
 300 0014 9342     		cmp	r3, r2
 301 0016 08D0     		beq	.L24
 320:Core/Src/tim.c ****   {
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 322:Core/Src/tim.c **** 
 323:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 324:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 325:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 326:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 327:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 328:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 329:Core/Src/tim.c ****     PA11     ------> TIM1_CH4
 330:Core/Src/tim.c ****     */
 331:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LA_MOTOR_Pin|LB_MOTOR_Pin|RA_MOTOR_Pin|RB_MOTOR_Pin;
 332:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 333:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 334:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 335:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 336:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 337:Core/Src/tim.c **** 
 338:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 339:Core/Src/tim.c **** 
 340:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 341:Core/Src/tim.c ****   }
 342:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
 302              		.loc 1 342 8 is_stmt 1 view .LVU71
 303              		.loc 1 342 10 is_stmt 0 view .LVU72
 304 0018 B3F1804F 		cmp	r3, #1073741824
 305 001c 1DD0     		beq	.L25
 343:Core/Src/tim.c ****   {
 344:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 347:Core/Src/tim.c **** 
 348:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 349:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 350:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 351:Core/Src/tim.c ****     PB9     ------> TIM2_CH2
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 13


 352:Core/Src/tim.c ****     */
 353:Core/Src/tim.c ****     GPIO_InitStruct.Pin = BUZZER_Pin|LEDH_Pin;
 354:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 355:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 356:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 357:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 358:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 359:Core/Src/tim.c **** 
 360:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 363:Core/Src/tim.c ****   }
 364:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 306              		.loc 1 364 8 is_stmt 1 view .LVU73
 307              		.loc 1 364 10 is_stmt 0 view .LVU74
 308 001e 274A     		ldr	r2, .L27+4
 309 0020 9342     		cmp	r3, r2
 310 0022 32D0     		beq	.L26
 311              	.LVL15:
 312              	.L19:
 365:Core/Src/tim.c ****   {
 366:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 371:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 372:Core/Src/tim.c ****     PC8     ------> TIM3_CH3
 373:Core/Src/tim.c ****     PC9     ------> TIM3_CH4
 374:Core/Src/tim.c ****     */
 375:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LINE_LED_Pin|FAN_MOTOR_Pin;
 376:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 377:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 378:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 379:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 380:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 381:Core/Src/tim.c **** 
 382:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 383:Core/Src/tim.c **** 
 384:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 385:Core/Src/tim.c ****   }
 386:Core/Src/tim.c **** 
 387:Core/Src/tim.c **** }
 313              		.loc 1 387 1 view .LVU75
 314 0024 09B0     		add	sp, sp, #36
 315              	.LCFI7:
 316              		.cfi_remember_state
 317              		.cfi_def_cfa_offset 4
 318              		@ sp needed
 319 0026 5DF804FB 		ldr	pc, [sp], #4
 320              	.LVL16:
 321              	.L24:
 322              	.LCFI8:
 323              		.cfi_restore_state
 324:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 324              		.loc 1 324 5 is_stmt 1 view .LVU76
 325              	.LBB6:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 14


 324:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 326              		.loc 1 324 5 view .LVU77
 327 002a 0023     		movs	r3, #0
 328 002c 0093     		str	r3, [sp]
 324:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 329              		.loc 1 324 5 view .LVU78
 330 002e 244B     		ldr	r3, .L27+8
 331 0030 1A6B     		ldr	r2, [r3, #48]
 332 0032 42F00102 		orr	r2, r2, #1
 333 0036 1A63     		str	r2, [r3, #48]
 324:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 334              		.loc 1 324 5 view .LVU79
 335 0038 1B6B     		ldr	r3, [r3, #48]
 336 003a 03F00103 		and	r3, r3, #1
 337 003e 0093     		str	r3, [sp]
 324:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 338              		.loc 1 324 5 view .LVU80
 339 0040 009B     		ldr	r3, [sp]
 340              	.LBE6:
 324:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 341              		.loc 1 324 5 view .LVU81
 331:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 342              		.loc 1 331 5 view .LVU82
 331:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 343              		.loc 1 331 25 is_stmt 0 view .LVU83
 344 0042 4FF47063 		mov	r3, #3840
 345 0046 0393     		str	r3, [sp, #12]
 332:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 346              		.loc 1 332 5 is_stmt 1 view .LVU84
 332:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 347              		.loc 1 332 26 is_stmt 0 view .LVU85
 348 0048 0223     		movs	r3, #2
 349 004a 0493     		str	r3, [sp, #16]
 333:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 350              		.loc 1 333 5 is_stmt 1 view .LVU86
 334:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 351              		.loc 1 334 5 view .LVU87
 335:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 352              		.loc 1 335 5 view .LVU88
 335:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 353              		.loc 1 335 31 is_stmt 0 view .LVU89
 354 004c 0123     		movs	r3, #1
 355 004e 0793     		str	r3, [sp, #28]
 336:Core/Src/tim.c **** 
 356              		.loc 1 336 5 is_stmt 1 view .LVU90
 357 0050 03A9     		add	r1, sp, #12
 358 0052 1C48     		ldr	r0, .L27+12
 359              	.LVL17:
 336:Core/Src/tim.c **** 
 360              		.loc 1 336 5 is_stmt 0 view .LVU91
 361 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 362              	.LVL18:
 363 0058 E4E7     		b	.L19
 364              	.LVL19:
 365              	.L25:
 348:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 366              		.loc 1 348 5 is_stmt 1 view .LVU92
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 15


 367              	.LBB7:
 348:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 368              		.loc 1 348 5 view .LVU93
 369 005a 0023     		movs	r3, #0
 370 005c 0193     		str	r3, [sp, #4]
 348:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 371              		.loc 1 348 5 view .LVU94
 372 005e 184B     		ldr	r3, .L27+8
 373 0060 1A6B     		ldr	r2, [r3, #48]
 374 0062 42F00202 		orr	r2, r2, #2
 375 0066 1A63     		str	r2, [r3, #48]
 348:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 376              		.loc 1 348 5 view .LVU95
 377 0068 1B6B     		ldr	r3, [r3, #48]
 378 006a 03F00203 		and	r3, r3, #2
 379 006e 0193     		str	r3, [sp, #4]
 348:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 380              		.loc 1 348 5 view .LVU96
 381 0070 019B     		ldr	r3, [sp, #4]
 382              	.LBE7:
 348:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 383              		.loc 1 348 5 view .LVU97
 353:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 384              		.loc 1 353 5 view .LVU98
 353:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 385              		.loc 1 353 25 is_stmt 0 view .LVU99
 386 0072 4FF4C063 		mov	r3, #1536
 387 0076 0393     		str	r3, [sp, #12]
 354:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 388              		.loc 1 354 5 is_stmt 1 view .LVU100
 354:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 389              		.loc 1 354 26 is_stmt 0 view .LVU101
 390 0078 0223     		movs	r3, #2
 391 007a 0493     		str	r3, [sp, #16]
 355:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 392              		.loc 1 355 5 is_stmt 1 view .LVU102
 356:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 393              		.loc 1 356 5 view .LVU103
 357:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 394              		.loc 1 357 5 view .LVU104
 357:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 395              		.loc 1 357 31 is_stmt 0 view .LVU105
 396 007c 0123     		movs	r3, #1
 397 007e 0793     		str	r3, [sp, #28]
 358:Core/Src/tim.c **** 
 398              		.loc 1 358 5 is_stmt 1 view .LVU106
 399 0080 03A9     		add	r1, sp, #12
 400 0082 1148     		ldr	r0, .L27+16
 401              	.LVL20:
 358:Core/Src/tim.c **** 
 402              		.loc 1 358 5 is_stmt 0 view .LVU107
 403 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 404              	.LVL21:
 405 0088 CCE7     		b	.L19
 406              	.LVL22:
 407              	.L26:
 370:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 16


 408              		.loc 1 370 5 is_stmt 1 view .LVU108
 409              	.LBB8:
 370:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 410              		.loc 1 370 5 view .LVU109
 411 008a 0023     		movs	r3, #0
 412 008c 0293     		str	r3, [sp, #8]
 370:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 413              		.loc 1 370 5 view .LVU110
 414 008e 0C4B     		ldr	r3, .L27+8
 415 0090 1A6B     		ldr	r2, [r3, #48]
 416 0092 42F00402 		orr	r2, r2, #4
 417 0096 1A63     		str	r2, [r3, #48]
 370:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 418              		.loc 1 370 5 view .LVU111
 419 0098 1B6B     		ldr	r3, [r3, #48]
 420 009a 03F00403 		and	r3, r3, #4
 421 009e 0293     		str	r3, [sp, #8]
 370:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 422              		.loc 1 370 5 view .LVU112
 423 00a0 029B     		ldr	r3, [sp, #8]
 424              	.LBE8:
 370:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 425              		.loc 1 370 5 view .LVU113
 375:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 426              		.loc 1 375 5 view .LVU114
 375:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 427              		.loc 1 375 25 is_stmt 0 view .LVU115
 428 00a2 4FF44073 		mov	r3, #768
 429 00a6 0393     		str	r3, [sp, #12]
 376:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 430              		.loc 1 376 5 is_stmt 1 view .LVU116
 376:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431              		.loc 1 376 26 is_stmt 0 view .LVU117
 432 00a8 0223     		movs	r3, #2
 433 00aa 0493     		str	r3, [sp, #16]
 377:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 434              		.loc 1 377 5 is_stmt 1 view .LVU118
 378:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 435              		.loc 1 378 5 view .LVU119
 379:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 436              		.loc 1 379 5 view .LVU120
 379:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 437              		.loc 1 379 31 is_stmt 0 view .LVU121
 438 00ac 0793     		str	r3, [sp, #28]
 380:Core/Src/tim.c **** 
 439              		.loc 1 380 5 is_stmt 1 view .LVU122
 440 00ae 03A9     		add	r1, sp, #12
 441 00b0 0648     		ldr	r0, .L27+20
 442              	.LVL23:
 380:Core/Src/tim.c **** 
 443              		.loc 1 380 5 is_stmt 0 view .LVU123
 444 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 445              	.LVL24:
 446              		.loc 1 387 1 view .LVU124
 447 00b6 B5E7     		b	.L19
 448              	.L28:
 449              		.align	2
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 17


 450              	.L27:
 451 00b8 00000140 		.word	1073807360
 452 00bc 00040040 		.word	1073742848
 453 00c0 00380240 		.word	1073887232
 454 00c4 00000240 		.word	1073872896
 455 00c8 00040240 		.word	1073873920
 456 00cc 00080240 		.word	1073874944
 457              		.cfi_endproc
 458              	.LFE244:
 460              		.section	.text.MX_TIM1_Init,"ax",%progbits
 461              		.align	1
 462              		.global	MX_TIM1_Init
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 467              	MX_TIM1_Init:
 468              	.LFB239:
  34:Core/Src/tim.c **** 
 469              		.loc 1 34 1 is_stmt 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 88
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473 0000 10B5     		push	{r4, lr}
 474              	.LCFI9:
 475              		.cfi_def_cfa_offset 8
 476              		.cfi_offset 4, -8
 477              		.cfi_offset 14, -4
 478 0002 96B0     		sub	sp, sp, #88
 479              	.LCFI10:
 480              		.cfi_def_cfa_offset 96
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 481              		.loc 1 40 3 view .LVU126
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 482              		.loc 1 40 26 is_stmt 0 view .LVU127
 483 0004 0024     		movs	r4, #0
 484 0006 1294     		str	r4, [sp, #72]
 485 0008 1394     		str	r4, [sp, #76]
 486 000a 1494     		str	r4, [sp, #80]
 487 000c 1594     		str	r4, [sp, #84]
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 488              		.loc 1 41 3 is_stmt 1 view .LVU128
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 489              		.loc 1 41 27 is_stmt 0 view .LVU129
 490 000e 1094     		str	r4, [sp, #64]
 491 0010 1194     		str	r4, [sp, #68]
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 492              		.loc 1 42 3 is_stmt 1 view .LVU130
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 493              		.loc 1 42 22 is_stmt 0 view .LVU131
 494 0012 0994     		str	r4, [sp, #36]
 495 0014 0A94     		str	r4, [sp, #40]
 496 0016 0B94     		str	r4, [sp, #44]
 497 0018 0C94     		str	r4, [sp, #48]
 498 001a 0D94     		str	r4, [sp, #52]
 499 001c 0E94     		str	r4, [sp, #56]
 500 001e 0F94     		str	r4, [sp, #60]
  43:Core/Src/tim.c **** 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 18


 501              		.loc 1 43 3 is_stmt 1 view .LVU132
  43:Core/Src/tim.c **** 
 502              		.loc 1 43 34 is_stmt 0 view .LVU133
 503 0020 2022     		movs	r2, #32
 504 0022 2146     		mov	r1, r4
 505 0024 01A8     		add	r0, sp, #4
 506 0026 FFF7FEFF 		bl	memset
 507              	.LVL25:
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 508              		.loc 1 48 3 is_stmt 1 view .LVU134
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 509              		.loc 1 48 18 is_stmt 0 view .LVU135
 510 002a 3B48     		ldr	r0, .L49
 511 002c 3B4B     		ldr	r3, .L49+4
 512 002e 0360     		str	r3, [r0]
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 513              		.loc 1 49 3 is_stmt 1 view .LVU136
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 514              		.loc 1 49 24 is_stmt 0 view .LVU137
 515 0030 4460     		str	r4, [r0, #4]
  50:Core/Src/tim.c ****   htim1.Init.Period = 799;
 516              		.loc 1 50 3 is_stmt 1 view .LVU138
  50:Core/Src/tim.c ****   htim1.Init.Period = 799;
 517              		.loc 1 50 26 is_stmt 0 view .LVU139
 518 0032 8460     		str	r4, [r0, #8]
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 519              		.loc 1 51 3 is_stmt 1 view .LVU140
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 520              		.loc 1 51 21 is_stmt 0 view .LVU141
 521 0034 40F21F33 		movw	r3, #799
 522 0038 C360     		str	r3, [r0, #12]
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 523              		.loc 1 52 3 is_stmt 1 view .LVU142
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 524              		.loc 1 52 28 is_stmt 0 view .LVU143
 525 003a 0461     		str	r4, [r0, #16]
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 526              		.loc 1 53 3 is_stmt 1 view .LVU144
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 527              		.loc 1 53 32 is_stmt 0 view .LVU145
 528 003c 4461     		str	r4, [r0, #20]
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 529              		.loc 1 54 3 is_stmt 1 view .LVU146
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 530              		.loc 1 54 32 is_stmt 0 view .LVU147
 531 003e 8461     		str	r4, [r0, #24]
  55:Core/Src/tim.c ****   {
 532              		.loc 1 55 3 is_stmt 1 view .LVU148
  55:Core/Src/tim.c ****   {
 533              		.loc 1 55 7 is_stmt 0 view .LVU149
 534 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 535              	.LVL26:
  55:Core/Src/tim.c ****   {
 536              		.loc 1 55 6 view .LVU150
 537 0044 0028     		cmp	r0, #0
 538 0046 4BD1     		bne	.L40
 539              	.L30:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 19


  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 540              		.loc 1 59 3 is_stmt 1 view .LVU151
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 541              		.loc 1 59 34 is_stmt 0 view .LVU152
 542 0048 4FF48053 		mov	r3, #4096
 543 004c 1293     		str	r3, [sp, #72]
  60:Core/Src/tim.c ****   {
 544              		.loc 1 60 3 is_stmt 1 view .LVU153
  60:Core/Src/tim.c ****   {
 545              		.loc 1 60 7 is_stmt 0 view .LVU154
 546 004e 12A9     		add	r1, sp, #72
 547 0050 3148     		ldr	r0, .L49
 548 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 549              	.LVL27:
  60:Core/Src/tim.c ****   {
 550              		.loc 1 60 6 view .LVU155
 551 0056 0028     		cmp	r0, #0
 552 0058 45D1     		bne	.L41
 553              	.L31:
  64:Core/Src/tim.c ****   {
 554              		.loc 1 64 3 is_stmt 1 view .LVU156
  64:Core/Src/tim.c ****   {
 555              		.loc 1 64 7 is_stmt 0 view .LVU157
 556 005a 2F48     		ldr	r0, .L49
 557 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 558              	.LVL28:
  64:Core/Src/tim.c ****   {
 559              		.loc 1 64 6 view .LVU158
 560 0060 0028     		cmp	r0, #0
 561 0062 43D1     		bne	.L42
 562              	.L32:
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 563              		.loc 1 68 3 is_stmt 1 view .LVU159
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 564              		.loc 1 68 37 is_stmt 0 view .LVU160
 565 0064 0023     		movs	r3, #0
 566 0066 1093     		str	r3, [sp, #64]
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 567              		.loc 1 69 3 is_stmt 1 view .LVU161
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 568              		.loc 1 69 33 is_stmt 0 view .LVU162
 569 0068 1193     		str	r3, [sp, #68]
  70:Core/Src/tim.c ****   {
 570              		.loc 1 70 3 is_stmt 1 view .LVU163
  70:Core/Src/tim.c ****   {
 571              		.loc 1 70 7 is_stmt 0 view .LVU164
 572 006a 10A9     		add	r1, sp, #64
 573 006c 2A48     		ldr	r0, .L49
 574 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 575              	.LVL29:
  70:Core/Src/tim.c ****   {
 576              		.loc 1 70 6 view .LVU165
 577 0072 0028     		cmp	r0, #0
 578 0074 3DD1     		bne	.L43
 579              	.L33:
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 580              		.loc 1 74 3 is_stmt 1 view .LVU166
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 20


  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 581              		.loc 1 74 20 is_stmt 0 view .LVU167
 582 0076 6023     		movs	r3, #96
 583 0078 0993     		str	r3, [sp, #36]
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 584              		.loc 1 75 3 is_stmt 1 view .LVU168
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 585              		.loc 1 75 19 is_stmt 0 view .LVU169
 586 007a 0022     		movs	r2, #0
 587 007c 0A92     		str	r2, [sp, #40]
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 588              		.loc 1 76 3 is_stmt 1 view .LVU170
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 589              		.loc 1 76 24 is_stmt 0 view .LVU171
 590 007e 0B92     		str	r2, [sp, #44]
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 591              		.loc 1 77 3 is_stmt 1 view .LVU172
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 592              		.loc 1 77 25 is_stmt 0 view .LVU173
 593 0080 0C92     		str	r2, [sp, #48]
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 594              		.loc 1 78 3 is_stmt 1 view .LVU174
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 595              		.loc 1 78 24 is_stmt 0 view .LVU175
 596 0082 0D92     		str	r2, [sp, #52]
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 597              		.loc 1 79 3 is_stmt 1 view .LVU176
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 598              		.loc 1 79 25 is_stmt 0 view .LVU177
 599 0084 0E92     		str	r2, [sp, #56]
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 600              		.loc 1 80 3 is_stmt 1 view .LVU178
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 601              		.loc 1 80 26 is_stmt 0 view .LVU179
 602 0086 0F92     		str	r2, [sp, #60]
  81:Core/Src/tim.c ****   {
 603              		.loc 1 81 3 is_stmt 1 view .LVU180
  81:Core/Src/tim.c ****   {
 604              		.loc 1 81 7 is_stmt 0 view .LVU181
 605 0088 09A9     		add	r1, sp, #36
 606 008a 2348     		ldr	r0, .L49
 607 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 608              	.LVL30:
  81:Core/Src/tim.c ****   {
 609              		.loc 1 81 6 view .LVU182
 610 0090 0028     		cmp	r0, #0
 611 0092 31D1     		bne	.L44
 612              	.L34:
  85:Core/Src/tim.c ****   {
 613              		.loc 1 85 3 is_stmt 1 view .LVU183
  85:Core/Src/tim.c ****   {
 614              		.loc 1 85 7 is_stmt 0 view .LVU184
 615 0094 0422     		movs	r2, #4
 616 0096 09A9     		add	r1, sp, #36
 617 0098 1F48     		ldr	r0, .L49
 618 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 619              	.LVL31:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 21


  85:Core/Src/tim.c ****   {
 620              		.loc 1 85 6 view .LVU185
 621 009e 70BB     		cbnz	r0, .L45
 622              	.L35:
  89:Core/Src/tim.c ****   {
 623              		.loc 1 89 3 is_stmt 1 view .LVU186
  89:Core/Src/tim.c ****   {
 624              		.loc 1 89 7 is_stmt 0 view .LVU187
 625 00a0 0822     		movs	r2, #8
 626 00a2 09A9     		add	r1, sp, #36
 627 00a4 1C48     		ldr	r0, .L49
 628 00a6 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 629              	.LVL32:
  89:Core/Src/tim.c ****   {
 630              		.loc 1 89 6 view .LVU188
 631 00aa 58BB     		cbnz	r0, .L46
 632              	.L36:
  93:Core/Src/tim.c ****   {
 633              		.loc 1 93 3 is_stmt 1 view .LVU189
  93:Core/Src/tim.c ****   {
 634              		.loc 1 93 7 is_stmt 0 view .LVU190
 635 00ac 0C22     		movs	r2, #12
 636 00ae 09A9     		add	r1, sp, #36
 637 00b0 1948     		ldr	r0, .L49
 638 00b2 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 639              	.LVL33:
  93:Core/Src/tim.c ****   {
 640              		.loc 1 93 6 view .LVU191
 641 00b6 40BB     		cbnz	r0, .L47
 642              	.L37:
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 643              		.loc 1 97 3 is_stmt 1 view .LVU192
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 644              		.loc 1 97 40 is_stmt 0 view .LVU193
 645 00b8 0023     		movs	r3, #0
 646 00ba 0193     		str	r3, [sp, #4]
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 647              		.loc 1 98 3 is_stmt 1 view .LVU194
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 648              		.loc 1 98 41 is_stmt 0 view .LVU195
 649 00bc 0293     		str	r3, [sp, #8]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 650              		.loc 1 99 3 is_stmt 1 view .LVU196
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 651              		.loc 1 99 34 is_stmt 0 view .LVU197
 652 00be 0393     		str	r3, [sp, #12]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 653              		.loc 1 100 3 is_stmt 1 view .LVU198
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 654              		.loc 1 100 33 is_stmt 0 view .LVU199
 655 00c0 0493     		str	r3, [sp, #16]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 656              		.loc 1 101 3 is_stmt 1 view .LVU200
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 657              		.loc 1 101 35 is_stmt 0 view .LVU201
 658 00c2 0593     		str	r3, [sp, #20]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 22


 659              		.loc 1 102 3 is_stmt 1 view .LVU202
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 660              		.loc 1 102 38 is_stmt 0 view .LVU203
 661 00c4 4FF40052 		mov	r2, #8192
 662 00c8 0692     		str	r2, [sp, #24]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 663              		.loc 1 103 3 is_stmt 1 view .LVU204
 103:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 664              		.loc 1 103 40 is_stmt 0 view .LVU205
 665 00ca 0893     		str	r3, [sp, #32]
 104:Core/Src/tim.c ****   {
 666              		.loc 1 104 3 is_stmt 1 view .LVU206
 104:Core/Src/tim.c ****   {
 667              		.loc 1 104 7 is_stmt 0 view .LVU207
 668 00cc 01A9     		add	r1, sp, #4
 669 00ce 1248     		ldr	r0, .L49
 670 00d0 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 671              	.LVL34:
 104:Core/Src/tim.c ****   {
 672              		.loc 1 104 6 view .LVU208
 673 00d4 E0B9     		cbnz	r0, .L48
 674              	.L38:
 111:Core/Src/tim.c **** 
 675              		.loc 1 111 3 is_stmt 1 view .LVU209
 676 00d6 1048     		ldr	r0, .L49
 677 00d8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 678              	.LVL35:
 113:Core/Src/tim.c **** /* TIM2 init function */
 679              		.loc 1 113 1 is_stmt 0 view .LVU210
 680 00dc 16B0     		add	sp, sp, #88
 681              	.LCFI11:
 682              		.cfi_remember_state
 683              		.cfi_def_cfa_offset 8
 684              		@ sp needed
 685 00de 10BD     		pop	{r4, pc}
 686              	.L40:
 687              	.LCFI12:
 688              		.cfi_restore_state
  57:Core/Src/tim.c ****   }
 689              		.loc 1 57 5 is_stmt 1 view .LVU211
 690 00e0 FFF7FEFF 		bl	Error_Handler
 691              	.LVL36:
 692 00e4 B0E7     		b	.L30
 693              	.L41:
  62:Core/Src/tim.c ****   }
 694              		.loc 1 62 5 view .LVU212
 695 00e6 FFF7FEFF 		bl	Error_Handler
 696              	.LVL37:
 697 00ea B6E7     		b	.L31
 698              	.L42:
  66:Core/Src/tim.c ****   }
 699              		.loc 1 66 5 view .LVU213
 700 00ec FFF7FEFF 		bl	Error_Handler
 701              	.LVL38:
 702 00f0 B8E7     		b	.L32
 703              	.L43:
  72:Core/Src/tim.c ****   }
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 23


 704              		.loc 1 72 5 view .LVU214
 705 00f2 FFF7FEFF 		bl	Error_Handler
 706              	.LVL39:
 707 00f6 BEE7     		b	.L33
 708              	.L44:
  83:Core/Src/tim.c ****   }
 709              		.loc 1 83 5 view .LVU215
 710 00f8 FFF7FEFF 		bl	Error_Handler
 711              	.LVL40:
 712 00fc CAE7     		b	.L34
 713              	.L45:
  87:Core/Src/tim.c ****   }
 714              		.loc 1 87 5 view .LVU216
 715 00fe FFF7FEFF 		bl	Error_Handler
 716              	.LVL41:
 717 0102 CDE7     		b	.L35
 718              	.L46:
  91:Core/Src/tim.c ****   }
 719              		.loc 1 91 5 view .LVU217
 720 0104 FFF7FEFF 		bl	Error_Handler
 721              	.LVL42:
 722 0108 D0E7     		b	.L36
 723              	.L47:
  95:Core/Src/tim.c ****   }
 724              		.loc 1 95 5 view .LVU218
 725 010a FFF7FEFF 		bl	Error_Handler
 726              	.LVL43:
 727 010e D3E7     		b	.L37
 728              	.L48:
 106:Core/Src/tim.c ****   }
 729              		.loc 1 106 5 view .LVU219
 730 0110 FFF7FEFF 		bl	Error_Handler
 731              	.LVL44:
 732 0114 DFE7     		b	.L38
 733              	.L50:
 734 0116 00BF     		.align	2
 735              	.L49:
 736 0118 00000000 		.word	htim1
 737 011c 00000140 		.word	1073807360
 738              		.cfi_endproc
 739              	.LFE239:
 741              		.section	.text.MX_TIM2_Init,"ax",%progbits
 742              		.align	1
 743              		.global	MX_TIM2_Init
 744              		.syntax unified
 745              		.thumb
 746              		.thumb_func
 748              	MX_TIM2_Init:
 749              	.LFB240:
 116:Core/Src/tim.c **** 
 750              		.loc 1 116 1 view -0
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 56
 753              		@ frame_needed = 0, uses_anonymous_args = 0
 754 0000 00B5     		push	{lr}
 755              	.LCFI13:
 756              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 24


 757              		.cfi_offset 14, -4
 758 0002 8FB0     		sub	sp, sp, #60
 759              	.LCFI14:
 760              		.cfi_def_cfa_offset 64
 122:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 761              		.loc 1 122 3 view .LVU221
 122:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 762              		.loc 1 122 26 is_stmt 0 view .LVU222
 763 0004 0023     		movs	r3, #0
 764 0006 0A93     		str	r3, [sp, #40]
 765 0008 0B93     		str	r3, [sp, #44]
 766 000a 0C93     		str	r3, [sp, #48]
 767 000c 0D93     		str	r3, [sp, #52]
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 768              		.loc 1 123 3 is_stmt 1 view .LVU223
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 769              		.loc 1 123 27 is_stmt 0 view .LVU224
 770 000e 0893     		str	r3, [sp, #32]
 771 0010 0993     		str	r3, [sp, #36]
 124:Core/Src/tim.c **** 
 772              		.loc 1 124 3 is_stmt 1 view .LVU225
 124:Core/Src/tim.c **** 
 773              		.loc 1 124 22 is_stmt 0 view .LVU226
 774 0012 0193     		str	r3, [sp, #4]
 775 0014 0293     		str	r3, [sp, #8]
 776 0016 0393     		str	r3, [sp, #12]
 777 0018 0493     		str	r3, [sp, #16]
 778 001a 0593     		str	r3, [sp, #20]
 779 001c 0693     		str	r3, [sp, #24]
 780 001e 0793     		str	r3, [sp, #28]
 129:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 781              		.loc 1 129 3 is_stmt 1 view .LVU227
 129:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 782              		.loc 1 129 18 is_stmt 0 view .LVU228
 783 0020 2648     		ldr	r0, .L65
 784 0022 4FF08042 		mov	r2, #1073741824
 785 0026 0260     		str	r2, [r0]
 130:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 786              		.loc 1 130 3 is_stmt 1 view .LVU229
 130:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 787              		.loc 1 130 24 is_stmt 0 view .LVU230
 788 0028 0922     		movs	r2, #9
 789 002a 4260     		str	r2, [r0, #4]
 131:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 790              		.loc 1 131 3 is_stmt 1 view .LVU231
 131:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 791              		.loc 1 131 26 is_stmt 0 view .LVU232
 792 002c 8360     		str	r3, [r0, #8]
 132:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 793              		.loc 1 132 3 is_stmt 1 view .LVU233
 132:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 794              		.loc 1 132 21 is_stmt 0 view .LVU234
 795 002e 42F20F72 		movw	r2, #9999
 796 0032 C260     		str	r2, [r0, #12]
 133:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 797              		.loc 1 133 3 is_stmt 1 view .LVU235
 133:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 25


 798              		.loc 1 133 28 is_stmt 0 view .LVU236
 799 0034 0361     		str	r3, [r0, #16]
 134:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800              		.loc 1 134 3 is_stmt 1 view .LVU237
 134:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 801              		.loc 1 134 32 is_stmt 0 view .LVU238
 802 0036 8361     		str	r3, [r0, #24]
 135:Core/Src/tim.c ****   {
 803              		.loc 1 135 3 is_stmt 1 view .LVU239
 135:Core/Src/tim.c ****   {
 804              		.loc 1 135 7 is_stmt 0 view .LVU240
 805 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 806              	.LVL45:
 135:Core/Src/tim.c ****   {
 807              		.loc 1 135 6 view .LVU241
 808 003c 60BB     		cbnz	r0, .L59
 809              	.L52:
 139:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 810              		.loc 1 139 3 is_stmt 1 view .LVU242
 139:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 811              		.loc 1 139 34 is_stmt 0 view .LVU243
 812 003e 4FF48053 		mov	r3, #4096
 813 0042 0A93     		str	r3, [sp, #40]
 140:Core/Src/tim.c ****   {
 814              		.loc 1 140 3 is_stmt 1 view .LVU244
 140:Core/Src/tim.c ****   {
 815              		.loc 1 140 7 is_stmt 0 view .LVU245
 816 0044 0AA9     		add	r1, sp, #40
 817 0046 1D48     		ldr	r0, .L65
 818 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 819              	.LVL46:
 140:Core/Src/tim.c ****   {
 820              		.loc 1 140 6 view .LVU246
 821 004c 38BB     		cbnz	r0, .L60
 822              	.L53:
 144:Core/Src/tim.c ****   {
 823              		.loc 1 144 3 is_stmt 1 view .LVU247
 144:Core/Src/tim.c ****   {
 824              		.loc 1 144 7 is_stmt 0 view .LVU248
 825 004e 1B48     		ldr	r0, .L65
 826 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 827              	.LVL47:
 144:Core/Src/tim.c ****   {
 828              		.loc 1 144 6 view .LVU249
 829 0054 30BB     		cbnz	r0, .L61
 830              	.L54:
 148:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 831              		.loc 1 148 3 is_stmt 1 view .LVU250
 148:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 832              		.loc 1 148 37 is_stmt 0 view .LVU251
 833 0056 0023     		movs	r3, #0
 834 0058 0893     		str	r3, [sp, #32]
 149:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 835              		.loc 1 149 3 is_stmt 1 view .LVU252
 149:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 836              		.loc 1 149 33 is_stmt 0 view .LVU253
 837 005a 0993     		str	r3, [sp, #36]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 26


 150:Core/Src/tim.c ****   {
 838              		.loc 1 150 3 is_stmt 1 view .LVU254
 150:Core/Src/tim.c ****   {
 839              		.loc 1 150 7 is_stmt 0 view .LVU255
 840 005c 08A9     		add	r1, sp, #32
 841 005e 1748     		ldr	r0, .L65
 842 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 843              	.LVL48:
 150:Core/Src/tim.c ****   {
 844              		.loc 1 150 6 view .LVU256
 845 0064 08BB     		cbnz	r0, .L62
 846              	.L55:
 154:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 847              		.loc 1 154 3 is_stmt 1 view .LVU257
 154:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 848              		.loc 1 154 20 is_stmt 0 view .LVU258
 849 0066 6023     		movs	r3, #96
 850 0068 0193     		str	r3, [sp, #4]
 155:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 851              		.loc 1 155 3 is_stmt 1 view .LVU259
 155:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 852              		.loc 1 155 19 is_stmt 0 view .LVU260
 853 006a 0023     		movs	r3, #0
 854 006c 0293     		str	r3, [sp, #8]
 156:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 855              		.loc 1 156 3 is_stmt 1 view .LVU261
 156:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 856              		.loc 1 156 24 is_stmt 0 view .LVU262
 857 006e 0393     		str	r3, [sp, #12]
 157:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 858              		.loc 1 157 3 is_stmt 1 view .LVU263
 157:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 859              		.loc 1 157 24 is_stmt 0 view .LVU264
 860 0070 0593     		str	r3, [sp, #20]
 158:Core/Src/tim.c ****   {
 861              		.loc 1 158 3 is_stmt 1 view .LVU265
 158:Core/Src/tim.c ****   {
 862              		.loc 1 158 7 is_stmt 0 view .LVU266
 863 0072 0422     		movs	r2, #4
 864 0074 0DEB0201 		add	r1, sp, r2
 865 0078 1048     		ldr	r0, .L65
 866 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 867              	.LVL49:
 158:Core/Src/tim.c ****   {
 868              		.loc 1 158 6 view .LVU267
 869 007e B8B9     		cbnz	r0, .L63
 870              	.L56:
 162:Core/Src/tim.c ****   {
 871              		.loc 1 162 3 is_stmt 1 view .LVU268
 162:Core/Src/tim.c ****   {
 872              		.loc 1 162 7 is_stmt 0 view .LVU269
 873 0080 0822     		movs	r2, #8
 874 0082 01A9     		add	r1, sp, #4
 875 0084 0D48     		ldr	r0, .L65
 876 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 877              	.LVL50:
 162:Core/Src/tim.c ****   {
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 27


 878              		.loc 1 162 6 view .LVU270
 879 008a A0B9     		cbnz	r0, .L64
 880              	.L57:
 169:Core/Src/tim.c **** 
 881              		.loc 1 169 3 is_stmt 1 view .LVU271
 882 008c 0B48     		ldr	r0, .L65
 883 008e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 884              	.LVL51:
 171:Core/Src/tim.c **** /* TIM3 init function */
 885              		.loc 1 171 1 is_stmt 0 view .LVU272
 886 0092 0FB0     		add	sp, sp, #60
 887              	.LCFI15:
 888              		.cfi_remember_state
 889              		.cfi_def_cfa_offset 4
 890              		@ sp needed
 891 0094 5DF804FB 		ldr	pc, [sp], #4
 892              	.L59:
 893              	.LCFI16:
 894              		.cfi_restore_state
 137:Core/Src/tim.c ****   }
 895              		.loc 1 137 5 is_stmt 1 view .LVU273
 896 0098 FFF7FEFF 		bl	Error_Handler
 897              	.LVL52:
 898 009c CFE7     		b	.L52
 899              	.L60:
 142:Core/Src/tim.c ****   }
 900              		.loc 1 142 5 view .LVU274
 901 009e FFF7FEFF 		bl	Error_Handler
 902              	.LVL53:
 903 00a2 D4E7     		b	.L53
 904              	.L61:
 146:Core/Src/tim.c ****   }
 905              		.loc 1 146 5 view .LVU275
 906 00a4 FFF7FEFF 		bl	Error_Handler
 907              	.LVL54:
 908 00a8 D5E7     		b	.L54
 909              	.L62:
 152:Core/Src/tim.c ****   }
 910              		.loc 1 152 5 view .LVU276
 911 00aa FFF7FEFF 		bl	Error_Handler
 912              	.LVL55:
 913 00ae DAE7     		b	.L55
 914              	.L63:
 160:Core/Src/tim.c ****   }
 915              		.loc 1 160 5 view .LVU277
 916 00b0 FFF7FEFF 		bl	Error_Handler
 917              	.LVL56:
 918 00b4 E4E7     		b	.L56
 919              	.L64:
 164:Core/Src/tim.c ****   }
 920              		.loc 1 164 5 view .LVU278
 921 00b6 FFF7FEFF 		bl	Error_Handler
 922              	.LVL57:
 923 00ba E7E7     		b	.L57
 924              	.L66:
 925              		.align	2
 926              	.L65:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 28


 927 00bc 00000000 		.word	htim2
 928              		.cfi_endproc
 929              	.LFE240:
 931              		.section	.text.MX_TIM3_Init,"ax",%progbits
 932              		.align	1
 933              		.global	MX_TIM3_Init
 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 938              	MX_TIM3_Init:
 939              	.LFB241:
 174:Core/Src/tim.c **** 
 940              		.loc 1 174 1 view -0
 941              		.cfi_startproc
 942              		@ args = 0, pretend = 0, frame = 56
 943              		@ frame_needed = 0, uses_anonymous_args = 0
 944 0000 00B5     		push	{lr}
 945              	.LCFI17:
 946              		.cfi_def_cfa_offset 4
 947              		.cfi_offset 14, -4
 948 0002 8FB0     		sub	sp, sp, #60
 949              	.LCFI18:
 950              		.cfi_def_cfa_offset 64
 180:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 951              		.loc 1 180 3 view .LVU280
 180:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 952              		.loc 1 180 26 is_stmt 0 view .LVU281
 953 0004 0023     		movs	r3, #0
 954 0006 0A93     		str	r3, [sp, #40]
 955 0008 0B93     		str	r3, [sp, #44]
 956 000a 0C93     		str	r3, [sp, #48]
 957 000c 0D93     		str	r3, [sp, #52]
 181:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 958              		.loc 1 181 3 is_stmt 1 view .LVU282
 181:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 959              		.loc 1 181 27 is_stmt 0 view .LVU283
 960 000e 0893     		str	r3, [sp, #32]
 961 0010 0993     		str	r3, [sp, #36]
 182:Core/Src/tim.c **** 
 962              		.loc 1 182 3 is_stmt 1 view .LVU284
 182:Core/Src/tim.c **** 
 963              		.loc 1 182 22 is_stmt 0 view .LVU285
 964 0012 0193     		str	r3, [sp, #4]
 965 0014 0293     		str	r3, [sp, #8]
 966 0016 0393     		str	r3, [sp, #12]
 967 0018 0493     		str	r3, [sp, #16]
 968 001a 0593     		str	r3, [sp, #20]
 969 001c 0693     		str	r3, [sp, #24]
 970 001e 0793     		str	r3, [sp, #28]
 187:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 971              		.loc 1 187 3 is_stmt 1 view .LVU286
 187:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 972              		.loc 1 187 18 is_stmt 0 view .LVU287
 973 0020 2548     		ldr	r0, .L81
 974 0022 264A     		ldr	r2, .L81+4
 975 0024 0260     		str	r2, [r0]
 188:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 29


 976              		.loc 1 188 3 is_stmt 1 view .LVU288
 188:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 977              		.loc 1 188 24 is_stmt 0 view .LVU289
 978 0026 4360     		str	r3, [r0, #4]
 189:Core/Src/tim.c ****   htim3.Init.Period = 799;
 979              		.loc 1 189 3 is_stmt 1 view .LVU290
 189:Core/Src/tim.c ****   htim3.Init.Period = 799;
 980              		.loc 1 189 26 is_stmt 0 view .LVU291
 981 0028 8360     		str	r3, [r0, #8]
 190:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 982              		.loc 1 190 3 is_stmt 1 view .LVU292
 190:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 983              		.loc 1 190 21 is_stmt 0 view .LVU293
 984 002a 40F21F32 		movw	r2, #799
 985 002e C260     		str	r2, [r0, #12]
 191:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 986              		.loc 1 191 3 is_stmt 1 view .LVU294
 191:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 987              		.loc 1 191 28 is_stmt 0 view .LVU295
 988 0030 0361     		str	r3, [r0, #16]
 192:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 989              		.loc 1 192 3 is_stmt 1 view .LVU296
 192:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 990              		.loc 1 192 32 is_stmt 0 view .LVU297
 991 0032 8361     		str	r3, [r0, #24]
 193:Core/Src/tim.c ****   {
 992              		.loc 1 193 3 is_stmt 1 view .LVU298
 193:Core/Src/tim.c ****   {
 993              		.loc 1 193 7 is_stmt 0 view .LVU299
 994 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 995              	.LVL58:
 193:Core/Src/tim.c ****   {
 996              		.loc 1 193 6 view .LVU300
 997 0038 58BB     		cbnz	r0, .L75
 998              	.L68:
 197:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 999              		.loc 1 197 3 is_stmt 1 view .LVU301
 197:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1000              		.loc 1 197 34 is_stmt 0 view .LVU302
 1001 003a 4FF48053 		mov	r3, #4096
 1002 003e 0A93     		str	r3, [sp, #40]
 198:Core/Src/tim.c ****   {
 1003              		.loc 1 198 3 is_stmt 1 view .LVU303
 198:Core/Src/tim.c ****   {
 1004              		.loc 1 198 7 is_stmt 0 view .LVU304
 1005 0040 0AA9     		add	r1, sp, #40
 1006 0042 1D48     		ldr	r0, .L81
 1007 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1008              	.LVL59:
 198:Core/Src/tim.c ****   {
 1009              		.loc 1 198 6 view .LVU305
 1010 0048 30BB     		cbnz	r0, .L76
 1011              	.L69:
 202:Core/Src/tim.c ****   {
 1012              		.loc 1 202 3 is_stmt 1 view .LVU306
 202:Core/Src/tim.c ****   {
 1013              		.loc 1 202 7 is_stmt 0 view .LVU307
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 30


 1014 004a 1B48     		ldr	r0, .L81
 1015 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1016              	.LVL60:
 202:Core/Src/tim.c ****   {
 1017              		.loc 1 202 6 view .LVU308
 1018 0050 28BB     		cbnz	r0, .L77
 1019              	.L70:
 206:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1020              		.loc 1 206 3 is_stmt 1 view .LVU309
 206:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1021              		.loc 1 206 37 is_stmt 0 view .LVU310
 1022 0052 0023     		movs	r3, #0
 1023 0054 0893     		str	r3, [sp, #32]
 207:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1024              		.loc 1 207 3 is_stmt 1 view .LVU311
 207:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1025              		.loc 1 207 33 is_stmt 0 view .LVU312
 1026 0056 0993     		str	r3, [sp, #36]
 208:Core/Src/tim.c ****   {
 1027              		.loc 1 208 3 is_stmt 1 view .LVU313
 208:Core/Src/tim.c ****   {
 1028              		.loc 1 208 7 is_stmt 0 view .LVU314
 1029 0058 08A9     		add	r1, sp, #32
 1030 005a 1748     		ldr	r0, .L81
 1031 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1032              	.LVL61:
 208:Core/Src/tim.c ****   {
 1033              		.loc 1 208 6 view .LVU315
 1034 0060 00BB     		cbnz	r0, .L78
 1035              	.L71:
 212:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1036              		.loc 1 212 3 is_stmt 1 view .LVU316
 212:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1037              		.loc 1 212 20 is_stmt 0 view .LVU317
 1038 0062 6023     		movs	r3, #96
 1039 0064 0193     		str	r3, [sp, #4]
 213:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1040              		.loc 1 213 3 is_stmt 1 view .LVU318
 213:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1041              		.loc 1 213 19 is_stmt 0 view .LVU319
 1042 0066 0023     		movs	r3, #0
 1043 0068 0293     		str	r3, [sp, #8]
 214:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1044              		.loc 1 214 3 is_stmt 1 view .LVU320
 214:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1045              		.loc 1 214 24 is_stmt 0 view .LVU321
 1046 006a 0393     		str	r3, [sp, #12]
 215:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1047              		.loc 1 215 3 is_stmt 1 view .LVU322
 215:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1048              		.loc 1 215 24 is_stmt 0 view .LVU323
 1049 006c 0593     		str	r3, [sp, #20]
 216:Core/Src/tim.c ****   {
 1050              		.loc 1 216 3 is_stmt 1 view .LVU324
 216:Core/Src/tim.c ****   {
 1051              		.loc 1 216 7 is_stmt 0 view .LVU325
 1052 006e 0822     		movs	r2, #8
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 31


 1053 0070 01A9     		add	r1, sp, #4
 1054 0072 1148     		ldr	r0, .L81
 1055 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1056              	.LVL62:
 216:Core/Src/tim.c ****   {
 1057              		.loc 1 216 6 view .LVU326
 1058 0078 B8B9     		cbnz	r0, .L79
 1059              	.L72:
 220:Core/Src/tim.c ****   {
 1060              		.loc 1 220 3 is_stmt 1 view .LVU327
 220:Core/Src/tim.c ****   {
 1061              		.loc 1 220 7 is_stmt 0 view .LVU328
 1062 007a 0C22     		movs	r2, #12
 1063 007c 01A9     		add	r1, sp, #4
 1064 007e 0E48     		ldr	r0, .L81
 1065 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1066              	.LVL63:
 220:Core/Src/tim.c ****   {
 1067              		.loc 1 220 6 view .LVU329
 1068 0084 A0B9     		cbnz	r0, .L80
 1069              	.L73:
 227:Core/Src/tim.c **** 
 1070              		.loc 1 227 3 is_stmt 1 view .LVU330
 1071 0086 0C48     		ldr	r0, .L81
 1072 0088 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1073              	.LVL64:
 229:Core/Src/tim.c **** /* TIM10 init function */
 1074              		.loc 1 229 1 is_stmt 0 view .LVU331
 1075 008c 0FB0     		add	sp, sp, #60
 1076              	.LCFI19:
 1077              		.cfi_remember_state
 1078              		.cfi_def_cfa_offset 4
 1079              		@ sp needed
 1080 008e 5DF804FB 		ldr	pc, [sp], #4
 1081              	.L75:
 1082              	.LCFI20:
 1083              		.cfi_restore_state
 195:Core/Src/tim.c ****   }
 1084              		.loc 1 195 5 is_stmt 1 view .LVU332
 1085 0092 FFF7FEFF 		bl	Error_Handler
 1086              	.LVL65:
 1087 0096 D0E7     		b	.L68
 1088              	.L76:
 200:Core/Src/tim.c ****   }
 1089              		.loc 1 200 5 view .LVU333
 1090 0098 FFF7FEFF 		bl	Error_Handler
 1091              	.LVL66:
 1092 009c D5E7     		b	.L69
 1093              	.L77:
 204:Core/Src/tim.c ****   }
 1094              		.loc 1 204 5 view .LVU334
 1095 009e FFF7FEFF 		bl	Error_Handler
 1096              	.LVL67:
 1097 00a2 D6E7     		b	.L70
 1098              	.L78:
 210:Core/Src/tim.c ****   }
 1099              		.loc 1 210 5 view .LVU335
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 32


 1100 00a4 FFF7FEFF 		bl	Error_Handler
 1101              	.LVL68:
 1102 00a8 DBE7     		b	.L71
 1103              	.L79:
 218:Core/Src/tim.c ****   }
 1104              		.loc 1 218 5 view .LVU336
 1105 00aa FFF7FEFF 		bl	Error_Handler
 1106              	.LVL69:
 1107 00ae E4E7     		b	.L72
 1108              	.L80:
 222:Core/Src/tim.c ****   }
 1109              		.loc 1 222 5 view .LVU337
 1110 00b0 FFF7FEFF 		bl	Error_Handler
 1111              	.LVL70:
 1112 00b4 E7E7     		b	.L73
 1113              	.L82:
 1114 00b6 00BF     		.align	2
 1115              	.L81:
 1116 00b8 00000000 		.word	htim3
 1117 00bc 00040040 		.word	1073742848
 1118              		.cfi_endproc
 1119              	.LFE241:
 1121              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1122              		.align	1
 1123              		.global	HAL_TIM_Base_MspDeInit
 1124              		.syntax unified
 1125              		.thumb
 1126              		.thumb_func
 1128              	HAL_TIM_Base_MspDeInit:
 1129              	.LVL71:
 1130              	.LFB245:
 388:Core/Src/tim.c **** 
 389:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 390:Core/Src/tim.c **** {
 1131              		.loc 1 390 1 view -0
 1132              		.cfi_startproc
 1133              		@ args = 0, pretend = 0, frame = 0
 1134              		@ frame_needed = 0, uses_anonymous_args = 0
 1135              		.loc 1 390 1 is_stmt 0 view .LVU339
 1136 0000 08B5     		push	{r3, lr}
 1137              	.LCFI21:
 1138              		.cfi_def_cfa_offset 8
 1139              		.cfi_offset 3, -8
 1140              		.cfi_offset 14, -4
 391:Core/Src/tim.c **** 
 392:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1141              		.loc 1 392 3 is_stmt 1 view .LVU340
 1142              		.loc 1 392 20 is_stmt 0 view .LVU341
 1143 0002 0368     		ldr	r3, [r0]
 1144              		.loc 1 392 5 view .LVU342
 1145 0004 154A     		ldr	r2, .L93
 1146 0006 9342     		cmp	r3, r2
 1147 0008 09D0     		beq	.L89
 393:Core/Src/tim.c ****   {
 394:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 395:Core/Src/tim.c **** 
 396:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 33


 397:Core/Src/tim.c ****     /* Peripheral clock disable */
 398:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 399:Core/Src/tim.c **** 
 400:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 401:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1:TIM1_UP_TIM10_IRQn disable */
 402:Core/Src/tim.c ****     /**
 403:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_UP_TIM10_IRQn" interrupt
 404:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 405:Core/Src/tim.c ****     */
 406:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); */
 407:Core/Src/tim.c ****   /* USER CODE END TIM1:TIM1_UP_TIM10_IRQn disable */
 408:Core/Src/tim.c **** 
 409:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 410:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 411:Core/Src/tim.c **** 
 412:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 413:Core/Src/tim.c ****   }
 414:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 1148              		.loc 1 414 8 is_stmt 1 view .LVU343
 1149              		.loc 1 414 10 is_stmt 0 view .LVU344
 1150 000a B3F1804F 		cmp	r3, #1073741824
 1151 000e 10D0     		beq	.L90
 415:Core/Src/tim.c ****   {
 416:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 417:Core/Src/tim.c **** 
 418:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 419:Core/Src/tim.c ****     /* Peripheral clock disable */
 420:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 421:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 422:Core/Src/tim.c **** 
 423:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 424:Core/Src/tim.c ****   }
 425:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 1152              		.loc 1 425 8 is_stmt 1 view .LVU345
 1153              		.loc 1 425 10 is_stmt 0 view .LVU346
 1154 0010 134A     		ldr	r2, .L93+4
 1155 0012 9342     		cmp	r3, r2
 1156 0014 13D0     		beq	.L91
 426:Core/Src/tim.c ****   {
 427:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 428:Core/Src/tim.c **** 
 429:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 430:Core/Src/tim.c ****     /* Peripheral clock disable */
 431:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 432:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 433:Core/Src/tim.c **** 
 434:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 435:Core/Src/tim.c ****   }
 436:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 1157              		.loc 1 436 8 is_stmt 1 view .LVU347
 1158              		.loc 1 436 10 is_stmt 0 view .LVU348
 1159 0016 134A     		ldr	r2, .L93+8
 1160 0018 9342     		cmp	r3, r2
 1161 001a 17D0     		beq	.L92
 1162              	.LVL72:
 1163              	.L83:
 437:Core/Src/tim.c ****   {
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 34


 438:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 439:Core/Src/tim.c **** 
 440:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 441:Core/Src/tim.c ****     /* Peripheral clock disable */
 442:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 443:Core/Src/tim.c **** 
 444:Core/Src/tim.c ****     /* TIM10 interrupt Deinit */
 445:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10:TIM1_UP_TIM10_IRQn disable */
 446:Core/Src/tim.c ****     /**
 447:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_UP_TIM10_IRQn" interrupt
 448:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 449:Core/Src/tim.c ****     */
 450:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); */
 451:Core/Src/tim.c ****   /* USER CODE END TIM10:TIM1_UP_TIM10_IRQn disable */
 452:Core/Src/tim.c **** 
 453:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 454:Core/Src/tim.c **** 
 455:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 456:Core/Src/tim.c ****   }
 457:Core/Src/tim.c **** }
 1164              		.loc 1 457 1 view .LVU349
 1165 001c 08BD     		pop	{r3, pc}
 1166              	.LVL73:
 1167              	.L89:
 398:Core/Src/tim.c **** 
 1168              		.loc 1 398 5 is_stmt 1 view .LVU350
 1169 001e 02F59C32 		add	r2, r2, #79872
 1170 0022 536C     		ldr	r3, [r2, #68]
 1171 0024 23F00103 		bic	r3, r3, #1
 1172 0028 5364     		str	r3, [r2, #68]
 409:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1173              		.loc 1 409 5 view .LVU351
 1174 002a 1A20     		movs	r0, #26
 1175              	.LVL74:
 409:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1176              		.loc 1 409 5 is_stmt 0 view .LVU352
 1177 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1178              	.LVL75:
 1179 0030 F4E7     		b	.L83
 1180              	.LVL76:
 1181              	.L90:
 420:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1182              		.loc 1 420 5 is_stmt 1 view .LVU353
 1183 0032 0D4A     		ldr	r2, .L93+12
 1184 0034 136C     		ldr	r3, [r2, #64]
 1185 0036 23F00103 		bic	r3, r3, #1
 1186 003a 1364     		str	r3, [r2, #64]
 1187 003c EEE7     		b	.L83
 1188              	.L91:
 431:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1189              		.loc 1 431 5 view .LVU354
 1190 003e 02F50D32 		add	r2, r2, #144384
 1191 0042 136C     		ldr	r3, [r2, #64]
 1192 0044 23F00203 		bic	r3, r3, #2
 1193 0048 1364     		str	r3, [r2, #64]
 1194 004a E7E7     		b	.L83
 1195              	.L92:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 35


 442:Core/Src/tim.c **** 
 1196              		.loc 1 442 5 view .LVU355
 1197 004c 02F57442 		add	r2, r2, #62464
 1198 0050 536C     		ldr	r3, [r2, #68]
 1199 0052 23F40033 		bic	r3, r3, #131072
 1200 0056 5364     		str	r3, [r2, #68]
 1201              		.loc 1 457 1 is_stmt 0 view .LVU356
 1202 0058 E0E7     		b	.L83
 1203              	.L94:
 1204 005a 00BF     		.align	2
 1205              	.L93:
 1206 005c 00000140 		.word	1073807360
 1207 0060 00040040 		.word	1073742848
 1208 0064 00440140 		.word	1073824768
 1209 0068 00380240 		.word	1073887232
 1210              		.cfi_endproc
 1211              	.LFE245:
 1213              		.global	htim10
 1214              		.section	.bss.htim10,"aw",%nobits
 1215              		.align	2
 1218              	htim10:
 1219 0000 00000000 		.space	72
 1219      00000000 
 1219      00000000 
 1219      00000000 
 1219      00000000 
 1220              		.global	htim3
 1221              		.section	.bss.htim3,"aw",%nobits
 1222              		.align	2
 1225              	htim3:
 1226 0000 00000000 		.space	72
 1226      00000000 
 1226      00000000 
 1226      00000000 
 1226      00000000 
 1227              		.global	htim2
 1228              		.section	.bss.htim2,"aw",%nobits
 1229              		.align	2
 1232              	htim2:
 1233 0000 00000000 		.space	72
 1233      00000000 
 1233      00000000 
 1233      00000000 
 1233      00000000 
 1234              		.global	htim1
 1235              		.section	.bss.htim1,"aw",%nobits
 1236              		.align	2
 1239              	htim1:
 1240 0000 00000000 		.space	72
 1240      00000000 
 1240      00000000 
 1240      00000000 
 1240      00000000 
 1241              		.text
 1242              	.Letext0:
 1243              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1244              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 36


 1245              		.file 4 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 1246              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1247              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1248              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1249              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1250              		.file 9 "Core/Inc/tim.h"
 1251              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1252              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1253              		.file 12 "Core/Inc/main.h"
 1254              		.file 13 "<built-in>"
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s 			page 37


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:21     .text.MX_TIM10_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:27     .text.MX_TIM10_Init:00000000 MX_TIM10_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:79     .text.MX_TIM10_Init:00000028 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:1218   .bss.htim10:00000000 htim10
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:85     .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:91     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:258    .text.HAL_TIM_Base_MspInit:000000b8 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:266    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:272    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:451    .text.HAL_TIM_MspPostInit:000000b8 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:461    .text.MX_TIM1_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:467    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:736    .text.MX_TIM1_Init:00000118 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:1239   .bss.htim1:00000000 htim1
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:742    .text.MX_TIM2_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:748    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:927    .text.MX_TIM2_Init:000000bc $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:1232   .bss.htim2:00000000 htim2
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:932    .text.MX_TIM3_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:938    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:1116   .text.MX_TIM3_Init:000000b8 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:1225   .bss.htim3:00000000 htim3
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:1122   .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:1128   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:1206   .text.HAL_TIM_Base_MspDeInit:0000005c $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:1215   .bss.htim10:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:1222   .bss.htim3:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:1229   .bss.htim2:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccLRL7Bz.s:1236   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
