
temperature_sensor_monitoring.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b40  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  08007ce0  08007ce0  00017ce0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800817c  0800817c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800817c  0800817c  0001817c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008184  08008184  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008184  08008184  00018184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008188  08008188  00018188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800818c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  200001dc  08008368  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  08008368  000202c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d0dd  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024b3  00000000  00000000  0002d2e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ca8  00000000  00000000  0002f7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b88  00000000  00000000  00030448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c39  00000000  00000000  00030fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001000c  00000000  00000000  00048c09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e181  00000000  00000000  00058c15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e6d96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000449c  00000000  00000000  000e6de8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007cc8 	.word	0x08007cc8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08007cc8 	.word	0x08007cc8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	607b      	str	r3, [r7, #4]
 8000ec6:	4b10      	ldr	r3, [pc, #64]	; (8000f08 <MX_GPIO_Init+0x4c>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eca:	4a0f      	ldr	r2, [pc, #60]	; (8000f08 <MX_GPIO_Init+0x4c>)
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed2:	4b0d      	ldr	r3, [pc, #52]	; (8000f08 <MX_GPIO_Init+0x4c>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed6:	f003 0301 	and.w	r3, r3, #1
 8000eda:	607b      	str	r3, [r7, #4]
 8000edc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	603b      	str	r3, [r7, #0]
 8000ee2:	4b09      	ldr	r3, [pc, #36]	; (8000f08 <MX_GPIO_Init+0x4c>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee6:	4a08      	ldr	r2, [pc, #32]	; (8000f08 <MX_GPIO_Init+0x4c>)
 8000ee8:	f043 0302 	orr.w	r3, r3, #2
 8000eec:	6313      	str	r3, [r2, #48]	; 0x30
 8000eee:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <MX_GPIO_Init+0x4c>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef2:	f003 0302 	and.w	r3, r3, #2
 8000ef6:	603b      	str	r3, [r7, #0]
 8000ef8:	683b      	ldr	r3, [r7, #0]

}
 8000efa:	bf00      	nop
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	40023800 	.word	0x40023800

08000f0c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000f10:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <MX_I2C1_Init+0x50>)
 8000f12:	4a13      	ldr	r2, [pc, #76]	; (8000f60 <MX_I2C1_Init+0x54>)
 8000f14:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000f16:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <MX_I2C1_Init+0x50>)
 8000f18:	4a12      	ldr	r2, [pc, #72]	; (8000f64 <MX_I2C1_Init+0x58>)
 8000f1a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f1c:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <MX_I2C1_Init+0x50>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	; (8000f5c <MX_I2C1_Init+0x50>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f28:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <MX_I2C1_Init+0x50>)
 8000f2a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f2e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f30:	4b0a      	ldr	r3, [pc, #40]	; (8000f5c <MX_I2C1_Init+0x50>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f36:	4b09      	ldr	r3, [pc, #36]	; (8000f5c <MX_I2C1_Init+0x50>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f3c:	4b07      	ldr	r3, [pc, #28]	; (8000f5c <MX_I2C1_Init+0x50>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f42:	4b06      	ldr	r3, [pc, #24]	; (8000f5c <MX_I2C1_Init+0x50>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f48:	4804      	ldr	r0, [pc, #16]	; (8000f5c <MX_I2C1_Init+0x50>)
 8000f4a:	f000 ffd3 	bl	8001ef4 <HAL_I2C_Init>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f54:	f000 fa44 	bl	80013e0 <Error_Handler>
  }

}
 8000f58:	bf00      	nop
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	200001f8 	.word	0x200001f8
 8000f60:	40005400 	.word	0x40005400
 8000f64:	00061a80 	.word	0x00061a80

08000f68 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08a      	sub	sp, #40	; 0x28
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a19      	ldr	r2, [pc, #100]	; (8000fec <HAL_I2C_MspInit+0x84>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d12c      	bne.n	8000fe4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	613b      	str	r3, [r7, #16]
 8000f8e:	4b18      	ldr	r3, [pc, #96]	; (8000ff0 <HAL_I2C_MspInit+0x88>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f92:	4a17      	ldr	r2, [pc, #92]	; (8000ff0 <HAL_I2C_MspInit+0x88>)
 8000f94:	f043 0302 	orr.w	r3, r3, #2
 8000f98:	6313      	str	r3, [r2, #48]	; 0x30
 8000f9a:	4b15      	ldr	r3, [pc, #84]	; (8000ff0 <HAL_I2C_MspInit+0x88>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9e:	f003 0302 	and.w	r3, r3, #2
 8000fa2:	613b      	str	r3, [r7, #16]
 8000fa4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000fa6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000faa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fac:	2312      	movs	r3, #18
 8000fae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fb8:	2304      	movs	r3, #4
 8000fba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fbc:	f107 0314 	add.w	r3, r7, #20
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	480c      	ldr	r0, [pc, #48]	; (8000ff4 <HAL_I2C_MspInit+0x8c>)
 8000fc4:	f000 fe12 	bl	8001bec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fc8:	2300      	movs	r3, #0
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <HAL_I2C_MspInit+0x88>)
 8000fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd0:	4a07      	ldr	r2, [pc, #28]	; (8000ff0 <HAL_I2C_MspInit+0x88>)
 8000fd2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fd6:	6413      	str	r3, [r2, #64]	; 0x40
 8000fd8:	4b05      	ldr	r3, [pc, #20]	; (8000ff0 <HAL_I2C_MspInit+0x88>)
 8000fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000fe4:	bf00      	nop
 8000fe6:	3728      	adds	r7, #40	; 0x28
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40005400 	.word	0x40005400
 8000ff0:	40023800 	.word	0x40023800
 8000ff4:	40020400 	.word	0x40020400

08000ff8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b0ce      	sub	sp, #312	; 0x138
 8000ffc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	HAL_StatusTypeDef status;

	uint16_t MCP9808_adress = MCP9808_ADRESS << 1; // 0b011000 = 0x18 on décale de 1 car code sur 7 bits
 8000ffe:	2330      	movs	r3, #48	; 0x30
 8001000:	f8a7 312a 	strh.w	r3, [r7, #298]	; 0x12a
	uint8_t receive_buffer[2] = {0};//buffer ou on recoit les donnees de I2C
 8001004:	2300      	movs	r3, #0
 8001006:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
	uint8_t transmit_data = MCP9808_AMBIANT_REG_ADDR;
 800100a:	2305      	movs	r3, #5
 800100c:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	uint8_t	register_config[3];



	/*Config de la precision (resolution) à 0.25°C*/
	register_config[0] = MCP9808_RESOL_REG_ADRR;
 8001010:	2308      	movs	r3, #8
 8001012:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
	register_config[1] = 0x01; //bit for 0.25°C resolution
 8001016:	2301      	movs	r3, #1
 8001018:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
	HAL_I2C_Master_Transmit(&hi2c1, MCP9808_adress, &register_config, (uint16_t) 2, HAL_MAX_DELAY);
 800101c:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 8001020:	f8b7 112a 	ldrh.w	r1, [r7, #298]	; 0x12a
 8001024:	f04f 33ff 	mov.w	r3, #4294967295
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	2302      	movs	r3, #2
 800102c:	48a4      	ldr	r0, [pc, #656]	; (80012c0 <main+0x2c8>)
 800102e:	f001 f8a5 	bl	800217c <HAL_I2C_Master_Transmit>

	/*Config de l'hysteresis à 1.5°C*/
	register_config[0] = MCP9808_SENS_CONF_REG_ADDR;
 8001032:	2301      	movs	r3, #1
 8001034:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
	register_config[1] = 0b010; //bit for 1.5°C hysteresis
 8001038:	2302      	movs	r3, #2
 800103a:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
	HAL_I2C_Master_Transmit(&hi2c1, MCP9808_adress, &register_config, (uint16_t) 3, HAL_MAX_DELAY);
 800103e:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 8001042:	f8b7 112a 	ldrh.w	r1, [r7, #298]	; 0x12a
 8001046:	f04f 33ff 	mov.w	r3, #4294967295
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	2303      	movs	r3, #3
 800104e:	489c      	ldr	r0, [pc, #624]	; (80012c0 <main+0x2c8>)
 8001050:	f001 f894 	bl	800217c <HAL_I2C_Master_Transmit>

	/*Config lower temperature limit to 24°C*/
	register_config[0] = MCP9808_LOWER_REG_ADRR;//24 = 2^4 + 2^3
 8001054:	2303      	movs	r3, #3
 8001056:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
	register_config[1] = 0b01; // bit 8 correspondant a 2^4 °C
 800105a:	2301      	movs	r3, #1
 800105c:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
	register_config[2] = 0b10000000; //bit 7 correspondnat a 2^3 °C, bit 5 correspondant a 2^1°c et bit 4 a 2^0°C
 8001060:	2380      	movs	r3, #128	; 0x80
 8001062:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
	HAL_I2C_Master_Transmit(&hi2c1, MCP9808_adress, &register_config, (uint16_t) 3, HAL_MAX_DELAY);
 8001066:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 800106a:	f8b7 112a 	ldrh.w	r1, [r7, #298]	; 0x12a
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	2303      	movs	r3, #3
 8001076:	4892      	ldr	r0, [pc, #584]	; (80012c0 <main+0x2c8>)
 8001078:	f001 f880 	bl	800217c <HAL_I2C_Master_Transmit>


	/*Config upper temperature limit to 27°C*/
	register_config[0] = MCP9808_UPPER_REG_ADRR;//27 = 2^4 + 2^3 + 2^1 + 2^0
 800107c:	2302      	movs	r3, #2
 800107e:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
	register_config[1] = 0b01; // bit 8 correspondant a 2^4 °C
 8001082:	2301      	movs	r3, #1
 8001084:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
	register_config[2] = 0b10110000; //bit 7 correspondnat a 2^3 °C
 8001088:	23b0      	movs	r3, #176	; 0xb0
 800108a:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
	HAL_I2C_Master_Transmit(&hi2c1, MCP9808_adress, &register_config, (uint16_t) 3, HAL_MAX_DELAY);
 800108e:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 8001092:	f8b7 112a 	ldrh.w	r1, [r7, #298]	; 0x12a
 8001096:	f04f 33ff 	mov.w	r3, #4294967295
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	2303      	movs	r3, #3
 800109e:	4888      	ldr	r0, [pc, #544]	; (80012c0 <main+0x2c8>)
 80010a0:	f001 f86c 	bl	800217c <HAL_I2C_Master_Transmit>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010a4:	f000 fc1e 	bl	80018e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010a8:	f000 f922 	bl	80012f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ac:	f7ff ff06 	bl	8000ebc <MX_GPIO_Init>
  MX_I2C1_Init();
 80010b0:	f7ff ff2c 	bl	8000f0c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80010b4:	f000 fb7a 	bl	80017ac <MX_USART2_UART_Init>
  MX_RTC_Init();
 80010b8:	f000 f998 	bl	80013ec <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  char* message = "Starting before delay\r\n";
 80010bc:	4b81      	ldr	r3, [pc, #516]	; (80012c4 <main+0x2cc>)
 80010be:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124


  //Check if woken up from standby mode:
  if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 80010c2:	4b81      	ldr	r3, [pc, #516]	; (80012c8 <main+0x2d0>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f003 0302 	and.w	r3, r3, #2
 80010ca:	2b02      	cmp	r3, #2
 80010cc:	d11c      	bne.n	8001108 <main+0x110>
  {
      __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 80010ce:	4b7e      	ldr	r3, [pc, #504]	; (80012c8 <main+0x2d0>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a7d      	ldr	r2, [pc, #500]	; (80012c8 <main+0x2d0>)
 80010d4:	f043 0308 	orr.w	r3, r3, #8
 80010d8:	6013      	str	r3, [r2, #0]

      char* message = "Waking up from the standby mode\r\n";
 80010da:	4b7c      	ldr	r3, [pc, #496]	; (80012cc <main+0x2d4>)
 80010dc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
      HAL_UART_Transmit(&huart2, (uint8_t*) message, (uint16_t) strlen(message) , HAL_MAX_DELAY);
 80010e0:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 80010e4:	f7ff f87c 	bl	80001e0 <strlen>
 80010e8:	4603      	mov	r3, r0
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	f04f 33ff 	mov.w	r3, #4294967295
 80010f0:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 80010f4:	4876      	ldr	r0, [pc, #472]	; (80012d0 <main+0x2d8>)
 80010f6:	f003 f920 	bl	800433a <HAL_UART_Transmit>

      HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 80010fa:	f44f 7080 	mov.w	r0, #256	; 0x100
 80010fe:	f001 fea1 	bl	8002e44 <HAL_PWR_DisableWakeUpPin>

      HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8001102:	4874      	ldr	r0, [pc, #464]	; (80012d4 <main+0x2dc>)
 8001104:	f003 f846 	bl	8004194 <HAL_RTCEx_DeactivateWakeUpTimer>
  }

  //Clear the WU flag
  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8001108:	4b6f      	ldr	r3, [pc, #444]	; (80012c8 <main+0x2d0>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a6e      	ldr	r2, [pc, #440]	; (80012c8 <main+0x2d0>)
 800110e:	f043 0304 	orr.w	r3, r3, #4
 8001112:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8001114:	4b6f      	ldr	r3, [pc, #444]	; (80012d4 <main+0x2dc>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	68db      	ldr	r3, [r3, #12]
 800111a:	b2da      	uxtb	r2, r3
 800111c:	4b6d      	ldr	r3, [pc, #436]	; (80012d4 <main+0x2dc>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8001124:	60da      	str	r2, [r3, #12]

  HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8001126:	f44f 7080 	mov.w	r0, #256	; 0x100
 800112a:	f001 fe79 	bl	8002e20 <HAL_PWR_EnableWakeUpPin>
  /**
   * activate rtc wake up from stand by mode
   * RTC_WAKEUPCLOCK_CK_SPRE_16BITS is a clock on 16 bits of frequence 1Hz
   * So we can set the WakeUpCounter to 10 as 10s
   */
  HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 10, RTC_WAKEUPCLOCK_CK_SPRE_16BITS);
 800112e:	2204      	movs	r2, #4
 8001130:	210a      	movs	r1, #10
 8001132:	4868      	ldr	r0, [pc, #416]	; (80012d4 <main+0x2dc>)
 8001134:	f002 ff6e 	bl	8004014 <HAL_RTCEx_SetWakeUpTimer_IT>


  //---------------------------------------------------------------------------------------------------------------------------------
  // LECTURE DE LA TEMPERATURE

  status = HAL_I2C_Master_Transmit(&hi2c1, MCP9808_adress, &transmit_data, (uint16_t) 1, HAL_MAX_DELAY);
 8001138:	f207 120f 	addw	r2, r7, #271	; 0x10f
 800113c:	f8b7 112a 	ldrh.w	r1, [r7, #298]	; 0x12a
 8001140:	f04f 33ff 	mov.w	r3, #4294967295
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	2301      	movs	r3, #1
 8001148:	485d      	ldr	r0, [pc, #372]	; (80012c0 <main+0x2c8>)
 800114a:	f001 f817 	bl	800217c <HAL_I2C_Master_Transmit>
 800114e:	4603      	mov	r3, r0
 8001150:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

  if ( status != HAL_OK )
 8001154:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8001158:	2b00      	cmp	r3, #0
 800115a:	d010      	beq.n	800117e <main+0x186>
  {
	  char* message = "Error start\r\n";
 800115c:	4b5e      	ldr	r3, [pc, #376]	; (80012d8 <main+0x2e0>)
 800115e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	  HAL_UART_Transmit(&huart2, (uint8_t*) message, (uint16_t) strlen(message) , HAL_MAX_DELAY);
 8001162:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 8001166:	f7ff f83b 	bl	80001e0 <strlen>
 800116a:	4603      	mov	r3, r0
 800116c:	b29a      	uxth	r2, r3
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
 8001172:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 8001176:	4856      	ldr	r0, [pc, #344]	; (80012d0 <main+0x2d8>)
 8001178:	f003 f8df 	bl	800433a <HAL_UART_Transmit>
 800117c:	e07c      	b.n	8001278 <main+0x280>
  }
  else
  {
	  status = HAL_I2C_Master_Receive(&hi2c1, MCP9808_adress, receive_buffer, (uint16_t) 2, HAL_MAX_DELAY);
 800117e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001182:	f8b7 112a 	ldrh.w	r1, [r7, #298]	; 0x12a
 8001186:	f04f 33ff 	mov.w	r3, #4294967295
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	2302      	movs	r3, #2
 800118e:	484c      	ldr	r0, [pc, #304]	; (80012c0 <main+0x2c8>)
 8001190:	f001 f8f2 	bl	8002378 <HAL_I2C_Master_Receive>
 8001194:	4603      	mov	r3, r0
 8001196:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

	  if ( status != HAL_OK )
 800119a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d010      	beq.n	80011c4 <main+0x1cc>
	  {
		  char* message = "Error master receive\r\n";
 80011a2:	4b4e      	ldr	r3, [pc, #312]	; (80012dc <main+0x2e4>)
 80011a4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
		  HAL_UART_Transmit(&huart2, (uint8_t*) message, (uint16_t) strlen(message), HAL_MAX_DELAY);
 80011a8:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 80011ac:	f7ff f818 	bl	80001e0 <strlen>
 80011b0:	4603      	mov	r3, r0
 80011b2:	b29a      	uxth	r2, r3
 80011b4:	f04f 33ff 	mov.w	r3, #4294967295
 80011b8:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 80011bc:	4844      	ldr	r0, [pc, #272]	; (80012d0 <main+0x2d8>)
 80011be:	f003 f8bc 	bl	800433a <HAL_UART_Transmit>
 80011c2:	e059      	b.n	8001278 <main+0x280>
	  }
	  else
	  {
		  float temperature=0;
 80011c4:	f04f 0300 	mov.w	r3, #0
 80011c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
		  float f_temp[2]; //pour convertir les valeurs de receive_buffer en float

		  receive_buffer[0] &= 0x1F;
 80011cc:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 80011d0:	f003 031f 	and.w	r3, r3, #31
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
		  if((receive_buffer[0] & 0x10) == 0x10)
 80011da:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 80011de:	f003 0310 	and.w	r3, r3, #16
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d00e      	beq.n	8001204 <main+0x20c>
		  {
			  receive_buffer[0] &= 0x0F;
 80011e6:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 80011ea:	f003 030f 	and.w	r3, r3, #15
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	f887 3110 	strb.w	r3, [r7, #272]	; 0x110
			  temperature -= 256;
 80011f4:	edd7 7a4b 	vldr	s15, [r7, #300]	; 0x12c
 80011f8:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80012e0 <main+0x2e8>
 80011fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001200:	edc7 7a4b 	vstr	s15, [r7, #300]	; 0x12c
		  }
		  f_temp[0] = receive_buffer[0];
 8001204:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 8001208:	ee07 3a90 	vmov	s15, r3
 800120c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001210:	edc7 7a41 	vstr	s15, [r7, #260]	; 0x104
		  f_temp[1] = receive_buffer[1];
 8001214:	f897 3111 	ldrb.w	r3, [r7, #273]	; 0x111
 8001218:	ee07 3a90 	vmov	s15, r3
 800121c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001220:	edc7 7a42 	vstr	s15, [r7, #264]	; 0x108
		  temperature += (f_temp[0] * 16 + f_temp[1] / 16);
 8001224:	edd7 7a41 	vldr	s15, [r7, #260]	; 0x104
 8001228:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800122c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001230:	edd7 6a42 	vldr	s13, [r7, #264]	; 0x108
 8001234:	eeb3 6a00 	vmov.f32	s12, #48	; 0x41800000  16.0
 8001238:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800123c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001240:	ed97 7a4b 	vldr	s14, [r7, #300]	; 0x12c
 8001244:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001248:	edc7 7a4b 	vstr	s15, [r7, #300]	; 0x12c

		  char message[256];
		  sprintf(message, "Temperature : %f\r\n", temperature);
 800124c:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 8001250:	f7ff f982 	bl	8000558 <__aeabi_f2d>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	1d38      	adds	r0, r7, #4
 800125a:	4922      	ldr	r1, [pc, #136]	; (80012e4 <main+0x2ec>)
 800125c:	f004 faba 	bl	80057d4 <siprintf>
		  HAL_UART_Transmit(&huart2, message,  strlen(message), HAL_MAX_DELAY);
 8001260:	1d3b      	adds	r3, r7, #4
 8001262:	4618      	mov	r0, r3
 8001264:	f7fe ffbc 	bl	80001e0 <strlen>
 8001268:	4603      	mov	r3, r0
 800126a:	b29a      	uxth	r2, r3
 800126c:	1d39      	adds	r1, r7, #4
 800126e:	f04f 33ff 	mov.w	r3, #4294967295
 8001272:	4817      	ldr	r0, [pc, #92]	; (80012d0 <main+0x2d8>)
 8001274:	f003 f861 	bl	800433a <HAL_UART_Transmit>

  }

  //-------------------------------------------------------------------------------------------------------------------------------------------

  message = "Going to standby mode\r\n";
 8001278:	4b1b      	ldr	r3, [pc, #108]	; (80012e8 <main+0x2f0>)
 800127a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  HAL_UART_Transmit(&huart2, (uint8_t*) message, (uint16_t) strlen(message) , HAL_MAX_DELAY);
 800127e:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 8001282:	f7fe ffad 	bl	80001e0 <strlen>
 8001286:	4603      	mov	r3, r0
 8001288:	b29a      	uxth	r2, r3
 800128a:	f04f 33ff 	mov.w	r3, #4294967295
 800128e:	f8d7 1124 	ldr.w	r1, [r7, #292]	; 0x124
 8001292:	480f      	ldr	r0, [pc, #60]	; (80012d0 <main+0x2d8>)
 8001294:	f003 f851 	bl	800433a <HAL_UART_Transmit>

  HAL_PWR_EnterSTANDBYMode();
 8001298:	f001 fde8 	bl	8002e6c <HAL_PWR_EnterSTANDBYMode>



  /*Debug print because this part of the code should not be reached*/
  message = "After Standby Mode\r\n";
 800129c:	4b13      	ldr	r3, [pc, #76]	; (80012ec <main+0x2f4>)
 800129e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  HAL_UART_Transmit(&huart2, (uint8_t*) message, (uint16_t) strlen(message) , HAL_MAX_DELAY);
 80012a2:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 80012a6:	f7fe ff9b 	bl	80001e0 <strlen>
 80012aa:	4603      	mov	r3, r0
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	f04f 33ff 	mov.w	r3, #4294967295
 80012b2:	f8d7 1124 	ldr.w	r1, [r7, #292]	; 0x124
 80012b6:	4806      	ldr	r0, [pc, #24]	; (80012d0 <main+0x2d8>)
 80012b8:	f003 f83f 	bl	800433a <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012bc:	e7fe      	b.n	80012bc <main+0x2c4>
 80012be:	bf00      	nop
 80012c0:	200001f8 	.word	0x200001f8
 80012c4:	08007ce0 	.word	0x08007ce0
 80012c8:	40007000 	.word	0x40007000
 80012cc:	08007cf8 	.word	0x08007cf8
 80012d0:	20000270 	.word	0x20000270
 80012d4:	2000024c 	.word	0x2000024c
 80012d8:	08007d1c 	.word	0x08007d1c
 80012dc:	08007d2c 	.word	0x08007d2c
 80012e0:	43800000 	.word	0x43800000
 80012e4:	08007d44 	.word	0x08007d44
 80012e8:	08007d58 	.word	0x08007d58
 80012ec:	08007d70 	.word	0x08007d70

080012f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b098      	sub	sp, #96	; 0x60
 80012f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012fa:	2230      	movs	r2, #48	; 0x30
 80012fc:	2100      	movs	r1, #0
 80012fe:	4618      	mov	r0, r3
 8001300:	f003 fdf6 	bl	8004ef0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001304:	f107 031c 	add.w	r3, r7, #28
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
 8001312:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001314:	f107 0308 	add.w	r3, r7, #8
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
 8001322:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001324:	2300      	movs	r3, #0
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	4b2b      	ldr	r3, [pc, #172]	; (80013d8 <SystemClock_Config+0xe8>)
 800132a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132c:	4a2a      	ldr	r2, [pc, #168]	; (80013d8 <SystemClock_Config+0xe8>)
 800132e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001332:	6413      	str	r3, [r2, #64]	; 0x40
 8001334:	4b28      	ldr	r3, [pc, #160]	; (80013d8 <SystemClock_Config+0xe8>)
 8001336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001338:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800133c:	607b      	str	r3, [r7, #4]
 800133e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001340:	2300      	movs	r3, #0
 8001342:	603b      	str	r3, [r7, #0]
 8001344:	4b25      	ldr	r3, [pc, #148]	; (80013dc <SystemClock_Config+0xec>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800134c:	4a23      	ldr	r2, [pc, #140]	; (80013dc <SystemClock_Config+0xec>)
 800134e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001352:	6013      	str	r3, [r2, #0]
 8001354:	4b21      	ldr	r3, [pc, #132]	; (80013dc <SystemClock_Config+0xec>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800135c:	603b      	str	r3, [r7, #0]
 800135e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001360:	230a      	movs	r3, #10
 8001362:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001364:	2301      	movs	r3, #1
 8001366:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001368:	2310      	movs	r3, #16
 800136a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800136c:	2301      	movs	r3, #1
 800136e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001370:	2300      	movs	r3, #0
 8001372:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001374:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001378:	4618      	mov	r0, r3
 800137a:	f001 fd8f 	bl	8002e9c <HAL_RCC_OscConfig>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001384:	f000 f82c 	bl	80013e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001388:	230f      	movs	r3, #15
 800138a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800138c:	2300      	movs	r3, #0
 800138e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001390:	2300      	movs	r3, #0
 8001392:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001394:	2300      	movs	r3, #0
 8001396:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001398:	2300      	movs	r3, #0
 800139a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800139c:	f107 031c 	add.w	r3, r7, #28
 80013a0:	2100      	movs	r1, #0
 80013a2:	4618      	mov	r0, r3
 80013a4:	f001 ffe8 	bl	8003378 <HAL_RCC_ClockConfig>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80013ae:	f000 f817 	bl	80013e0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80013b2:	2302      	movs	r3, #2
 80013b4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80013b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013ba:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013bc:	f107 0308 	add.w	r3, r7, #8
 80013c0:	4618      	mov	r0, r3
 80013c2:	f002 f9b9 	bl	8003738 <HAL_RCCEx_PeriphCLKConfig>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 80013cc:	f000 f808 	bl	80013e0 <Error_Handler>
  }
}
 80013d0:	bf00      	nop
 80013d2:	3760      	adds	r7, #96	; 0x60
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40023800 	.word	0x40023800
 80013dc:	40007000 	.word	0x40007000

080013e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e4:	b672      	cpsid	i
}
 80013e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013e8:	e7fe      	b.n	80013e8 <Error_Handler+0x8>
	...

080013ec <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b090      	sub	sp, #64	; 0x40
 80013f0:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 80013f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]
 80013fc:	609a      	str	r2, [r3, #8]
 80013fe:	60da      	str	r2, [r3, #12]
 8001400:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001402:	2300      	movs	r3, #0
 8001404:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001406:	463b      	mov	r3, r7
 8001408:	2228      	movs	r2, #40	; 0x28
 800140a:	2100      	movs	r1, #0
 800140c:	4618      	mov	r0, r3
 800140e:	f003 fd6f 	bl	8004ef0 <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001412:	4b3a      	ldr	r3, [pc, #232]	; (80014fc <MX_RTC_Init+0x110>)
 8001414:	4a3a      	ldr	r2, [pc, #232]	; (8001500 <MX_RTC_Init+0x114>)
 8001416:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001418:	4b38      	ldr	r3, [pc, #224]	; (80014fc <MX_RTC_Init+0x110>)
 800141a:	2200      	movs	r2, #0
 800141c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800141e:	4b37      	ldr	r3, [pc, #220]	; (80014fc <MX_RTC_Init+0x110>)
 8001420:	227f      	movs	r2, #127	; 0x7f
 8001422:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001424:	4b35      	ldr	r3, [pc, #212]	; (80014fc <MX_RTC_Init+0x110>)
 8001426:	22ff      	movs	r2, #255	; 0xff
 8001428:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800142a:	4b34      	ldr	r3, [pc, #208]	; (80014fc <MX_RTC_Init+0x110>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001430:	4b32      	ldr	r3, [pc, #200]	; (80014fc <MX_RTC_Init+0x110>)
 8001432:	2200      	movs	r2, #0
 8001434:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001436:	4b31      	ldr	r3, [pc, #196]	; (80014fc <MX_RTC_Init+0x110>)
 8001438:	2200      	movs	r2, #0
 800143a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800143c:	482f      	ldr	r0, [pc, #188]	; (80014fc <MX_RTC_Init+0x110>)
 800143e:	f002 fa69 	bl	8003914 <HAL_RTC_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001448:	f7ff ffca 	bl	80013e0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x23;
 800144c:	2323      	movs	r3, #35	; 0x23
 800144e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x59;
 8001452:	2359      	movs	r3, #89	; 0x59
 8001454:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x59;
 8001458:	2359      	movs	r3, #89	; 0x59
 800145a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800145e:	2300      	movs	r3, #0
 8001460:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001462:	2300      	movs	r3, #0
 8001464:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001466:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800146a:	2201      	movs	r2, #1
 800146c:	4619      	mov	r1, r3
 800146e:	4823      	ldr	r0, [pc, #140]	; (80014fc <MX_RTC_Init+0x110>)
 8001470:	f002 fae1 	bl	8003a36 <HAL_RTC_SetTime>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_RTC_Init+0x92>
  {
    Error_Handler();
 800147a:	f7ff ffb1 	bl	80013e0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800147e:	2301      	movs	r3, #1
 8001480:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8001484:	2301      	movs	r3, #1
 8001486:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 800148a:	2301      	movs	r3, #1
 800148c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8001490:	2300      	movs	r3, #0
 8001492:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001496:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800149a:	2201      	movs	r2, #1
 800149c:	4619      	mov	r1, r3
 800149e:	4817      	ldr	r0, [pc, #92]	; (80014fc <MX_RTC_Init+0x110>)
 80014a0:	f002 fb86 	bl	8003bb0 <HAL_RTC_SetDate>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 80014aa:	f7ff ff99 	bl	80013e0 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x10;
 80014b6:	2310      	movs	r3, #16
 80014b8:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80014c2:	2300      	movs	r3, #0
 80014c4:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80014c6:	2300      	movs	r3, #0
 80014c8:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80014ce:	2300      	movs	r3, #0
 80014d0:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80014d2:	2301      	movs	r3, #1
 80014d4:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80014d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80014de:	463b      	mov	r3, r7
 80014e0:	2201      	movs	r2, #1
 80014e2:	4619      	mov	r1, r3
 80014e4:	4805      	ldr	r0, [pc, #20]	; (80014fc <MX_RTC_Init+0x110>)
 80014e6:	f002 fc0a 	bl	8003cfe <HAL_RTC_SetAlarm>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 80014f0:	f7ff ff76 	bl	80013e0 <Error_Handler>
//  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_CK_SPRE_17BITS) != HAL_OK)
//  {
//    Error_Handler();
//  }

}
 80014f4:	bf00      	nop
 80014f6:	3740      	adds	r7, #64	; 0x40
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	2000024c 	.word	0x2000024c
 8001500:	40002800 	.word	0x40002800

08001504 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a08      	ldr	r2, [pc, #32]	; (8001534 <HAL_RTC_MspInit+0x30>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d10a      	bne.n	800152c <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001516:	4b08      	ldr	r3, [pc, #32]	; (8001538 <HAL_RTC_MspInit+0x34>)
 8001518:	2201      	movs	r2, #1
 800151a:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800151c:	2200      	movs	r2, #0
 800151e:	2100      	movs	r1, #0
 8001520:	2003      	movs	r0, #3
 8001522:	f000 fb2c 	bl	8001b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8001526:	2003      	movs	r0, #3
 8001528:	f000 fb45 	bl	8001bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800152c:	bf00      	nop
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40002800 	.word	0x40002800
 8001538:	42470e3c 	.word	0x42470e3c

0800153c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	607b      	str	r3, [r7, #4]
 8001546:	4b10      	ldr	r3, [pc, #64]	; (8001588 <HAL_MspInit+0x4c>)
 8001548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800154a:	4a0f      	ldr	r2, [pc, #60]	; (8001588 <HAL_MspInit+0x4c>)
 800154c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001550:	6453      	str	r3, [r2, #68]	; 0x44
 8001552:	4b0d      	ldr	r3, [pc, #52]	; (8001588 <HAL_MspInit+0x4c>)
 8001554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001556:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800155a:	607b      	str	r3, [r7, #4]
 800155c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	603b      	str	r3, [r7, #0]
 8001562:	4b09      	ldr	r3, [pc, #36]	; (8001588 <HAL_MspInit+0x4c>)
 8001564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001566:	4a08      	ldr	r2, [pc, #32]	; (8001588 <HAL_MspInit+0x4c>)
 8001568:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800156c:	6413      	str	r3, [r2, #64]	; 0x40
 800156e:	4b06      	ldr	r3, [pc, #24]	; (8001588 <HAL_MspInit+0x4c>)
 8001570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001576:	603b      	str	r3, [r7, #0]
 8001578:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800157a:	bf00      	nop
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	40023800 	.word	0x40023800

0800158c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001590:	e7fe      	b.n	8001590 <NMI_Handler+0x4>

08001592 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001596:	e7fe      	b.n	8001596 <HardFault_Handler+0x4>

08001598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800159c:	e7fe      	b.n	800159c <MemManage_Handler+0x4>

0800159e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800159e:	b480      	push	{r7}
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a2:	e7fe      	b.n	80015a2 <BusFault_Handler+0x4>

080015a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a8:	e7fe      	b.n	80015a8 <UsageFault_Handler+0x4>

080015aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015c6:	b480      	push	{r7}
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ca:	bf00      	nop
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015d8:	f000 f9d6 	bl	8001988 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015dc:	bf00      	nop
 80015de:	bd80      	pop	{r7, pc}

080015e0 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80015e4:	4802      	ldr	r0, [pc, #8]	; (80015f0 <RTC_WKUP_IRQHandler+0x10>)
 80015e6:	f002 fe2d 	bl	8004244 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	2000024c 	.word	0x2000024c

080015f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
	return 1;
 80015f8:	2301      	movs	r3, #1
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <_kill>:

int _kill(int pid, int sig)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800160e:	f003 fc45 	bl	8004e9c <__errno>
 8001612:	4603      	mov	r3, r0
 8001614:	2216      	movs	r2, #22
 8001616:	601a      	str	r2, [r3, #0]
	return -1;
 8001618:	f04f 33ff 	mov.w	r3, #4294967295
}
 800161c:	4618      	mov	r0, r3
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <_exit>:

void _exit (int status)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800162c:	f04f 31ff 	mov.w	r1, #4294967295
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f7ff ffe7 	bl	8001604 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001636:	e7fe      	b.n	8001636 <_exit+0x12>

08001638 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	e00a      	b.n	8001660 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800164a:	f3af 8000 	nop.w
 800164e:	4601      	mov	r1, r0
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	1c5a      	adds	r2, r3, #1
 8001654:	60ba      	str	r2, [r7, #8]
 8001656:	b2ca      	uxtb	r2, r1
 8001658:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	3301      	adds	r3, #1
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	697a      	ldr	r2, [r7, #20]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	429a      	cmp	r2, r3
 8001666:	dbf0      	blt.n	800164a <_read+0x12>
	}

return len;
 8001668:	687b      	ldr	r3, [r7, #4]
}
 800166a:	4618      	mov	r0, r3
 800166c:	3718      	adds	r7, #24
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b086      	sub	sp, #24
 8001676:	af00      	add	r7, sp, #0
 8001678:	60f8      	str	r0, [r7, #12]
 800167a:	60b9      	str	r1, [r7, #8]
 800167c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800167e:	2300      	movs	r3, #0
 8001680:	617b      	str	r3, [r7, #20]
 8001682:	e009      	b.n	8001698 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	1c5a      	adds	r2, r3, #1
 8001688:	60ba      	str	r2, [r7, #8]
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	4618      	mov	r0, r3
 800168e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	3301      	adds	r3, #1
 8001696:	617b      	str	r3, [r7, #20]
 8001698:	697a      	ldr	r2, [r7, #20]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	429a      	cmp	r2, r3
 800169e:	dbf1      	blt.n	8001684 <_write+0x12>
	}
	return len;
 80016a0:	687b      	ldr	r3, [r7, #4]
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3718      	adds	r7, #24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <_close>:

int _close(int file)
{
 80016aa:	b480      	push	{r7}
 80016ac:	b083      	sub	sp, #12
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
	return -1;
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
 80016ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016d2:	605a      	str	r2, [r3, #4]
	return 0;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr

080016e2 <_isatty>:

int _isatty(int file)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
	return 1;
 80016ea:	2301      	movs	r3, #1
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	60b9      	str	r1, [r7, #8]
 8001702:	607a      	str	r2, [r7, #4]
	return 0;
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3714      	adds	r7, #20
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
	...

08001714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800171c:	4a14      	ldr	r2, [pc, #80]	; (8001770 <_sbrk+0x5c>)
 800171e:	4b15      	ldr	r3, [pc, #84]	; (8001774 <_sbrk+0x60>)
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001728:	4b13      	ldr	r3, [pc, #76]	; (8001778 <_sbrk+0x64>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d102      	bne.n	8001736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001730:	4b11      	ldr	r3, [pc, #68]	; (8001778 <_sbrk+0x64>)
 8001732:	4a12      	ldr	r2, [pc, #72]	; (800177c <_sbrk+0x68>)
 8001734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001736:	4b10      	ldr	r3, [pc, #64]	; (8001778 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	429a      	cmp	r2, r3
 8001742:	d207      	bcs.n	8001754 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001744:	f003 fbaa 	bl	8004e9c <__errno>
 8001748:	4603      	mov	r3, r0
 800174a:	220c      	movs	r2, #12
 800174c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800174e:	f04f 33ff 	mov.w	r3, #4294967295
 8001752:	e009      	b.n	8001768 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001754:	4b08      	ldr	r3, [pc, #32]	; (8001778 <_sbrk+0x64>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800175a:	4b07      	ldr	r3, [pc, #28]	; (8001778 <_sbrk+0x64>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4413      	add	r3, r2
 8001762:	4a05      	ldr	r2, [pc, #20]	; (8001778 <_sbrk+0x64>)
 8001764:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001766:	68fb      	ldr	r3, [r7, #12]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20018000 	.word	0x20018000
 8001774:	00000400 	.word	0x00000400
 8001778:	2000026c 	.word	0x2000026c
 800177c:	200002c8 	.word	0x200002c8

08001780 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001784:	4b08      	ldr	r3, [pc, #32]	; (80017a8 <SystemInit+0x28>)
 8001786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800178a:	4a07      	ldr	r2, [pc, #28]	; (80017a8 <SystemInit+0x28>)
 800178c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001790:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001794:	4b04      	ldr	r3, [pc, #16]	; (80017a8 <SystemInit+0x28>)
 8001796:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800179a:	609a      	str	r2, [r3, #8]
#endif
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80017b0:	4b11      	ldr	r3, [pc, #68]	; (80017f8 <MX_USART2_UART_Init+0x4c>)
 80017b2:	4a12      	ldr	r2, [pc, #72]	; (80017fc <MX_USART2_UART_Init+0x50>)
 80017b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017b6:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <MX_USART2_UART_Init+0x4c>)
 80017b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017be:	4b0e      	ldr	r3, [pc, #56]	; (80017f8 <MX_USART2_UART_Init+0x4c>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017c4:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <MX_USART2_UART_Init+0x4c>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017ca:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <MX_USART2_UART_Init+0x4c>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017d0:	4b09      	ldr	r3, [pc, #36]	; (80017f8 <MX_USART2_UART_Init+0x4c>)
 80017d2:	220c      	movs	r2, #12
 80017d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017d6:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <MX_USART2_UART_Init+0x4c>)
 80017d8:	2200      	movs	r2, #0
 80017da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017dc:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <MX_USART2_UART_Init+0x4c>)
 80017de:	2200      	movs	r2, #0
 80017e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017e2:	4805      	ldr	r0, [pc, #20]	; (80017f8 <MX_USART2_UART_Init+0x4c>)
 80017e4:	f002 fd5c 	bl	80042a0 <HAL_UART_Init>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017ee:	f7ff fdf7 	bl	80013e0 <Error_Handler>
  }

}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20000270 	.word	0x20000270
 80017fc:	40004400 	.word	0x40004400

08001800 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b08a      	sub	sp, #40	; 0x28
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001808:	f107 0314 	add.w	r3, r7, #20
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a19      	ldr	r2, [pc, #100]	; (8001884 <HAL_UART_MspInit+0x84>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d12b      	bne.n	800187a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	613b      	str	r3, [r7, #16]
 8001826:	4b18      	ldr	r3, [pc, #96]	; (8001888 <HAL_UART_MspInit+0x88>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182a:	4a17      	ldr	r2, [pc, #92]	; (8001888 <HAL_UART_MspInit+0x88>)
 800182c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001830:	6413      	str	r3, [r2, #64]	; 0x40
 8001832:	4b15      	ldr	r3, [pc, #84]	; (8001888 <HAL_UART_MspInit+0x88>)
 8001834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800183a:	613b      	str	r3, [r7, #16]
 800183c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	4b11      	ldr	r3, [pc, #68]	; (8001888 <HAL_UART_MspInit+0x88>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	4a10      	ldr	r2, [pc, #64]	; (8001888 <HAL_UART_MspInit+0x88>)
 8001848:	f043 0301 	orr.w	r3, r3, #1
 800184c:	6313      	str	r3, [r2, #48]	; 0x30
 800184e:	4b0e      	ldr	r3, [pc, #56]	; (8001888 <HAL_UART_MspInit+0x88>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800185a:	230c      	movs	r3, #12
 800185c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185e:	2302      	movs	r3, #2
 8001860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001866:	2303      	movs	r3, #3
 8001868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800186a:	2307      	movs	r3, #7
 800186c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186e:	f107 0314 	add.w	r3, r7, #20
 8001872:	4619      	mov	r1, r3
 8001874:	4805      	ldr	r0, [pc, #20]	; (800188c <HAL_UART_MspInit+0x8c>)
 8001876:	f000 f9b9 	bl	8001bec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800187a:	bf00      	nop
 800187c:	3728      	adds	r7, #40	; 0x28
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	40004400 	.word	0x40004400
 8001888:	40023800 	.word	0x40023800
 800188c:	40020000 	.word	0x40020000

08001890 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001890:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018c8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001894:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001896:	e003      	b.n	80018a0 <LoopCopyDataInit>

08001898 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001898:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800189a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800189c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800189e:	3104      	adds	r1, #4

080018a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80018a0:	480b      	ldr	r0, [pc, #44]	; (80018d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80018a2:	4b0c      	ldr	r3, [pc, #48]	; (80018d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80018a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80018a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80018a8:	d3f6      	bcc.n	8001898 <CopyDataInit>
  ldr  r2, =_sbss
 80018aa:	4a0b      	ldr	r2, [pc, #44]	; (80018d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80018ac:	e002      	b.n	80018b4 <LoopFillZerobss>

080018ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80018ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80018b0:	f842 3b04 	str.w	r3, [r2], #4

080018b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80018b4:	4b09      	ldr	r3, [pc, #36]	; (80018dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80018b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80018b8:	d3f9      	bcc.n	80018ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80018ba:	f7ff ff61 	bl	8001780 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018be:	f003 faf3 	bl	8004ea8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018c2:	f7ff fb99 	bl	8000ff8 <main>
  bx  lr    
 80018c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80018c8:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80018cc:	0800818c 	.word	0x0800818c
  ldr  r0, =_sdata
 80018d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80018d4:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80018d8:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 80018dc:	200002c4 	.word	0x200002c4

080018e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018e0:	e7fe      	b.n	80018e0 <ADC_IRQHandler>
	...

080018e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018e8:	4b0e      	ldr	r3, [pc, #56]	; (8001924 <HAL_Init+0x40>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a0d      	ldr	r2, [pc, #52]	; (8001924 <HAL_Init+0x40>)
 80018ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018f4:	4b0b      	ldr	r3, [pc, #44]	; (8001924 <HAL_Init+0x40>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a0a      	ldr	r2, [pc, #40]	; (8001924 <HAL_Init+0x40>)
 80018fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001900:	4b08      	ldr	r3, [pc, #32]	; (8001924 <HAL_Init+0x40>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a07      	ldr	r2, [pc, #28]	; (8001924 <HAL_Init+0x40>)
 8001906:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800190a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800190c:	2003      	movs	r0, #3
 800190e:	f000 f92b 	bl	8001b68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001912:	2000      	movs	r0, #0
 8001914:	f000 f808 	bl	8001928 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001918:	f7ff fe10 	bl	800153c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40023c00 	.word	0x40023c00

08001928 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001930:	4b12      	ldr	r3, [pc, #72]	; (800197c <HAL_InitTick+0x54>)
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	4b12      	ldr	r3, [pc, #72]	; (8001980 <HAL_InitTick+0x58>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	4619      	mov	r1, r3
 800193a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800193e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001942:	fbb2 f3f3 	udiv	r3, r2, r3
 8001946:	4618      	mov	r0, r3
 8001948:	f000 f943 	bl	8001bd2 <HAL_SYSTICK_Config>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e00e      	b.n	8001974 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b0f      	cmp	r3, #15
 800195a:	d80a      	bhi.n	8001972 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800195c:	2200      	movs	r2, #0
 800195e:	6879      	ldr	r1, [r7, #4]
 8001960:	f04f 30ff 	mov.w	r0, #4294967295
 8001964:	f000 f90b 	bl	8001b7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001968:	4a06      	ldr	r2, [pc, #24]	; (8001984 <HAL_InitTick+0x5c>)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800196e:	2300      	movs	r3, #0
 8001970:	e000      	b.n	8001974 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
}
 8001974:	4618      	mov	r0, r3
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	20000000 	.word	0x20000000
 8001980:	20000008 	.word	0x20000008
 8001984:	20000004 	.word	0x20000004

08001988 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800198c:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <HAL_IncTick+0x20>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	461a      	mov	r2, r3
 8001992:	4b06      	ldr	r3, [pc, #24]	; (80019ac <HAL_IncTick+0x24>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4413      	add	r3, r2
 8001998:	4a04      	ldr	r2, [pc, #16]	; (80019ac <HAL_IncTick+0x24>)
 800199a:	6013      	str	r3, [r2, #0]
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	20000008 	.word	0x20000008
 80019ac:	200002b0 	.word	0x200002b0

080019b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return uwTick;
 80019b4:	4b03      	ldr	r3, [pc, #12]	; (80019c4 <HAL_GetTick+0x14>)
 80019b6:	681b      	ldr	r3, [r3, #0]
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	200002b0 	.word	0x200002b0

080019c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019d8:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <__NVIC_SetPriorityGrouping+0x44>)
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019e4:	4013      	ands	r3, r2
 80019e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019fa:	4a04      	ldr	r2, [pc, #16]	; (8001a0c <__NVIC_SetPriorityGrouping+0x44>)
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	60d3      	str	r3, [r2, #12]
}
 8001a00:	bf00      	nop
 8001a02:	3714      	adds	r7, #20
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000ed00 	.word	0xe000ed00

08001a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a14:	4b04      	ldr	r3, [pc, #16]	; (8001a28 <__NVIC_GetPriorityGrouping+0x18>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	0a1b      	lsrs	r3, r3, #8
 8001a1a:	f003 0307 	and.w	r3, r3, #7
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	e000ed00 	.word	0xe000ed00

08001a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	db0b      	blt.n	8001a56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a3e:	79fb      	ldrb	r3, [r7, #7]
 8001a40:	f003 021f 	and.w	r2, r3, #31
 8001a44:	4907      	ldr	r1, [pc, #28]	; (8001a64 <__NVIC_EnableIRQ+0x38>)
 8001a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4a:	095b      	lsrs	r3, r3, #5
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a56:	bf00      	nop
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	e000e100 	.word	0xe000e100

08001a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	6039      	str	r1, [r7, #0]
 8001a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	db0a      	blt.n	8001a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	490c      	ldr	r1, [pc, #48]	; (8001ab4 <__NVIC_SetPriority+0x4c>)
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	0112      	lsls	r2, r2, #4
 8001a88:	b2d2      	uxtb	r2, r2
 8001a8a:	440b      	add	r3, r1
 8001a8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a90:	e00a      	b.n	8001aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4908      	ldr	r1, [pc, #32]	; (8001ab8 <__NVIC_SetPriority+0x50>)
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	f003 030f 	and.w	r3, r3, #15
 8001a9e:	3b04      	subs	r3, #4
 8001aa0:	0112      	lsls	r2, r2, #4
 8001aa2:	b2d2      	uxtb	r2, r2
 8001aa4:	440b      	add	r3, r1
 8001aa6:	761a      	strb	r2, [r3, #24]
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000e100 	.word	0xe000e100
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b089      	sub	sp, #36	; 0x24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	f1c3 0307 	rsb	r3, r3, #7
 8001ad6:	2b04      	cmp	r3, #4
 8001ad8:	bf28      	it	cs
 8001ada:	2304      	movcs	r3, #4
 8001adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	3304      	adds	r3, #4
 8001ae2:	2b06      	cmp	r3, #6
 8001ae4:	d902      	bls.n	8001aec <NVIC_EncodePriority+0x30>
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	3b03      	subs	r3, #3
 8001aea:	e000      	b.n	8001aee <NVIC_EncodePriority+0x32>
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af0:	f04f 32ff 	mov.w	r2, #4294967295
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43da      	mvns	r2, r3
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	401a      	ands	r2, r3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b04:	f04f 31ff 	mov.w	r1, #4294967295
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0e:	43d9      	mvns	r1, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b14:	4313      	orrs	r3, r2
         );
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3724      	adds	r7, #36	; 0x24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
	...

08001b24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b34:	d301      	bcc.n	8001b3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b36:	2301      	movs	r3, #1
 8001b38:	e00f      	b.n	8001b5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	; (8001b64 <SysTick_Config+0x40>)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b42:	210f      	movs	r1, #15
 8001b44:	f04f 30ff 	mov.w	r0, #4294967295
 8001b48:	f7ff ff8e 	bl	8001a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b4c:	4b05      	ldr	r3, [pc, #20]	; (8001b64 <SysTick_Config+0x40>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b52:	4b04      	ldr	r3, [pc, #16]	; (8001b64 <SysTick_Config+0x40>)
 8001b54:	2207      	movs	r2, #7
 8001b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	e000e010 	.word	0xe000e010

08001b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f7ff ff29 	bl	80019c8 <__NVIC_SetPriorityGrouping>
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b086      	sub	sp, #24
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	4603      	mov	r3, r0
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
 8001b8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b90:	f7ff ff3e 	bl	8001a10 <__NVIC_GetPriorityGrouping>
 8001b94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	68b9      	ldr	r1, [r7, #8]
 8001b9a:	6978      	ldr	r0, [r7, #20]
 8001b9c:	f7ff ff8e 	bl	8001abc <NVIC_EncodePriority>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ba6:	4611      	mov	r1, r2
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff5d 	bl	8001a68 <__NVIC_SetPriority>
}
 8001bae:	bf00      	nop
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff ff31 	bl	8001a2c <__NVIC_EnableIRQ>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b082      	sub	sp, #8
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f7ff ffa2 	bl	8001b24 <SysTick_Config>
 8001be0:	4603      	mov	r3, r0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b089      	sub	sp, #36	; 0x24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c02:	2300      	movs	r3, #0
 8001c04:	61fb      	str	r3, [r7, #28]
 8001c06:	e159      	b.n	8001ebc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c08:	2201      	movs	r2, #1
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	697a      	ldr	r2, [r7, #20]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c1c:	693a      	ldr	r2, [r7, #16]
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	f040 8148 	bne.w	8001eb6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d00b      	beq.n	8001c46 <HAL_GPIO_Init+0x5a>
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d007      	beq.n	8001c46 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c3a:	2b11      	cmp	r3, #17
 8001c3c:	d003      	beq.n	8001c46 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	2b12      	cmp	r3, #18
 8001c44:	d130      	bne.n	8001ca8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	2203      	movs	r2, #3
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	43db      	mvns	r3, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	68da      	ldr	r2, [r3, #12]
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	fa02 f303 	lsl.w	r3, r2, r3
 8001c84:	43db      	mvns	r3, r3
 8001c86:	69ba      	ldr	r2, [r7, #24]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	091b      	lsrs	r3, r3, #4
 8001c92:	f003 0201 	and.w	r2, r3, #1
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	2203      	movs	r2, #3
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	689a      	ldr	r2, [r3, #8]
 8001cc4:	69fb      	ldr	r3, [r7, #28]
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d003      	beq.n	8001ce8 <HAL_GPIO_Init+0xfc>
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	2b12      	cmp	r3, #18
 8001ce6:	d123      	bne.n	8001d30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	08da      	lsrs	r2, r3, #3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	3208      	adds	r2, #8
 8001cf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	f003 0307 	and.w	r3, r3, #7
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	220f      	movs	r2, #15
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	43db      	mvns	r3, r3
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	691a      	ldr	r2, [r3, #16]
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	f003 0307 	and.w	r3, r3, #7
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	08da      	lsrs	r2, r3, #3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	3208      	adds	r2, #8
 8001d2a:	69b9      	ldr	r1, [r7, #24]
 8001d2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	2203      	movs	r2, #3
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	43db      	mvns	r3, r3
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	4013      	ands	r3, r2
 8001d46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f003 0203 	and.w	r2, r3, #3
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	f000 80a2 	beq.w	8001eb6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	60fb      	str	r3, [r7, #12]
 8001d76:	4b57      	ldr	r3, [pc, #348]	; (8001ed4 <HAL_GPIO_Init+0x2e8>)
 8001d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7a:	4a56      	ldr	r2, [pc, #344]	; (8001ed4 <HAL_GPIO_Init+0x2e8>)
 8001d7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d80:	6453      	str	r3, [r2, #68]	; 0x44
 8001d82:	4b54      	ldr	r3, [pc, #336]	; (8001ed4 <HAL_GPIO_Init+0x2e8>)
 8001d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d8e:	4a52      	ldr	r2, [pc, #328]	; (8001ed8 <HAL_GPIO_Init+0x2ec>)
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	089b      	lsrs	r3, r3, #2
 8001d94:	3302      	adds	r3, #2
 8001d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	f003 0303 	and.w	r3, r3, #3
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	220f      	movs	r2, #15
 8001da6:	fa02 f303 	lsl.w	r3, r2, r3
 8001daa:	43db      	mvns	r3, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4013      	ands	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4a49      	ldr	r2, [pc, #292]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d019      	beq.n	8001dee <HAL_GPIO_Init+0x202>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a48      	ldr	r2, [pc, #288]	; (8001ee0 <HAL_GPIO_Init+0x2f4>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d013      	beq.n	8001dea <HAL_GPIO_Init+0x1fe>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a47      	ldr	r2, [pc, #284]	; (8001ee4 <HAL_GPIO_Init+0x2f8>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d00d      	beq.n	8001de6 <HAL_GPIO_Init+0x1fa>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a46      	ldr	r2, [pc, #280]	; (8001ee8 <HAL_GPIO_Init+0x2fc>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d007      	beq.n	8001de2 <HAL_GPIO_Init+0x1f6>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a45      	ldr	r2, [pc, #276]	; (8001eec <HAL_GPIO_Init+0x300>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d101      	bne.n	8001dde <HAL_GPIO_Init+0x1f2>
 8001dda:	2304      	movs	r3, #4
 8001ddc:	e008      	b.n	8001df0 <HAL_GPIO_Init+0x204>
 8001dde:	2307      	movs	r3, #7
 8001de0:	e006      	b.n	8001df0 <HAL_GPIO_Init+0x204>
 8001de2:	2303      	movs	r3, #3
 8001de4:	e004      	b.n	8001df0 <HAL_GPIO_Init+0x204>
 8001de6:	2302      	movs	r3, #2
 8001de8:	e002      	b.n	8001df0 <HAL_GPIO_Init+0x204>
 8001dea:	2301      	movs	r3, #1
 8001dec:	e000      	b.n	8001df0 <HAL_GPIO_Init+0x204>
 8001dee:	2300      	movs	r3, #0
 8001df0:	69fa      	ldr	r2, [r7, #28]
 8001df2:	f002 0203 	and.w	r2, r2, #3
 8001df6:	0092      	lsls	r2, r2, #2
 8001df8:	4093      	lsls	r3, r2
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e00:	4935      	ldr	r1, [pc, #212]	; (8001ed8 <HAL_GPIO_Init+0x2ec>)
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	089b      	lsrs	r3, r3, #2
 8001e06:	3302      	adds	r3, #2
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e0e:	4b38      	ldr	r3, [pc, #224]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	43db      	mvns	r3, r3
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d003      	beq.n	8001e32 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e32:	4a2f      	ldr	r2, [pc, #188]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001e38:	4b2d      	ldr	r3, [pc, #180]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	43db      	mvns	r3, r3
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	4013      	ands	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d003      	beq.n	8001e5c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e5c:	4a24      	ldr	r2, [pc, #144]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e62:	4b23      	ldr	r3, [pc, #140]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	43db      	mvns	r3, r3
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d003      	beq.n	8001e86 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e86:	4a1a      	ldr	r2, [pc, #104]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e8c:	4b18      	ldr	r3, [pc, #96]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	43db      	mvns	r3, r3
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001eb0:	4a0f      	ldr	r2, [pc, #60]	; (8001ef0 <HAL_GPIO_Init+0x304>)
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	3301      	adds	r3, #1
 8001eba:	61fb      	str	r3, [r7, #28]
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	2b0f      	cmp	r3, #15
 8001ec0:	f67f aea2 	bls.w	8001c08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ec4:	bf00      	nop
 8001ec6:	bf00      	nop
 8001ec8:	3724      	adds	r7, #36	; 0x24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	40023800 	.word	0x40023800
 8001ed8:	40013800 	.word	0x40013800
 8001edc:	40020000 	.word	0x40020000
 8001ee0:	40020400 	.word	0x40020400
 8001ee4:	40020800 	.word	0x40020800
 8001ee8:	40020c00 	.word	0x40020c00
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	40013c00 	.word	0x40013c00

08001ef4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e12b      	b.n	800215e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d106      	bne.n	8001f20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7ff f824 	bl	8000f68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2224      	movs	r2, #36	; 0x24
 8001f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f022 0201 	bic.w	r2, r2, #1
 8001f36:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f56:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f58:	f001 fbc6 	bl	80036e8 <HAL_RCC_GetPCLK1Freq>
 8001f5c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	4a81      	ldr	r2, [pc, #516]	; (8002168 <HAL_I2C_Init+0x274>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d807      	bhi.n	8001f78 <HAL_I2C_Init+0x84>
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	4a80      	ldr	r2, [pc, #512]	; (800216c <HAL_I2C_Init+0x278>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	bf94      	ite	ls
 8001f70:	2301      	movls	r3, #1
 8001f72:	2300      	movhi	r3, #0
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	e006      	b.n	8001f86 <HAL_I2C_Init+0x92>
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	4a7d      	ldr	r2, [pc, #500]	; (8002170 <HAL_I2C_Init+0x27c>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	bf94      	ite	ls
 8001f80:	2301      	movls	r3, #1
 8001f82:	2300      	movhi	r3, #0
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e0e7      	b.n	800215e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	4a78      	ldr	r2, [pc, #480]	; (8002174 <HAL_I2C_Init+0x280>)
 8001f92:	fba2 2303 	umull	r2, r3, r2, r3
 8001f96:	0c9b      	lsrs	r3, r3, #18
 8001f98:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	68ba      	ldr	r2, [r7, #8]
 8001faa:	430a      	orrs	r2, r1
 8001fac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	6a1b      	ldr	r3, [r3, #32]
 8001fb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	4a6a      	ldr	r2, [pc, #424]	; (8002168 <HAL_I2C_Init+0x274>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d802      	bhi.n	8001fc8 <HAL_I2C_Init+0xd4>
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	e009      	b.n	8001fdc <HAL_I2C_Init+0xe8>
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001fce:	fb02 f303 	mul.w	r3, r2, r3
 8001fd2:	4a69      	ldr	r2, [pc, #420]	; (8002178 <HAL_I2C_Init+0x284>)
 8001fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd8:	099b      	lsrs	r3, r3, #6
 8001fda:	3301      	adds	r3, #1
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	6812      	ldr	r2, [r2, #0]
 8001fe0:	430b      	orrs	r3, r1
 8001fe2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001fee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	495c      	ldr	r1, [pc, #368]	; (8002168 <HAL_I2C_Init+0x274>)
 8001ff8:	428b      	cmp	r3, r1
 8001ffa:	d819      	bhi.n	8002030 <HAL_I2C_Init+0x13c>
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	1e59      	subs	r1, r3, #1
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	fbb1 f3f3 	udiv	r3, r1, r3
 800200a:	1c59      	adds	r1, r3, #1
 800200c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002010:	400b      	ands	r3, r1
 8002012:	2b00      	cmp	r3, #0
 8002014:	d00a      	beq.n	800202c <HAL_I2C_Init+0x138>
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	1e59      	subs	r1, r3, #1
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	fbb1 f3f3 	udiv	r3, r1, r3
 8002024:	3301      	adds	r3, #1
 8002026:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800202a:	e051      	b.n	80020d0 <HAL_I2C_Init+0x1dc>
 800202c:	2304      	movs	r3, #4
 800202e:	e04f      	b.n	80020d0 <HAL_I2C_Init+0x1dc>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d111      	bne.n	800205c <HAL_I2C_Init+0x168>
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	1e58      	subs	r0, r3, #1
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6859      	ldr	r1, [r3, #4]
 8002040:	460b      	mov	r3, r1
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	440b      	add	r3, r1
 8002046:	fbb0 f3f3 	udiv	r3, r0, r3
 800204a:	3301      	adds	r3, #1
 800204c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002050:	2b00      	cmp	r3, #0
 8002052:	bf0c      	ite	eq
 8002054:	2301      	moveq	r3, #1
 8002056:	2300      	movne	r3, #0
 8002058:	b2db      	uxtb	r3, r3
 800205a:	e012      	b.n	8002082 <HAL_I2C_Init+0x18e>
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	1e58      	subs	r0, r3, #1
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6859      	ldr	r1, [r3, #4]
 8002064:	460b      	mov	r3, r1
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	440b      	add	r3, r1
 800206a:	0099      	lsls	r1, r3, #2
 800206c:	440b      	add	r3, r1
 800206e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002072:	3301      	adds	r3, #1
 8002074:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002078:	2b00      	cmp	r3, #0
 800207a:	bf0c      	ite	eq
 800207c:	2301      	moveq	r3, #1
 800207e:	2300      	movne	r3, #0
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <HAL_I2C_Init+0x196>
 8002086:	2301      	movs	r3, #1
 8002088:	e022      	b.n	80020d0 <HAL_I2C_Init+0x1dc>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d10e      	bne.n	80020b0 <HAL_I2C_Init+0x1bc>
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	1e58      	subs	r0, r3, #1
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6859      	ldr	r1, [r3, #4]
 800209a:	460b      	mov	r3, r1
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	440b      	add	r3, r1
 80020a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80020a4:	3301      	adds	r3, #1
 80020a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020ae:	e00f      	b.n	80020d0 <HAL_I2C_Init+0x1dc>
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	1e58      	subs	r0, r3, #1
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6859      	ldr	r1, [r3, #4]
 80020b8:	460b      	mov	r3, r1
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	440b      	add	r3, r1
 80020be:	0099      	lsls	r1, r3, #2
 80020c0:	440b      	add	r3, r1
 80020c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80020c6:	3301      	adds	r3, #1
 80020c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020d0:	6879      	ldr	r1, [r7, #4]
 80020d2:	6809      	ldr	r1, [r1, #0]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	69da      	ldr	r2, [r3, #28]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a1b      	ldr	r3, [r3, #32]
 80020ea:	431a      	orrs	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	430a      	orrs	r2, r1
 80020f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80020fe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	6911      	ldr	r1, [r2, #16]
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	68d2      	ldr	r2, [r2, #12]
 800210a:	4311      	orrs	r1, r2
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	6812      	ldr	r2, [r2, #0]
 8002110:	430b      	orrs	r3, r1
 8002112:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	695a      	ldr	r2, [r3, #20]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	699b      	ldr	r3, [r3, #24]
 8002126:	431a      	orrs	r2, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	430a      	orrs	r2, r1
 800212e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f042 0201 	orr.w	r2, r2, #1
 800213e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2220      	movs	r2, #32
 800214a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	3710      	adds	r7, #16
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	000186a0 	.word	0x000186a0
 800216c:	001e847f 	.word	0x001e847f
 8002170:	003d08ff 	.word	0x003d08ff
 8002174:	431bde83 	.word	0x431bde83
 8002178:	10624dd3 	.word	0x10624dd3

0800217c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b088      	sub	sp, #32
 8002180:	af02      	add	r7, sp, #8
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	607a      	str	r2, [r7, #4]
 8002186:	461a      	mov	r2, r3
 8002188:	460b      	mov	r3, r1
 800218a:	817b      	strh	r3, [r7, #10]
 800218c:	4613      	mov	r3, r2
 800218e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002190:	f7ff fc0e 	bl	80019b0 <HAL_GetTick>
 8002194:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800219c:	b2db      	uxtb	r3, r3
 800219e:	2b20      	cmp	r3, #32
 80021a0:	f040 80e0 	bne.w	8002364 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	2319      	movs	r3, #25
 80021aa:	2201      	movs	r2, #1
 80021ac:	4970      	ldr	r1, [pc, #448]	; (8002370 <HAL_I2C_Master_Transmit+0x1f4>)
 80021ae:	68f8      	ldr	r0, [r7, #12]
 80021b0:	f000 fc58 	bl	8002a64 <I2C_WaitOnFlagUntilTimeout>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80021ba:	2302      	movs	r3, #2
 80021bc:	e0d3      	b.n	8002366 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d101      	bne.n	80021cc <HAL_I2C_Master_Transmit+0x50>
 80021c8:	2302      	movs	r3, #2
 80021ca:	e0cc      	b.n	8002366 <HAL_I2C_Master_Transmit+0x1ea>
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2201      	movs	r2, #1
 80021d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d007      	beq.n	80021f2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f042 0201 	orr.w	r2, r2, #1
 80021f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002200:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2221      	movs	r2, #33	; 0x21
 8002206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2210      	movs	r2, #16
 800220e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2200      	movs	r2, #0
 8002216:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	893a      	ldrh	r2, [r7, #8]
 8002222:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002228:	b29a      	uxth	r2, r3
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	4a50      	ldr	r2, [pc, #320]	; (8002374 <HAL_I2C_Master_Transmit+0x1f8>)
 8002232:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002234:	8979      	ldrh	r1, [r7, #10]
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	6a3a      	ldr	r2, [r7, #32]
 800223a:	68f8      	ldr	r0, [r7, #12]
 800223c:	f000 fac2 	bl	80027c4 <I2C_MasterRequestWrite>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e08d      	b.n	8002366 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800224a:	2300      	movs	r3, #0
 800224c:	613b      	str	r3, [r7, #16]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	695b      	ldr	r3, [r3, #20]
 8002254:	613b      	str	r3, [r7, #16]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	613b      	str	r3, [r7, #16]
 800225e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002260:	e066      	b.n	8002330 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002262:	697a      	ldr	r2, [r7, #20]
 8002264:	6a39      	ldr	r1, [r7, #32]
 8002266:	68f8      	ldr	r0, [r7, #12]
 8002268:	f000 fcd2 	bl	8002c10 <I2C_WaitOnTXEFlagUntilTimeout>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d00d      	beq.n	800228e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002276:	2b04      	cmp	r3, #4
 8002278:	d107      	bne.n	800228a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002288:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e06b      	b.n	8002366 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002292:	781a      	ldrb	r2, [r3, #0]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229e:	1c5a      	adds	r2, r3, #1
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	3b01      	subs	r3, #1
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022b6:	3b01      	subs	r3, #1
 80022b8:	b29a      	uxth	r2, r3
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	695b      	ldr	r3, [r3, #20]
 80022c4:	f003 0304 	and.w	r3, r3, #4
 80022c8:	2b04      	cmp	r3, #4
 80022ca:	d11b      	bne.n	8002304 <HAL_I2C_Master_Transmit+0x188>
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d017      	beq.n	8002304 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d8:	781a      	ldrb	r2, [r3, #0]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e4:	1c5a      	adds	r2, r3, #1
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	3b01      	subs	r3, #1
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022fc:	3b01      	subs	r3, #1
 80022fe:	b29a      	uxth	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002304:	697a      	ldr	r2, [r7, #20]
 8002306:	6a39      	ldr	r1, [r7, #32]
 8002308:	68f8      	ldr	r0, [r7, #12]
 800230a:	f000 fcc2 	bl	8002c92 <I2C_WaitOnBTFFlagUntilTimeout>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d00d      	beq.n	8002330 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002318:	2b04      	cmp	r3, #4
 800231a:	d107      	bne.n	800232c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800232a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e01a      	b.n	8002366 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002334:	2b00      	cmp	r3, #0
 8002336:	d194      	bne.n	8002262 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002346:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2220      	movs	r2, #32
 800234c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2200      	movs	r2, #0
 8002354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2200      	movs	r2, #0
 800235c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002360:	2300      	movs	r3, #0
 8002362:	e000      	b.n	8002366 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002364:	2302      	movs	r3, #2
  }
}
 8002366:	4618      	mov	r0, r3
 8002368:	3718      	adds	r7, #24
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	00100002 	.word	0x00100002
 8002374:	ffff0000 	.word	0xffff0000

08002378 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b08c      	sub	sp, #48	; 0x30
 800237c:	af02      	add	r7, sp, #8
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	607a      	str	r2, [r7, #4]
 8002382:	461a      	mov	r2, r3
 8002384:	460b      	mov	r3, r1
 8002386:	817b      	strh	r3, [r7, #10]
 8002388:	4613      	mov	r3, r2
 800238a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800238c:	f7ff fb10 	bl	80019b0 <HAL_GetTick>
 8002390:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b20      	cmp	r3, #32
 800239c:	f040 820b 	bne.w	80027b6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80023a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a2:	9300      	str	r3, [sp, #0]
 80023a4:	2319      	movs	r3, #25
 80023a6:	2201      	movs	r2, #1
 80023a8:	497c      	ldr	r1, [pc, #496]	; (800259c <HAL_I2C_Master_Receive+0x224>)
 80023aa:	68f8      	ldr	r0, [r7, #12]
 80023ac:	f000 fb5a 	bl	8002a64 <I2C_WaitOnFlagUntilTimeout>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80023b6:	2302      	movs	r3, #2
 80023b8:	e1fe      	b.n	80027b8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d101      	bne.n	80023c8 <HAL_I2C_Master_Receive+0x50>
 80023c4:	2302      	movs	r3, #2
 80023c6:	e1f7      	b.n	80027b8 <HAL_I2C_Master_Receive+0x440>
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d007      	beq.n	80023ee <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f042 0201 	orr.w	r2, r2, #1
 80023ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2222      	movs	r2, #34	; 0x22
 8002402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2210      	movs	r2, #16
 800240a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2200      	movs	r2, #0
 8002412:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	893a      	ldrh	r2, [r7, #8]
 800241e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002424:	b29a      	uxth	r2, r3
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	4a5c      	ldr	r2, [pc, #368]	; (80025a0 <HAL_I2C_Master_Receive+0x228>)
 800242e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002430:	8979      	ldrh	r1, [r7, #10]
 8002432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002434:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002436:	68f8      	ldr	r0, [r7, #12]
 8002438:	f000 fa46 	bl	80028c8 <I2C_MasterRequestRead>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e1b8      	b.n	80027b8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800244a:	2b00      	cmp	r3, #0
 800244c:	d113      	bne.n	8002476 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800244e:	2300      	movs	r3, #0
 8002450:	623b      	str	r3, [r7, #32]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	695b      	ldr	r3, [r3, #20]
 8002458:	623b      	str	r3, [r7, #32]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	623b      	str	r3, [r7, #32]
 8002462:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	e18c      	b.n	8002790 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800247a:	2b01      	cmp	r3, #1
 800247c:	d11b      	bne.n	80024b6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800248c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800248e:	2300      	movs	r3, #0
 8002490:	61fb      	str	r3, [r7, #28]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	695b      	ldr	r3, [r3, #20]
 8002498:	61fb      	str	r3, [r7, #28]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	699b      	ldr	r3, [r3, #24]
 80024a0:	61fb      	str	r3, [r7, #28]
 80024a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	e16c      	b.n	8002790 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d11b      	bne.n	80024f6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024cc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024de:	2300      	movs	r3, #0
 80024e0:	61bb      	str	r3, [r7, #24]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	695b      	ldr	r3, [r3, #20]
 80024e8:	61bb      	str	r3, [r7, #24]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	61bb      	str	r3, [r7, #24]
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	e14c      	b.n	8002790 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002504:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002506:	2300      	movs	r3, #0
 8002508:	617b      	str	r3, [r7, #20]
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	695b      	ldr	r3, [r3, #20]
 8002510:	617b      	str	r3, [r7, #20]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	617b      	str	r3, [r7, #20]
 800251a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800251c:	e138      	b.n	8002790 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002522:	2b03      	cmp	r3, #3
 8002524:	f200 80f1 	bhi.w	800270a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800252c:	2b01      	cmp	r3, #1
 800252e:	d123      	bne.n	8002578 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002532:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	f000 fbed 	bl	8002d14 <I2C_WaitOnRXNEFlagUntilTimeout>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e139      	b.n	80027b8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	691a      	ldr	r2, [r3, #16]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254e:	b2d2      	uxtb	r2, r2
 8002550:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002556:	1c5a      	adds	r2, r3, #1
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002560:	3b01      	subs	r3, #1
 8002562:	b29a      	uxth	r2, r3
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800256c:	b29b      	uxth	r3, r3
 800256e:	3b01      	subs	r3, #1
 8002570:	b29a      	uxth	r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002576:	e10b      	b.n	8002790 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800257c:	2b02      	cmp	r3, #2
 800257e:	d14e      	bne.n	800261e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002586:	2200      	movs	r2, #0
 8002588:	4906      	ldr	r1, [pc, #24]	; (80025a4 <HAL_I2C_Master_Receive+0x22c>)
 800258a:	68f8      	ldr	r0, [r7, #12]
 800258c:	f000 fa6a 	bl	8002a64 <I2C_WaitOnFlagUntilTimeout>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d008      	beq.n	80025a8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e10e      	b.n	80027b8 <HAL_I2C_Master_Receive+0x440>
 800259a:	bf00      	nop
 800259c:	00100002 	.word	0x00100002
 80025a0:	ffff0000 	.word	0xffff0000
 80025a4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	691a      	ldr	r2, [r3, #16]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c2:	b2d2      	uxtb	r2, r2
 80025c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ca:	1c5a      	adds	r2, r3, #1
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025d4:	3b01      	subs	r3, #1
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	3b01      	subs	r3, #1
 80025e4:	b29a      	uxth	r2, r3
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	691a      	ldr	r2, [r3, #16]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f4:	b2d2      	uxtb	r2, r2
 80025f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fc:	1c5a      	adds	r2, r3, #1
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002606:	3b01      	subs	r3, #1
 8002608:	b29a      	uxth	r2, r3
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002612:	b29b      	uxth	r3, r3
 8002614:	3b01      	subs	r3, #1
 8002616:	b29a      	uxth	r2, r3
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800261c:	e0b8      	b.n	8002790 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800261e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002624:	2200      	movs	r2, #0
 8002626:	4966      	ldr	r1, [pc, #408]	; (80027c0 <HAL_I2C_Master_Receive+0x448>)
 8002628:	68f8      	ldr	r0, [r7, #12]
 800262a:	f000 fa1b 	bl	8002a64 <I2C_WaitOnFlagUntilTimeout>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e0bf      	b.n	80027b8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002646:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	691a      	ldr	r2, [r3, #16]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002652:	b2d2      	uxtb	r2, r2
 8002654:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800265a:	1c5a      	adds	r2, r3, #1
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002664:	3b01      	subs	r3, #1
 8002666:	b29a      	uxth	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002670:	b29b      	uxth	r3, r3
 8002672:	3b01      	subs	r3, #1
 8002674:	b29a      	uxth	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800267a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267c:	9300      	str	r3, [sp, #0]
 800267e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002680:	2200      	movs	r2, #0
 8002682:	494f      	ldr	r1, [pc, #316]	; (80027c0 <HAL_I2C_Master_Receive+0x448>)
 8002684:	68f8      	ldr	r0, [r7, #12]
 8002686:	f000 f9ed 	bl	8002a64 <I2C_WaitOnFlagUntilTimeout>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e091      	b.n	80027b8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	691a      	ldr	r2, [r3, #16]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ae:	b2d2      	uxtb	r2, r2
 80026b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b6:	1c5a      	adds	r2, r3, #1
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026c0:	3b01      	subs	r3, #1
 80026c2:	b29a      	uxth	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026cc:	b29b      	uxth	r3, r3
 80026ce:	3b01      	subs	r3, #1
 80026d0:	b29a      	uxth	r2, r3
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	691a      	ldr	r2, [r3, #16]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e0:	b2d2      	uxtb	r2, r2
 80026e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e8:	1c5a      	adds	r2, r3, #1
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026f2:	3b01      	subs	r3, #1
 80026f4:	b29a      	uxth	r2, r3
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026fe:	b29b      	uxth	r3, r3
 8002700:	3b01      	subs	r3, #1
 8002702:	b29a      	uxth	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002708:	e042      	b.n	8002790 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800270a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800270c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800270e:	68f8      	ldr	r0, [r7, #12]
 8002710:	f000 fb00 	bl	8002d14 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e04c      	b.n	80027b8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	691a      	ldr	r2, [r3, #16]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002728:	b2d2      	uxtb	r2, r2
 800272a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002730:	1c5a      	adds	r2, r3, #1
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800273a:	3b01      	subs	r3, #1
 800273c:	b29a      	uxth	r2, r3
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002746:	b29b      	uxth	r3, r3
 8002748:	3b01      	subs	r3, #1
 800274a:	b29a      	uxth	r2, r3
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	f003 0304 	and.w	r3, r3, #4
 800275a:	2b04      	cmp	r3, #4
 800275c:	d118      	bne.n	8002790 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	691a      	ldr	r2, [r3, #16]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002768:	b2d2      	uxtb	r2, r2
 800276a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002770:	1c5a      	adds	r2, r3, #1
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800277a:	3b01      	subs	r3, #1
 800277c:	b29a      	uxth	r2, r3
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002786:	b29b      	uxth	r3, r3
 8002788:	3b01      	subs	r3, #1
 800278a:	b29a      	uxth	r2, r3
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002794:	2b00      	cmp	r3, #0
 8002796:	f47f aec2 	bne.w	800251e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2220      	movs	r2, #32
 800279e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80027b2:	2300      	movs	r3, #0
 80027b4:	e000      	b.n	80027b8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80027b6:	2302      	movs	r3, #2
  }
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3728      	adds	r7, #40	; 0x28
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	00010004 	.word	0x00010004

080027c4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b088      	sub	sp, #32
 80027c8:	af02      	add	r7, sp, #8
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	607a      	str	r2, [r7, #4]
 80027ce:	603b      	str	r3, [r7, #0]
 80027d0:	460b      	mov	r3, r1
 80027d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	2b08      	cmp	r3, #8
 80027de:	d006      	beq.n	80027ee <I2C_MasterRequestWrite+0x2a>
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d003      	beq.n	80027ee <I2C_MasterRequestWrite+0x2a>
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80027ec:	d108      	bne.n	8002800 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	e00b      	b.n	8002818 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002804:	2b12      	cmp	r3, #18
 8002806:	d107      	bne.n	8002818 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002816:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	9300      	str	r3, [sp, #0]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002824:	68f8      	ldr	r0, [r7, #12]
 8002826:	f000 f91d 	bl	8002a64 <I2C_WaitOnFlagUntilTimeout>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d00d      	beq.n	800284c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800283a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800283e:	d103      	bne.n	8002848 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002846:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e035      	b.n	80028b8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002854:	d108      	bne.n	8002868 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002856:	897b      	ldrh	r3, [r7, #10]
 8002858:	b2db      	uxtb	r3, r3
 800285a:	461a      	mov	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002864:	611a      	str	r2, [r3, #16]
 8002866:	e01b      	b.n	80028a0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002868:	897b      	ldrh	r3, [r7, #10]
 800286a:	11db      	asrs	r3, r3, #7
 800286c:	b2db      	uxtb	r3, r3
 800286e:	f003 0306 	and.w	r3, r3, #6
 8002872:	b2db      	uxtb	r3, r3
 8002874:	f063 030f 	orn	r3, r3, #15
 8002878:	b2da      	uxtb	r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	490e      	ldr	r1, [pc, #56]	; (80028c0 <I2C_MasterRequestWrite+0xfc>)
 8002886:	68f8      	ldr	r0, [r7, #12]
 8002888:	f000 f943 	bl	8002b12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e010      	b.n	80028b8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002896:	897b      	ldrh	r3, [r7, #10]
 8002898:	b2da      	uxtb	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	4907      	ldr	r1, [pc, #28]	; (80028c4 <I2C_MasterRequestWrite+0x100>)
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 f933 	bl	8002b12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e000      	b.n	80028b8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80028b6:	2300      	movs	r3, #0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3718      	adds	r7, #24
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	00010008 	.word	0x00010008
 80028c4:	00010002 	.word	0x00010002

080028c8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b088      	sub	sp, #32
 80028cc:	af02      	add	r7, sp, #8
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	607a      	str	r2, [r7, #4]
 80028d2:	603b      	str	r3, [r7, #0]
 80028d4:	460b      	mov	r3, r1
 80028d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028dc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80028ec:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	2b08      	cmp	r3, #8
 80028f2:	d006      	beq.n	8002902 <I2C_MasterRequestRead+0x3a>
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d003      	beq.n	8002902 <I2C_MasterRequestRead+0x3a>
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002900:	d108      	bne.n	8002914 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002910:	601a      	str	r2, [r3, #0]
 8002912:	e00b      	b.n	800292c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002918:	2b11      	cmp	r3, #17
 800291a:	d107      	bne.n	800292c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800292a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	9300      	str	r3, [sp, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 f893 	bl	8002a64 <I2C_WaitOnFlagUntilTimeout>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d00d      	beq.n	8002960 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800294e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002952:	d103      	bne.n	800295c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f44f 7200 	mov.w	r2, #512	; 0x200
 800295a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e079      	b.n	8002a54 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002968:	d108      	bne.n	800297c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800296a:	897b      	ldrh	r3, [r7, #10]
 800296c:	b2db      	uxtb	r3, r3
 800296e:	f043 0301 	orr.w	r3, r3, #1
 8002972:	b2da      	uxtb	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	611a      	str	r2, [r3, #16]
 800297a:	e05f      	b.n	8002a3c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800297c:	897b      	ldrh	r3, [r7, #10]
 800297e:	11db      	asrs	r3, r3, #7
 8002980:	b2db      	uxtb	r3, r3
 8002982:	f003 0306 	and.w	r3, r3, #6
 8002986:	b2db      	uxtb	r3, r3
 8002988:	f063 030f 	orn	r3, r3, #15
 800298c:	b2da      	uxtb	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	4930      	ldr	r1, [pc, #192]	; (8002a5c <I2C_MasterRequestRead+0x194>)
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	f000 f8b9 	bl	8002b12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e054      	b.n	8002a54 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80029aa:	897b      	ldrh	r3, [r7, #10]
 80029ac:	b2da      	uxtb	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	4929      	ldr	r1, [pc, #164]	; (8002a60 <I2C_MasterRequestRead+0x198>)
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f000 f8a9 	bl	8002b12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e044      	b.n	8002a54 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ca:	2300      	movs	r3, #0
 80029cc:	613b      	str	r3, [r7, #16]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	695b      	ldr	r3, [r3, #20]
 80029d4:	613b      	str	r3, [r7, #16]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	613b      	str	r3, [r7, #16]
 80029de:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029ee:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	9300      	str	r3, [sp, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80029fc:	68f8      	ldr	r0, [r7, #12]
 80029fe:	f000 f831 	bl	8002a64 <I2C_WaitOnFlagUntilTimeout>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d00d      	beq.n	8002a24 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a16:	d103      	bne.n	8002a20 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a1e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e017      	b.n	8002a54 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002a24:	897b      	ldrh	r3, [r7, #10]
 8002a26:	11db      	asrs	r3, r3, #7
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	f003 0306 	and.w	r3, r3, #6
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	f063 030e 	orn	r3, r3, #14
 8002a34:	b2da      	uxtb	r2, r3
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	4907      	ldr	r1, [pc, #28]	; (8002a60 <I2C_MasterRequestRead+0x198>)
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 f865 	bl	8002b12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e000      	b.n	8002a54 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002a52:	2300      	movs	r3, #0
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	00010008 	.word	0x00010008
 8002a60:	00010002 	.word	0x00010002

08002a64 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	603b      	str	r3, [r7, #0]
 8002a70:	4613      	mov	r3, r2
 8002a72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a74:	e025      	b.n	8002ac2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a7c:	d021      	beq.n	8002ac2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a7e:	f7fe ff97 	bl	80019b0 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d302      	bcc.n	8002a94 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d116      	bne.n	8002ac2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2200      	movs	r2, #0
 8002a98:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	f043 0220 	orr.w	r2, r3, #32
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e023      	b.n	8002b0a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	0c1b      	lsrs	r3, r3, #16
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d10d      	bne.n	8002ae8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	43da      	mvns	r2, r3
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	bf0c      	ite	eq
 8002ade:	2301      	moveq	r3, #1
 8002ae0:	2300      	movne	r3, #0
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	e00c      	b.n	8002b02 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	43da      	mvns	r2, r3
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	4013      	ands	r3, r2
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	bf0c      	ite	eq
 8002afa:	2301      	moveq	r3, #1
 8002afc:	2300      	movne	r3, #0
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	461a      	mov	r2, r3
 8002b02:	79fb      	ldrb	r3, [r7, #7]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d0b6      	beq.n	8002a76 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b08:	2300      	movs	r3, #0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	b084      	sub	sp, #16
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	60f8      	str	r0, [r7, #12]
 8002b1a:	60b9      	str	r1, [r7, #8]
 8002b1c:	607a      	str	r2, [r7, #4]
 8002b1e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b20:	e051      	b.n	8002bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	695b      	ldr	r3, [r3, #20]
 8002b28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b30:	d123      	bne.n	8002b7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b40:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b4a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2220      	movs	r2, #32
 8002b56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	f043 0204 	orr.w	r2, r3, #4
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e046      	b.n	8002c08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b80:	d021      	beq.n	8002bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b82:	f7fe ff15 	bl	80019b0 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d302      	bcc.n	8002b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d116      	bne.n	8002bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	f043 0220 	orr.w	r2, r3, #32
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e020      	b.n	8002c08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	0c1b      	lsrs	r3, r3, #16
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d10c      	bne.n	8002bea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	695b      	ldr	r3, [r3, #20]
 8002bd6:	43da      	mvns	r2, r3
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	bf14      	ite	ne
 8002be2:	2301      	movne	r3, #1
 8002be4:	2300      	moveq	r3, #0
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	e00b      	b.n	8002c02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	699b      	ldr	r3, [r3, #24]
 8002bf0:	43da      	mvns	r2, r3
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	bf14      	ite	ne
 8002bfc:	2301      	movne	r3, #1
 8002bfe:	2300      	moveq	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d18d      	bne.n	8002b22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3710      	adds	r7, #16
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c1c:	e02d      	b.n	8002c7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f000 f8ce 	bl	8002dc0 <I2C_IsAcknowledgeFailed>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e02d      	b.n	8002c8a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c34:	d021      	beq.n	8002c7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c36:	f7fe febb 	bl	80019b0 <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	68ba      	ldr	r2, [r7, #8]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d302      	bcc.n	8002c4c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d116      	bne.n	8002c7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2220      	movs	r2, #32
 8002c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c66:	f043 0220 	orr.w	r2, r3, #32
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e007      	b.n	8002c8a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	695b      	ldr	r3, [r3, #20]
 8002c80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c84:	2b80      	cmp	r3, #128	; 0x80
 8002c86:	d1ca      	bne.n	8002c1e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b084      	sub	sp, #16
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	60f8      	str	r0, [r7, #12]
 8002c9a:	60b9      	str	r1, [r7, #8]
 8002c9c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c9e:	e02d      	b.n	8002cfc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f000 f88d 	bl	8002dc0 <I2C_IsAcknowledgeFailed>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e02d      	b.n	8002d0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cb6:	d021      	beq.n	8002cfc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cb8:	f7fe fe7a 	bl	80019b0 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	68ba      	ldr	r2, [r7, #8]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d302      	bcc.n	8002cce <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d116      	bne.n	8002cfc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce8:	f043 0220 	orr.w	r2, r3, #32
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e007      	b.n	8002d0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	695b      	ldr	r3, [r3, #20]
 8002d02:	f003 0304 	and.w	r3, r3, #4
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	d1ca      	bne.n	8002ca0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d20:	e042      	b.n	8002da8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	f003 0310 	and.w	r3, r3, #16
 8002d2c:	2b10      	cmp	r3, #16
 8002d2e:	d119      	bne.n	8002d64 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f06f 0210 	mvn.w	r2, #16
 8002d38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2220      	movs	r2, #32
 8002d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e029      	b.n	8002db8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d64:	f7fe fe24 	bl	80019b0 <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d302      	bcc.n	8002d7a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d116      	bne.n	8002da8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2220      	movs	r2, #32
 8002d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d94:	f043 0220 	orr.w	r2, r3, #32
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e007      	b.n	8002db8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	695b      	ldr	r3, [r3, #20]
 8002dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002db2:	2b40      	cmp	r3, #64	; 0x40
 8002db4:	d1b5      	bne.n	8002d22 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3710      	adds	r7, #16
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	695b      	ldr	r3, [r3, #20]
 8002dce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dd6:	d11b      	bne.n	8002e10 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002de0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2220      	movs	r2, #32
 8002dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfc:	f043 0204 	orr.w	r2, r3, #4
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e000      	b.n	8002e12 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
	...

08002e20 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8002e28:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <HAL_PWR_EnableWakeUpPin+0x20>)
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	4904      	ldr	r1, [pc, #16]	; (8002e40 <HAL_PWR_EnableWakeUpPin+0x20>)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	604b      	str	r3, [r1, #4]
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr
 8002e40:	40007000 	.word	0x40007000

08002e44 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8002e4c:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <HAL_PWR_DisableWakeUpPin+0x24>)
 8002e4e:	685a      	ldr	r2, [r3, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	43db      	mvns	r3, r3
 8002e54:	4904      	ldr	r1, [pc, #16]	; (8002e68 <HAL_PWR_DisableWakeUpPin+0x24>)
 8002e56:	4013      	ands	r3, r2
 8002e58:	604b      	str	r3, [r1, #4]
}
 8002e5a:	bf00      	nop
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop
 8002e68:	40007000 	.word	0x40007000

08002e6c <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8002e70:	4b08      	ldr	r3, [pc, #32]	; (8002e94 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a07      	ldr	r2, [pc, #28]	; (8002e94 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8002e76:	f043 0302 	orr.w	r3, r3, #2
 8002e7a:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002e7c:	4b06      	ldr	r3, [pc, #24]	; (8002e98 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	4a05      	ldr	r2, [pc, #20]	; (8002e98 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8002e82:	f043 0304 	orr.w	r3, r3, #4
 8002e86:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8002e88:	bf30      	wfi
}
 8002e8a:	bf00      	nop
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr
 8002e94:	40007000 	.word	0x40007000
 8002e98:	e000ed00 	.word	0xe000ed00

08002e9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b086      	sub	sp, #24
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d101      	bne.n	8002eae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e25e      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d075      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002eba:	4b88      	ldr	r3, [pc, #544]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f003 030c 	and.w	r3, r3, #12
 8002ec2:	2b04      	cmp	r3, #4
 8002ec4:	d00c      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ec6:	4b85      	ldr	r3, [pc, #532]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ece:	2b08      	cmp	r3, #8
 8002ed0:	d112      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ed2:	4b82      	ldr	r3, [pc, #520]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ede:	d10b      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ee0:	4b7e      	ldr	r3, [pc, #504]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d05b      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x108>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d157      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e239      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f00:	d106      	bne.n	8002f10 <HAL_RCC_OscConfig+0x74>
 8002f02:	4b76      	ldr	r3, [pc, #472]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a75      	ldr	r2, [pc, #468]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f0c:	6013      	str	r3, [r2, #0]
 8002f0e:	e01d      	b.n	8002f4c <HAL_RCC_OscConfig+0xb0>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f18:	d10c      	bne.n	8002f34 <HAL_RCC_OscConfig+0x98>
 8002f1a:	4b70      	ldr	r3, [pc, #448]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a6f      	ldr	r2, [pc, #444]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f24:	6013      	str	r3, [r2, #0]
 8002f26:	4b6d      	ldr	r3, [pc, #436]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a6c      	ldr	r2, [pc, #432]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f30:	6013      	str	r3, [r2, #0]
 8002f32:	e00b      	b.n	8002f4c <HAL_RCC_OscConfig+0xb0>
 8002f34:	4b69      	ldr	r3, [pc, #420]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a68      	ldr	r2, [pc, #416]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f3e:	6013      	str	r3, [r2, #0]
 8002f40:	4b66      	ldr	r3, [pc, #408]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a65      	ldr	r2, [pc, #404]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d013      	beq.n	8002f7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f54:	f7fe fd2c 	bl	80019b0 <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f5c:	f7fe fd28 	bl	80019b0 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b64      	cmp	r3, #100	; 0x64
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e1fe      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f6e:	4b5b      	ldr	r3, [pc, #364]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0f0      	beq.n	8002f5c <HAL_RCC_OscConfig+0xc0>
 8002f7a:	e014      	b.n	8002fa6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7c:	f7fe fd18 	bl	80019b0 <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f84:	f7fe fd14 	bl	80019b0 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b64      	cmp	r3, #100	; 0x64
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e1ea      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f96:	4b51      	ldr	r3, [pc, #324]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1f0      	bne.n	8002f84 <HAL_RCC_OscConfig+0xe8>
 8002fa2:	e000      	b.n	8002fa6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d063      	beq.n	800307a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fb2:	4b4a      	ldr	r3, [pc, #296]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f003 030c 	and.w	r3, r3, #12
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00b      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fbe:	4b47      	ldr	r3, [pc, #284]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fc6:	2b08      	cmp	r3, #8
 8002fc8:	d11c      	bne.n	8003004 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fca:	4b44      	ldr	r3, [pc, #272]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d116      	bne.n	8003004 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fd6:	4b41      	ldr	r3, [pc, #260]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d005      	beq.n	8002fee <HAL_RCC_OscConfig+0x152>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d001      	beq.n	8002fee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e1be      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fee:	4b3b      	ldr	r3, [pc, #236]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	691b      	ldr	r3, [r3, #16]
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	4937      	ldr	r1, [pc, #220]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003002:	e03a      	b.n	800307a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d020      	beq.n	800304e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800300c:	4b34      	ldr	r3, [pc, #208]	; (80030e0 <HAL_RCC_OscConfig+0x244>)
 800300e:	2201      	movs	r2, #1
 8003010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003012:	f7fe fccd 	bl	80019b0 <HAL_GetTick>
 8003016:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003018:	e008      	b.n	800302c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800301a:	f7fe fcc9 	bl	80019b0 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	2b02      	cmp	r3, #2
 8003026:	d901      	bls.n	800302c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003028:	2303      	movs	r3, #3
 800302a:	e19f      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800302c:	4b2b      	ldr	r3, [pc, #172]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d0f0      	beq.n	800301a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003038:	4b28      	ldr	r3, [pc, #160]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	691b      	ldr	r3, [r3, #16]
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	4925      	ldr	r1, [pc, #148]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8003048:	4313      	orrs	r3, r2
 800304a:	600b      	str	r3, [r1, #0]
 800304c:	e015      	b.n	800307a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800304e:	4b24      	ldr	r3, [pc, #144]	; (80030e0 <HAL_RCC_OscConfig+0x244>)
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003054:	f7fe fcac 	bl	80019b0 <HAL_GetTick>
 8003058:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800305a:	e008      	b.n	800306e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800305c:	f7fe fca8 	bl	80019b0 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b02      	cmp	r3, #2
 8003068:	d901      	bls.n	800306e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e17e      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800306e:	4b1b      	ldr	r3, [pc, #108]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1f0      	bne.n	800305c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0308 	and.w	r3, r3, #8
 8003082:	2b00      	cmp	r3, #0
 8003084:	d036      	beq.n	80030f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d016      	beq.n	80030bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800308e:	4b15      	ldr	r3, [pc, #84]	; (80030e4 <HAL_RCC_OscConfig+0x248>)
 8003090:	2201      	movs	r2, #1
 8003092:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003094:	f7fe fc8c 	bl	80019b0 <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800309a:	e008      	b.n	80030ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800309c:	f7fe fc88 	bl	80019b0 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e15e      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ae:	4b0b      	ldr	r3, [pc, #44]	; (80030dc <HAL_RCC_OscConfig+0x240>)
 80030b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d0f0      	beq.n	800309c <HAL_RCC_OscConfig+0x200>
 80030ba:	e01b      	b.n	80030f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030bc:	4b09      	ldr	r3, [pc, #36]	; (80030e4 <HAL_RCC_OscConfig+0x248>)
 80030be:	2200      	movs	r2, #0
 80030c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030c2:	f7fe fc75 	bl	80019b0 <HAL_GetTick>
 80030c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030c8:	e00e      	b.n	80030e8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030ca:	f7fe fc71 	bl	80019b0 <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d907      	bls.n	80030e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e147      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
 80030dc:	40023800 	.word	0x40023800
 80030e0:	42470000 	.word	0x42470000
 80030e4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030e8:	4b88      	ldr	r3, [pc, #544]	; (800330c <HAL_RCC_OscConfig+0x470>)
 80030ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d1ea      	bne.n	80030ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f000 8097 	beq.w	8003230 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003102:	2300      	movs	r3, #0
 8003104:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003106:	4b81      	ldr	r3, [pc, #516]	; (800330c <HAL_RCC_OscConfig+0x470>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10f      	bne.n	8003132 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003112:	2300      	movs	r3, #0
 8003114:	60bb      	str	r3, [r7, #8]
 8003116:	4b7d      	ldr	r3, [pc, #500]	; (800330c <HAL_RCC_OscConfig+0x470>)
 8003118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311a:	4a7c      	ldr	r2, [pc, #496]	; (800330c <HAL_RCC_OscConfig+0x470>)
 800311c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003120:	6413      	str	r3, [r2, #64]	; 0x40
 8003122:	4b7a      	ldr	r3, [pc, #488]	; (800330c <HAL_RCC_OscConfig+0x470>)
 8003124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800312a:	60bb      	str	r3, [r7, #8]
 800312c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800312e:	2301      	movs	r3, #1
 8003130:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003132:	4b77      	ldr	r3, [pc, #476]	; (8003310 <HAL_RCC_OscConfig+0x474>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800313a:	2b00      	cmp	r3, #0
 800313c:	d118      	bne.n	8003170 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800313e:	4b74      	ldr	r3, [pc, #464]	; (8003310 <HAL_RCC_OscConfig+0x474>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a73      	ldr	r2, [pc, #460]	; (8003310 <HAL_RCC_OscConfig+0x474>)
 8003144:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003148:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800314a:	f7fe fc31 	bl	80019b0 <HAL_GetTick>
 800314e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003150:	e008      	b.n	8003164 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003152:	f7fe fc2d 	bl	80019b0 <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d901      	bls.n	8003164 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e103      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003164:	4b6a      	ldr	r3, [pc, #424]	; (8003310 <HAL_RCC_OscConfig+0x474>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800316c:	2b00      	cmp	r3, #0
 800316e:	d0f0      	beq.n	8003152 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d106      	bne.n	8003186 <HAL_RCC_OscConfig+0x2ea>
 8003178:	4b64      	ldr	r3, [pc, #400]	; (800330c <HAL_RCC_OscConfig+0x470>)
 800317a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800317c:	4a63      	ldr	r2, [pc, #396]	; (800330c <HAL_RCC_OscConfig+0x470>)
 800317e:	f043 0301 	orr.w	r3, r3, #1
 8003182:	6713      	str	r3, [r2, #112]	; 0x70
 8003184:	e01c      	b.n	80031c0 <HAL_RCC_OscConfig+0x324>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	2b05      	cmp	r3, #5
 800318c:	d10c      	bne.n	80031a8 <HAL_RCC_OscConfig+0x30c>
 800318e:	4b5f      	ldr	r3, [pc, #380]	; (800330c <HAL_RCC_OscConfig+0x470>)
 8003190:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003192:	4a5e      	ldr	r2, [pc, #376]	; (800330c <HAL_RCC_OscConfig+0x470>)
 8003194:	f043 0304 	orr.w	r3, r3, #4
 8003198:	6713      	str	r3, [r2, #112]	; 0x70
 800319a:	4b5c      	ldr	r3, [pc, #368]	; (800330c <HAL_RCC_OscConfig+0x470>)
 800319c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800319e:	4a5b      	ldr	r2, [pc, #364]	; (800330c <HAL_RCC_OscConfig+0x470>)
 80031a0:	f043 0301 	orr.w	r3, r3, #1
 80031a4:	6713      	str	r3, [r2, #112]	; 0x70
 80031a6:	e00b      	b.n	80031c0 <HAL_RCC_OscConfig+0x324>
 80031a8:	4b58      	ldr	r3, [pc, #352]	; (800330c <HAL_RCC_OscConfig+0x470>)
 80031aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ac:	4a57      	ldr	r2, [pc, #348]	; (800330c <HAL_RCC_OscConfig+0x470>)
 80031ae:	f023 0301 	bic.w	r3, r3, #1
 80031b2:	6713      	str	r3, [r2, #112]	; 0x70
 80031b4:	4b55      	ldr	r3, [pc, #340]	; (800330c <HAL_RCC_OscConfig+0x470>)
 80031b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031b8:	4a54      	ldr	r2, [pc, #336]	; (800330c <HAL_RCC_OscConfig+0x470>)
 80031ba:	f023 0304 	bic.w	r3, r3, #4
 80031be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d015      	beq.n	80031f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031c8:	f7fe fbf2 	bl	80019b0 <HAL_GetTick>
 80031cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ce:	e00a      	b.n	80031e6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031d0:	f7fe fbee 	bl	80019b0 <HAL_GetTick>
 80031d4:	4602      	mov	r2, r0
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	f241 3288 	movw	r2, #5000	; 0x1388
 80031de:	4293      	cmp	r3, r2
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e0c2      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031e6:	4b49      	ldr	r3, [pc, #292]	; (800330c <HAL_RCC_OscConfig+0x470>)
 80031e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ea:	f003 0302 	and.w	r3, r3, #2
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d0ee      	beq.n	80031d0 <HAL_RCC_OscConfig+0x334>
 80031f2:	e014      	b.n	800321e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f4:	f7fe fbdc 	bl	80019b0 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031fa:	e00a      	b.n	8003212 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031fc:	f7fe fbd8 	bl	80019b0 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	f241 3288 	movw	r2, #5000	; 0x1388
 800320a:	4293      	cmp	r3, r2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e0ac      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003212:	4b3e      	ldr	r3, [pc, #248]	; (800330c <HAL_RCC_OscConfig+0x470>)
 8003214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1ee      	bne.n	80031fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800321e:	7dfb      	ldrb	r3, [r7, #23]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d105      	bne.n	8003230 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003224:	4b39      	ldr	r3, [pc, #228]	; (800330c <HAL_RCC_OscConfig+0x470>)
 8003226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003228:	4a38      	ldr	r2, [pc, #224]	; (800330c <HAL_RCC_OscConfig+0x470>)
 800322a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800322e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	2b00      	cmp	r3, #0
 8003236:	f000 8098 	beq.w	800336a <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800323a:	4b34      	ldr	r3, [pc, #208]	; (800330c <HAL_RCC_OscConfig+0x470>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f003 030c 	and.w	r3, r3, #12
 8003242:	2b08      	cmp	r3, #8
 8003244:	d05c      	beq.n	8003300 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	2b02      	cmp	r3, #2
 800324c:	d141      	bne.n	80032d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800324e:	4b31      	ldr	r3, [pc, #196]	; (8003314 <HAL_RCC_OscConfig+0x478>)
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003254:	f7fe fbac 	bl	80019b0 <HAL_GetTick>
 8003258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800325a:	e008      	b.n	800326e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800325c:	f7fe fba8 	bl	80019b0 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b02      	cmp	r3, #2
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e07e      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800326e:	4b27      	ldr	r3, [pc, #156]	; (800330c <HAL_RCC_OscConfig+0x470>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d1f0      	bne.n	800325c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	69da      	ldr	r2, [r3, #28]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	431a      	orrs	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003288:	019b      	lsls	r3, r3, #6
 800328a:	431a      	orrs	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003290:	085b      	lsrs	r3, r3, #1
 8003292:	3b01      	subs	r3, #1
 8003294:	041b      	lsls	r3, r3, #16
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329c:	061b      	lsls	r3, r3, #24
 800329e:	491b      	ldr	r1, [pc, #108]	; (800330c <HAL_RCC_OscConfig+0x470>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032a4:	4b1b      	ldr	r3, [pc, #108]	; (8003314 <HAL_RCC_OscConfig+0x478>)
 80032a6:	2201      	movs	r2, #1
 80032a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032aa:	f7fe fb81 	bl	80019b0 <HAL_GetTick>
 80032ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032b0:	e008      	b.n	80032c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032b2:	f7fe fb7d 	bl	80019b0 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d901      	bls.n	80032c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e053      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032c4:	4b11      	ldr	r3, [pc, #68]	; (800330c <HAL_RCC_OscConfig+0x470>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d0f0      	beq.n	80032b2 <HAL_RCC_OscConfig+0x416>
 80032d0:	e04b      	b.n	800336a <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032d2:	4b10      	ldr	r3, [pc, #64]	; (8003314 <HAL_RCC_OscConfig+0x478>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d8:	f7fe fb6a 	bl	80019b0 <HAL_GetTick>
 80032dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032de:	e008      	b.n	80032f2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032e0:	f7fe fb66 	bl	80019b0 <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e03c      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032f2:	4b06      	ldr	r3, [pc, #24]	; (800330c <HAL_RCC_OscConfig+0x470>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1f0      	bne.n	80032e0 <HAL_RCC_OscConfig+0x444>
 80032fe:	e034      	b.n	800336a <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d107      	bne.n	8003318 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e02f      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
 800330c:	40023800 	.word	0x40023800
 8003310:	40007000 	.word	0x40007000
 8003314:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003318:	4b16      	ldr	r3, [pc, #88]	; (8003374 <HAL_RCC_OscConfig+0x4d8>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	69db      	ldr	r3, [r3, #28]
 8003328:	429a      	cmp	r2, r3
 800332a:	d11c      	bne.n	8003366 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003336:	429a      	cmp	r2, r3
 8003338:	d115      	bne.n	8003366 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003340:	4013      	ands	r3, r2
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003346:	4293      	cmp	r3, r2
 8003348:	d10d      	bne.n	8003366 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003354:	429a      	cmp	r2, r3
 8003356:	d106      	bne.n	8003366 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003362:	429a      	cmp	r2, r3
 8003364:	d001      	beq.n	800336a <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e000      	b.n	800336c <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	40023800 	.word	0x40023800

08003378 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d101      	bne.n	800338c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e0cc      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800338c:	4b68      	ldr	r3, [pc, #416]	; (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 030f 	and.w	r3, r3, #15
 8003394:	683a      	ldr	r2, [r7, #0]
 8003396:	429a      	cmp	r2, r3
 8003398:	d90c      	bls.n	80033b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800339a:	4b65      	ldr	r3, [pc, #404]	; (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 800339c:	683a      	ldr	r2, [r7, #0]
 800339e:	b2d2      	uxtb	r2, r2
 80033a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033a2:	4b63      	ldr	r3, [pc, #396]	; (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 030f 	and.w	r3, r3, #15
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d001      	beq.n	80033b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e0b8      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d020      	beq.n	8003402 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d005      	beq.n	80033d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033cc:	4b59      	ldr	r3, [pc, #356]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	4a58      	ldr	r2, [pc, #352]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80033d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0308 	and.w	r3, r3, #8
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d005      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033e4:	4b53      	ldr	r3, [pc, #332]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	4a52      	ldr	r2, [pc, #328]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033f0:	4b50      	ldr	r3, [pc, #320]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	494d      	ldr	r1, [pc, #308]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d044      	beq.n	8003498 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d107      	bne.n	8003426 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003416:	4b47      	ldr	r3, [pc, #284]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d119      	bne.n	8003456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e07f      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	2b02      	cmp	r3, #2
 800342c:	d003      	beq.n	8003436 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003432:	2b03      	cmp	r3, #3
 8003434:	d107      	bne.n	8003446 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003436:	4b3f      	ldr	r3, [pc, #252]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d109      	bne.n	8003456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e06f      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003446:	4b3b      	ldr	r3, [pc, #236]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e067      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003456:	4b37      	ldr	r3, [pc, #220]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f023 0203 	bic.w	r2, r3, #3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	4934      	ldr	r1, [pc, #208]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003464:	4313      	orrs	r3, r2
 8003466:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003468:	f7fe faa2 	bl	80019b0 <HAL_GetTick>
 800346c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800346e:	e00a      	b.n	8003486 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003470:	f7fe fa9e 	bl	80019b0 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	f241 3288 	movw	r2, #5000	; 0x1388
 800347e:	4293      	cmp	r3, r2
 8003480:	d901      	bls.n	8003486 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e04f      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003486:	4b2b      	ldr	r3, [pc, #172]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f003 020c 	and.w	r2, r3, #12
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	429a      	cmp	r2, r3
 8003496:	d1eb      	bne.n	8003470 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003498:	4b25      	ldr	r3, [pc, #148]	; (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 030f 	and.w	r3, r3, #15
 80034a0:	683a      	ldr	r2, [r7, #0]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d20c      	bcs.n	80034c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a6:	4b22      	ldr	r3, [pc, #136]	; (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ae:	4b20      	ldr	r3, [pc, #128]	; (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 030f 	and.w	r3, r3, #15
 80034b6:	683a      	ldr	r2, [r7, #0]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d001      	beq.n	80034c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e032      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0304 	and.w	r3, r3, #4
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d008      	beq.n	80034de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034cc:	4b19      	ldr	r3, [pc, #100]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	4916      	ldr	r1, [pc, #88]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0308 	and.w	r3, r3, #8
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d009      	beq.n	80034fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034ea:	4b12      	ldr	r3, [pc, #72]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	691b      	ldr	r3, [r3, #16]
 80034f6:	00db      	lsls	r3, r3, #3
 80034f8:	490e      	ldr	r1, [pc, #56]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80034fe:	f000 f821 	bl	8003544 <HAL_RCC_GetSysClockFreq>
 8003502:	4602      	mov	r2, r0
 8003504:	4b0b      	ldr	r3, [pc, #44]	; (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	091b      	lsrs	r3, r3, #4
 800350a:	f003 030f 	and.w	r3, r3, #15
 800350e:	490a      	ldr	r1, [pc, #40]	; (8003538 <HAL_RCC_ClockConfig+0x1c0>)
 8003510:	5ccb      	ldrb	r3, [r1, r3]
 8003512:	fa22 f303 	lsr.w	r3, r2, r3
 8003516:	4a09      	ldr	r2, [pc, #36]	; (800353c <HAL_RCC_ClockConfig+0x1c4>)
 8003518:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800351a:	4b09      	ldr	r3, [pc, #36]	; (8003540 <HAL_RCC_ClockConfig+0x1c8>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4618      	mov	r0, r3
 8003520:	f7fe fa02 	bl	8001928 <HAL_InitTick>

  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3710      	adds	r7, #16
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40023c00 	.word	0x40023c00
 8003534:	40023800 	.word	0x40023800
 8003538:	08007d88 	.word	0x08007d88
 800353c:	20000000 	.word	0x20000000
 8003540:	20000004 	.word	0x20000004

08003544 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003544:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003548:	b090      	sub	sp, #64	; 0x40
 800354a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800354c:	2300      	movs	r3, #0
 800354e:	637b      	str	r3, [r7, #52]	; 0x34
 8003550:	2300      	movs	r3, #0
 8003552:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003554:	2300      	movs	r3, #0
 8003556:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003558:	2300      	movs	r3, #0
 800355a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800355c:	4b59      	ldr	r3, [pc, #356]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f003 030c 	and.w	r3, r3, #12
 8003564:	2b08      	cmp	r3, #8
 8003566:	d00d      	beq.n	8003584 <HAL_RCC_GetSysClockFreq+0x40>
 8003568:	2b08      	cmp	r3, #8
 800356a:	f200 80a1 	bhi.w	80036b0 <HAL_RCC_GetSysClockFreq+0x16c>
 800356e:	2b00      	cmp	r3, #0
 8003570:	d002      	beq.n	8003578 <HAL_RCC_GetSysClockFreq+0x34>
 8003572:	2b04      	cmp	r3, #4
 8003574:	d003      	beq.n	800357e <HAL_RCC_GetSysClockFreq+0x3a>
 8003576:	e09b      	b.n	80036b0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003578:	4b53      	ldr	r3, [pc, #332]	; (80036c8 <HAL_RCC_GetSysClockFreq+0x184>)
 800357a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800357c:	e09b      	b.n	80036b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800357e:	4b53      	ldr	r3, [pc, #332]	; (80036cc <HAL_RCC_GetSysClockFreq+0x188>)
 8003580:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003582:	e098      	b.n	80036b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003584:	4b4f      	ldr	r3, [pc, #316]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800358c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800358e:	4b4d      	ldr	r3, [pc, #308]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d028      	beq.n	80035ec <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800359a:	4b4a      	ldr	r3, [pc, #296]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	099b      	lsrs	r3, r3, #6
 80035a0:	2200      	movs	r2, #0
 80035a2:	623b      	str	r3, [r7, #32]
 80035a4:	627a      	str	r2, [r7, #36]	; 0x24
 80035a6:	6a3b      	ldr	r3, [r7, #32]
 80035a8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80035ac:	2100      	movs	r1, #0
 80035ae:	4b47      	ldr	r3, [pc, #284]	; (80036cc <HAL_RCC_GetSysClockFreq+0x188>)
 80035b0:	fb03 f201 	mul.w	r2, r3, r1
 80035b4:	2300      	movs	r3, #0
 80035b6:	fb00 f303 	mul.w	r3, r0, r3
 80035ba:	4413      	add	r3, r2
 80035bc:	4a43      	ldr	r2, [pc, #268]	; (80036cc <HAL_RCC_GetSysClockFreq+0x188>)
 80035be:	fba0 1202 	umull	r1, r2, r0, r2
 80035c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80035c4:	460a      	mov	r2, r1
 80035c6:	62ba      	str	r2, [r7, #40]	; 0x28
 80035c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035ca:	4413      	add	r3, r2
 80035cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035d0:	2200      	movs	r2, #0
 80035d2:	61bb      	str	r3, [r7, #24]
 80035d4:	61fa      	str	r2, [r7, #28]
 80035d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035da:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80035de:	f7fd faeb 	bl	8000bb8 <__aeabi_uldivmod>
 80035e2:	4602      	mov	r2, r0
 80035e4:	460b      	mov	r3, r1
 80035e6:	4613      	mov	r3, r2
 80035e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035ea:	e053      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035ec:	4b35      	ldr	r3, [pc, #212]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	099b      	lsrs	r3, r3, #6
 80035f2:	2200      	movs	r2, #0
 80035f4:	613b      	str	r3, [r7, #16]
 80035f6:	617a      	str	r2, [r7, #20]
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80035fe:	f04f 0b00 	mov.w	fp, #0
 8003602:	4652      	mov	r2, sl
 8003604:	465b      	mov	r3, fp
 8003606:	f04f 0000 	mov.w	r0, #0
 800360a:	f04f 0100 	mov.w	r1, #0
 800360e:	0159      	lsls	r1, r3, #5
 8003610:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003614:	0150      	lsls	r0, r2, #5
 8003616:	4602      	mov	r2, r0
 8003618:	460b      	mov	r3, r1
 800361a:	ebb2 080a 	subs.w	r8, r2, sl
 800361e:	eb63 090b 	sbc.w	r9, r3, fp
 8003622:	f04f 0200 	mov.w	r2, #0
 8003626:	f04f 0300 	mov.w	r3, #0
 800362a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800362e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003632:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003636:	ebb2 0408 	subs.w	r4, r2, r8
 800363a:	eb63 0509 	sbc.w	r5, r3, r9
 800363e:	f04f 0200 	mov.w	r2, #0
 8003642:	f04f 0300 	mov.w	r3, #0
 8003646:	00eb      	lsls	r3, r5, #3
 8003648:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800364c:	00e2      	lsls	r2, r4, #3
 800364e:	4614      	mov	r4, r2
 8003650:	461d      	mov	r5, r3
 8003652:	eb14 030a 	adds.w	r3, r4, sl
 8003656:	603b      	str	r3, [r7, #0]
 8003658:	eb45 030b 	adc.w	r3, r5, fp
 800365c:	607b      	str	r3, [r7, #4]
 800365e:	f04f 0200 	mov.w	r2, #0
 8003662:	f04f 0300 	mov.w	r3, #0
 8003666:	e9d7 4500 	ldrd	r4, r5, [r7]
 800366a:	4629      	mov	r1, r5
 800366c:	028b      	lsls	r3, r1, #10
 800366e:	4621      	mov	r1, r4
 8003670:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003674:	4621      	mov	r1, r4
 8003676:	028a      	lsls	r2, r1, #10
 8003678:	4610      	mov	r0, r2
 800367a:	4619      	mov	r1, r3
 800367c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800367e:	2200      	movs	r2, #0
 8003680:	60bb      	str	r3, [r7, #8]
 8003682:	60fa      	str	r2, [r7, #12]
 8003684:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003688:	f7fd fa96 	bl	8000bb8 <__aeabi_uldivmod>
 800368c:	4602      	mov	r2, r0
 800368e:	460b      	mov	r3, r1
 8003690:	4613      	mov	r3, r2
 8003692:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003694:	4b0b      	ldr	r3, [pc, #44]	; (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	0c1b      	lsrs	r3, r3, #16
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	3301      	adds	r3, #1
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80036a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ac:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80036ae:	e002      	b.n	80036b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036b0:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <HAL_RCC_GetSysClockFreq+0x184>)
 80036b2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80036b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3740      	adds	r7, #64	; 0x40
 80036bc:	46bd      	mov	sp, r7
 80036be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036c2:	bf00      	nop
 80036c4:	40023800 	.word	0x40023800
 80036c8:	00f42400 	.word	0x00f42400
 80036cc:	017d7840 	.word	0x017d7840

080036d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036d4:	4b03      	ldr	r3, [pc, #12]	; (80036e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80036d6:	681b      	ldr	r3, [r3, #0]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	20000000 	.word	0x20000000

080036e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80036ec:	f7ff fff0 	bl	80036d0 <HAL_RCC_GetHCLKFreq>
 80036f0:	4602      	mov	r2, r0
 80036f2:	4b05      	ldr	r3, [pc, #20]	; (8003708 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	0a9b      	lsrs	r3, r3, #10
 80036f8:	f003 0307 	and.w	r3, r3, #7
 80036fc:	4903      	ldr	r1, [pc, #12]	; (800370c <HAL_RCC_GetPCLK1Freq+0x24>)
 80036fe:	5ccb      	ldrb	r3, [r1, r3]
 8003700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003704:	4618      	mov	r0, r3
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40023800 	.word	0x40023800
 800370c:	08007d98 	.word	0x08007d98

08003710 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003714:	f7ff ffdc 	bl	80036d0 <HAL_RCC_GetHCLKFreq>
 8003718:	4602      	mov	r2, r0
 800371a:	4b05      	ldr	r3, [pc, #20]	; (8003730 <HAL_RCC_GetPCLK2Freq+0x20>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	0b5b      	lsrs	r3, r3, #13
 8003720:	f003 0307 	and.w	r3, r3, #7
 8003724:	4903      	ldr	r1, [pc, #12]	; (8003734 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003726:	5ccb      	ldrb	r3, [r1, r3]
 8003728:	fa22 f303 	lsr.w	r3, r2, r3
}
 800372c:	4618      	mov	r0, r3
 800372e:	bd80      	pop	{r7, pc}
 8003730:	40023800 	.word	0x40023800
 8003734:	08007d98 	.word	0x08007d98

08003738 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003744:	2300      	movs	r3, #0
 8003746:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0301 	and.w	r3, r3, #1
 8003750:	2b00      	cmp	r3, #0
 8003752:	d105      	bne.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800375c:	2b00      	cmp	r3, #0
 800375e:	d035      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003760:	4b67      	ldr	r3, [pc, #412]	; (8003900 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003762:	2200      	movs	r2, #0
 8003764:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003766:	f7fe f923 	bl	80019b0 <HAL_GetTick>
 800376a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800376c:	e008      	b.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800376e:	f7fe f91f 	bl	80019b0 <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	2b02      	cmp	r3, #2
 800377a:	d901      	bls.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e0ba      	b.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003780:	4b60      	ldr	r3, [pc, #384]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1f0      	bne.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	019a      	lsls	r2, r3, #6
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	071b      	lsls	r3, r3, #28
 8003798:	495a      	ldr	r1, [pc, #360]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800379a:	4313      	orrs	r3, r2
 800379c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80037a0:	4b57      	ldr	r3, [pc, #348]	; (8003900 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80037a2:	2201      	movs	r2, #1
 80037a4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80037a6:	f7fe f903 	bl	80019b0 <HAL_GetTick>
 80037aa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80037ac:	e008      	b.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80037ae:	f7fe f8ff 	bl	80019b0 <HAL_GetTick>
 80037b2:	4602      	mov	r2, r0
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	1ad3      	subs	r3, r2, r3
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d901      	bls.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e09a      	b.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80037c0:	4b50      	ldr	r3, [pc, #320]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d0f0      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0302 	and.w	r3, r3, #2
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	f000 8083 	beq.w	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80037da:	2300      	movs	r3, #0
 80037dc:	60fb      	str	r3, [r7, #12]
 80037de:	4b49      	ldr	r3, [pc, #292]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80037e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e2:	4a48      	ldr	r2, [pc, #288]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80037e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037e8:	6413      	str	r3, [r2, #64]	; 0x40
 80037ea:	4b46      	ldr	r3, [pc, #280]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037f2:	60fb      	str	r3, [r7, #12]
 80037f4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80037f6:	4b44      	ldr	r3, [pc, #272]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a43      	ldr	r2, [pc, #268]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003800:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003802:	f7fe f8d5 	bl	80019b0 <HAL_GetTick>
 8003806:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003808:	e008      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800380a:	f7fe f8d1 	bl	80019b0 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	2b02      	cmp	r3, #2
 8003816:	d901      	bls.n	800381c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003818:	2303      	movs	r3, #3
 800381a:	e06c      	b.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800381c:	4b3a      	ldr	r3, [pc, #232]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003824:	2b00      	cmp	r3, #0
 8003826:	d0f0      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003828:	4b36      	ldr	r3, [pc, #216]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800382a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800382c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003830:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d02f      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	429a      	cmp	r2, r3
 8003844:	d028      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003846:	4b2f      	ldr	r3, [pc, #188]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800384a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800384e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003850:	4b2e      	ldr	r3, [pc, #184]	; (800390c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003852:	2201      	movs	r2, #1
 8003854:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003856:	4b2d      	ldr	r3, [pc, #180]	; (800390c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003858:	2200      	movs	r2, #0
 800385a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800385c:	4a29      	ldr	r2, [pc, #164]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003862:	4b28      	ldr	r3, [pc, #160]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b01      	cmp	r3, #1
 800386c:	d114      	bne.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800386e:	f7fe f89f 	bl	80019b0 <HAL_GetTick>
 8003872:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003874:	e00a      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003876:	f7fe f89b 	bl	80019b0 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	f241 3288 	movw	r2, #5000	; 0x1388
 8003884:	4293      	cmp	r3, r2
 8003886:	d901      	bls.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003888:	2303      	movs	r3, #3
 800388a:	e034      	b.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800388c:	4b1d      	ldr	r3, [pc, #116]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800388e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003890:	f003 0302 	and.w	r3, r3, #2
 8003894:	2b00      	cmp	r3, #0
 8003896:	d0ee      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038a4:	d10d      	bne.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80038a6:	4b17      	ldr	r3, [pc, #92]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80038b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038ba:	4912      	ldr	r1, [pc, #72]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	608b      	str	r3, [r1, #8]
 80038c0:	e005      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x196>
 80038c2:	4b10      	ldr	r3, [pc, #64]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	4a0f      	ldr	r2, [pc, #60]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038c8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80038cc:	6093      	str	r3, [r2, #8]
 80038ce:	4b0d      	ldr	r3, [pc, #52]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038d0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038da:	490a      	ldr	r1, [pc, #40]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0308 	and.w	r3, r3, #8
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d003      	beq.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	7c1a      	ldrb	r2, [r3, #16]
 80038f0:	4b07      	ldr	r3, [pc, #28]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80038f2:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	42470068 	.word	0x42470068
 8003904:	40023800 	.word	0x40023800
 8003908:	40007000 	.word	0x40007000
 800390c:	42470e40 	.word	0x42470e40
 8003910:	424711e0 	.word	0x424711e0

08003914 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d101      	bne.n	8003926 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e083      	b.n	8003a2e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	7f5b      	ldrb	r3, [r3, #29]
 800392a:	b2db      	uxtb	r3, r3
 800392c:	2b00      	cmp	r3, #0
 800392e:	d105      	bne.n	800393c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7fd fde4 	bl	8001504 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	22ca      	movs	r2, #202	; 0xca
 8003948:	625a      	str	r2, [r3, #36]	; 0x24
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2253      	movs	r2, #83	; 0x53
 8003950:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 fb13 	bl	8003f7e <RTC_EnterInitMode>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d008      	beq.n	8003970 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	22ff      	movs	r2, #255	; 0xff
 8003964:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2204      	movs	r2, #4
 800396a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e05e      	b.n	8003a2e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	6812      	ldr	r2, [r2, #0]
 800397a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800397e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003982:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	6899      	ldr	r1, [r3, #8]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685a      	ldr	r2, [r3, #4]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	431a      	orrs	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	695b      	ldr	r3, [r3, #20]
 8003998:	431a      	orrs	r2, r3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	430a      	orrs	r2, r1
 80039a0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	68d2      	ldr	r2, [r2, #12]
 80039aa:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	6919      	ldr	r1, [r3, #16]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	041a      	lsls	r2, r3, #16
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	430a      	orrs	r2, r1
 80039be:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	68da      	ldr	r2, [r3, #12]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039ce:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f003 0320 	and.w	r3, r3, #32
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10e      	bne.n	80039fc <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 faa5 	bl	8003f2e <HAL_RTC_WaitForSynchro>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d008      	beq.n	80039fc <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	22ff      	movs	r2, #255	; 0xff
 80039f0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2204      	movs	r2, #4
 80039f6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e018      	b.n	8003a2e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003a0a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	699a      	ldr	r2, [r3, #24]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	22ff      	movs	r2, #255	; 0xff
 8003a24:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8003a2c:	2300      	movs	r3, #0
  }
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}

08003a36 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003a36:	b590      	push	{r4, r7, lr}
 8003a38:	b087      	sub	sp, #28
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	60f8      	str	r0, [r7, #12]
 8003a3e:	60b9      	str	r1, [r7, #8]
 8003a40:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003a42:	2300      	movs	r3, #0
 8003a44:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	7f1b      	ldrb	r3, [r3, #28]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d101      	bne.n	8003a52 <HAL_RTC_SetTime+0x1c>
 8003a4e:	2302      	movs	r3, #2
 8003a50:	e0aa      	b.n	8003ba8 <HAL_RTC_SetTime+0x172>
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2201      	movs	r2, #1
 8003a56:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d126      	bne.n	8003ab2 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d102      	bne.n	8003a78 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2200      	movs	r2, #0
 8003a76:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 faaa 	bl	8003fd6 <RTC_ByteToBcd2>
 8003a82:	4603      	mov	r3, r0
 8003a84:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	785b      	ldrb	r3, [r3, #1]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f000 faa3 	bl	8003fd6 <RTC_ByteToBcd2>
 8003a90:	4603      	mov	r3, r0
 8003a92:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003a94:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	789b      	ldrb	r3, [r3, #2]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f000 fa9b 	bl	8003fd6 <RTC_ByteToBcd2>
 8003aa0:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003aa2:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	78db      	ldrb	r3, [r3, #3]
 8003aaa:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003aac:	4313      	orrs	r3, r2
 8003aae:	617b      	str	r3, [r7, #20]
 8003ab0:	e018      	b.n	8003ae4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d102      	bne.n	8003ac6 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	785b      	ldrb	r3, [r3, #1]
 8003ad0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003ad2:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003ad8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	78db      	ldrb	r3, [r3, #3]
 8003ade:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	22ca      	movs	r2, #202	; 0xca
 8003aea:	625a      	str	r2, [r3, #36]	; 0x24
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	2253      	movs	r2, #83	; 0x53
 8003af2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f000 fa42 	bl	8003f7e <RTC_EnterInitMode>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00b      	beq.n	8003b18 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	22ff      	movs	r2, #255	; 0xff
 8003b06:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2204      	movs	r2, #4
 8003b0c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2200      	movs	r2, #0
 8003b12:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e047      	b.n	8003ba8 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003b22:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003b26:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689a      	ldr	r2, [r3, #8]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b36:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	6899      	ldr	r1, [r3, #8]
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	68da      	ldr	r2, [r3, #12]
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	691b      	ldr	r3, [r3, #16]
 8003b46:	431a      	orrs	r2, r3
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68da      	ldr	r2, [r3, #12]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b5e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f003 0320 	and.w	r3, r3, #32
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d111      	bne.n	8003b92 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003b6e:	68f8      	ldr	r0, [r7, #12]
 8003b70:	f000 f9dd 	bl	8003f2e <HAL_RTC_WaitForSynchro>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00b      	beq.n	8003b92 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	22ff      	movs	r2, #255	; 0xff
 8003b80:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2204      	movs	r2, #4
 8003b86:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e00a      	b.n	8003ba8 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	22ff      	movs	r2, #255	; 0xff
 8003b98:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8003ba6:	2300      	movs	r3, #0
  }
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	371c      	adds	r7, #28
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd90      	pop	{r4, r7, pc}

08003bb0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003bb0:	b590      	push	{r4, r7, lr}
 8003bb2:	b087      	sub	sp, #28
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	7f1b      	ldrb	r3, [r3, #28]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d101      	bne.n	8003bcc <HAL_RTC_SetDate+0x1c>
 8003bc8:	2302      	movs	r3, #2
 8003bca:	e094      	b.n	8003cf6 <HAL_RTC_SetDate+0x146>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2202      	movs	r2, #2
 8003bd6:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d10e      	bne.n	8003bfc <HAL_RTC_SetDate+0x4c>
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	785b      	ldrb	r3, [r3, #1]
 8003be2:	f003 0310 	and.w	r3, r3, #16
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d008      	beq.n	8003bfc <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	785b      	ldrb	r3, [r3, #1]
 8003bee:	f023 0310 	bic.w	r3, r3, #16
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	330a      	adds	r3, #10
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d11c      	bne.n	8003c3c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	78db      	ldrb	r3, [r3, #3]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 f9e5 	bl	8003fd6 <RTC_ByteToBcd2>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	785b      	ldrb	r3, [r3, #1]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f000 f9de 	bl	8003fd6 <RTC_ByteToBcd2>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003c1e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	789b      	ldrb	r3, [r3, #2]
 8003c24:	4618      	mov	r0, r3
 8003c26:	f000 f9d6 	bl	8003fd6 <RTC_ByteToBcd2>
 8003c2a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003c2c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003c36:	4313      	orrs	r3, r2
 8003c38:	617b      	str	r3, [r7, #20]
 8003c3a:	e00e      	b.n	8003c5a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	78db      	ldrb	r3, [r3, #3]
 8003c40:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	785b      	ldrb	r3, [r3, #1]
 8003c46:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003c48:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8003c4a:	68ba      	ldr	r2, [r7, #8]
 8003c4c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8003c4e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003c56:	4313      	orrs	r3, r2
 8003c58:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	22ca      	movs	r2, #202	; 0xca
 8003c60:	625a      	str	r2, [r3, #36]	; 0x24
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2253      	movs	r2, #83	; 0x53
 8003c68:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f000 f987 	bl	8003f7e <RTC_EnterInitMode>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00b      	beq.n	8003c8e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	22ff      	movs	r2, #255	; 0xff
 8003c7c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2204      	movs	r2, #4
 8003c82:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2200      	movs	r2, #0
 8003c88:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e033      	b.n	8003cf6 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003c98:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003c9c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68da      	ldr	r2, [r3, #12]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cac:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f003 0320 	and.w	r3, r3, #32
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d111      	bne.n	8003ce0 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003cbc:	68f8      	ldr	r0, [r7, #12]
 8003cbe:	f000 f936 	bl	8003f2e <HAL_RTC_WaitForSynchro>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00b      	beq.n	8003ce0 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	22ff      	movs	r2, #255	; 0xff
 8003cce:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2204      	movs	r2, #4
 8003cd4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e00a      	b.n	8003cf6 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	22ff      	movs	r2, #255	; 0xff
 8003ce6:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2201      	movs	r2, #1
 8003cec:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
  }
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	371c      	adds	r7, #28
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd90      	pop	{r4, r7, pc}

08003cfe <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003cfe:	b590      	push	{r4, r7, lr}
 8003d00:	b089      	sub	sp, #36	; 0x24
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	60f8      	str	r0, [r7, #12]
 8003d06:	60b9      	str	r1, [r7, #8]
 8003d08:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	61fb      	str	r3, [r7, #28]
 8003d12:	2300      	movs	r3, #0
 8003d14:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	7f1b      	ldrb	r3, [r3, #28]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d101      	bne.n	8003d22 <HAL_RTC_SetAlarm+0x24>
 8003d1e:	2302      	movs	r3, #2
 8003d20:	e101      	b.n	8003f26 <HAL_RTC_SetAlarm+0x228>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2201      	movs	r2, #1
 8003d26:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d137      	bne.n	8003da4 <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d102      	bne.n	8003d48 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	2200      	movs	r2, #0
 8003d46:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f000 f942 	bl	8003fd6 <RTC_ByteToBcd2>
 8003d52:	4603      	mov	r3, r0
 8003d54:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	785b      	ldrb	r3, [r3, #1]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f000 f93b 	bl	8003fd6 <RTC_ByteToBcd2>
 8003d60:	4603      	mov	r3, r0
 8003d62:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003d64:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	789b      	ldrb	r3, [r3, #2]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f000 f933 	bl	8003fd6 <RTC_ByteToBcd2>
 8003d70:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003d72:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	78db      	ldrb	r3, [r3, #3]
 8003d7a:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003d7c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f000 f925 	bl	8003fd6 <RTC_ByteToBcd2>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003d90:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003d98:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	61fb      	str	r3, [r7, #28]
 8003da2:	e023      	b.n	8003dec <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d102      	bne.n	8003db8 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	2200      	movs	r2, #0
 8003db6:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	781b      	ldrb	r3, [r3, #0]
 8003dbc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	785b      	ldrb	r3, [r3, #1]
 8003dc2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003dc4:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8003dc6:	68ba      	ldr	r2, [r7, #8]
 8003dc8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003dca:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	78db      	ldrb	r3, [r3, #3]
 8003dd0:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8003dd2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dda:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003ddc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003de2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003de8:	4313      	orrs	r3, r2
 8003dea:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	699b      	ldr	r3, [r3, #24]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	22ca      	movs	r2, #202	; 0xca
 8003dfe:	625a      	str	r2, [r3, #36]	; 0x24
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2253      	movs	r2, #83	; 0x53
 8003e06:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e10:	d13f      	bne.n	8003e92 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	689a      	ldr	r2, [r3, #8]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e20:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	689a      	ldr	r2, [r3, #8]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e30:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003e32:	f7fd fdbd 	bl	80019b0 <HAL_GetTick>
 8003e36:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8003e38:	e013      	b.n	8003e62 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003e3a:	f7fd fdb9 	bl	80019b0 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	69bb      	ldr	r3, [r7, #24]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e48:	d90b      	bls.n	8003e62 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	22ff      	movs	r2, #255	; 0xff
 8003e50:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2203      	movs	r2, #3
 8003e56:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e061      	b.n	8003f26 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	f003 0301 	and.w	r3, r3, #1
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d0e4      	beq.n	8003e3a <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	69fa      	ldr	r2, [r7, #28]
 8003e76:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	697a      	ldr	r2, [r7, #20]
 8003e7e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	689a      	ldr	r2, [r3, #8]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e8e:	609a      	str	r2, [r3, #8]
 8003e90:	e03e      	b.n	8003f10 <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	689a      	ldr	r2, [r3, #8]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003ea0:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689a      	ldr	r2, [r3, #8]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003eb0:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003eb2:	f7fd fd7d 	bl	80019b0 <HAL_GetTick>
 8003eb6:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8003eb8:	e013      	b.n	8003ee2 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003eba:	f7fd fd79 	bl	80019b0 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ec8:	d90b      	bls.n	8003ee2 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	22ff      	movs	r2, #255	; 0xff
 8003ed0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2203      	movs	r2, #3
 8003ed6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e021      	b.n	8003f26 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	f003 0302 	and.w	r3, r3, #2
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d0e4      	beq.n	8003eba <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	69fa      	ldr	r2, [r7, #28]
 8003ef6:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	689a      	ldr	r2, [r3, #8]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f0e:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	22ff      	movs	r2, #255	; 0xff
 8003f16:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2200      	movs	r2, #0
 8003f22:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3724      	adds	r7, #36	; 0x24
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd90      	pop	{r4, r7, pc}

08003f2e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b084      	sub	sp, #16
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f36:	2300      	movs	r3, #0
 8003f38:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68da      	ldr	r2, [r3, #12]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003f48:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003f4a:	f7fd fd31 	bl	80019b0 <HAL_GetTick>
 8003f4e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003f50:	e009      	b.n	8003f66 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003f52:	f7fd fd2d 	bl	80019b0 <HAL_GetTick>
 8003f56:	4602      	mov	r2, r0
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f60:	d901      	bls.n	8003f66 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e007      	b.n	8003f76 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	f003 0320 	and.w	r3, r3, #32
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d0ee      	beq.n	8003f52 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3710      	adds	r7, #16
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b084      	sub	sp, #16
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f86:	2300      	movs	r3, #0
 8003f88:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d119      	bne.n	8003fcc <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003fa0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003fa2:	f7fd fd05 	bl	80019b0 <HAL_GetTick>
 8003fa6:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003fa8:	e009      	b.n	8003fbe <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003faa:	f7fd fd01 	bl	80019b0 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003fb8:	d901      	bls.n	8003fbe <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e007      	b.n	8003fce <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0ee      	beq.n	8003faa <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3710      	adds	r7, #16
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b085      	sub	sp, #20
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	4603      	mov	r3, r0
 8003fde:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8003fe4:	e005      	b.n	8003ff2 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	3301      	adds	r3, #1
 8003fea:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003fec:	79fb      	ldrb	r3, [r7, #7]
 8003fee:	3b0a      	subs	r3, #10
 8003ff0:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8003ff2:	79fb      	ldrb	r3, [r7, #7]
 8003ff4:	2b09      	cmp	r3, #9
 8003ff6:	d8f6      	bhi.n	8003fe6 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	011b      	lsls	r3, r3, #4
 8003ffe:	b2da      	uxtb	r2, r3
 8004000:	79fb      	ldrb	r3, [r7, #7]
 8004002:	4313      	orrs	r3, r2
 8004004:	b2db      	uxtb	r3, r3
}
 8004006:	4618      	mov	r0, r3
 8004008:	3714      	adds	r7, #20
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
	...

08004014 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8004014:	b480      	push	{r7}
 8004016:	b087      	sub	sp, #28
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	7f1b      	ldrb	r3, [r3, #28]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d101      	bne.n	800402c <HAL_RTCEx_SetWakeUpTimer_IT+0x18>
 8004028:	2302      	movs	r3, #2
 800402a:	e0a6      	b.n	800417a <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2201      	movs	r2, #1
 8004030:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2202      	movs	r2, #2
 8004036:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	22ca      	movs	r2, #202	; 0xca
 800403e:	625a      	str	r2, [r3, #36]	; 0x24
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2253      	movs	r2, #83	; 0x53
 8004046:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wake up timer enabled */
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004052:	2b00      	cmp	r3, #0
 8004054:	d022      	beq.n	800409c <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 8004056:	4b4c      	ldr	r3, [pc, #304]	; (8004188 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a4c      	ldr	r2, [pc, #304]	; (800418c <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800405c:	fba2 2303 	umull	r2, r3, r2, r3
 8004060:	0adb      	lsrs	r3, r3, #11
 8004062:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004066:	fb02 f303 	mul.w	r3, r2, r3
 800406a:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	1e5a      	subs	r2, r3, #1
 8004070:	617a      	str	r2, [r7, #20]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d10b      	bne.n	800408e <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	22ff      	movs	r2, #255	; 0xff
 800407c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2203      	movs	r2, #3
 8004082:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e075      	b.n	800417a <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    }
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	f003 0304 	and.w	r3, r3, #4
 8004098:	2b00      	cmp	r3, #0
 800409a:	d1e7      	bne.n	800406c <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	689a      	ldr	r2, [r3, #8]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040aa:	609a      	str	r2, [r3, #8]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 80040ac:	4b36      	ldr	r3, [pc, #216]	; (8004188 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a36      	ldr	r2, [pc, #216]	; (800418c <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 80040b2:	fba2 2303 	umull	r2, r3, r2, r3
 80040b6:	0adb      	lsrs	r3, r3, #11
 80040b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80040bc:	fb02 f303 	mul.w	r3, r2, r3
 80040c0:	617b      	str	r3, [r7, #20]
  do
  {
    if(count-- == 0U)
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	1e5a      	subs	r2, r3, #1
 80040c6:	617a      	str	r2, [r7, #20]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d10b      	bne.n	80040e4 <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	22ff      	movs	r2, #255	; 0xff
 80040d2:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2203      	movs	r2, #3
 80040d8:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e04a      	b.n	800417a <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  }
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	f003 0304 	and.w	r3, r3, #4
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d0e7      	beq.n	80040c2 <HAL_RTCEx_SetWakeUpTimer_IT+0xae>

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68ba      	ldr	r2, [r7, #8]
 80040f8:	615a      	str	r2, [r3, #20]

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	689a      	ldr	r2, [r3, #8]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0207 	bic.w	r2, r2, #7
 8004108:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	6899      	ldr	r1, [r3, #8]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	430a      	orrs	r2, r1
 8004118:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800411a:	4b1d      	ldr	r3, [pc, #116]	; (8004190 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a1c      	ldr	r2, [pc, #112]	; (8004190 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8004120:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004124:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
 8004126:	4b1a      	ldr	r3, [pc, #104]	; (8004190 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	4a19      	ldr	r2, [pc, #100]	; (8004190 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800412c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004130:	6093      	str	r3, [r2, #8]

  /* Clear RTC Wake Up timer Flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	b2da      	uxtb	r2, r3
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8004142:	60da      	str	r2, [r3, #12]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689a      	ldr	r2, [r3, #8]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004152:	609a      	str	r2, [r3, #8]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689a      	ldr	r2, [r3, #8]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004162:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	22ff      	movs	r2, #255	; 0xff
 800416a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2201      	movs	r2, #1
 8004170:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	371c      	adds	r7, #28
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	20000000 	.word	0x20000000
 800418c:	10624dd3 	.word	0x10624dd3
 8004190:	40013c00 	.word	0x40013c00

08004194 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	7f1b      	ldrb	r3, [r3, #28]
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d101      	bne.n	80041ac <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 80041a8:	2302      	movs	r3, #2
 80041aa:	e047      	b.n	800423c <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2202      	movs	r2, #2
 80041b6:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	22ca      	movs	r2, #202	; 0xca
 80041be:	625a      	str	r2, [r3, #36]	; 0x24
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2253      	movs	r2, #83	; 0x53
 80041c6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	689a      	ldr	r2, [r3, #8]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041d6:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	689a      	ldr	r2, [r3, #8]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80041e6:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041e8:	f7fd fbe2 	bl	80019b0 <HAL_GetTick>
 80041ec:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 80041ee:	e013      	b.n	8004218 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80041f0:	f7fd fbde 	bl	80019b0 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80041fe:	d90b      	bls.n	8004218 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	22ff      	movs	r2, #255	; 0xff
 8004206:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2203      	movs	r2, #3
 800420c:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	e011      	b.n	800423c <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	f003 0304 	and.w	r3, r3, #4
 8004222:	2b00      	cmp	r3, #0
 8004224:	d0e4      	beq.n	80041f0 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	22ff      	movs	r2, #255	; 0xff
 800422c:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2201      	movs	r2, #1
 8004232:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800423a:	2300      	movs	r3, #0
}
 800423c:	4618      	mov	r0, r3
 800423e:	3710      	adds	r7, #16
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != (uint32_t)RESET)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00b      	beq.n	8004272 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2e>
  {
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f000 f816 	bl	800428c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	b2da      	uxtb	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8004270:	60da      	str	r2, [r3, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8004272:	4b05      	ldr	r3, [pc, #20]	; (8004288 <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 8004274:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004278:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2201      	movs	r2, #1
 800427e:	775a      	strb	r2, [r3, #29]
}
 8004280:	bf00      	nop
 8004282:	3708      	adds	r7, #8
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}
 8004288:	40013c00 	.word	0x40013c00

0800428c <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d101      	bne.n	80042b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e03f      	b.n	8004332 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d106      	bne.n	80042cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f7fd fa9a 	bl	8001800 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2224      	movs	r2, #36	; 0x24
 80042d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68da      	ldr	r2, [r3, #12]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80042e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 f90b 	bl	8004500 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	691a      	ldr	r2, [r3, #16]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	695a      	ldr	r2, [r3, #20]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004308:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68da      	ldr	r2, [r3, #12]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004318:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2220      	movs	r2, #32
 8004324:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2220      	movs	r2, #32
 800432c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b088      	sub	sp, #32
 800433e:	af02      	add	r7, sp, #8
 8004340:	60f8      	str	r0, [r7, #12]
 8004342:	60b9      	str	r1, [r7, #8]
 8004344:	603b      	str	r3, [r7, #0]
 8004346:	4613      	mov	r3, r2
 8004348:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800434a:	2300      	movs	r3, #0
 800434c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b20      	cmp	r3, #32
 8004358:	f040 8083 	bne.w	8004462 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d002      	beq.n	8004368 <HAL_UART_Transmit+0x2e>
 8004362:	88fb      	ldrh	r3, [r7, #6]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e07b      	b.n	8004464 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004372:	2b01      	cmp	r3, #1
 8004374:	d101      	bne.n	800437a <HAL_UART_Transmit+0x40>
 8004376:	2302      	movs	r3, #2
 8004378:	e074      	b.n	8004464 <HAL_UART_Transmit+0x12a>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2201      	movs	r2, #1
 800437e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2221      	movs	r2, #33	; 0x21
 800438c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004390:	f7fd fb0e 	bl	80019b0 <HAL_GetTick>
 8004394:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	88fa      	ldrh	r2, [r7, #6]
 800439a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	88fa      	ldrh	r2, [r7, #6]
 80043a0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80043aa:	e042      	b.n	8004432 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	3b01      	subs	r3, #1
 80043b4:	b29a      	uxth	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043c2:	d122      	bne.n	800440a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	9300      	str	r3, [sp, #0]
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	2200      	movs	r2, #0
 80043cc:	2180      	movs	r1, #128	; 0x80
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f000 f84c 	bl	800446c <UART_WaitOnFlagUntilTimeout>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e042      	b.n	8004464 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	881b      	ldrh	r3, [r3, #0]
 80043e6:	461a      	mov	r2, r3
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043f0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d103      	bne.n	8004402 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	3302      	adds	r3, #2
 80043fe:	60bb      	str	r3, [r7, #8]
 8004400:	e017      	b.n	8004432 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	3301      	adds	r3, #1
 8004406:	60bb      	str	r3, [r7, #8]
 8004408:	e013      	b.n	8004432 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	9300      	str	r3, [sp, #0]
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	2200      	movs	r2, #0
 8004412:	2180      	movs	r1, #128	; 0x80
 8004414:	68f8      	ldr	r0, [r7, #12]
 8004416:	f000 f829 	bl	800446c <UART_WaitOnFlagUntilTimeout>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d001      	beq.n	8004424 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e01f      	b.n	8004464 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	1c5a      	adds	r2, r3, #1
 8004428:	60ba      	str	r2, [r7, #8]
 800442a:	781a      	ldrb	r2, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004436:	b29b      	uxth	r3, r3
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1b7      	bne.n	80043ac <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	9300      	str	r3, [sp, #0]
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	2200      	movs	r2, #0
 8004444:	2140      	movs	r1, #64	; 0x40
 8004446:	68f8      	ldr	r0, [r7, #12]
 8004448:	f000 f810 	bl	800446c <UART_WaitOnFlagUntilTimeout>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e006      	b.n	8004464 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2220      	movs	r2, #32
 800445a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800445e:	2300      	movs	r3, #0
 8004460:	e000      	b.n	8004464 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004462:	2302      	movs	r3, #2
  }
}
 8004464:	4618      	mov	r0, r3
 8004466:	3718      	adds	r7, #24
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	603b      	str	r3, [r7, #0]
 8004478:	4613      	mov	r3, r2
 800447a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800447c:	e02c      	b.n	80044d8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004484:	d028      	beq.n	80044d8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d007      	beq.n	800449c <UART_WaitOnFlagUntilTimeout+0x30>
 800448c:	f7fd fa90 	bl	80019b0 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	69ba      	ldr	r2, [r7, #24]
 8004498:	429a      	cmp	r2, r3
 800449a:	d21d      	bcs.n	80044d8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68da      	ldr	r2, [r3, #12]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80044aa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695a      	ldr	r2, [r3, #20]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f022 0201 	bic.w	r2, r2, #1
 80044ba:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2220      	movs	r2, #32
 80044c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2220      	movs	r2, #32
 80044c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80044d4:	2303      	movs	r3, #3
 80044d6:	e00f      	b.n	80044f8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	4013      	ands	r3, r2
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	bf0c      	ite	eq
 80044e8:	2301      	moveq	r3, #1
 80044ea:	2300      	movne	r3, #0
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	461a      	mov	r2, r3
 80044f0:	79fb      	ldrb	r3, [r7, #7]
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d0c3      	beq.n	800447e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044f6:	2300      	movs	r3, #0
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3710      	adds	r7, #16
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004500:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004504:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8004508:	af00      	add	r7, sp, #0
 800450a:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800450e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800451a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800451e:	68d9      	ldr	r1, [r3, #12]
 8004520:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	ea40 0301 	orr.w	r3, r0, r1
 800452a:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800452c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004530:	689a      	ldr	r2, [r3, #8]
 8004532:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	431a      	orrs	r2, r3
 800453a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800453e:	695b      	ldr	r3, [r3, #20]
 8004540:	431a      	orrs	r2, r3
 8004542:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	4313      	orrs	r3, r2
 800454a:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 800454e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68db      	ldr	r3, [r3, #12]
 8004556:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800455a:	f021 010c 	bic.w	r1, r1, #12
 800455e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8004568:	430b      	orrs	r3, r1
 800456a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800456c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	695b      	ldr	r3, [r3, #20]
 8004574:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004578:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800457c:	6999      	ldr	r1, [r3, #24]
 800457e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	ea40 0301 	orr.w	r3, r0, r1
 8004588:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800458a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800458e:	69db      	ldr	r3, [r3, #28]
 8004590:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004594:	f040 824a 	bne.w	8004a2c <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004598:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	4b96      	ldr	r3, [pc, #600]	; (80047f8 <UART_SetConfig+0x2f8>)
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d006      	beq.n	80045b2 <UART_SetConfig+0xb2>
 80045a4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	4b94      	ldr	r3, [pc, #592]	; (80047fc <UART_SetConfig+0x2fc>)
 80045ac:	429a      	cmp	r2, r3
 80045ae:	f040 8129 	bne.w	8004804 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80045b2:	f7ff f8ad 	bl	8003710 <HAL_RCC_GetPCLK2Freq>
 80045b6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80045ba:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80045be:	2200      	movs	r2, #0
 80045c0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 80045c4:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 80045c8:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 80045cc:	4622      	mov	r2, r4
 80045ce:	462b      	mov	r3, r5
 80045d0:	1891      	adds	r1, r2, r2
 80045d2:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 80045d6:	415b      	adcs	r3, r3
 80045d8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80045dc:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 80045e0:	4621      	mov	r1, r4
 80045e2:	1851      	adds	r1, r2, r1
 80045e4:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 80045e8:	4629      	mov	r1, r5
 80045ea:	414b      	adcs	r3, r1
 80045ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80045f0:	f04f 0200 	mov.w	r2, #0
 80045f4:	f04f 0300 	mov.w	r3, #0
 80045f8:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 80045fc:	4649      	mov	r1, r9
 80045fe:	00cb      	lsls	r3, r1, #3
 8004600:	4641      	mov	r1, r8
 8004602:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004606:	4641      	mov	r1, r8
 8004608:	00ca      	lsls	r2, r1, #3
 800460a:	4610      	mov	r0, r2
 800460c:	4619      	mov	r1, r3
 800460e:	4603      	mov	r3, r0
 8004610:	4622      	mov	r2, r4
 8004612:	189b      	adds	r3, r3, r2
 8004614:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8004618:	462b      	mov	r3, r5
 800461a:	460a      	mov	r2, r1
 800461c:	eb42 0303 	adc.w	r3, r2, r3
 8004620:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8004624:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004630:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8004634:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 8004638:	460b      	mov	r3, r1
 800463a:	18db      	adds	r3, r3, r3
 800463c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004640:	4613      	mov	r3, r2
 8004642:	eb42 0303 	adc.w	r3, r2, r3
 8004646:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800464a:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 800464e:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8004652:	f7fc fab1 	bl	8000bb8 <__aeabi_uldivmod>
 8004656:	4602      	mov	r2, r0
 8004658:	460b      	mov	r3, r1
 800465a:	4b69      	ldr	r3, [pc, #420]	; (8004800 <UART_SetConfig+0x300>)
 800465c:	fba3 2302 	umull	r2, r3, r3, r2
 8004660:	095b      	lsrs	r3, r3, #5
 8004662:	011c      	lsls	r4, r3, #4
 8004664:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004668:	2200      	movs	r2, #0
 800466a:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 800466e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8004672:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 8004676:	4642      	mov	r2, r8
 8004678:	464b      	mov	r3, r9
 800467a:	1891      	adds	r1, r2, r2
 800467c:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8004680:	415b      	adcs	r3, r3
 8004682:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004686:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 800468a:	4641      	mov	r1, r8
 800468c:	1851      	adds	r1, r2, r1
 800468e:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 8004692:	4649      	mov	r1, r9
 8004694:	414b      	adcs	r3, r1
 8004696:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800469a:	f04f 0200 	mov.w	r2, #0
 800469e:	f04f 0300 	mov.w	r3, #0
 80046a2:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 80046a6:	4659      	mov	r1, fp
 80046a8:	00cb      	lsls	r3, r1, #3
 80046aa:	4651      	mov	r1, sl
 80046ac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046b0:	4651      	mov	r1, sl
 80046b2:	00ca      	lsls	r2, r1, #3
 80046b4:	4610      	mov	r0, r2
 80046b6:	4619      	mov	r1, r3
 80046b8:	4603      	mov	r3, r0
 80046ba:	4642      	mov	r2, r8
 80046bc:	189b      	adds	r3, r3, r2
 80046be:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 80046c2:	464b      	mov	r3, r9
 80046c4:	460a      	mov	r2, r1
 80046c6:	eb42 0303 	adc.w	r3, r2, r3
 80046ca:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 80046ce:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80046da:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 80046de:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 80046e2:	460b      	mov	r3, r1
 80046e4:	18db      	adds	r3, r3, r3
 80046e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80046ea:	4613      	mov	r3, r2
 80046ec:	eb42 0303 	adc.w	r3, r2, r3
 80046f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80046f4:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80046f8:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 80046fc:	f7fc fa5c 	bl	8000bb8 <__aeabi_uldivmod>
 8004700:	4602      	mov	r2, r0
 8004702:	460b      	mov	r3, r1
 8004704:	4611      	mov	r1, r2
 8004706:	4b3e      	ldr	r3, [pc, #248]	; (8004800 <UART_SetConfig+0x300>)
 8004708:	fba3 2301 	umull	r2, r3, r3, r1
 800470c:	095b      	lsrs	r3, r3, #5
 800470e:	2264      	movs	r2, #100	; 0x64
 8004710:	fb02 f303 	mul.w	r3, r2, r3
 8004714:	1acb      	subs	r3, r1, r3
 8004716:	00db      	lsls	r3, r3, #3
 8004718:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800471c:	4b38      	ldr	r3, [pc, #224]	; (8004800 <UART_SetConfig+0x300>)
 800471e:	fba3 2302 	umull	r2, r3, r3, r2
 8004722:	095b      	lsrs	r3, r3, #5
 8004724:	005b      	lsls	r3, r3, #1
 8004726:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800472a:	441c      	add	r4, r3
 800472c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004730:	2200      	movs	r2, #0
 8004732:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004736:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 800473a:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 800473e:	4642      	mov	r2, r8
 8004740:	464b      	mov	r3, r9
 8004742:	1891      	adds	r1, r2, r2
 8004744:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 8004748:	415b      	adcs	r3, r3
 800474a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800474e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8004752:	4641      	mov	r1, r8
 8004754:	1851      	adds	r1, r2, r1
 8004756:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 800475a:	4649      	mov	r1, r9
 800475c:	414b      	adcs	r3, r1
 800475e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004762:	f04f 0200 	mov.w	r2, #0
 8004766:	f04f 0300 	mov.w	r3, #0
 800476a:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 800476e:	4659      	mov	r1, fp
 8004770:	00cb      	lsls	r3, r1, #3
 8004772:	4651      	mov	r1, sl
 8004774:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004778:	4651      	mov	r1, sl
 800477a:	00ca      	lsls	r2, r1, #3
 800477c:	4610      	mov	r0, r2
 800477e:	4619      	mov	r1, r3
 8004780:	4603      	mov	r3, r0
 8004782:	4642      	mov	r2, r8
 8004784:	189b      	adds	r3, r3, r2
 8004786:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 800478a:	464b      	mov	r3, r9
 800478c:	460a      	mov	r2, r1
 800478e:	eb42 0303 	adc.w	r3, r2, r3
 8004792:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004796:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 80047a2:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 80047a6:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 80047aa:	460b      	mov	r3, r1
 80047ac:	18db      	adds	r3, r3, r3
 80047ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80047b2:	4613      	mov	r3, r2
 80047b4:	eb42 0303 	adc.w	r3, r2, r3
 80047b8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80047bc:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80047c0:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 80047c4:	f7fc f9f8 	bl	8000bb8 <__aeabi_uldivmod>
 80047c8:	4602      	mov	r2, r0
 80047ca:	460b      	mov	r3, r1
 80047cc:	4b0c      	ldr	r3, [pc, #48]	; (8004800 <UART_SetConfig+0x300>)
 80047ce:	fba3 1302 	umull	r1, r3, r3, r2
 80047d2:	095b      	lsrs	r3, r3, #5
 80047d4:	2164      	movs	r1, #100	; 0x64
 80047d6:	fb01 f303 	mul.w	r3, r1, r3
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	00db      	lsls	r3, r3, #3
 80047de:	3332      	adds	r3, #50	; 0x32
 80047e0:	4a07      	ldr	r2, [pc, #28]	; (8004800 <UART_SetConfig+0x300>)
 80047e2:	fba2 2303 	umull	r2, r3, r2, r3
 80047e6:	095b      	lsrs	r3, r3, #5
 80047e8:	f003 0207 	and.w	r2, r3, #7
 80047ec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4422      	add	r2, r4
 80047f4:	609a      	str	r2, [r3, #8]
 80047f6:	e349      	b.n	8004e8c <UART_SetConfig+0x98c>
 80047f8:	40011000 	.word	0x40011000
 80047fc:	40011400 	.word	0x40011400
 8004800:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004804:	f7fe ff70 	bl	80036e8 <HAL_RCC_GetPCLK1Freq>
 8004808:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800480c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004810:	2200      	movs	r2, #0
 8004812:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8004816:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 800481a:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 800481e:	4622      	mov	r2, r4
 8004820:	462b      	mov	r3, r5
 8004822:	1891      	adds	r1, r2, r2
 8004824:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8004828:	415b      	adcs	r3, r3
 800482a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800482e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004832:	4621      	mov	r1, r4
 8004834:	eb12 0a01 	adds.w	sl, r2, r1
 8004838:	4629      	mov	r1, r5
 800483a:	eb43 0b01 	adc.w	fp, r3, r1
 800483e:	f04f 0200 	mov.w	r2, #0
 8004842:	f04f 0300 	mov.w	r3, #0
 8004846:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800484a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800484e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004852:	4692      	mov	sl, r2
 8004854:	469b      	mov	fp, r3
 8004856:	4623      	mov	r3, r4
 8004858:	eb1a 0303 	adds.w	r3, sl, r3
 800485c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004860:	462b      	mov	r3, r5
 8004862:	eb4b 0303 	adc.w	r3, fp, r3
 8004866:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800486a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8004876:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800487a:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 800487e:	460b      	mov	r3, r1
 8004880:	18db      	adds	r3, r3, r3
 8004882:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004886:	4613      	mov	r3, r2
 8004888:	eb42 0303 	adc.w	r3, r2, r3
 800488c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004890:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8004894:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8004898:	f7fc f98e 	bl	8000bb8 <__aeabi_uldivmod>
 800489c:	4602      	mov	r2, r0
 800489e:	460b      	mov	r3, r1
 80048a0:	4b61      	ldr	r3, [pc, #388]	; (8004a28 <UART_SetConfig+0x528>)
 80048a2:	fba3 2302 	umull	r2, r3, r3, r2
 80048a6:	095b      	lsrs	r3, r3, #5
 80048a8:	011c      	lsls	r4, r3, #4
 80048aa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80048ae:	2200      	movs	r2, #0
 80048b0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 80048b4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 80048b8:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 80048bc:	4642      	mov	r2, r8
 80048be:	464b      	mov	r3, r9
 80048c0:	1891      	adds	r1, r2, r2
 80048c2:	67b9      	str	r1, [r7, #120]	; 0x78
 80048c4:	415b      	adcs	r3, r3
 80048c6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80048c8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80048cc:	4641      	mov	r1, r8
 80048ce:	1851      	adds	r1, r2, r1
 80048d0:	6739      	str	r1, [r7, #112]	; 0x70
 80048d2:	4649      	mov	r1, r9
 80048d4:	414b      	adcs	r3, r1
 80048d6:	677b      	str	r3, [r7, #116]	; 0x74
 80048d8:	f04f 0200 	mov.w	r2, #0
 80048dc:	f04f 0300 	mov.w	r3, #0
 80048e0:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 80048e4:	4659      	mov	r1, fp
 80048e6:	00cb      	lsls	r3, r1, #3
 80048e8:	4651      	mov	r1, sl
 80048ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048ee:	4651      	mov	r1, sl
 80048f0:	00ca      	lsls	r2, r1, #3
 80048f2:	4610      	mov	r0, r2
 80048f4:	4619      	mov	r1, r3
 80048f6:	4603      	mov	r3, r0
 80048f8:	4642      	mov	r2, r8
 80048fa:	189b      	adds	r3, r3, r2
 80048fc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004900:	464b      	mov	r3, r9
 8004902:	460a      	mov	r2, r1
 8004904:	eb42 0303 	adc.w	r3, r2, r3
 8004908:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800490c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004918:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 800491c:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 8004920:	460b      	mov	r3, r1
 8004922:	18db      	adds	r3, r3, r3
 8004924:	66bb      	str	r3, [r7, #104]	; 0x68
 8004926:	4613      	mov	r3, r2
 8004928:	eb42 0303 	adc.w	r3, r2, r3
 800492c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800492e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8004932:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8004936:	f7fc f93f 	bl	8000bb8 <__aeabi_uldivmod>
 800493a:	4602      	mov	r2, r0
 800493c:	460b      	mov	r3, r1
 800493e:	4611      	mov	r1, r2
 8004940:	4b39      	ldr	r3, [pc, #228]	; (8004a28 <UART_SetConfig+0x528>)
 8004942:	fba3 2301 	umull	r2, r3, r3, r1
 8004946:	095b      	lsrs	r3, r3, #5
 8004948:	2264      	movs	r2, #100	; 0x64
 800494a:	fb02 f303 	mul.w	r3, r2, r3
 800494e:	1acb      	subs	r3, r1, r3
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004956:	4b34      	ldr	r3, [pc, #208]	; (8004a28 <UART_SetConfig+0x528>)
 8004958:	fba3 2302 	umull	r2, r3, r3, r2
 800495c:	095b      	lsrs	r3, r3, #5
 800495e:	005b      	lsls	r3, r3, #1
 8004960:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004964:	441c      	add	r4, r3
 8004966:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800496a:	2200      	movs	r2, #0
 800496c:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 8004970:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004974:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 8004978:	4642      	mov	r2, r8
 800497a:	464b      	mov	r3, r9
 800497c:	1891      	adds	r1, r2, r2
 800497e:	6639      	str	r1, [r7, #96]	; 0x60
 8004980:	415b      	adcs	r3, r3
 8004982:	667b      	str	r3, [r7, #100]	; 0x64
 8004984:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8004988:	4641      	mov	r1, r8
 800498a:	1851      	adds	r1, r2, r1
 800498c:	65b9      	str	r1, [r7, #88]	; 0x58
 800498e:	4649      	mov	r1, r9
 8004990:	414b      	adcs	r3, r1
 8004992:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004994:	f04f 0200 	mov.w	r2, #0
 8004998:	f04f 0300 	mov.w	r3, #0
 800499c:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 80049a0:	4659      	mov	r1, fp
 80049a2:	00cb      	lsls	r3, r1, #3
 80049a4:	4651      	mov	r1, sl
 80049a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049aa:	4651      	mov	r1, sl
 80049ac:	00ca      	lsls	r2, r1, #3
 80049ae:	4610      	mov	r0, r2
 80049b0:	4619      	mov	r1, r3
 80049b2:	4603      	mov	r3, r0
 80049b4:	4642      	mov	r2, r8
 80049b6:	189b      	adds	r3, r3, r2
 80049b8:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 80049bc:	464b      	mov	r3, r9
 80049be:	460a      	mov	r2, r1
 80049c0:	eb42 0303 	adc.w	r3, r2, r3
 80049c4:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 80049c8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 80049d4:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 80049d8:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 80049dc:	460b      	mov	r3, r1
 80049de:	18db      	adds	r3, r3, r3
 80049e0:	653b      	str	r3, [r7, #80]	; 0x50
 80049e2:	4613      	mov	r3, r2
 80049e4:	eb42 0303 	adc.w	r3, r2, r3
 80049e8:	657b      	str	r3, [r7, #84]	; 0x54
 80049ea:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80049ee:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 80049f2:	f7fc f8e1 	bl	8000bb8 <__aeabi_uldivmod>
 80049f6:	4602      	mov	r2, r0
 80049f8:	460b      	mov	r3, r1
 80049fa:	4b0b      	ldr	r3, [pc, #44]	; (8004a28 <UART_SetConfig+0x528>)
 80049fc:	fba3 1302 	umull	r1, r3, r3, r2
 8004a00:	095b      	lsrs	r3, r3, #5
 8004a02:	2164      	movs	r1, #100	; 0x64
 8004a04:	fb01 f303 	mul.w	r3, r1, r3
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	3332      	adds	r3, #50	; 0x32
 8004a0e:	4a06      	ldr	r2, [pc, #24]	; (8004a28 <UART_SetConfig+0x528>)
 8004a10:	fba2 2303 	umull	r2, r3, r2, r3
 8004a14:	095b      	lsrs	r3, r3, #5
 8004a16:	f003 0207 	and.w	r2, r3, #7
 8004a1a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4422      	add	r2, r4
 8004a22:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004a24:	e232      	b.n	8004e8c <UART_SetConfig+0x98c>
 8004a26:	bf00      	nop
 8004a28:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a2c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	4b8d      	ldr	r3, [pc, #564]	; (8004c68 <UART_SetConfig+0x768>)
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d006      	beq.n	8004a46 <UART_SetConfig+0x546>
 8004a38:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	4b8b      	ldr	r3, [pc, #556]	; (8004c6c <UART_SetConfig+0x76c>)
 8004a40:	429a      	cmp	r2, r3
 8004a42:	f040 8117 	bne.w	8004c74 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a46:	f7fe fe63 	bl	8003710 <HAL_RCC_GetPCLK2Freq>
 8004a4a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a4e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004a52:	2200      	movs	r2, #0
 8004a54:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8004a58:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8004a5c:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8004a60:	4622      	mov	r2, r4
 8004a62:	462b      	mov	r3, r5
 8004a64:	1891      	adds	r1, r2, r2
 8004a66:	64b9      	str	r1, [r7, #72]	; 0x48
 8004a68:	415b      	adcs	r3, r3
 8004a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a6c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004a70:	4621      	mov	r1, r4
 8004a72:	eb12 0801 	adds.w	r8, r2, r1
 8004a76:	4629      	mov	r1, r5
 8004a78:	eb43 0901 	adc.w	r9, r3, r1
 8004a7c:	f04f 0200 	mov.w	r2, #0
 8004a80:	f04f 0300 	mov.w	r3, #0
 8004a84:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a88:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a8c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a90:	4690      	mov	r8, r2
 8004a92:	4699      	mov	r9, r3
 8004a94:	4623      	mov	r3, r4
 8004a96:	eb18 0303 	adds.w	r3, r8, r3
 8004a9a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8004a9e:	462b      	mov	r3, r5
 8004aa0:	eb49 0303 	adc.w	r3, r9, r3
 8004aa4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8004aa8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004ab4:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8004ab8:	f04f 0200 	mov.w	r2, #0
 8004abc:	f04f 0300 	mov.w	r3, #0
 8004ac0:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 8004ac4:	4629      	mov	r1, r5
 8004ac6:	008b      	lsls	r3, r1, #2
 8004ac8:	4621      	mov	r1, r4
 8004aca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ace:	4621      	mov	r1, r4
 8004ad0:	008a      	lsls	r2, r1, #2
 8004ad2:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 8004ad6:	f7fc f86f 	bl	8000bb8 <__aeabi_uldivmod>
 8004ada:	4602      	mov	r2, r0
 8004adc:	460b      	mov	r3, r1
 8004ade:	4b64      	ldr	r3, [pc, #400]	; (8004c70 <UART_SetConfig+0x770>)
 8004ae0:	fba3 2302 	umull	r2, r3, r3, r2
 8004ae4:	095b      	lsrs	r3, r3, #5
 8004ae6:	011c      	lsls	r4, r3, #4
 8004ae8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004aec:	2200      	movs	r2, #0
 8004aee:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8004af2:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8004af6:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 8004afa:	4642      	mov	r2, r8
 8004afc:	464b      	mov	r3, r9
 8004afe:	1891      	adds	r1, r2, r2
 8004b00:	6439      	str	r1, [r7, #64]	; 0x40
 8004b02:	415b      	adcs	r3, r3
 8004b04:	647b      	str	r3, [r7, #68]	; 0x44
 8004b06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004b0a:	4641      	mov	r1, r8
 8004b0c:	1851      	adds	r1, r2, r1
 8004b0e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004b10:	4649      	mov	r1, r9
 8004b12:	414b      	adcs	r3, r1
 8004b14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b16:	f04f 0200 	mov.w	r2, #0
 8004b1a:	f04f 0300 	mov.w	r3, #0
 8004b1e:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8004b22:	4659      	mov	r1, fp
 8004b24:	00cb      	lsls	r3, r1, #3
 8004b26:	4651      	mov	r1, sl
 8004b28:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b2c:	4651      	mov	r1, sl
 8004b2e:	00ca      	lsls	r2, r1, #3
 8004b30:	4610      	mov	r0, r2
 8004b32:	4619      	mov	r1, r3
 8004b34:	4603      	mov	r3, r0
 8004b36:	4642      	mov	r2, r8
 8004b38:	189b      	adds	r3, r3, r2
 8004b3a:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8004b3e:	464b      	mov	r3, r9
 8004b40:	460a      	mov	r2, r1
 8004b42:	eb42 0303 	adc.w	r3, r2, r3
 8004b46:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8004b4a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8004b56:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8004b5a:	f04f 0200 	mov.w	r2, #0
 8004b5e:	f04f 0300 	mov.w	r3, #0
 8004b62:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 8004b66:	4649      	mov	r1, r9
 8004b68:	008b      	lsls	r3, r1, #2
 8004b6a:	4641      	mov	r1, r8
 8004b6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b70:	4641      	mov	r1, r8
 8004b72:	008a      	lsls	r2, r1, #2
 8004b74:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 8004b78:	f7fc f81e 	bl	8000bb8 <__aeabi_uldivmod>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	460b      	mov	r3, r1
 8004b80:	4b3b      	ldr	r3, [pc, #236]	; (8004c70 <UART_SetConfig+0x770>)
 8004b82:	fba3 1302 	umull	r1, r3, r3, r2
 8004b86:	095b      	lsrs	r3, r3, #5
 8004b88:	2164      	movs	r1, #100	; 0x64
 8004b8a:	fb01 f303 	mul.w	r3, r1, r3
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	3332      	adds	r3, #50	; 0x32
 8004b94:	4a36      	ldr	r2, [pc, #216]	; (8004c70 <UART_SetConfig+0x770>)
 8004b96:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9a:	095b      	lsrs	r3, r3, #5
 8004b9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ba0:	441c      	add	r4, r3
 8004ba2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8004bac:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 8004bb0:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 8004bb4:	4642      	mov	r2, r8
 8004bb6:	464b      	mov	r3, r9
 8004bb8:	1891      	adds	r1, r2, r2
 8004bba:	6339      	str	r1, [r7, #48]	; 0x30
 8004bbc:	415b      	adcs	r3, r3
 8004bbe:	637b      	str	r3, [r7, #52]	; 0x34
 8004bc0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004bc4:	4641      	mov	r1, r8
 8004bc6:	1851      	adds	r1, r2, r1
 8004bc8:	62b9      	str	r1, [r7, #40]	; 0x28
 8004bca:	4649      	mov	r1, r9
 8004bcc:	414b      	adcs	r3, r1
 8004bce:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bd0:	f04f 0200 	mov.w	r2, #0
 8004bd4:	f04f 0300 	mov.w	r3, #0
 8004bd8:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8004bdc:	4659      	mov	r1, fp
 8004bde:	00cb      	lsls	r3, r1, #3
 8004be0:	4651      	mov	r1, sl
 8004be2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004be6:	4651      	mov	r1, sl
 8004be8:	00ca      	lsls	r2, r1, #3
 8004bea:	4610      	mov	r0, r2
 8004bec:	4619      	mov	r1, r3
 8004bee:	4603      	mov	r3, r0
 8004bf0:	4642      	mov	r2, r8
 8004bf2:	189b      	adds	r3, r3, r2
 8004bf4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8004bf8:	464b      	mov	r3, r9
 8004bfa:	460a      	mov	r2, r1
 8004bfc:	eb42 0303 	adc.w	r3, r2, r3
 8004c00:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004c04:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004c10:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 8004c14:	f04f 0200 	mov.w	r2, #0
 8004c18:	f04f 0300 	mov.w	r3, #0
 8004c1c:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 8004c20:	4649      	mov	r1, r9
 8004c22:	008b      	lsls	r3, r1, #2
 8004c24:	4641      	mov	r1, r8
 8004c26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c2a:	4641      	mov	r1, r8
 8004c2c:	008a      	lsls	r2, r1, #2
 8004c2e:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8004c32:	f7fb ffc1 	bl	8000bb8 <__aeabi_uldivmod>
 8004c36:	4602      	mov	r2, r0
 8004c38:	460b      	mov	r3, r1
 8004c3a:	4b0d      	ldr	r3, [pc, #52]	; (8004c70 <UART_SetConfig+0x770>)
 8004c3c:	fba3 1302 	umull	r1, r3, r3, r2
 8004c40:	095b      	lsrs	r3, r3, #5
 8004c42:	2164      	movs	r1, #100	; 0x64
 8004c44:	fb01 f303 	mul.w	r3, r1, r3
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	011b      	lsls	r3, r3, #4
 8004c4c:	3332      	adds	r3, #50	; 0x32
 8004c4e:	4a08      	ldr	r2, [pc, #32]	; (8004c70 <UART_SetConfig+0x770>)
 8004c50:	fba2 2303 	umull	r2, r3, r2, r3
 8004c54:	095b      	lsrs	r3, r3, #5
 8004c56:	f003 020f 	and.w	r2, r3, #15
 8004c5a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4422      	add	r2, r4
 8004c62:	609a      	str	r2, [r3, #8]
 8004c64:	e112      	b.n	8004e8c <UART_SetConfig+0x98c>
 8004c66:	bf00      	nop
 8004c68:	40011000 	.word	0x40011000
 8004c6c:	40011400 	.word	0x40011400
 8004c70:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c74:	f7fe fd38 	bl	80036e8 <HAL_RCC_GetPCLK1Freq>
 8004c78:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c7c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004c80:	2200      	movs	r2, #0
 8004c82:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8004c86:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8004c8a:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 8004c8e:	4642      	mov	r2, r8
 8004c90:	464b      	mov	r3, r9
 8004c92:	1891      	adds	r1, r2, r2
 8004c94:	6239      	str	r1, [r7, #32]
 8004c96:	415b      	adcs	r3, r3
 8004c98:	627b      	str	r3, [r7, #36]	; 0x24
 8004c9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c9e:	4641      	mov	r1, r8
 8004ca0:	1854      	adds	r4, r2, r1
 8004ca2:	4649      	mov	r1, r9
 8004ca4:	eb43 0501 	adc.w	r5, r3, r1
 8004ca8:	f04f 0200 	mov.w	r2, #0
 8004cac:	f04f 0300 	mov.w	r3, #0
 8004cb0:	00eb      	lsls	r3, r5, #3
 8004cb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cb6:	00e2      	lsls	r2, r4, #3
 8004cb8:	4614      	mov	r4, r2
 8004cba:	461d      	mov	r5, r3
 8004cbc:	4643      	mov	r3, r8
 8004cbe:	18e3      	adds	r3, r4, r3
 8004cc0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8004cc4:	464b      	mov	r3, r9
 8004cc6:	eb45 0303 	adc.w	r3, r5, r3
 8004cca:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8004cce:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8004cda:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8004cde:	f04f 0200 	mov.w	r2, #0
 8004ce2:	f04f 0300 	mov.w	r3, #0
 8004ce6:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8004cea:	4629      	mov	r1, r5
 8004cec:	008b      	lsls	r3, r1, #2
 8004cee:	4621      	mov	r1, r4
 8004cf0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cf4:	4621      	mov	r1, r4
 8004cf6:	008a      	lsls	r2, r1, #2
 8004cf8:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8004cfc:	f7fb ff5c 	bl	8000bb8 <__aeabi_uldivmod>
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	4b64      	ldr	r3, [pc, #400]	; (8004e98 <UART_SetConfig+0x998>)
 8004d06:	fba3 2302 	umull	r2, r3, r3, r2
 8004d0a:	095b      	lsrs	r3, r3, #5
 8004d0c:	011c      	lsls	r4, r3, #4
 8004d0e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004d12:	2200      	movs	r2, #0
 8004d14:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8004d18:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8004d1c:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 8004d20:	4642      	mov	r2, r8
 8004d22:	464b      	mov	r3, r9
 8004d24:	1891      	adds	r1, r2, r2
 8004d26:	61b9      	str	r1, [r7, #24]
 8004d28:	415b      	adcs	r3, r3
 8004d2a:	61fb      	str	r3, [r7, #28]
 8004d2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d30:	4641      	mov	r1, r8
 8004d32:	1851      	adds	r1, r2, r1
 8004d34:	6139      	str	r1, [r7, #16]
 8004d36:	4649      	mov	r1, r9
 8004d38:	414b      	adcs	r3, r1
 8004d3a:	617b      	str	r3, [r7, #20]
 8004d3c:	f04f 0200 	mov.w	r2, #0
 8004d40:	f04f 0300 	mov.w	r3, #0
 8004d44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d48:	4659      	mov	r1, fp
 8004d4a:	00cb      	lsls	r3, r1, #3
 8004d4c:	4651      	mov	r1, sl
 8004d4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d52:	4651      	mov	r1, sl
 8004d54:	00ca      	lsls	r2, r1, #3
 8004d56:	4610      	mov	r0, r2
 8004d58:	4619      	mov	r1, r3
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	4642      	mov	r2, r8
 8004d5e:	189b      	adds	r3, r3, r2
 8004d60:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004d64:	464b      	mov	r3, r9
 8004d66:	460a      	mov	r2, r1
 8004d68:	eb42 0303 	adc.w	r3, r2, r3
 8004d6c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8004d70:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004d7c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8004d80:	f04f 0200 	mov.w	r2, #0
 8004d84:	f04f 0300 	mov.w	r3, #0
 8004d88:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8004d8c:	4649      	mov	r1, r9
 8004d8e:	008b      	lsls	r3, r1, #2
 8004d90:	4641      	mov	r1, r8
 8004d92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d96:	4641      	mov	r1, r8
 8004d98:	008a      	lsls	r2, r1, #2
 8004d9a:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8004d9e:	f7fb ff0b 	bl	8000bb8 <__aeabi_uldivmod>
 8004da2:	4602      	mov	r2, r0
 8004da4:	460b      	mov	r3, r1
 8004da6:	4b3c      	ldr	r3, [pc, #240]	; (8004e98 <UART_SetConfig+0x998>)
 8004da8:	fba3 1302 	umull	r1, r3, r3, r2
 8004dac:	095b      	lsrs	r3, r3, #5
 8004dae:	2164      	movs	r1, #100	; 0x64
 8004db0:	fb01 f303 	mul.w	r3, r1, r3
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	011b      	lsls	r3, r3, #4
 8004db8:	3332      	adds	r3, #50	; 0x32
 8004dba:	4a37      	ldr	r2, [pc, #220]	; (8004e98 <UART_SetConfig+0x998>)
 8004dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc0:	095b      	lsrs	r3, r3, #5
 8004dc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004dc6:	441c      	add	r4, r3
 8004dc8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004dd2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004dd6:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8004dda:	4642      	mov	r2, r8
 8004ddc:	464b      	mov	r3, r9
 8004dde:	1891      	adds	r1, r2, r2
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	415b      	adcs	r3, r3
 8004de4:	60fb      	str	r3, [r7, #12]
 8004de6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004dea:	4641      	mov	r1, r8
 8004dec:	1851      	adds	r1, r2, r1
 8004dee:	6039      	str	r1, [r7, #0]
 8004df0:	4649      	mov	r1, r9
 8004df2:	414b      	adcs	r3, r1
 8004df4:	607b      	str	r3, [r7, #4]
 8004df6:	f04f 0200 	mov.w	r2, #0
 8004dfa:	f04f 0300 	mov.w	r3, #0
 8004dfe:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004e02:	4659      	mov	r1, fp
 8004e04:	00cb      	lsls	r3, r1, #3
 8004e06:	4651      	mov	r1, sl
 8004e08:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e0c:	4651      	mov	r1, sl
 8004e0e:	00ca      	lsls	r2, r1, #3
 8004e10:	4610      	mov	r0, r2
 8004e12:	4619      	mov	r1, r3
 8004e14:	4603      	mov	r3, r0
 8004e16:	4642      	mov	r2, r8
 8004e18:	189b      	adds	r3, r3, r2
 8004e1a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004e1e:	464b      	mov	r3, r9
 8004e20:	460a      	mov	r2, r1
 8004e22:	eb42 0303 	adc.w	r3, r2, r3
 8004e26:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004e2a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004e36:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004e3a:	f04f 0200 	mov.w	r2, #0
 8004e3e:	f04f 0300 	mov.w	r3, #0
 8004e42:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8004e46:	4649      	mov	r1, r9
 8004e48:	008b      	lsls	r3, r1, #2
 8004e4a:	4641      	mov	r1, r8
 8004e4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e50:	4641      	mov	r1, r8
 8004e52:	008a      	lsls	r2, r1, #2
 8004e54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004e58:	f7fb feae 	bl	8000bb8 <__aeabi_uldivmod>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	460b      	mov	r3, r1
 8004e60:	4b0d      	ldr	r3, [pc, #52]	; (8004e98 <UART_SetConfig+0x998>)
 8004e62:	fba3 1302 	umull	r1, r3, r3, r2
 8004e66:	095b      	lsrs	r3, r3, #5
 8004e68:	2164      	movs	r1, #100	; 0x64
 8004e6a:	fb01 f303 	mul.w	r3, r1, r3
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	011b      	lsls	r3, r3, #4
 8004e72:	3332      	adds	r3, #50	; 0x32
 8004e74:	4a08      	ldr	r2, [pc, #32]	; (8004e98 <UART_SetConfig+0x998>)
 8004e76:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7a:	095b      	lsrs	r3, r3, #5
 8004e7c:	f003 020f 	and.w	r2, r3, #15
 8004e80:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4422      	add	r2, r4
 8004e88:	609a      	str	r2, [r3, #8]
}
 8004e8a:	e7ff      	b.n	8004e8c <UART_SetConfig+0x98c>
 8004e8c:	bf00      	nop
 8004e8e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8004e92:	46bd      	mov	sp, r7
 8004e94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e98:	51eb851f 	.word	0x51eb851f

08004e9c <__errno>:
 8004e9c:	4b01      	ldr	r3, [pc, #4]	; (8004ea4 <__errno+0x8>)
 8004e9e:	6818      	ldr	r0, [r3, #0]
 8004ea0:	4770      	bx	lr
 8004ea2:	bf00      	nop
 8004ea4:	2000000c 	.word	0x2000000c

08004ea8 <__libc_init_array>:
 8004ea8:	b570      	push	{r4, r5, r6, lr}
 8004eaa:	4d0d      	ldr	r5, [pc, #52]	; (8004ee0 <__libc_init_array+0x38>)
 8004eac:	4c0d      	ldr	r4, [pc, #52]	; (8004ee4 <__libc_init_array+0x3c>)
 8004eae:	1b64      	subs	r4, r4, r5
 8004eb0:	10a4      	asrs	r4, r4, #2
 8004eb2:	2600      	movs	r6, #0
 8004eb4:	42a6      	cmp	r6, r4
 8004eb6:	d109      	bne.n	8004ecc <__libc_init_array+0x24>
 8004eb8:	4d0b      	ldr	r5, [pc, #44]	; (8004ee8 <__libc_init_array+0x40>)
 8004eba:	4c0c      	ldr	r4, [pc, #48]	; (8004eec <__libc_init_array+0x44>)
 8004ebc:	f002 ff04 	bl	8007cc8 <_init>
 8004ec0:	1b64      	subs	r4, r4, r5
 8004ec2:	10a4      	asrs	r4, r4, #2
 8004ec4:	2600      	movs	r6, #0
 8004ec6:	42a6      	cmp	r6, r4
 8004ec8:	d105      	bne.n	8004ed6 <__libc_init_array+0x2e>
 8004eca:	bd70      	pop	{r4, r5, r6, pc}
 8004ecc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ed0:	4798      	blx	r3
 8004ed2:	3601      	adds	r6, #1
 8004ed4:	e7ee      	b.n	8004eb4 <__libc_init_array+0xc>
 8004ed6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004eda:	4798      	blx	r3
 8004edc:	3601      	adds	r6, #1
 8004ede:	e7f2      	b.n	8004ec6 <__libc_init_array+0x1e>
 8004ee0:	08008184 	.word	0x08008184
 8004ee4:	08008184 	.word	0x08008184
 8004ee8:	08008184 	.word	0x08008184
 8004eec:	08008188 	.word	0x08008188

08004ef0 <memset>:
 8004ef0:	4402      	add	r2, r0
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d100      	bne.n	8004efa <memset+0xa>
 8004ef8:	4770      	bx	lr
 8004efa:	f803 1b01 	strb.w	r1, [r3], #1
 8004efe:	e7f9      	b.n	8004ef4 <memset+0x4>

08004f00 <__cvt>:
 8004f00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f04:	ec55 4b10 	vmov	r4, r5, d0
 8004f08:	2d00      	cmp	r5, #0
 8004f0a:	460e      	mov	r6, r1
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	462b      	mov	r3, r5
 8004f10:	bfbb      	ittet	lt
 8004f12:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004f16:	461d      	movlt	r5, r3
 8004f18:	2300      	movge	r3, #0
 8004f1a:	232d      	movlt	r3, #45	; 0x2d
 8004f1c:	700b      	strb	r3, [r1, #0]
 8004f1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f20:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004f24:	4691      	mov	r9, r2
 8004f26:	f023 0820 	bic.w	r8, r3, #32
 8004f2a:	bfbc      	itt	lt
 8004f2c:	4622      	movlt	r2, r4
 8004f2e:	4614      	movlt	r4, r2
 8004f30:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f34:	d005      	beq.n	8004f42 <__cvt+0x42>
 8004f36:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004f3a:	d100      	bne.n	8004f3e <__cvt+0x3e>
 8004f3c:	3601      	adds	r6, #1
 8004f3e:	2102      	movs	r1, #2
 8004f40:	e000      	b.n	8004f44 <__cvt+0x44>
 8004f42:	2103      	movs	r1, #3
 8004f44:	ab03      	add	r3, sp, #12
 8004f46:	9301      	str	r3, [sp, #4]
 8004f48:	ab02      	add	r3, sp, #8
 8004f4a:	9300      	str	r3, [sp, #0]
 8004f4c:	ec45 4b10 	vmov	d0, r4, r5
 8004f50:	4653      	mov	r3, sl
 8004f52:	4632      	mov	r2, r6
 8004f54:	f000 fcec 	bl	8005930 <_dtoa_r>
 8004f58:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004f5c:	4607      	mov	r7, r0
 8004f5e:	d102      	bne.n	8004f66 <__cvt+0x66>
 8004f60:	f019 0f01 	tst.w	r9, #1
 8004f64:	d022      	beq.n	8004fac <__cvt+0xac>
 8004f66:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f6a:	eb07 0906 	add.w	r9, r7, r6
 8004f6e:	d110      	bne.n	8004f92 <__cvt+0x92>
 8004f70:	783b      	ldrb	r3, [r7, #0]
 8004f72:	2b30      	cmp	r3, #48	; 0x30
 8004f74:	d10a      	bne.n	8004f8c <__cvt+0x8c>
 8004f76:	2200      	movs	r2, #0
 8004f78:	2300      	movs	r3, #0
 8004f7a:	4620      	mov	r0, r4
 8004f7c:	4629      	mov	r1, r5
 8004f7e:	f7fb fdab 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f82:	b918      	cbnz	r0, 8004f8c <__cvt+0x8c>
 8004f84:	f1c6 0601 	rsb	r6, r6, #1
 8004f88:	f8ca 6000 	str.w	r6, [sl]
 8004f8c:	f8da 3000 	ldr.w	r3, [sl]
 8004f90:	4499      	add	r9, r3
 8004f92:	2200      	movs	r2, #0
 8004f94:	2300      	movs	r3, #0
 8004f96:	4620      	mov	r0, r4
 8004f98:	4629      	mov	r1, r5
 8004f9a:	f7fb fd9d 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f9e:	b108      	cbz	r0, 8004fa4 <__cvt+0xa4>
 8004fa0:	f8cd 900c 	str.w	r9, [sp, #12]
 8004fa4:	2230      	movs	r2, #48	; 0x30
 8004fa6:	9b03      	ldr	r3, [sp, #12]
 8004fa8:	454b      	cmp	r3, r9
 8004faa:	d307      	bcc.n	8004fbc <__cvt+0xbc>
 8004fac:	9b03      	ldr	r3, [sp, #12]
 8004fae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004fb0:	1bdb      	subs	r3, r3, r7
 8004fb2:	4638      	mov	r0, r7
 8004fb4:	6013      	str	r3, [r2, #0]
 8004fb6:	b004      	add	sp, #16
 8004fb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fbc:	1c59      	adds	r1, r3, #1
 8004fbe:	9103      	str	r1, [sp, #12]
 8004fc0:	701a      	strb	r2, [r3, #0]
 8004fc2:	e7f0      	b.n	8004fa6 <__cvt+0xa6>

08004fc4 <__exponent>:
 8004fc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2900      	cmp	r1, #0
 8004fca:	bfb8      	it	lt
 8004fcc:	4249      	neglt	r1, r1
 8004fce:	f803 2b02 	strb.w	r2, [r3], #2
 8004fd2:	bfb4      	ite	lt
 8004fd4:	222d      	movlt	r2, #45	; 0x2d
 8004fd6:	222b      	movge	r2, #43	; 0x2b
 8004fd8:	2909      	cmp	r1, #9
 8004fda:	7042      	strb	r2, [r0, #1]
 8004fdc:	dd2a      	ble.n	8005034 <__exponent+0x70>
 8004fde:	f10d 0407 	add.w	r4, sp, #7
 8004fe2:	46a4      	mov	ip, r4
 8004fe4:	270a      	movs	r7, #10
 8004fe6:	46a6      	mov	lr, r4
 8004fe8:	460a      	mov	r2, r1
 8004fea:	fb91 f6f7 	sdiv	r6, r1, r7
 8004fee:	fb07 1516 	mls	r5, r7, r6, r1
 8004ff2:	3530      	adds	r5, #48	; 0x30
 8004ff4:	2a63      	cmp	r2, #99	; 0x63
 8004ff6:	f104 34ff 	add.w	r4, r4, #4294967295
 8004ffa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004ffe:	4631      	mov	r1, r6
 8005000:	dcf1      	bgt.n	8004fe6 <__exponent+0x22>
 8005002:	3130      	adds	r1, #48	; 0x30
 8005004:	f1ae 0502 	sub.w	r5, lr, #2
 8005008:	f804 1c01 	strb.w	r1, [r4, #-1]
 800500c:	1c44      	adds	r4, r0, #1
 800500e:	4629      	mov	r1, r5
 8005010:	4561      	cmp	r1, ip
 8005012:	d30a      	bcc.n	800502a <__exponent+0x66>
 8005014:	f10d 0209 	add.w	r2, sp, #9
 8005018:	eba2 020e 	sub.w	r2, r2, lr
 800501c:	4565      	cmp	r5, ip
 800501e:	bf88      	it	hi
 8005020:	2200      	movhi	r2, #0
 8005022:	4413      	add	r3, r2
 8005024:	1a18      	subs	r0, r3, r0
 8005026:	b003      	add	sp, #12
 8005028:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800502a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800502e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005032:	e7ed      	b.n	8005010 <__exponent+0x4c>
 8005034:	2330      	movs	r3, #48	; 0x30
 8005036:	3130      	adds	r1, #48	; 0x30
 8005038:	7083      	strb	r3, [r0, #2]
 800503a:	70c1      	strb	r1, [r0, #3]
 800503c:	1d03      	adds	r3, r0, #4
 800503e:	e7f1      	b.n	8005024 <__exponent+0x60>

08005040 <_printf_float>:
 8005040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005044:	ed2d 8b02 	vpush	{d8}
 8005048:	b08d      	sub	sp, #52	; 0x34
 800504a:	460c      	mov	r4, r1
 800504c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005050:	4616      	mov	r6, r2
 8005052:	461f      	mov	r7, r3
 8005054:	4605      	mov	r5, r0
 8005056:	f001 fa59 	bl	800650c <_localeconv_r>
 800505a:	f8d0 a000 	ldr.w	sl, [r0]
 800505e:	4650      	mov	r0, sl
 8005060:	f7fb f8be 	bl	80001e0 <strlen>
 8005064:	2300      	movs	r3, #0
 8005066:	930a      	str	r3, [sp, #40]	; 0x28
 8005068:	6823      	ldr	r3, [r4, #0]
 800506a:	9305      	str	r3, [sp, #20]
 800506c:	f8d8 3000 	ldr.w	r3, [r8]
 8005070:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005074:	3307      	adds	r3, #7
 8005076:	f023 0307 	bic.w	r3, r3, #7
 800507a:	f103 0208 	add.w	r2, r3, #8
 800507e:	f8c8 2000 	str.w	r2, [r8]
 8005082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005086:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800508a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800508e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005092:	9307      	str	r3, [sp, #28]
 8005094:	f8cd 8018 	str.w	r8, [sp, #24]
 8005098:	ee08 0a10 	vmov	s16, r0
 800509c:	4b9f      	ldr	r3, [pc, #636]	; (800531c <_printf_float+0x2dc>)
 800509e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80050a2:	f04f 32ff 	mov.w	r2, #4294967295
 80050a6:	f7fb fd49 	bl	8000b3c <__aeabi_dcmpun>
 80050aa:	bb88      	cbnz	r0, 8005110 <_printf_float+0xd0>
 80050ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80050b0:	4b9a      	ldr	r3, [pc, #616]	; (800531c <_printf_float+0x2dc>)
 80050b2:	f04f 32ff 	mov.w	r2, #4294967295
 80050b6:	f7fb fd23 	bl	8000b00 <__aeabi_dcmple>
 80050ba:	bb48      	cbnz	r0, 8005110 <_printf_float+0xd0>
 80050bc:	2200      	movs	r2, #0
 80050be:	2300      	movs	r3, #0
 80050c0:	4640      	mov	r0, r8
 80050c2:	4649      	mov	r1, r9
 80050c4:	f7fb fd12 	bl	8000aec <__aeabi_dcmplt>
 80050c8:	b110      	cbz	r0, 80050d0 <_printf_float+0x90>
 80050ca:	232d      	movs	r3, #45	; 0x2d
 80050cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050d0:	4b93      	ldr	r3, [pc, #588]	; (8005320 <_printf_float+0x2e0>)
 80050d2:	4894      	ldr	r0, [pc, #592]	; (8005324 <_printf_float+0x2e4>)
 80050d4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80050d8:	bf94      	ite	ls
 80050da:	4698      	movls	r8, r3
 80050dc:	4680      	movhi	r8, r0
 80050de:	2303      	movs	r3, #3
 80050e0:	6123      	str	r3, [r4, #16]
 80050e2:	9b05      	ldr	r3, [sp, #20]
 80050e4:	f023 0204 	bic.w	r2, r3, #4
 80050e8:	6022      	str	r2, [r4, #0]
 80050ea:	f04f 0900 	mov.w	r9, #0
 80050ee:	9700      	str	r7, [sp, #0]
 80050f0:	4633      	mov	r3, r6
 80050f2:	aa0b      	add	r2, sp, #44	; 0x2c
 80050f4:	4621      	mov	r1, r4
 80050f6:	4628      	mov	r0, r5
 80050f8:	f000 f9d8 	bl	80054ac <_printf_common>
 80050fc:	3001      	adds	r0, #1
 80050fe:	f040 8090 	bne.w	8005222 <_printf_float+0x1e2>
 8005102:	f04f 30ff 	mov.w	r0, #4294967295
 8005106:	b00d      	add	sp, #52	; 0x34
 8005108:	ecbd 8b02 	vpop	{d8}
 800510c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005110:	4642      	mov	r2, r8
 8005112:	464b      	mov	r3, r9
 8005114:	4640      	mov	r0, r8
 8005116:	4649      	mov	r1, r9
 8005118:	f7fb fd10 	bl	8000b3c <__aeabi_dcmpun>
 800511c:	b140      	cbz	r0, 8005130 <_printf_float+0xf0>
 800511e:	464b      	mov	r3, r9
 8005120:	2b00      	cmp	r3, #0
 8005122:	bfbc      	itt	lt
 8005124:	232d      	movlt	r3, #45	; 0x2d
 8005126:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800512a:	487f      	ldr	r0, [pc, #508]	; (8005328 <_printf_float+0x2e8>)
 800512c:	4b7f      	ldr	r3, [pc, #508]	; (800532c <_printf_float+0x2ec>)
 800512e:	e7d1      	b.n	80050d4 <_printf_float+0x94>
 8005130:	6863      	ldr	r3, [r4, #4]
 8005132:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005136:	9206      	str	r2, [sp, #24]
 8005138:	1c5a      	adds	r2, r3, #1
 800513a:	d13f      	bne.n	80051bc <_printf_float+0x17c>
 800513c:	2306      	movs	r3, #6
 800513e:	6063      	str	r3, [r4, #4]
 8005140:	9b05      	ldr	r3, [sp, #20]
 8005142:	6861      	ldr	r1, [r4, #4]
 8005144:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005148:	2300      	movs	r3, #0
 800514a:	9303      	str	r3, [sp, #12]
 800514c:	ab0a      	add	r3, sp, #40	; 0x28
 800514e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005152:	ab09      	add	r3, sp, #36	; 0x24
 8005154:	ec49 8b10 	vmov	d0, r8, r9
 8005158:	9300      	str	r3, [sp, #0]
 800515a:	6022      	str	r2, [r4, #0]
 800515c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005160:	4628      	mov	r0, r5
 8005162:	f7ff fecd 	bl	8004f00 <__cvt>
 8005166:	9b06      	ldr	r3, [sp, #24]
 8005168:	9909      	ldr	r1, [sp, #36]	; 0x24
 800516a:	2b47      	cmp	r3, #71	; 0x47
 800516c:	4680      	mov	r8, r0
 800516e:	d108      	bne.n	8005182 <_printf_float+0x142>
 8005170:	1cc8      	adds	r0, r1, #3
 8005172:	db02      	blt.n	800517a <_printf_float+0x13a>
 8005174:	6863      	ldr	r3, [r4, #4]
 8005176:	4299      	cmp	r1, r3
 8005178:	dd41      	ble.n	80051fe <_printf_float+0x1be>
 800517a:	f1ab 0b02 	sub.w	fp, fp, #2
 800517e:	fa5f fb8b 	uxtb.w	fp, fp
 8005182:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005186:	d820      	bhi.n	80051ca <_printf_float+0x18a>
 8005188:	3901      	subs	r1, #1
 800518a:	465a      	mov	r2, fp
 800518c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005190:	9109      	str	r1, [sp, #36]	; 0x24
 8005192:	f7ff ff17 	bl	8004fc4 <__exponent>
 8005196:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005198:	1813      	adds	r3, r2, r0
 800519a:	2a01      	cmp	r2, #1
 800519c:	4681      	mov	r9, r0
 800519e:	6123      	str	r3, [r4, #16]
 80051a0:	dc02      	bgt.n	80051a8 <_printf_float+0x168>
 80051a2:	6822      	ldr	r2, [r4, #0]
 80051a4:	07d2      	lsls	r2, r2, #31
 80051a6:	d501      	bpl.n	80051ac <_printf_float+0x16c>
 80051a8:	3301      	adds	r3, #1
 80051aa:	6123      	str	r3, [r4, #16]
 80051ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d09c      	beq.n	80050ee <_printf_float+0xae>
 80051b4:	232d      	movs	r3, #45	; 0x2d
 80051b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051ba:	e798      	b.n	80050ee <_printf_float+0xae>
 80051bc:	9a06      	ldr	r2, [sp, #24]
 80051be:	2a47      	cmp	r2, #71	; 0x47
 80051c0:	d1be      	bne.n	8005140 <_printf_float+0x100>
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d1bc      	bne.n	8005140 <_printf_float+0x100>
 80051c6:	2301      	movs	r3, #1
 80051c8:	e7b9      	b.n	800513e <_printf_float+0xfe>
 80051ca:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80051ce:	d118      	bne.n	8005202 <_printf_float+0x1c2>
 80051d0:	2900      	cmp	r1, #0
 80051d2:	6863      	ldr	r3, [r4, #4]
 80051d4:	dd0b      	ble.n	80051ee <_printf_float+0x1ae>
 80051d6:	6121      	str	r1, [r4, #16]
 80051d8:	b913      	cbnz	r3, 80051e0 <_printf_float+0x1a0>
 80051da:	6822      	ldr	r2, [r4, #0]
 80051dc:	07d0      	lsls	r0, r2, #31
 80051de:	d502      	bpl.n	80051e6 <_printf_float+0x1a6>
 80051e0:	3301      	adds	r3, #1
 80051e2:	440b      	add	r3, r1
 80051e4:	6123      	str	r3, [r4, #16]
 80051e6:	65a1      	str	r1, [r4, #88]	; 0x58
 80051e8:	f04f 0900 	mov.w	r9, #0
 80051ec:	e7de      	b.n	80051ac <_printf_float+0x16c>
 80051ee:	b913      	cbnz	r3, 80051f6 <_printf_float+0x1b6>
 80051f0:	6822      	ldr	r2, [r4, #0]
 80051f2:	07d2      	lsls	r2, r2, #31
 80051f4:	d501      	bpl.n	80051fa <_printf_float+0x1ba>
 80051f6:	3302      	adds	r3, #2
 80051f8:	e7f4      	b.n	80051e4 <_printf_float+0x1a4>
 80051fa:	2301      	movs	r3, #1
 80051fc:	e7f2      	b.n	80051e4 <_printf_float+0x1a4>
 80051fe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005202:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005204:	4299      	cmp	r1, r3
 8005206:	db05      	blt.n	8005214 <_printf_float+0x1d4>
 8005208:	6823      	ldr	r3, [r4, #0]
 800520a:	6121      	str	r1, [r4, #16]
 800520c:	07d8      	lsls	r0, r3, #31
 800520e:	d5ea      	bpl.n	80051e6 <_printf_float+0x1a6>
 8005210:	1c4b      	adds	r3, r1, #1
 8005212:	e7e7      	b.n	80051e4 <_printf_float+0x1a4>
 8005214:	2900      	cmp	r1, #0
 8005216:	bfd4      	ite	le
 8005218:	f1c1 0202 	rsble	r2, r1, #2
 800521c:	2201      	movgt	r2, #1
 800521e:	4413      	add	r3, r2
 8005220:	e7e0      	b.n	80051e4 <_printf_float+0x1a4>
 8005222:	6823      	ldr	r3, [r4, #0]
 8005224:	055a      	lsls	r2, r3, #21
 8005226:	d407      	bmi.n	8005238 <_printf_float+0x1f8>
 8005228:	6923      	ldr	r3, [r4, #16]
 800522a:	4642      	mov	r2, r8
 800522c:	4631      	mov	r1, r6
 800522e:	4628      	mov	r0, r5
 8005230:	47b8      	blx	r7
 8005232:	3001      	adds	r0, #1
 8005234:	d12c      	bne.n	8005290 <_printf_float+0x250>
 8005236:	e764      	b.n	8005102 <_printf_float+0xc2>
 8005238:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800523c:	f240 80e0 	bls.w	8005400 <_printf_float+0x3c0>
 8005240:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005244:	2200      	movs	r2, #0
 8005246:	2300      	movs	r3, #0
 8005248:	f7fb fc46 	bl	8000ad8 <__aeabi_dcmpeq>
 800524c:	2800      	cmp	r0, #0
 800524e:	d034      	beq.n	80052ba <_printf_float+0x27a>
 8005250:	4a37      	ldr	r2, [pc, #220]	; (8005330 <_printf_float+0x2f0>)
 8005252:	2301      	movs	r3, #1
 8005254:	4631      	mov	r1, r6
 8005256:	4628      	mov	r0, r5
 8005258:	47b8      	blx	r7
 800525a:	3001      	adds	r0, #1
 800525c:	f43f af51 	beq.w	8005102 <_printf_float+0xc2>
 8005260:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005264:	429a      	cmp	r2, r3
 8005266:	db02      	blt.n	800526e <_printf_float+0x22e>
 8005268:	6823      	ldr	r3, [r4, #0]
 800526a:	07d8      	lsls	r0, r3, #31
 800526c:	d510      	bpl.n	8005290 <_printf_float+0x250>
 800526e:	ee18 3a10 	vmov	r3, s16
 8005272:	4652      	mov	r2, sl
 8005274:	4631      	mov	r1, r6
 8005276:	4628      	mov	r0, r5
 8005278:	47b8      	blx	r7
 800527a:	3001      	adds	r0, #1
 800527c:	f43f af41 	beq.w	8005102 <_printf_float+0xc2>
 8005280:	f04f 0800 	mov.w	r8, #0
 8005284:	f104 091a 	add.w	r9, r4, #26
 8005288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800528a:	3b01      	subs	r3, #1
 800528c:	4543      	cmp	r3, r8
 800528e:	dc09      	bgt.n	80052a4 <_printf_float+0x264>
 8005290:	6823      	ldr	r3, [r4, #0]
 8005292:	079b      	lsls	r3, r3, #30
 8005294:	f100 8105 	bmi.w	80054a2 <_printf_float+0x462>
 8005298:	68e0      	ldr	r0, [r4, #12]
 800529a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800529c:	4298      	cmp	r0, r3
 800529e:	bfb8      	it	lt
 80052a0:	4618      	movlt	r0, r3
 80052a2:	e730      	b.n	8005106 <_printf_float+0xc6>
 80052a4:	2301      	movs	r3, #1
 80052a6:	464a      	mov	r2, r9
 80052a8:	4631      	mov	r1, r6
 80052aa:	4628      	mov	r0, r5
 80052ac:	47b8      	blx	r7
 80052ae:	3001      	adds	r0, #1
 80052b0:	f43f af27 	beq.w	8005102 <_printf_float+0xc2>
 80052b4:	f108 0801 	add.w	r8, r8, #1
 80052b8:	e7e6      	b.n	8005288 <_printf_float+0x248>
 80052ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052bc:	2b00      	cmp	r3, #0
 80052be:	dc39      	bgt.n	8005334 <_printf_float+0x2f4>
 80052c0:	4a1b      	ldr	r2, [pc, #108]	; (8005330 <_printf_float+0x2f0>)
 80052c2:	2301      	movs	r3, #1
 80052c4:	4631      	mov	r1, r6
 80052c6:	4628      	mov	r0, r5
 80052c8:	47b8      	blx	r7
 80052ca:	3001      	adds	r0, #1
 80052cc:	f43f af19 	beq.w	8005102 <_printf_float+0xc2>
 80052d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052d4:	4313      	orrs	r3, r2
 80052d6:	d102      	bne.n	80052de <_printf_float+0x29e>
 80052d8:	6823      	ldr	r3, [r4, #0]
 80052da:	07d9      	lsls	r1, r3, #31
 80052dc:	d5d8      	bpl.n	8005290 <_printf_float+0x250>
 80052de:	ee18 3a10 	vmov	r3, s16
 80052e2:	4652      	mov	r2, sl
 80052e4:	4631      	mov	r1, r6
 80052e6:	4628      	mov	r0, r5
 80052e8:	47b8      	blx	r7
 80052ea:	3001      	adds	r0, #1
 80052ec:	f43f af09 	beq.w	8005102 <_printf_float+0xc2>
 80052f0:	f04f 0900 	mov.w	r9, #0
 80052f4:	f104 0a1a 	add.w	sl, r4, #26
 80052f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052fa:	425b      	negs	r3, r3
 80052fc:	454b      	cmp	r3, r9
 80052fe:	dc01      	bgt.n	8005304 <_printf_float+0x2c4>
 8005300:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005302:	e792      	b.n	800522a <_printf_float+0x1ea>
 8005304:	2301      	movs	r3, #1
 8005306:	4652      	mov	r2, sl
 8005308:	4631      	mov	r1, r6
 800530a:	4628      	mov	r0, r5
 800530c:	47b8      	blx	r7
 800530e:	3001      	adds	r0, #1
 8005310:	f43f aef7 	beq.w	8005102 <_printf_float+0xc2>
 8005314:	f109 0901 	add.w	r9, r9, #1
 8005318:	e7ee      	b.n	80052f8 <_printf_float+0x2b8>
 800531a:	bf00      	nop
 800531c:	7fefffff 	.word	0x7fefffff
 8005320:	08007da4 	.word	0x08007da4
 8005324:	08007da8 	.word	0x08007da8
 8005328:	08007db0 	.word	0x08007db0
 800532c:	08007dac 	.word	0x08007dac
 8005330:	08007db4 	.word	0x08007db4
 8005334:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005336:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005338:	429a      	cmp	r2, r3
 800533a:	bfa8      	it	ge
 800533c:	461a      	movge	r2, r3
 800533e:	2a00      	cmp	r2, #0
 8005340:	4691      	mov	r9, r2
 8005342:	dc37      	bgt.n	80053b4 <_printf_float+0x374>
 8005344:	f04f 0b00 	mov.w	fp, #0
 8005348:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800534c:	f104 021a 	add.w	r2, r4, #26
 8005350:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005352:	9305      	str	r3, [sp, #20]
 8005354:	eba3 0309 	sub.w	r3, r3, r9
 8005358:	455b      	cmp	r3, fp
 800535a:	dc33      	bgt.n	80053c4 <_printf_float+0x384>
 800535c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005360:	429a      	cmp	r2, r3
 8005362:	db3b      	blt.n	80053dc <_printf_float+0x39c>
 8005364:	6823      	ldr	r3, [r4, #0]
 8005366:	07da      	lsls	r2, r3, #31
 8005368:	d438      	bmi.n	80053dc <_printf_float+0x39c>
 800536a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800536c:	9a05      	ldr	r2, [sp, #20]
 800536e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005370:	1a9a      	subs	r2, r3, r2
 8005372:	eba3 0901 	sub.w	r9, r3, r1
 8005376:	4591      	cmp	r9, r2
 8005378:	bfa8      	it	ge
 800537a:	4691      	movge	r9, r2
 800537c:	f1b9 0f00 	cmp.w	r9, #0
 8005380:	dc35      	bgt.n	80053ee <_printf_float+0x3ae>
 8005382:	f04f 0800 	mov.w	r8, #0
 8005386:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800538a:	f104 0a1a 	add.w	sl, r4, #26
 800538e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005392:	1a9b      	subs	r3, r3, r2
 8005394:	eba3 0309 	sub.w	r3, r3, r9
 8005398:	4543      	cmp	r3, r8
 800539a:	f77f af79 	ble.w	8005290 <_printf_float+0x250>
 800539e:	2301      	movs	r3, #1
 80053a0:	4652      	mov	r2, sl
 80053a2:	4631      	mov	r1, r6
 80053a4:	4628      	mov	r0, r5
 80053a6:	47b8      	blx	r7
 80053a8:	3001      	adds	r0, #1
 80053aa:	f43f aeaa 	beq.w	8005102 <_printf_float+0xc2>
 80053ae:	f108 0801 	add.w	r8, r8, #1
 80053b2:	e7ec      	b.n	800538e <_printf_float+0x34e>
 80053b4:	4613      	mov	r3, r2
 80053b6:	4631      	mov	r1, r6
 80053b8:	4642      	mov	r2, r8
 80053ba:	4628      	mov	r0, r5
 80053bc:	47b8      	blx	r7
 80053be:	3001      	adds	r0, #1
 80053c0:	d1c0      	bne.n	8005344 <_printf_float+0x304>
 80053c2:	e69e      	b.n	8005102 <_printf_float+0xc2>
 80053c4:	2301      	movs	r3, #1
 80053c6:	4631      	mov	r1, r6
 80053c8:	4628      	mov	r0, r5
 80053ca:	9205      	str	r2, [sp, #20]
 80053cc:	47b8      	blx	r7
 80053ce:	3001      	adds	r0, #1
 80053d0:	f43f ae97 	beq.w	8005102 <_printf_float+0xc2>
 80053d4:	9a05      	ldr	r2, [sp, #20]
 80053d6:	f10b 0b01 	add.w	fp, fp, #1
 80053da:	e7b9      	b.n	8005350 <_printf_float+0x310>
 80053dc:	ee18 3a10 	vmov	r3, s16
 80053e0:	4652      	mov	r2, sl
 80053e2:	4631      	mov	r1, r6
 80053e4:	4628      	mov	r0, r5
 80053e6:	47b8      	blx	r7
 80053e8:	3001      	adds	r0, #1
 80053ea:	d1be      	bne.n	800536a <_printf_float+0x32a>
 80053ec:	e689      	b.n	8005102 <_printf_float+0xc2>
 80053ee:	9a05      	ldr	r2, [sp, #20]
 80053f0:	464b      	mov	r3, r9
 80053f2:	4442      	add	r2, r8
 80053f4:	4631      	mov	r1, r6
 80053f6:	4628      	mov	r0, r5
 80053f8:	47b8      	blx	r7
 80053fa:	3001      	adds	r0, #1
 80053fc:	d1c1      	bne.n	8005382 <_printf_float+0x342>
 80053fe:	e680      	b.n	8005102 <_printf_float+0xc2>
 8005400:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005402:	2a01      	cmp	r2, #1
 8005404:	dc01      	bgt.n	800540a <_printf_float+0x3ca>
 8005406:	07db      	lsls	r3, r3, #31
 8005408:	d538      	bpl.n	800547c <_printf_float+0x43c>
 800540a:	2301      	movs	r3, #1
 800540c:	4642      	mov	r2, r8
 800540e:	4631      	mov	r1, r6
 8005410:	4628      	mov	r0, r5
 8005412:	47b8      	blx	r7
 8005414:	3001      	adds	r0, #1
 8005416:	f43f ae74 	beq.w	8005102 <_printf_float+0xc2>
 800541a:	ee18 3a10 	vmov	r3, s16
 800541e:	4652      	mov	r2, sl
 8005420:	4631      	mov	r1, r6
 8005422:	4628      	mov	r0, r5
 8005424:	47b8      	blx	r7
 8005426:	3001      	adds	r0, #1
 8005428:	f43f ae6b 	beq.w	8005102 <_printf_float+0xc2>
 800542c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005430:	2200      	movs	r2, #0
 8005432:	2300      	movs	r3, #0
 8005434:	f7fb fb50 	bl	8000ad8 <__aeabi_dcmpeq>
 8005438:	b9d8      	cbnz	r0, 8005472 <_printf_float+0x432>
 800543a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800543c:	f108 0201 	add.w	r2, r8, #1
 8005440:	3b01      	subs	r3, #1
 8005442:	4631      	mov	r1, r6
 8005444:	4628      	mov	r0, r5
 8005446:	47b8      	blx	r7
 8005448:	3001      	adds	r0, #1
 800544a:	d10e      	bne.n	800546a <_printf_float+0x42a>
 800544c:	e659      	b.n	8005102 <_printf_float+0xc2>
 800544e:	2301      	movs	r3, #1
 8005450:	4652      	mov	r2, sl
 8005452:	4631      	mov	r1, r6
 8005454:	4628      	mov	r0, r5
 8005456:	47b8      	blx	r7
 8005458:	3001      	adds	r0, #1
 800545a:	f43f ae52 	beq.w	8005102 <_printf_float+0xc2>
 800545e:	f108 0801 	add.w	r8, r8, #1
 8005462:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005464:	3b01      	subs	r3, #1
 8005466:	4543      	cmp	r3, r8
 8005468:	dcf1      	bgt.n	800544e <_printf_float+0x40e>
 800546a:	464b      	mov	r3, r9
 800546c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005470:	e6dc      	b.n	800522c <_printf_float+0x1ec>
 8005472:	f04f 0800 	mov.w	r8, #0
 8005476:	f104 0a1a 	add.w	sl, r4, #26
 800547a:	e7f2      	b.n	8005462 <_printf_float+0x422>
 800547c:	2301      	movs	r3, #1
 800547e:	4642      	mov	r2, r8
 8005480:	e7df      	b.n	8005442 <_printf_float+0x402>
 8005482:	2301      	movs	r3, #1
 8005484:	464a      	mov	r2, r9
 8005486:	4631      	mov	r1, r6
 8005488:	4628      	mov	r0, r5
 800548a:	47b8      	blx	r7
 800548c:	3001      	adds	r0, #1
 800548e:	f43f ae38 	beq.w	8005102 <_printf_float+0xc2>
 8005492:	f108 0801 	add.w	r8, r8, #1
 8005496:	68e3      	ldr	r3, [r4, #12]
 8005498:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800549a:	1a5b      	subs	r3, r3, r1
 800549c:	4543      	cmp	r3, r8
 800549e:	dcf0      	bgt.n	8005482 <_printf_float+0x442>
 80054a0:	e6fa      	b.n	8005298 <_printf_float+0x258>
 80054a2:	f04f 0800 	mov.w	r8, #0
 80054a6:	f104 0919 	add.w	r9, r4, #25
 80054aa:	e7f4      	b.n	8005496 <_printf_float+0x456>

080054ac <_printf_common>:
 80054ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054b0:	4616      	mov	r6, r2
 80054b2:	4699      	mov	r9, r3
 80054b4:	688a      	ldr	r2, [r1, #8]
 80054b6:	690b      	ldr	r3, [r1, #16]
 80054b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80054bc:	4293      	cmp	r3, r2
 80054be:	bfb8      	it	lt
 80054c0:	4613      	movlt	r3, r2
 80054c2:	6033      	str	r3, [r6, #0]
 80054c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80054c8:	4607      	mov	r7, r0
 80054ca:	460c      	mov	r4, r1
 80054cc:	b10a      	cbz	r2, 80054d2 <_printf_common+0x26>
 80054ce:	3301      	adds	r3, #1
 80054d0:	6033      	str	r3, [r6, #0]
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	0699      	lsls	r1, r3, #26
 80054d6:	bf42      	ittt	mi
 80054d8:	6833      	ldrmi	r3, [r6, #0]
 80054da:	3302      	addmi	r3, #2
 80054dc:	6033      	strmi	r3, [r6, #0]
 80054de:	6825      	ldr	r5, [r4, #0]
 80054e0:	f015 0506 	ands.w	r5, r5, #6
 80054e4:	d106      	bne.n	80054f4 <_printf_common+0x48>
 80054e6:	f104 0a19 	add.w	sl, r4, #25
 80054ea:	68e3      	ldr	r3, [r4, #12]
 80054ec:	6832      	ldr	r2, [r6, #0]
 80054ee:	1a9b      	subs	r3, r3, r2
 80054f0:	42ab      	cmp	r3, r5
 80054f2:	dc26      	bgt.n	8005542 <_printf_common+0x96>
 80054f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054f8:	1e13      	subs	r3, r2, #0
 80054fa:	6822      	ldr	r2, [r4, #0]
 80054fc:	bf18      	it	ne
 80054fe:	2301      	movne	r3, #1
 8005500:	0692      	lsls	r2, r2, #26
 8005502:	d42b      	bmi.n	800555c <_printf_common+0xb0>
 8005504:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005508:	4649      	mov	r1, r9
 800550a:	4638      	mov	r0, r7
 800550c:	47c0      	blx	r8
 800550e:	3001      	adds	r0, #1
 8005510:	d01e      	beq.n	8005550 <_printf_common+0xa4>
 8005512:	6823      	ldr	r3, [r4, #0]
 8005514:	68e5      	ldr	r5, [r4, #12]
 8005516:	6832      	ldr	r2, [r6, #0]
 8005518:	f003 0306 	and.w	r3, r3, #6
 800551c:	2b04      	cmp	r3, #4
 800551e:	bf08      	it	eq
 8005520:	1aad      	subeq	r5, r5, r2
 8005522:	68a3      	ldr	r3, [r4, #8]
 8005524:	6922      	ldr	r2, [r4, #16]
 8005526:	bf0c      	ite	eq
 8005528:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800552c:	2500      	movne	r5, #0
 800552e:	4293      	cmp	r3, r2
 8005530:	bfc4      	itt	gt
 8005532:	1a9b      	subgt	r3, r3, r2
 8005534:	18ed      	addgt	r5, r5, r3
 8005536:	2600      	movs	r6, #0
 8005538:	341a      	adds	r4, #26
 800553a:	42b5      	cmp	r5, r6
 800553c:	d11a      	bne.n	8005574 <_printf_common+0xc8>
 800553e:	2000      	movs	r0, #0
 8005540:	e008      	b.n	8005554 <_printf_common+0xa8>
 8005542:	2301      	movs	r3, #1
 8005544:	4652      	mov	r2, sl
 8005546:	4649      	mov	r1, r9
 8005548:	4638      	mov	r0, r7
 800554a:	47c0      	blx	r8
 800554c:	3001      	adds	r0, #1
 800554e:	d103      	bne.n	8005558 <_printf_common+0xac>
 8005550:	f04f 30ff 	mov.w	r0, #4294967295
 8005554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005558:	3501      	adds	r5, #1
 800555a:	e7c6      	b.n	80054ea <_printf_common+0x3e>
 800555c:	18e1      	adds	r1, r4, r3
 800555e:	1c5a      	adds	r2, r3, #1
 8005560:	2030      	movs	r0, #48	; 0x30
 8005562:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005566:	4422      	add	r2, r4
 8005568:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800556c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005570:	3302      	adds	r3, #2
 8005572:	e7c7      	b.n	8005504 <_printf_common+0x58>
 8005574:	2301      	movs	r3, #1
 8005576:	4622      	mov	r2, r4
 8005578:	4649      	mov	r1, r9
 800557a:	4638      	mov	r0, r7
 800557c:	47c0      	blx	r8
 800557e:	3001      	adds	r0, #1
 8005580:	d0e6      	beq.n	8005550 <_printf_common+0xa4>
 8005582:	3601      	adds	r6, #1
 8005584:	e7d9      	b.n	800553a <_printf_common+0x8e>
	...

08005588 <_printf_i>:
 8005588:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800558c:	7e0f      	ldrb	r7, [r1, #24]
 800558e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005590:	2f78      	cmp	r7, #120	; 0x78
 8005592:	4691      	mov	r9, r2
 8005594:	4680      	mov	r8, r0
 8005596:	460c      	mov	r4, r1
 8005598:	469a      	mov	sl, r3
 800559a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800559e:	d807      	bhi.n	80055b0 <_printf_i+0x28>
 80055a0:	2f62      	cmp	r7, #98	; 0x62
 80055a2:	d80a      	bhi.n	80055ba <_printf_i+0x32>
 80055a4:	2f00      	cmp	r7, #0
 80055a6:	f000 80d8 	beq.w	800575a <_printf_i+0x1d2>
 80055aa:	2f58      	cmp	r7, #88	; 0x58
 80055ac:	f000 80a3 	beq.w	80056f6 <_printf_i+0x16e>
 80055b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80055b8:	e03a      	b.n	8005630 <_printf_i+0xa8>
 80055ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80055be:	2b15      	cmp	r3, #21
 80055c0:	d8f6      	bhi.n	80055b0 <_printf_i+0x28>
 80055c2:	a101      	add	r1, pc, #4	; (adr r1, 80055c8 <_printf_i+0x40>)
 80055c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055c8:	08005621 	.word	0x08005621
 80055cc:	08005635 	.word	0x08005635
 80055d0:	080055b1 	.word	0x080055b1
 80055d4:	080055b1 	.word	0x080055b1
 80055d8:	080055b1 	.word	0x080055b1
 80055dc:	080055b1 	.word	0x080055b1
 80055e0:	08005635 	.word	0x08005635
 80055e4:	080055b1 	.word	0x080055b1
 80055e8:	080055b1 	.word	0x080055b1
 80055ec:	080055b1 	.word	0x080055b1
 80055f0:	080055b1 	.word	0x080055b1
 80055f4:	08005741 	.word	0x08005741
 80055f8:	08005665 	.word	0x08005665
 80055fc:	08005723 	.word	0x08005723
 8005600:	080055b1 	.word	0x080055b1
 8005604:	080055b1 	.word	0x080055b1
 8005608:	08005763 	.word	0x08005763
 800560c:	080055b1 	.word	0x080055b1
 8005610:	08005665 	.word	0x08005665
 8005614:	080055b1 	.word	0x080055b1
 8005618:	080055b1 	.word	0x080055b1
 800561c:	0800572b 	.word	0x0800572b
 8005620:	682b      	ldr	r3, [r5, #0]
 8005622:	1d1a      	adds	r2, r3, #4
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	602a      	str	r2, [r5, #0]
 8005628:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800562c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005630:	2301      	movs	r3, #1
 8005632:	e0a3      	b.n	800577c <_printf_i+0x1f4>
 8005634:	6820      	ldr	r0, [r4, #0]
 8005636:	6829      	ldr	r1, [r5, #0]
 8005638:	0606      	lsls	r6, r0, #24
 800563a:	f101 0304 	add.w	r3, r1, #4
 800563e:	d50a      	bpl.n	8005656 <_printf_i+0xce>
 8005640:	680e      	ldr	r6, [r1, #0]
 8005642:	602b      	str	r3, [r5, #0]
 8005644:	2e00      	cmp	r6, #0
 8005646:	da03      	bge.n	8005650 <_printf_i+0xc8>
 8005648:	232d      	movs	r3, #45	; 0x2d
 800564a:	4276      	negs	r6, r6
 800564c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005650:	485e      	ldr	r0, [pc, #376]	; (80057cc <_printf_i+0x244>)
 8005652:	230a      	movs	r3, #10
 8005654:	e019      	b.n	800568a <_printf_i+0x102>
 8005656:	680e      	ldr	r6, [r1, #0]
 8005658:	602b      	str	r3, [r5, #0]
 800565a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800565e:	bf18      	it	ne
 8005660:	b236      	sxthne	r6, r6
 8005662:	e7ef      	b.n	8005644 <_printf_i+0xbc>
 8005664:	682b      	ldr	r3, [r5, #0]
 8005666:	6820      	ldr	r0, [r4, #0]
 8005668:	1d19      	adds	r1, r3, #4
 800566a:	6029      	str	r1, [r5, #0]
 800566c:	0601      	lsls	r1, r0, #24
 800566e:	d501      	bpl.n	8005674 <_printf_i+0xec>
 8005670:	681e      	ldr	r6, [r3, #0]
 8005672:	e002      	b.n	800567a <_printf_i+0xf2>
 8005674:	0646      	lsls	r6, r0, #25
 8005676:	d5fb      	bpl.n	8005670 <_printf_i+0xe8>
 8005678:	881e      	ldrh	r6, [r3, #0]
 800567a:	4854      	ldr	r0, [pc, #336]	; (80057cc <_printf_i+0x244>)
 800567c:	2f6f      	cmp	r7, #111	; 0x6f
 800567e:	bf0c      	ite	eq
 8005680:	2308      	moveq	r3, #8
 8005682:	230a      	movne	r3, #10
 8005684:	2100      	movs	r1, #0
 8005686:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800568a:	6865      	ldr	r5, [r4, #4]
 800568c:	60a5      	str	r5, [r4, #8]
 800568e:	2d00      	cmp	r5, #0
 8005690:	bfa2      	ittt	ge
 8005692:	6821      	ldrge	r1, [r4, #0]
 8005694:	f021 0104 	bicge.w	r1, r1, #4
 8005698:	6021      	strge	r1, [r4, #0]
 800569a:	b90e      	cbnz	r6, 80056a0 <_printf_i+0x118>
 800569c:	2d00      	cmp	r5, #0
 800569e:	d04d      	beq.n	800573c <_printf_i+0x1b4>
 80056a0:	4615      	mov	r5, r2
 80056a2:	fbb6 f1f3 	udiv	r1, r6, r3
 80056a6:	fb03 6711 	mls	r7, r3, r1, r6
 80056aa:	5dc7      	ldrb	r7, [r0, r7]
 80056ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80056b0:	4637      	mov	r7, r6
 80056b2:	42bb      	cmp	r3, r7
 80056b4:	460e      	mov	r6, r1
 80056b6:	d9f4      	bls.n	80056a2 <_printf_i+0x11a>
 80056b8:	2b08      	cmp	r3, #8
 80056ba:	d10b      	bne.n	80056d4 <_printf_i+0x14c>
 80056bc:	6823      	ldr	r3, [r4, #0]
 80056be:	07de      	lsls	r6, r3, #31
 80056c0:	d508      	bpl.n	80056d4 <_printf_i+0x14c>
 80056c2:	6923      	ldr	r3, [r4, #16]
 80056c4:	6861      	ldr	r1, [r4, #4]
 80056c6:	4299      	cmp	r1, r3
 80056c8:	bfde      	ittt	le
 80056ca:	2330      	movle	r3, #48	; 0x30
 80056cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80056d0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80056d4:	1b52      	subs	r2, r2, r5
 80056d6:	6122      	str	r2, [r4, #16]
 80056d8:	f8cd a000 	str.w	sl, [sp]
 80056dc:	464b      	mov	r3, r9
 80056de:	aa03      	add	r2, sp, #12
 80056e0:	4621      	mov	r1, r4
 80056e2:	4640      	mov	r0, r8
 80056e4:	f7ff fee2 	bl	80054ac <_printf_common>
 80056e8:	3001      	adds	r0, #1
 80056ea:	d14c      	bne.n	8005786 <_printf_i+0x1fe>
 80056ec:	f04f 30ff 	mov.w	r0, #4294967295
 80056f0:	b004      	add	sp, #16
 80056f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056f6:	4835      	ldr	r0, [pc, #212]	; (80057cc <_printf_i+0x244>)
 80056f8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80056fc:	6829      	ldr	r1, [r5, #0]
 80056fe:	6823      	ldr	r3, [r4, #0]
 8005700:	f851 6b04 	ldr.w	r6, [r1], #4
 8005704:	6029      	str	r1, [r5, #0]
 8005706:	061d      	lsls	r5, r3, #24
 8005708:	d514      	bpl.n	8005734 <_printf_i+0x1ac>
 800570a:	07df      	lsls	r7, r3, #31
 800570c:	bf44      	itt	mi
 800570e:	f043 0320 	orrmi.w	r3, r3, #32
 8005712:	6023      	strmi	r3, [r4, #0]
 8005714:	b91e      	cbnz	r6, 800571e <_printf_i+0x196>
 8005716:	6823      	ldr	r3, [r4, #0]
 8005718:	f023 0320 	bic.w	r3, r3, #32
 800571c:	6023      	str	r3, [r4, #0]
 800571e:	2310      	movs	r3, #16
 8005720:	e7b0      	b.n	8005684 <_printf_i+0xfc>
 8005722:	6823      	ldr	r3, [r4, #0]
 8005724:	f043 0320 	orr.w	r3, r3, #32
 8005728:	6023      	str	r3, [r4, #0]
 800572a:	2378      	movs	r3, #120	; 0x78
 800572c:	4828      	ldr	r0, [pc, #160]	; (80057d0 <_printf_i+0x248>)
 800572e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005732:	e7e3      	b.n	80056fc <_printf_i+0x174>
 8005734:	0659      	lsls	r1, r3, #25
 8005736:	bf48      	it	mi
 8005738:	b2b6      	uxthmi	r6, r6
 800573a:	e7e6      	b.n	800570a <_printf_i+0x182>
 800573c:	4615      	mov	r5, r2
 800573e:	e7bb      	b.n	80056b8 <_printf_i+0x130>
 8005740:	682b      	ldr	r3, [r5, #0]
 8005742:	6826      	ldr	r6, [r4, #0]
 8005744:	6961      	ldr	r1, [r4, #20]
 8005746:	1d18      	adds	r0, r3, #4
 8005748:	6028      	str	r0, [r5, #0]
 800574a:	0635      	lsls	r5, r6, #24
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	d501      	bpl.n	8005754 <_printf_i+0x1cc>
 8005750:	6019      	str	r1, [r3, #0]
 8005752:	e002      	b.n	800575a <_printf_i+0x1d2>
 8005754:	0670      	lsls	r0, r6, #25
 8005756:	d5fb      	bpl.n	8005750 <_printf_i+0x1c8>
 8005758:	8019      	strh	r1, [r3, #0]
 800575a:	2300      	movs	r3, #0
 800575c:	6123      	str	r3, [r4, #16]
 800575e:	4615      	mov	r5, r2
 8005760:	e7ba      	b.n	80056d8 <_printf_i+0x150>
 8005762:	682b      	ldr	r3, [r5, #0]
 8005764:	1d1a      	adds	r2, r3, #4
 8005766:	602a      	str	r2, [r5, #0]
 8005768:	681d      	ldr	r5, [r3, #0]
 800576a:	6862      	ldr	r2, [r4, #4]
 800576c:	2100      	movs	r1, #0
 800576e:	4628      	mov	r0, r5
 8005770:	f7fa fd3e 	bl	80001f0 <memchr>
 8005774:	b108      	cbz	r0, 800577a <_printf_i+0x1f2>
 8005776:	1b40      	subs	r0, r0, r5
 8005778:	6060      	str	r0, [r4, #4]
 800577a:	6863      	ldr	r3, [r4, #4]
 800577c:	6123      	str	r3, [r4, #16]
 800577e:	2300      	movs	r3, #0
 8005780:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005784:	e7a8      	b.n	80056d8 <_printf_i+0x150>
 8005786:	6923      	ldr	r3, [r4, #16]
 8005788:	462a      	mov	r2, r5
 800578a:	4649      	mov	r1, r9
 800578c:	4640      	mov	r0, r8
 800578e:	47d0      	blx	sl
 8005790:	3001      	adds	r0, #1
 8005792:	d0ab      	beq.n	80056ec <_printf_i+0x164>
 8005794:	6823      	ldr	r3, [r4, #0]
 8005796:	079b      	lsls	r3, r3, #30
 8005798:	d413      	bmi.n	80057c2 <_printf_i+0x23a>
 800579a:	68e0      	ldr	r0, [r4, #12]
 800579c:	9b03      	ldr	r3, [sp, #12]
 800579e:	4298      	cmp	r0, r3
 80057a0:	bfb8      	it	lt
 80057a2:	4618      	movlt	r0, r3
 80057a4:	e7a4      	b.n	80056f0 <_printf_i+0x168>
 80057a6:	2301      	movs	r3, #1
 80057a8:	4632      	mov	r2, r6
 80057aa:	4649      	mov	r1, r9
 80057ac:	4640      	mov	r0, r8
 80057ae:	47d0      	blx	sl
 80057b0:	3001      	adds	r0, #1
 80057b2:	d09b      	beq.n	80056ec <_printf_i+0x164>
 80057b4:	3501      	adds	r5, #1
 80057b6:	68e3      	ldr	r3, [r4, #12]
 80057b8:	9903      	ldr	r1, [sp, #12]
 80057ba:	1a5b      	subs	r3, r3, r1
 80057bc:	42ab      	cmp	r3, r5
 80057be:	dcf2      	bgt.n	80057a6 <_printf_i+0x21e>
 80057c0:	e7eb      	b.n	800579a <_printf_i+0x212>
 80057c2:	2500      	movs	r5, #0
 80057c4:	f104 0619 	add.w	r6, r4, #25
 80057c8:	e7f5      	b.n	80057b6 <_printf_i+0x22e>
 80057ca:	bf00      	nop
 80057cc:	08007db6 	.word	0x08007db6
 80057d0:	08007dc7 	.word	0x08007dc7

080057d4 <siprintf>:
 80057d4:	b40e      	push	{r1, r2, r3}
 80057d6:	b500      	push	{lr}
 80057d8:	b09c      	sub	sp, #112	; 0x70
 80057da:	ab1d      	add	r3, sp, #116	; 0x74
 80057dc:	9002      	str	r0, [sp, #8]
 80057de:	9006      	str	r0, [sp, #24]
 80057e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80057e4:	4809      	ldr	r0, [pc, #36]	; (800580c <siprintf+0x38>)
 80057e6:	9107      	str	r1, [sp, #28]
 80057e8:	9104      	str	r1, [sp, #16]
 80057ea:	4909      	ldr	r1, [pc, #36]	; (8005810 <siprintf+0x3c>)
 80057ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80057f0:	9105      	str	r1, [sp, #20]
 80057f2:	6800      	ldr	r0, [r0, #0]
 80057f4:	9301      	str	r3, [sp, #4]
 80057f6:	a902      	add	r1, sp, #8
 80057f8:	f001 fb78 	bl	8006eec <_svfiprintf_r>
 80057fc:	9b02      	ldr	r3, [sp, #8]
 80057fe:	2200      	movs	r2, #0
 8005800:	701a      	strb	r2, [r3, #0]
 8005802:	b01c      	add	sp, #112	; 0x70
 8005804:	f85d eb04 	ldr.w	lr, [sp], #4
 8005808:	b003      	add	sp, #12
 800580a:	4770      	bx	lr
 800580c:	2000000c 	.word	0x2000000c
 8005810:	ffff0208 	.word	0xffff0208

08005814 <quorem>:
 8005814:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005818:	6903      	ldr	r3, [r0, #16]
 800581a:	690c      	ldr	r4, [r1, #16]
 800581c:	42a3      	cmp	r3, r4
 800581e:	4607      	mov	r7, r0
 8005820:	f2c0 8081 	blt.w	8005926 <quorem+0x112>
 8005824:	3c01      	subs	r4, #1
 8005826:	f101 0814 	add.w	r8, r1, #20
 800582a:	f100 0514 	add.w	r5, r0, #20
 800582e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005832:	9301      	str	r3, [sp, #4]
 8005834:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005838:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800583c:	3301      	adds	r3, #1
 800583e:	429a      	cmp	r2, r3
 8005840:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005844:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005848:	fbb2 f6f3 	udiv	r6, r2, r3
 800584c:	d331      	bcc.n	80058b2 <quorem+0x9e>
 800584e:	f04f 0e00 	mov.w	lr, #0
 8005852:	4640      	mov	r0, r8
 8005854:	46ac      	mov	ip, r5
 8005856:	46f2      	mov	sl, lr
 8005858:	f850 2b04 	ldr.w	r2, [r0], #4
 800585c:	b293      	uxth	r3, r2
 800585e:	fb06 e303 	mla	r3, r6, r3, lr
 8005862:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005866:	b29b      	uxth	r3, r3
 8005868:	ebaa 0303 	sub.w	r3, sl, r3
 800586c:	f8dc a000 	ldr.w	sl, [ip]
 8005870:	0c12      	lsrs	r2, r2, #16
 8005872:	fa13 f38a 	uxtah	r3, r3, sl
 8005876:	fb06 e202 	mla	r2, r6, r2, lr
 800587a:	9300      	str	r3, [sp, #0]
 800587c:	9b00      	ldr	r3, [sp, #0]
 800587e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005882:	b292      	uxth	r2, r2
 8005884:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005888:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800588c:	f8bd 3000 	ldrh.w	r3, [sp]
 8005890:	4581      	cmp	r9, r0
 8005892:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005896:	f84c 3b04 	str.w	r3, [ip], #4
 800589a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800589e:	d2db      	bcs.n	8005858 <quorem+0x44>
 80058a0:	f855 300b 	ldr.w	r3, [r5, fp]
 80058a4:	b92b      	cbnz	r3, 80058b2 <quorem+0x9e>
 80058a6:	9b01      	ldr	r3, [sp, #4]
 80058a8:	3b04      	subs	r3, #4
 80058aa:	429d      	cmp	r5, r3
 80058ac:	461a      	mov	r2, r3
 80058ae:	d32e      	bcc.n	800590e <quorem+0xfa>
 80058b0:	613c      	str	r4, [r7, #16]
 80058b2:	4638      	mov	r0, r7
 80058b4:	f001 f8c6 	bl	8006a44 <__mcmp>
 80058b8:	2800      	cmp	r0, #0
 80058ba:	db24      	blt.n	8005906 <quorem+0xf2>
 80058bc:	3601      	adds	r6, #1
 80058be:	4628      	mov	r0, r5
 80058c0:	f04f 0c00 	mov.w	ip, #0
 80058c4:	f858 2b04 	ldr.w	r2, [r8], #4
 80058c8:	f8d0 e000 	ldr.w	lr, [r0]
 80058cc:	b293      	uxth	r3, r2
 80058ce:	ebac 0303 	sub.w	r3, ip, r3
 80058d2:	0c12      	lsrs	r2, r2, #16
 80058d4:	fa13 f38e 	uxtah	r3, r3, lr
 80058d8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80058dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058e6:	45c1      	cmp	r9, r8
 80058e8:	f840 3b04 	str.w	r3, [r0], #4
 80058ec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80058f0:	d2e8      	bcs.n	80058c4 <quorem+0xb0>
 80058f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80058f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80058fa:	b922      	cbnz	r2, 8005906 <quorem+0xf2>
 80058fc:	3b04      	subs	r3, #4
 80058fe:	429d      	cmp	r5, r3
 8005900:	461a      	mov	r2, r3
 8005902:	d30a      	bcc.n	800591a <quorem+0x106>
 8005904:	613c      	str	r4, [r7, #16]
 8005906:	4630      	mov	r0, r6
 8005908:	b003      	add	sp, #12
 800590a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800590e:	6812      	ldr	r2, [r2, #0]
 8005910:	3b04      	subs	r3, #4
 8005912:	2a00      	cmp	r2, #0
 8005914:	d1cc      	bne.n	80058b0 <quorem+0x9c>
 8005916:	3c01      	subs	r4, #1
 8005918:	e7c7      	b.n	80058aa <quorem+0x96>
 800591a:	6812      	ldr	r2, [r2, #0]
 800591c:	3b04      	subs	r3, #4
 800591e:	2a00      	cmp	r2, #0
 8005920:	d1f0      	bne.n	8005904 <quorem+0xf0>
 8005922:	3c01      	subs	r4, #1
 8005924:	e7eb      	b.n	80058fe <quorem+0xea>
 8005926:	2000      	movs	r0, #0
 8005928:	e7ee      	b.n	8005908 <quorem+0xf4>
 800592a:	0000      	movs	r0, r0
 800592c:	0000      	movs	r0, r0
	...

08005930 <_dtoa_r>:
 8005930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005934:	ed2d 8b04 	vpush	{d8-d9}
 8005938:	ec57 6b10 	vmov	r6, r7, d0
 800593c:	b093      	sub	sp, #76	; 0x4c
 800593e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005940:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005944:	9106      	str	r1, [sp, #24]
 8005946:	ee10 aa10 	vmov	sl, s0
 800594a:	4604      	mov	r4, r0
 800594c:	9209      	str	r2, [sp, #36]	; 0x24
 800594e:	930c      	str	r3, [sp, #48]	; 0x30
 8005950:	46bb      	mov	fp, r7
 8005952:	b975      	cbnz	r5, 8005972 <_dtoa_r+0x42>
 8005954:	2010      	movs	r0, #16
 8005956:	f000 fddd 	bl	8006514 <malloc>
 800595a:	4602      	mov	r2, r0
 800595c:	6260      	str	r0, [r4, #36]	; 0x24
 800595e:	b920      	cbnz	r0, 800596a <_dtoa_r+0x3a>
 8005960:	4ba7      	ldr	r3, [pc, #668]	; (8005c00 <_dtoa_r+0x2d0>)
 8005962:	21ea      	movs	r1, #234	; 0xea
 8005964:	48a7      	ldr	r0, [pc, #668]	; (8005c04 <_dtoa_r+0x2d4>)
 8005966:	f001 fbd1 	bl	800710c <__assert_func>
 800596a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800596e:	6005      	str	r5, [r0, #0]
 8005970:	60c5      	str	r5, [r0, #12]
 8005972:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005974:	6819      	ldr	r1, [r3, #0]
 8005976:	b151      	cbz	r1, 800598e <_dtoa_r+0x5e>
 8005978:	685a      	ldr	r2, [r3, #4]
 800597a:	604a      	str	r2, [r1, #4]
 800597c:	2301      	movs	r3, #1
 800597e:	4093      	lsls	r3, r2
 8005980:	608b      	str	r3, [r1, #8]
 8005982:	4620      	mov	r0, r4
 8005984:	f000 fe1c 	bl	80065c0 <_Bfree>
 8005988:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800598a:	2200      	movs	r2, #0
 800598c:	601a      	str	r2, [r3, #0]
 800598e:	1e3b      	subs	r3, r7, #0
 8005990:	bfaa      	itet	ge
 8005992:	2300      	movge	r3, #0
 8005994:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005998:	f8c8 3000 	strge.w	r3, [r8]
 800599c:	4b9a      	ldr	r3, [pc, #616]	; (8005c08 <_dtoa_r+0x2d8>)
 800599e:	bfbc      	itt	lt
 80059a0:	2201      	movlt	r2, #1
 80059a2:	f8c8 2000 	strlt.w	r2, [r8]
 80059a6:	ea33 030b 	bics.w	r3, r3, fp
 80059aa:	d11b      	bne.n	80059e4 <_dtoa_r+0xb4>
 80059ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059ae:	f242 730f 	movw	r3, #9999	; 0x270f
 80059b2:	6013      	str	r3, [r2, #0]
 80059b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80059b8:	4333      	orrs	r3, r6
 80059ba:	f000 8592 	beq.w	80064e2 <_dtoa_r+0xbb2>
 80059be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059c0:	b963      	cbnz	r3, 80059dc <_dtoa_r+0xac>
 80059c2:	4b92      	ldr	r3, [pc, #584]	; (8005c0c <_dtoa_r+0x2dc>)
 80059c4:	e022      	b.n	8005a0c <_dtoa_r+0xdc>
 80059c6:	4b92      	ldr	r3, [pc, #584]	; (8005c10 <_dtoa_r+0x2e0>)
 80059c8:	9301      	str	r3, [sp, #4]
 80059ca:	3308      	adds	r3, #8
 80059cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80059ce:	6013      	str	r3, [r2, #0]
 80059d0:	9801      	ldr	r0, [sp, #4]
 80059d2:	b013      	add	sp, #76	; 0x4c
 80059d4:	ecbd 8b04 	vpop	{d8-d9}
 80059d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059dc:	4b8b      	ldr	r3, [pc, #556]	; (8005c0c <_dtoa_r+0x2dc>)
 80059de:	9301      	str	r3, [sp, #4]
 80059e0:	3303      	adds	r3, #3
 80059e2:	e7f3      	b.n	80059cc <_dtoa_r+0x9c>
 80059e4:	2200      	movs	r2, #0
 80059e6:	2300      	movs	r3, #0
 80059e8:	4650      	mov	r0, sl
 80059ea:	4659      	mov	r1, fp
 80059ec:	f7fb f874 	bl	8000ad8 <__aeabi_dcmpeq>
 80059f0:	ec4b ab19 	vmov	d9, sl, fp
 80059f4:	4680      	mov	r8, r0
 80059f6:	b158      	cbz	r0, 8005a10 <_dtoa_r+0xe0>
 80059f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059fa:	2301      	movs	r3, #1
 80059fc:	6013      	str	r3, [r2, #0]
 80059fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	f000 856b 	beq.w	80064dc <_dtoa_r+0xbac>
 8005a06:	4883      	ldr	r0, [pc, #524]	; (8005c14 <_dtoa_r+0x2e4>)
 8005a08:	6018      	str	r0, [r3, #0]
 8005a0a:	1e43      	subs	r3, r0, #1
 8005a0c:	9301      	str	r3, [sp, #4]
 8005a0e:	e7df      	b.n	80059d0 <_dtoa_r+0xa0>
 8005a10:	ec4b ab10 	vmov	d0, sl, fp
 8005a14:	aa10      	add	r2, sp, #64	; 0x40
 8005a16:	a911      	add	r1, sp, #68	; 0x44
 8005a18:	4620      	mov	r0, r4
 8005a1a:	f001 f8b9 	bl	8006b90 <__d2b>
 8005a1e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005a22:	ee08 0a10 	vmov	s16, r0
 8005a26:	2d00      	cmp	r5, #0
 8005a28:	f000 8084 	beq.w	8005b34 <_dtoa_r+0x204>
 8005a2c:	ee19 3a90 	vmov	r3, s19
 8005a30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a34:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005a38:	4656      	mov	r6, sl
 8005a3a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005a3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005a42:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005a46:	4b74      	ldr	r3, [pc, #464]	; (8005c18 <_dtoa_r+0x2e8>)
 8005a48:	2200      	movs	r2, #0
 8005a4a:	4630      	mov	r0, r6
 8005a4c:	4639      	mov	r1, r7
 8005a4e:	f7fa fc23 	bl	8000298 <__aeabi_dsub>
 8005a52:	a365      	add	r3, pc, #404	; (adr r3, 8005be8 <_dtoa_r+0x2b8>)
 8005a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a58:	f7fa fdd6 	bl	8000608 <__aeabi_dmul>
 8005a5c:	a364      	add	r3, pc, #400	; (adr r3, 8005bf0 <_dtoa_r+0x2c0>)
 8005a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a62:	f7fa fc1b 	bl	800029c <__adddf3>
 8005a66:	4606      	mov	r6, r0
 8005a68:	4628      	mov	r0, r5
 8005a6a:	460f      	mov	r7, r1
 8005a6c:	f7fa fd62 	bl	8000534 <__aeabi_i2d>
 8005a70:	a361      	add	r3, pc, #388	; (adr r3, 8005bf8 <_dtoa_r+0x2c8>)
 8005a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a76:	f7fa fdc7 	bl	8000608 <__aeabi_dmul>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	4630      	mov	r0, r6
 8005a80:	4639      	mov	r1, r7
 8005a82:	f7fa fc0b 	bl	800029c <__adddf3>
 8005a86:	4606      	mov	r6, r0
 8005a88:	460f      	mov	r7, r1
 8005a8a:	f7fb f86d 	bl	8000b68 <__aeabi_d2iz>
 8005a8e:	2200      	movs	r2, #0
 8005a90:	9000      	str	r0, [sp, #0]
 8005a92:	2300      	movs	r3, #0
 8005a94:	4630      	mov	r0, r6
 8005a96:	4639      	mov	r1, r7
 8005a98:	f7fb f828 	bl	8000aec <__aeabi_dcmplt>
 8005a9c:	b150      	cbz	r0, 8005ab4 <_dtoa_r+0x184>
 8005a9e:	9800      	ldr	r0, [sp, #0]
 8005aa0:	f7fa fd48 	bl	8000534 <__aeabi_i2d>
 8005aa4:	4632      	mov	r2, r6
 8005aa6:	463b      	mov	r3, r7
 8005aa8:	f7fb f816 	bl	8000ad8 <__aeabi_dcmpeq>
 8005aac:	b910      	cbnz	r0, 8005ab4 <_dtoa_r+0x184>
 8005aae:	9b00      	ldr	r3, [sp, #0]
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	9300      	str	r3, [sp, #0]
 8005ab4:	9b00      	ldr	r3, [sp, #0]
 8005ab6:	2b16      	cmp	r3, #22
 8005ab8:	d85a      	bhi.n	8005b70 <_dtoa_r+0x240>
 8005aba:	9a00      	ldr	r2, [sp, #0]
 8005abc:	4b57      	ldr	r3, [pc, #348]	; (8005c1c <_dtoa_r+0x2ec>)
 8005abe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac6:	ec51 0b19 	vmov	r0, r1, d9
 8005aca:	f7fb f80f 	bl	8000aec <__aeabi_dcmplt>
 8005ace:	2800      	cmp	r0, #0
 8005ad0:	d050      	beq.n	8005b74 <_dtoa_r+0x244>
 8005ad2:	9b00      	ldr	r3, [sp, #0]
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	9300      	str	r3, [sp, #0]
 8005ad8:	2300      	movs	r3, #0
 8005ada:	930b      	str	r3, [sp, #44]	; 0x2c
 8005adc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005ade:	1b5d      	subs	r5, r3, r5
 8005ae0:	1e6b      	subs	r3, r5, #1
 8005ae2:	9305      	str	r3, [sp, #20]
 8005ae4:	bf45      	ittet	mi
 8005ae6:	f1c5 0301 	rsbmi	r3, r5, #1
 8005aea:	9304      	strmi	r3, [sp, #16]
 8005aec:	2300      	movpl	r3, #0
 8005aee:	2300      	movmi	r3, #0
 8005af0:	bf4c      	ite	mi
 8005af2:	9305      	strmi	r3, [sp, #20]
 8005af4:	9304      	strpl	r3, [sp, #16]
 8005af6:	9b00      	ldr	r3, [sp, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	db3d      	blt.n	8005b78 <_dtoa_r+0x248>
 8005afc:	9b05      	ldr	r3, [sp, #20]
 8005afe:	9a00      	ldr	r2, [sp, #0]
 8005b00:	920a      	str	r2, [sp, #40]	; 0x28
 8005b02:	4413      	add	r3, r2
 8005b04:	9305      	str	r3, [sp, #20]
 8005b06:	2300      	movs	r3, #0
 8005b08:	9307      	str	r3, [sp, #28]
 8005b0a:	9b06      	ldr	r3, [sp, #24]
 8005b0c:	2b09      	cmp	r3, #9
 8005b0e:	f200 8089 	bhi.w	8005c24 <_dtoa_r+0x2f4>
 8005b12:	2b05      	cmp	r3, #5
 8005b14:	bfc4      	itt	gt
 8005b16:	3b04      	subgt	r3, #4
 8005b18:	9306      	strgt	r3, [sp, #24]
 8005b1a:	9b06      	ldr	r3, [sp, #24]
 8005b1c:	f1a3 0302 	sub.w	r3, r3, #2
 8005b20:	bfcc      	ite	gt
 8005b22:	2500      	movgt	r5, #0
 8005b24:	2501      	movle	r5, #1
 8005b26:	2b03      	cmp	r3, #3
 8005b28:	f200 8087 	bhi.w	8005c3a <_dtoa_r+0x30a>
 8005b2c:	e8df f003 	tbb	[pc, r3]
 8005b30:	59383a2d 	.word	0x59383a2d
 8005b34:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005b38:	441d      	add	r5, r3
 8005b3a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005b3e:	2b20      	cmp	r3, #32
 8005b40:	bfc1      	itttt	gt
 8005b42:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005b46:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005b4a:	fa0b f303 	lslgt.w	r3, fp, r3
 8005b4e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005b52:	bfda      	itte	le
 8005b54:	f1c3 0320 	rsble	r3, r3, #32
 8005b58:	fa06 f003 	lslle.w	r0, r6, r3
 8005b5c:	4318      	orrgt	r0, r3
 8005b5e:	f7fa fcd9 	bl	8000514 <__aeabi_ui2d>
 8005b62:	2301      	movs	r3, #1
 8005b64:	4606      	mov	r6, r0
 8005b66:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005b6a:	3d01      	subs	r5, #1
 8005b6c:	930e      	str	r3, [sp, #56]	; 0x38
 8005b6e:	e76a      	b.n	8005a46 <_dtoa_r+0x116>
 8005b70:	2301      	movs	r3, #1
 8005b72:	e7b2      	b.n	8005ada <_dtoa_r+0x1aa>
 8005b74:	900b      	str	r0, [sp, #44]	; 0x2c
 8005b76:	e7b1      	b.n	8005adc <_dtoa_r+0x1ac>
 8005b78:	9b04      	ldr	r3, [sp, #16]
 8005b7a:	9a00      	ldr	r2, [sp, #0]
 8005b7c:	1a9b      	subs	r3, r3, r2
 8005b7e:	9304      	str	r3, [sp, #16]
 8005b80:	4253      	negs	r3, r2
 8005b82:	9307      	str	r3, [sp, #28]
 8005b84:	2300      	movs	r3, #0
 8005b86:	930a      	str	r3, [sp, #40]	; 0x28
 8005b88:	e7bf      	b.n	8005b0a <_dtoa_r+0x1da>
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	9308      	str	r3, [sp, #32]
 8005b8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	dc55      	bgt.n	8005c40 <_dtoa_r+0x310>
 8005b94:	2301      	movs	r3, #1
 8005b96:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	9209      	str	r2, [sp, #36]	; 0x24
 8005b9e:	e00c      	b.n	8005bba <_dtoa_r+0x28a>
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e7f3      	b.n	8005b8c <_dtoa_r+0x25c>
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ba8:	9308      	str	r3, [sp, #32]
 8005baa:	9b00      	ldr	r3, [sp, #0]
 8005bac:	4413      	add	r3, r2
 8005bae:	9302      	str	r3, [sp, #8]
 8005bb0:	3301      	adds	r3, #1
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	9303      	str	r3, [sp, #12]
 8005bb6:	bfb8      	it	lt
 8005bb8:	2301      	movlt	r3, #1
 8005bba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	6042      	str	r2, [r0, #4]
 8005bc0:	2204      	movs	r2, #4
 8005bc2:	f102 0614 	add.w	r6, r2, #20
 8005bc6:	429e      	cmp	r6, r3
 8005bc8:	6841      	ldr	r1, [r0, #4]
 8005bca:	d93d      	bls.n	8005c48 <_dtoa_r+0x318>
 8005bcc:	4620      	mov	r0, r4
 8005bce:	f000 fcb7 	bl	8006540 <_Balloc>
 8005bd2:	9001      	str	r0, [sp, #4]
 8005bd4:	2800      	cmp	r0, #0
 8005bd6:	d13b      	bne.n	8005c50 <_dtoa_r+0x320>
 8005bd8:	4b11      	ldr	r3, [pc, #68]	; (8005c20 <_dtoa_r+0x2f0>)
 8005bda:	4602      	mov	r2, r0
 8005bdc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005be0:	e6c0      	b.n	8005964 <_dtoa_r+0x34>
 8005be2:	2301      	movs	r3, #1
 8005be4:	e7df      	b.n	8005ba6 <_dtoa_r+0x276>
 8005be6:	bf00      	nop
 8005be8:	636f4361 	.word	0x636f4361
 8005bec:	3fd287a7 	.word	0x3fd287a7
 8005bf0:	8b60c8b3 	.word	0x8b60c8b3
 8005bf4:	3fc68a28 	.word	0x3fc68a28
 8005bf8:	509f79fb 	.word	0x509f79fb
 8005bfc:	3fd34413 	.word	0x3fd34413
 8005c00:	08007de5 	.word	0x08007de5
 8005c04:	08007dfc 	.word	0x08007dfc
 8005c08:	7ff00000 	.word	0x7ff00000
 8005c0c:	08007de1 	.word	0x08007de1
 8005c10:	08007dd8 	.word	0x08007dd8
 8005c14:	08007db5 	.word	0x08007db5
 8005c18:	3ff80000 	.word	0x3ff80000
 8005c1c:	08007ef0 	.word	0x08007ef0
 8005c20:	08007e57 	.word	0x08007e57
 8005c24:	2501      	movs	r5, #1
 8005c26:	2300      	movs	r3, #0
 8005c28:	9306      	str	r3, [sp, #24]
 8005c2a:	9508      	str	r5, [sp, #32]
 8005c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8005c30:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005c34:	2200      	movs	r2, #0
 8005c36:	2312      	movs	r3, #18
 8005c38:	e7b0      	b.n	8005b9c <_dtoa_r+0x26c>
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	9308      	str	r3, [sp, #32]
 8005c3e:	e7f5      	b.n	8005c2c <_dtoa_r+0x2fc>
 8005c40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c42:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005c46:	e7b8      	b.n	8005bba <_dtoa_r+0x28a>
 8005c48:	3101      	adds	r1, #1
 8005c4a:	6041      	str	r1, [r0, #4]
 8005c4c:	0052      	lsls	r2, r2, #1
 8005c4e:	e7b8      	b.n	8005bc2 <_dtoa_r+0x292>
 8005c50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c52:	9a01      	ldr	r2, [sp, #4]
 8005c54:	601a      	str	r2, [r3, #0]
 8005c56:	9b03      	ldr	r3, [sp, #12]
 8005c58:	2b0e      	cmp	r3, #14
 8005c5a:	f200 809d 	bhi.w	8005d98 <_dtoa_r+0x468>
 8005c5e:	2d00      	cmp	r5, #0
 8005c60:	f000 809a 	beq.w	8005d98 <_dtoa_r+0x468>
 8005c64:	9b00      	ldr	r3, [sp, #0]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	dd32      	ble.n	8005cd0 <_dtoa_r+0x3a0>
 8005c6a:	4ab7      	ldr	r2, [pc, #732]	; (8005f48 <_dtoa_r+0x618>)
 8005c6c:	f003 030f 	and.w	r3, r3, #15
 8005c70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005c74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c78:	9b00      	ldr	r3, [sp, #0]
 8005c7a:	05d8      	lsls	r0, r3, #23
 8005c7c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005c80:	d516      	bpl.n	8005cb0 <_dtoa_r+0x380>
 8005c82:	4bb2      	ldr	r3, [pc, #712]	; (8005f4c <_dtoa_r+0x61c>)
 8005c84:	ec51 0b19 	vmov	r0, r1, d9
 8005c88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005c8c:	f7fa fde6 	bl	800085c <__aeabi_ddiv>
 8005c90:	f007 070f 	and.w	r7, r7, #15
 8005c94:	4682      	mov	sl, r0
 8005c96:	468b      	mov	fp, r1
 8005c98:	2503      	movs	r5, #3
 8005c9a:	4eac      	ldr	r6, [pc, #688]	; (8005f4c <_dtoa_r+0x61c>)
 8005c9c:	b957      	cbnz	r7, 8005cb4 <_dtoa_r+0x384>
 8005c9e:	4642      	mov	r2, r8
 8005ca0:	464b      	mov	r3, r9
 8005ca2:	4650      	mov	r0, sl
 8005ca4:	4659      	mov	r1, fp
 8005ca6:	f7fa fdd9 	bl	800085c <__aeabi_ddiv>
 8005caa:	4682      	mov	sl, r0
 8005cac:	468b      	mov	fp, r1
 8005cae:	e028      	b.n	8005d02 <_dtoa_r+0x3d2>
 8005cb0:	2502      	movs	r5, #2
 8005cb2:	e7f2      	b.n	8005c9a <_dtoa_r+0x36a>
 8005cb4:	07f9      	lsls	r1, r7, #31
 8005cb6:	d508      	bpl.n	8005cca <_dtoa_r+0x39a>
 8005cb8:	4640      	mov	r0, r8
 8005cba:	4649      	mov	r1, r9
 8005cbc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005cc0:	f7fa fca2 	bl	8000608 <__aeabi_dmul>
 8005cc4:	3501      	adds	r5, #1
 8005cc6:	4680      	mov	r8, r0
 8005cc8:	4689      	mov	r9, r1
 8005cca:	107f      	asrs	r7, r7, #1
 8005ccc:	3608      	adds	r6, #8
 8005cce:	e7e5      	b.n	8005c9c <_dtoa_r+0x36c>
 8005cd0:	f000 809b 	beq.w	8005e0a <_dtoa_r+0x4da>
 8005cd4:	9b00      	ldr	r3, [sp, #0]
 8005cd6:	4f9d      	ldr	r7, [pc, #628]	; (8005f4c <_dtoa_r+0x61c>)
 8005cd8:	425e      	negs	r6, r3
 8005cda:	4b9b      	ldr	r3, [pc, #620]	; (8005f48 <_dtoa_r+0x618>)
 8005cdc:	f006 020f 	and.w	r2, r6, #15
 8005ce0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce8:	ec51 0b19 	vmov	r0, r1, d9
 8005cec:	f7fa fc8c 	bl	8000608 <__aeabi_dmul>
 8005cf0:	1136      	asrs	r6, r6, #4
 8005cf2:	4682      	mov	sl, r0
 8005cf4:	468b      	mov	fp, r1
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	2502      	movs	r5, #2
 8005cfa:	2e00      	cmp	r6, #0
 8005cfc:	d17a      	bne.n	8005df4 <_dtoa_r+0x4c4>
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d1d3      	bne.n	8005caa <_dtoa_r+0x37a>
 8005d02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	f000 8082 	beq.w	8005e0e <_dtoa_r+0x4de>
 8005d0a:	4b91      	ldr	r3, [pc, #580]	; (8005f50 <_dtoa_r+0x620>)
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	4650      	mov	r0, sl
 8005d10:	4659      	mov	r1, fp
 8005d12:	f7fa feeb 	bl	8000aec <__aeabi_dcmplt>
 8005d16:	2800      	cmp	r0, #0
 8005d18:	d079      	beq.n	8005e0e <_dtoa_r+0x4de>
 8005d1a:	9b03      	ldr	r3, [sp, #12]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d076      	beq.n	8005e0e <_dtoa_r+0x4de>
 8005d20:	9b02      	ldr	r3, [sp, #8]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	dd36      	ble.n	8005d94 <_dtoa_r+0x464>
 8005d26:	9b00      	ldr	r3, [sp, #0]
 8005d28:	4650      	mov	r0, sl
 8005d2a:	4659      	mov	r1, fp
 8005d2c:	1e5f      	subs	r7, r3, #1
 8005d2e:	2200      	movs	r2, #0
 8005d30:	4b88      	ldr	r3, [pc, #544]	; (8005f54 <_dtoa_r+0x624>)
 8005d32:	f7fa fc69 	bl	8000608 <__aeabi_dmul>
 8005d36:	9e02      	ldr	r6, [sp, #8]
 8005d38:	4682      	mov	sl, r0
 8005d3a:	468b      	mov	fp, r1
 8005d3c:	3501      	adds	r5, #1
 8005d3e:	4628      	mov	r0, r5
 8005d40:	f7fa fbf8 	bl	8000534 <__aeabi_i2d>
 8005d44:	4652      	mov	r2, sl
 8005d46:	465b      	mov	r3, fp
 8005d48:	f7fa fc5e 	bl	8000608 <__aeabi_dmul>
 8005d4c:	4b82      	ldr	r3, [pc, #520]	; (8005f58 <_dtoa_r+0x628>)
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f7fa faa4 	bl	800029c <__adddf3>
 8005d54:	46d0      	mov	r8, sl
 8005d56:	46d9      	mov	r9, fp
 8005d58:	4682      	mov	sl, r0
 8005d5a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005d5e:	2e00      	cmp	r6, #0
 8005d60:	d158      	bne.n	8005e14 <_dtoa_r+0x4e4>
 8005d62:	4b7e      	ldr	r3, [pc, #504]	; (8005f5c <_dtoa_r+0x62c>)
 8005d64:	2200      	movs	r2, #0
 8005d66:	4640      	mov	r0, r8
 8005d68:	4649      	mov	r1, r9
 8005d6a:	f7fa fa95 	bl	8000298 <__aeabi_dsub>
 8005d6e:	4652      	mov	r2, sl
 8005d70:	465b      	mov	r3, fp
 8005d72:	4680      	mov	r8, r0
 8005d74:	4689      	mov	r9, r1
 8005d76:	f7fa fed7 	bl	8000b28 <__aeabi_dcmpgt>
 8005d7a:	2800      	cmp	r0, #0
 8005d7c:	f040 8295 	bne.w	80062aa <_dtoa_r+0x97a>
 8005d80:	4652      	mov	r2, sl
 8005d82:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005d86:	4640      	mov	r0, r8
 8005d88:	4649      	mov	r1, r9
 8005d8a:	f7fa feaf 	bl	8000aec <__aeabi_dcmplt>
 8005d8e:	2800      	cmp	r0, #0
 8005d90:	f040 8289 	bne.w	80062a6 <_dtoa_r+0x976>
 8005d94:	ec5b ab19 	vmov	sl, fp, d9
 8005d98:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	f2c0 8148 	blt.w	8006030 <_dtoa_r+0x700>
 8005da0:	9a00      	ldr	r2, [sp, #0]
 8005da2:	2a0e      	cmp	r2, #14
 8005da4:	f300 8144 	bgt.w	8006030 <_dtoa_r+0x700>
 8005da8:	4b67      	ldr	r3, [pc, #412]	; (8005f48 <_dtoa_r+0x618>)
 8005daa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005dae:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005db2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	f280 80d5 	bge.w	8005f64 <_dtoa_r+0x634>
 8005dba:	9b03      	ldr	r3, [sp, #12]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f300 80d1 	bgt.w	8005f64 <_dtoa_r+0x634>
 8005dc2:	f040 826f 	bne.w	80062a4 <_dtoa_r+0x974>
 8005dc6:	4b65      	ldr	r3, [pc, #404]	; (8005f5c <_dtoa_r+0x62c>)
 8005dc8:	2200      	movs	r2, #0
 8005dca:	4640      	mov	r0, r8
 8005dcc:	4649      	mov	r1, r9
 8005dce:	f7fa fc1b 	bl	8000608 <__aeabi_dmul>
 8005dd2:	4652      	mov	r2, sl
 8005dd4:	465b      	mov	r3, fp
 8005dd6:	f7fa fe9d 	bl	8000b14 <__aeabi_dcmpge>
 8005dda:	9e03      	ldr	r6, [sp, #12]
 8005ddc:	4637      	mov	r7, r6
 8005dde:	2800      	cmp	r0, #0
 8005de0:	f040 8245 	bne.w	800626e <_dtoa_r+0x93e>
 8005de4:	9d01      	ldr	r5, [sp, #4]
 8005de6:	2331      	movs	r3, #49	; 0x31
 8005de8:	f805 3b01 	strb.w	r3, [r5], #1
 8005dec:	9b00      	ldr	r3, [sp, #0]
 8005dee:	3301      	adds	r3, #1
 8005df0:	9300      	str	r3, [sp, #0]
 8005df2:	e240      	b.n	8006276 <_dtoa_r+0x946>
 8005df4:	07f2      	lsls	r2, r6, #31
 8005df6:	d505      	bpl.n	8005e04 <_dtoa_r+0x4d4>
 8005df8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005dfc:	f7fa fc04 	bl	8000608 <__aeabi_dmul>
 8005e00:	3501      	adds	r5, #1
 8005e02:	2301      	movs	r3, #1
 8005e04:	1076      	asrs	r6, r6, #1
 8005e06:	3708      	adds	r7, #8
 8005e08:	e777      	b.n	8005cfa <_dtoa_r+0x3ca>
 8005e0a:	2502      	movs	r5, #2
 8005e0c:	e779      	b.n	8005d02 <_dtoa_r+0x3d2>
 8005e0e:	9f00      	ldr	r7, [sp, #0]
 8005e10:	9e03      	ldr	r6, [sp, #12]
 8005e12:	e794      	b.n	8005d3e <_dtoa_r+0x40e>
 8005e14:	9901      	ldr	r1, [sp, #4]
 8005e16:	4b4c      	ldr	r3, [pc, #304]	; (8005f48 <_dtoa_r+0x618>)
 8005e18:	4431      	add	r1, r6
 8005e1a:	910d      	str	r1, [sp, #52]	; 0x34
 8005e1c:	9908      	ldr	r1, [sp, #32]
 8005e1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005e22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e26:	2900      	cmp	r1, #0
 8005e28:	d043      	beq.n	8005eb2 <_dtoa_r+0x582>
 8005e2a:	494d      	ldr	r1, [pc, #308]	; (8005f60 <_dtoa_r+0x630>)
 8005e2c:	2000      	movs	r0, #0
 8005e2e:	f7fa fd15 	bl	800085c <__aeabi_ddiv>
 8005e32:	4652      	mov	r2, sl
 8005e34:	465b      	mov	r3, fp
 8005e36:	f7fa fa2f 	bl	8000298 <__aeabi_dsub>
 8005e3a:	9d01      	ldr	r5, [sp, #4]
 8005e3c:	4682      	mov	sl, r0
 8005e3e:	468b      	mov	fp, r1
 8005e40:	4649      	mov	r1, r9
 8005e42:	4640      	mov	r0, r8
 8005e44:	f7fa fe90 	bl	8000b68 <__aeabi_d2iz>
 8005e48:	4606      	mov	r6, r0
 8005e4a:	f7fa fb73 	bl	8000534 <__aeabi_i2d>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	460b      	mov	r3, r1
 8005e52:	4640      	mov	r0, r8
 8005e54:	4649      	mov	r1, r9
 8005e56:	f7fa fa1f 	bl	8000298 <__aeabi_dsub>
 8005e5a:	3630      	adds	r6, #48	; 0x30
 8005e5c:	f805 6b01 	strb.w	r6, [r5], #1
 8005e60:	4652      	mov	r2, sl
 8005e62:	465b      	mov	r3, fp
 8005e64:	4680      	mov	r8, r0
 8005e66:	4689      	mov	r9, r1
 8005e68:	f7fa fe40 	bl	8000aec <__aeabi_dcmplt>
 8005e6c:	2800      	cmp	r0, #0
 8005e6e:	d163      	bne.n	8005f38 <_dtoa_r+0x608>
 8005e70:	4642      	mov	r2, r8
 8005e72:	464b      	mov	r3, r9
 8005e74:	4936      	ldr	r1, [pc, #216]	; (8005f50 <_dtoa_r+0x620>)
 8005e76:	2000      	movs	r0, #0
 8005e78:	f7fa fa0e 	bl	8000298 <__aeabi_dsub>
 8005e7c:	4652      	mov	r2, sl
 8005e7e:	465b      	mov	r3, fp
 8005e80:	f7fa fe34 	bl	8000aec <__aeabi_dcmplt>
 8005e84:	2800      	cmp	r0, #0
 8005e86:	f040 80b5 	bne.w	8005ff4 <_dtoa_r+0x6c4>
 8005e8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e8c:	429d      	cmp	r5, r3
 8005e8e:	d081      	beq.n	8005d94 <_dtoa_r+0x464>
 8005e90:	4b30      	ldr	r3, [pc, #192]	; (8005f54 <_dtoa_r+0x624>)
 8005e92:	2200      	movs	r2, #0
 8005e94:	4650      	mov	r0, sl
 8005e96:	4659      	mov	r1, fp
 8005e98:	f7fa fbb6 	bl	8000608 <__aeabi_dmul>
 8005e9c:	4b2d      	ldr	r3, [pc, #180]	; (8005f54 <_dtoa_r+0x624>)
 8005e9e:	4682      	mov	sl, r0
 8005ea0:	468b      	mov	fp, r1
 8005ea2:	4640      	mov	r0, r8
 8005ea4:	4649      	mov	r1, r9
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f7fa fbae 	bl	8000608 <__aeabi_dmul>
 8005eac:	4680      	mov	r8, r0
 8005eae:	4689      	mov	r9, r1
 8005eb0:	e7c6      	b.n	8005e40 <_dtoa_r+0x510>
 8005eb2:	4650      	mov	r0, sl
 8005eb4:	4659      	mov	r1, fp
 8005eb6:	f7fa fba7 	bl	8000608 <__aeabi_dmul>
 8005eba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ebc:	9d01      	ldr	r5, [sp, #4]
 8005ebe:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ec0:	4682      	mov	sl, r0
 8005ec2:	468b      	mov	fp, r1
 8005ec4:	4649      	mov	r1, r9
 8005ec6:	4640      	mov	r0, r8
 8005ec8:	f7fa fe4e 	bl	8000b68 <__aeabi_d2iz>
 8005ecc:	4606      	mov	r6, r0
 8005ece:	f7fa fb31 	bl	8000534 <__aeabi_i2d>
 8005ed2:	3630      	adds	r6, #48	; 0x30
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	4640      	mov	r0, r8
 8005eda:	4649      	mov	r1, r9
 8005edc:	f7fa f9dc 	bl	8000298 <__aeabi_dsub>
 8005ee0:	f805 6b01 	strb.w	r6, [r5], #1
 8005ee4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ee6:	429d      	cmp	r5, r3
 8005ee8:	4680      	mov	r8, r0
 8005eea:	4689      	mov	r9, r1
 8005eec:	f04f 0200 	mov.w	r2, #0
 8005ef0:	d124      	bne.n	8005f3c <_dtoa_r+0x60c>
 8005ef2:	4b1b      	ldr	r3, [pc, #108]	; (8005f60 <_dtoa_r+0x630>)
 8005ef4:	4650      	mov	r0, sl
 8005ef6:	4659      	mov	r1, fp
 8005ef8:	f7fa f9d0 	bl	800029c <__adddf3>
 8005efc:	4602      	mov	r2, r0
 8005efe:	460b      	mov	r3, r1
 8005f00:	4640      	mov	r0, r8
 8005f02:	4649      	mov	r1, r9
 8005f04:	f7fa fe10 	bl	8000b28 <__aeabi_dcmpgt>
 8005f08:	2800      	cmp	r0, #0
 8005f0a:	d173      	bne.n	8005ff4 <_dtoa_r+0x6c4>
 8005f0c:	4652      	mov	r2, sl
 8005f0e:	465b      	mov	r3, fp
 8005f10:	4913      	ldr	r1, [pc, #76]	; (8005f60 <_dtoa_r+0x630>)
 8005f12:	2000      	movs	r0, #0
 8005f14:	f7fa f9c0 	bl	8000298 <__aeabi_dsub>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	460b      	mov	r3, r1
 8005f1c:	4640      	mov	r0, r8
 8005f1e:	4649      	mov	r1, r9
 8005f20:	f7fa fde4 	bl	8000aec <__aeabi_dcmplt>
 8005f24:	2800      	cmp	r0, #0
 8005f26:	f43f af35 	beq.w	8005d94 <_dtoa_r+0x464>
 8005f2a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005f2c:	1e6b      	subs	r3, r5, #1
 8005f2e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f30:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005f34:	2b30      	cmp	r3, #48	; 0x30
 8005f36:	d0f8      	beq.n	8005f2a <_dtoa_r+0x5fa>
 8005f38:	9700      	str	r7, [sp, #0]
 8005f3a:	e049      	b.n	8005fd0 <_dtoa_r+0x6a0>
 8005f3c:	4b05      	ldr	r3, [pc, #20]	; (8005f54 <_dtoa_r+0x624>)
 8005f3e:	f7fa fb63 	bl	8000608 <__aeabi_dmul>
 8005f42:	4680      	mov	r8, r0
 8005f44:	4689      	mov	r9, r1
 8005f46:	e7bd      	b.n	8005ec4 <_dtoa_r+0x594>
 8005f48:	08007ef0 	.word	0x08007ef0
 8005f4c:	08007ec8 	.word	0x08007ec8
 8005f50:	3ff00000 	.word	0x3ff00000
 8005f54:	40240000 	.word	0x40240000
 8005f58:	401c0000 	.word	0x401c0000
 8005f5c:	40140000 	.word	0x40140000
 8005f60:	3fe00000 	.word	0x3fe00000
 8005f64:	9d01      	ldr	r5, [sp, #4]
 8005f66:	4656      	mov	r6, sl
 8005f68:	465f      	mov	r7, fp
 8005f6a:	4642      	mov	r2, r8
 8005f6c:	464b      	mov	r3, r9
 8005f6e:	4630      	mov	r0, r6
 8005f70:	4639      	mov	r1, r7
 8005f72:	f7fa fc73 	bl	800085c <__aeabi_ddiv>
 8005f76:	f7fa fdf7 	bl	8000b68 <__aeabi_d2iz>
 8005f7a:	4682      	mov	sl, r0
 8005f7c:	f7fa fada 	bl	8000534 <__aeabi_i2d>
 8005f80:	4642      	mov	r2, r8
 8005f82:	464b      	mov	r3, r9
 8005f84:	f7fa fb40 	bl	8000608 <__aeabi_dmul>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	4630      	mov	r0, r6
 8005f8e:	4639      	mov	r1, r7
 8005f90:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005f94:	f7fa f980 	bl	8000298 <__aeabi_dsub>
 8005f98:	f805 6b01 	strb.w	r6, [r5], #1
 8005f9c:	9e01      	ldr	r6, [sp, #4]
 8005f9e:	9f03      	ldr	r7, [sp, #12]
 8005fa0:	1bae      	subs	r6, r5, r6
 8005fa2:	42b7      	cmp	r7, r6
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	d135      	bne.n	8006016 <_dtoa_r+0x6e6>
 8005faa:	f7fa f977 	bl	800029c <__adddf3>
 8005fae:	4642      	mov	r2, r8
 8005fb0:	464b      	mov	r3, r9
 8005fb2:	4606      	mov	r6, r0
 8005fb4:	460f      	mov	r7, r1
 8005fb6:	f7fa fdb7 	bl	8000b28 <__aeabi_dcmpgt>
 8005fba:	b9d0      	cbnz	r0, 8005ff2 <_dtoa_r+0x6c2>
 8005fbc:	4642      	mov	r2, r8
 8005fbe:	464b      	mov	r3, r9
 8005fc0:	4630      	mov	r0, r6
 8005fc2:	4639      	mov	r1, r7
 8005fc4:	f7fa fd88 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fc8:	b110      	cbz	r0, 8005fd0 <_dtoa_r+0x6a0>
 8005fca:	f01a 0f01 	tst.w	sl, #1
 8005fce:	d110      	bne.n	8005ff2 <_dtoa_r+0x6c2>
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	ee18 1a10 	vmov	r1, s16
 8005fd6:	f000 faf3 	bl	80065c0 <_Bfree>
 8005fda:	2300      	movs	r3, #0
 8005fdc:	9800      	ldr	r0, [sp, #0]
 8005fde:	702b      	strb	r3, [r5, #0]
 8005fe0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fe2:	3001      	adds	r0, #1
 8005fe4:	6018      	str	r0, [r3, #0]
 8005fe6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	f43f acf1 	beq.w	80059d0 <_dtoa_r+0xa0>
 8005fee:	601d      	str	r5, [r3, #0]
 8005ff0:	e4ee      	b.n	80059d0 <_dtoa_r+0xa0>
 8005ff2:	9f00      	ldr	r7, [sp, #0]
 8005ff4:	462b      	mov	r3, r5
 8005ff6:	461d      	mov	r5, r3
 8005ff8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ffc:	2a39      	cmp	r2, #57	; 0x39
 8005ffe:	d106      	bne.n	800600e <_dtoa_r+0x6de>
 8006000:	9a01      	ldr	r2, [sp, #4]
 8006002:	429a      	cmp	r2, r3
 8006004:	d1f7      	bne.n	8005ff6 <_dtoa_r+0x6c6>
 8006006:	9901      	ldr	r1, [sp, #4]
 8006008:	2230      	movs	r2, #48	; 0x30
 800600a:	3701      	adds	r7, #1
 800600c:	700a      	strb	r2, [r1, #0]
 800600e:	781a      	ldrb	r2, [r3, #0]
 8006010:	3201      	adds	r2, #1
 8006012:	701a      	strb	r2, [r3, #0]
 8006014:	e790      	b.n	8005f38 <_dtoa_r+0x608>
 8006016:	4ba6      	ldr	r3, [pc, #664]	; (80062b0 <_dtoa_r+0x980>)
 8006018:	2200      	movs	r2, #0
 800601a:	f7fa faf5 	bl	8000608 <__aeabi_dmul>
 800601e:	2200      	movs	r2, #0
 8006020:	2300      	movs	r3, #0
 8006022:	4606      	mov	r6, r0
 8006024:	460f      	mov	r7, r1
 8006026:	f7fa fd57 	bl	8000ad8 <__aeabi_dcmpeq>
 800602a:	2800      	cmp	r0, #0
 800602c:	d09d      	beq.n	8005f6a <_dtoa_r+0x63a>
 800602e:	e7cf      	b.n	8005fd0 <_dtoa_r+0x6a0>
 8006030:	9a08      	ldr	r2, [sp, #32]
 8006032:	2a00      	cmp	r2, #0
 8006034:	f000 80d7 	beq.w	80061e6 <_dtoa_r+0x8b6>
 8006038:	9a06      	ldr	r2, [sp, #24]
 800603a:	2a01      	cmp	r2, #1
 800603c:	f300 80ba 	bgt.w	80061b4 <_dtoa_r+0x884>
 8006040:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006042:	2a00      	cmp	r2, #0
 8006044:	f000 80b2 	beq.w	80061ac <_dtoa_r+0x87c>
 8006048:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800604c:	9e07      	ldr	r6, [sp, #28]
 800604e:	9d04      	ldr	r5, [sp, #16]
 8006050:	9a04      	ldr	r2, [sp, #16]
 8006052:	441a      	add	r2, r3
 8006054:	9204      	str	r2, [sp, #16]
 8006056:	9a05      	ldr	r2, [sp, #20]
 8006058:	2101      	movs	r1, #1
 800605a:	441a      	add	r2, r3
 800605c:	4620      	mov	r0, r4
 800605e:	9205      	str	r2, [sp, #20]
 8006060:	f000 fb66 	bl	8006730 <__i2b>
 8006064:	4607      	mov	r7, r0
 8006066:	2d00      	cmp	r5, #0
 8006068:	dd0c      	ble.n	8006084 <_dtoa_r+0x754>
 800606a:	9b05      	ldr	r3, [sp, #20]
 800606c:	2b00      	cmp	r3, #0
 800606e:	dd09      	ble.n	8006084 <_dtoa_r+0x754>
 8006070:	42ab      	cmp	r3, r5
 8006072:	9a04      	ldr	r2, [sp, #16]
 8006074:	bfa8      	it	ge
 8006076:	462b      	movge	r3, r5
 8006078:	1ad2      	subs	r2, r2, r3
 800607a:	9204      	str	r2, [sp, #16]
 800607c:	9a05      	ldr	r2, [sp, #20]
 800607e:	1aed      	subs	r5, r5, r3
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	9305      	str	r3, [sp, #20]
 8006084:	9b07      	ldr	r3, [sp, #28]
 8006086:	b31b      	cbz	r3, 80060d0 <_dtoa_r+0x7a0>
 8006088:	9b08      	ldr	r3, [sp, #32]
 800608a:	2b00      	cmp	r3, #0
 800608c:	f000 80af 	beq.w	80061ee <_dtoa_r+0x8be>
 8006090:	2e00      	cmp	r6, #0
 8006092:	dd13      	ble.n	80060bc <_dtoa_r+0x78c>
 8006094:	4639      	mov	r1, r7
 8006096:	4632      	mov	r2, r6
 8006098:	4620      	mov	r0, r4
 800609a:	f000 fc09 	bl	80068b0 <__pow5mult>
 800609e:	ee18 2a10 	vmov	r2, s16
 80060a2:	4601      	mov	r1, r0
 80060a4:	4607      	mov	r7, r0
 80060a6:	4620      	mov	r0, r4
 80060a8:	f000 fb58 	bl	800675c <__multiply>
 80060ac:	ee18 1a10 	vmov	r1, s16
 80060b0:	4680      	mov	r8, r0
 80060b2:	4620      	mov	r0, r4
 80060b4:	f000 fa84 	bl	80065c0 <_Bfree>
 80060b8:	ee08 8a10 	vmov	s16, r8
 80060bc:	9b07      	ldr	r3, [sp, #28]
 80060be:	1b9a      	subs	r2, r3, r6
 80060c0:	d006      	beq.n	80060d0 <_dtoa_r+0x7a0>
 80060c2:	ee18 1a10 	vmov	r1, s16
 80060c6:	4620      	mov	r0, r4
 80060c8:	f000 fbf2 	bl	80068b0 <__pow5mult>
 80060cc:	ee08 0a10 	vmov	s16, r0
 80060d0:	2101      	movs	r1, #1
 80060d2:	4620      	mov	r0, r4
 80060d4:	f000 fb2c 	bl	8006730 <__i2b>
 80060d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060da:	2b00      	cmp	r3, #0
 80060dc:	4606      	mov	r6, r0
 80060de:	f340 8088 	ble.w	80061f2 <_dtoa_r+0x8c2>
 80060e2:	461a      	mov	r2, r3
 80060e4:	4601      	mov	r1, r0
 80060e6:	4620      	mov	r0, r4
 80060e8:	f000 fbe2 	bl	80068b0 <__pow5mult>
 80060ec:	9b06      	ldr	r3, [sp, #24]
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	4606      	mov	r6, r0
 80060f2:	f340 8081 	ble.w	80061f8 <_dtoa_r+0x8c8>
 80060f6:	f04f 0800 	mov.w	r8, #0
 80060fa:	6933      	ldr	r3, [r6, #16]
 80060fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006100:	6918      	ldr	r0, [r3, #16]
 8006102:	f000 fac5 	bl	8006690 <__hi0bits>
 8006106:	f1c0 0020 	rsb	r0, r0, #32
 800610a:	9b05      	ldr	r3, [sp, #20]
 800610c:	4418      	add	r0, r3
 800610e:	f010 001f 	ands.w	r0, r0, #31
 8006112:	f000 8092 	beq.w	800623a <_dtoa_r+0x90a>
 8006116:	f1c0 0320 	rsb	r3, r0, #32
 800611a:	2b04      	cmp	r3, #4
 800611c:	f340 808a 	ble.w	8006234 <_dtoa_r+0x904>
 8006120:	f1c0 001c 	rsb	r0, r0, #28
 8006124:	9b04      	ldr	r3, [sp, #16]
 8006126:	4403      	add	r3, r0
 8006128:	9304      	str	r3, [sp, #16]
 800612a:	9b05      	ldr	r3, [sp, #20]
 800612c:	4403      	add	r3, r0
 800612e:	4405      	add	r5, r0
 8006130:	9305      	str	r3, [sp, #20]
 8006132:	9b04      	ldr	r3, [sp, #16]
 8006134:	2b00      	cmp	r3, #0
 8006136:	dd07      	ble.n	8006148 <_dtoa_r+0x818>
 8006138:	ee18 1a10 	vmov	r1, s16
 800613c:	461a      	mov	r2, r3
 800613e:	4620      	mov	r0, r4
 8006140:	f000 fc10 	bl	8006964 <__lshift>
 8006144:	ee08 0a10 	vmov	s16, r0
 8006148:	9b05      	ldr	r3, [sp, #20]
 800614a:	2b00      	cmp	r3, #0
 800614c:	dd05      	ble.n	800615a <_dtoa_r+0x82a>
 800614e:	4631      	mov	r1, r6
 8006150:	461a      	mov	r2, r3
 8006152:	4620      	mov	r0, r4
 8006154:	f000 fc06 	bl	8006964 <__lshift>
 8006158:	4606      	mov	r6, r0
 800615a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800615c:	2b00      	cmp	r3, #0
 800615e:	d06e      	beq.n	800623e <_dtoa_r+0x90e>
 8006160:	ee18 0a10 	vmov	r0, s16
 8006164:	4631      	mov	r1, r6
 8006166:	f000 fc6d 	bl	8006a44 <__mcmp>
 800616a:	2800      	cmp	r0, #0
 800616c:	da67      	bge.n	800623e <_dtoa_r+0x90e>
 800616e:	9b00      	ldr	r3, [sp, #0]
 8006170:	3b01      	subs	r3, #1
 8006172:	ee18 1a10 	vmov	r1, s16
 8006176:	9300      	str	r3, [sp, #0]
 8006178:	220a      	movs	r2, #10
 800617a:	2300      	movs	r3, #0
 800617c:	4620      	mov	r0, r4
 800617e:	f000 fa41 	bl	8006604 <__multadd>
 8006182:	9b08      	ldr	r3, [sp, #32]
 8006184:	ee08 0a10 	vmov	s16, r0
 8006188:	2b00      	cmp	r3, #0
 800618a:	f000 81b1 	beq.w	80064f0 <_dtoa_r+0xbc0>
 800618e:	2300      	movs	r3, #0
 8006190:	4639      	mov	r1, r7
 8006192:	220a      	movs	r2, #10
 8006194:	4620      	mov	r0, r4
 8006196:	f000 fa35 	bl	8006604 <__multadd>
 800619a:	9b02      	ldr	r3, [sp, #8]
 800619c:	2b00      	cmp	r3, #0
 800619e:	4607      	mov	r7, r0
 80061a0:	f300 808e 	bgt.w	80062c0 <_dtoa_r+0x990>
 80061a4:	9b06      	ldr	r3, [sp, #24]
 80061a6:	2b02      	cmp	r3, #2
 80061a8:	dc51      	bgt.n	800624e <_dtoa_r+0x91e>
 80061aa:	e089      	b.n	80062c0 <_dtoa_r+0x990>
 80061ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80061ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80061b2:	e74b      	b.n	800604c <_dtoa_r+0x71c>
 80061b4:	9b03      	ldr	r3, [sp, #12]
 80061b6:	1e5e      	subs	r6, r3, #1
 80061b8:	9b07      	ldr	r3, [sp, #28]
 80061ba:	42b3      	cmp	r3, r6
 80061bc:	bfbf      	itttt	lt
 80061be:	9b07      	ldrlt	r3, [sp, #28]
 80061c0:	9607      	strlt	r6, [sp, #28]
 80061c2:	1af2      	sublt	r2, r6, r3
 80061c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80061c6:	bfb6      	itet	lt
 80061c8:	189b      	addlt	r3, r3, r2
 80061ca:	1b9e      	subge	r6, r3, r6
 80061cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80061ce:	9b03      	ldr	r3, [sp, #12]
 80061d0:	bfb8      	it	lt
 80061d2:	2600      	movlt	r6, #0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	bfb7      	itett	lt
 80061d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80061dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80061e0:	1a9d      	sublt	r5, r3, r2
 80061e2:	2300      	movlt	r3, #0
 80061e4:	e734      	b.n	8006050 <_dtoa_r+0x720>
 80061e6:	9e07      	ldr	r6, [sp, #28]
 80061e8:	9d04      	ldr	r5, [sp, #16]
 80061ea:	9f08      	ldr	r7, [sp, #32]
 80061ec:	e73b      	b.n	8006066 <_dtoa_r+0x736>
 80061ee:	9a07      	ldr	r2, [sp, #28]
 80061f0:	e767      	b.n	80060c2 <_dtoa_r+0x792>
 80061f2:	9b06      	ldr	r3, [sp, #24]
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	dc18      	bgt.n	800622a <_dtoa_r+0x8fa>
 80061f8:	f1ba 0f00 	cmp.w	sl, #0
 80061fc:	d115      	bne.n	800622a <_dtoa_r+0x8fa>
 80061fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006202:	b993      	cbnz	r3, 800622a <_dtoa_r+0x8fa>
 8006204:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006208:	0d1b      	lsrs	r3, r3, #20
 800620a:	051b      	lsls	r3, r3, #20
 800620c:	b183      	cbz	r3, 8006230 <_dtoa_r+0x900>
 800620e:	9b04      	ldr	r3, [sp, #16]
 8006210:	3301      	adds	r3, #1
 8006212:	9304      	str	r3, [sp, #16]
 8006214:	9b05      	ldr	r3, [sp, #20]
 8006216:	3301      	adds	r3, #1
 8006218:	9305      	str	r3, [sp, #20]
 800621a:	f04f 0801 	mov.w	r8, #1
 800621e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006220:	2b00      	cmp	r3, #0
 8006222:	f47f af6a 	bne.w	80060fa <_dtoa_r+0x7ca>
 8006226:	2001      	movs	r0, #1
 8006228:	e76f      	b.n	800610a <_dtoa_r+0x7da>
 800622a:	f04f 0800 	mov.w	r8, #0
 800622e:	e7f6      	b.n	800621e <_dtoa_r+0x8ee>
 8006230:	4698      	mov	r8, r3
 8006232:	e7f4      	b.n	800621e <_dtoa_r+0x8ee>
 8006234:	f43f af7d 	beq.w	8006132 <_dtoa_r+0x802>
 8006238:	4618      	mov	r0, r3
 800623a:	301c      	adds	r0, #28
 800623c:	e772      	b.n	8006124 <_dtoa_r+0x7f4>
 800623e:	9b03      	ldr	r3, [sp, #12]
 8006240:	2b00      	cmp	r3, #0
 8006242:	dc37      	bgt.n	80062b4 <_dtoa_r+0x984>
 8006244:	9b06      	ldr	r3, [sp, #24]
 8006246:	2b02      	cmp	r3, #2
 8006248:	dd34      	ble.n	80062b4 <_dtoa_r+0x984>
 800624a:	9b03      	ldr	r3, [sp, #12]
 800624c:	9302      	str	r3, [sp, #8]
 800624e:	9b02      	ldr	r3, [sp, #8]
 8006250:	b96b      	cbnz	r3, 800626e <_dtoa_r+0x93e>
 8006252:	4631      	mov	r1, r6
 8006254:	2205      	movs	r2, #5
 8006256:	4620      	mov	r0, r4
 8006258:	f000 f9d4 	bl	8006604 <__multadd>
 800625c:	4601      	mov	r1, r0
 800625e:	4606      	mov	r6, r0
 8006260:	ee18 0a10 	vmov	r0, s16
 8006264:	f000 fbee 	bl	8006a44 <__mcmp>
 8006268:	2800      	cmp	r0, #0
 800626a:	f73f adbb 	bgt.w	8005de4 <_dtoa_r+0x4b4>
 800626e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006270:	9d01      	ldr	r5, [sp, #4]
 8006272:	43db      	mvns	r3, r3
 8006274:	9300      	str	r3, [sp, #0]
 8006276:	f04f 0800 	mov.w	r8, #0
 800627a:	4631      	mov	r1, r6
 800627c:	4620      	mov	r0, r4
 800627e:	f000 f99f 	bl	80065c0 <_Bfree>
 8006282:	2f00      	cmp	r7, #0
 8006284:	f43f aea4 	beq.w	8005fd0 <_dtoa_r+0x6a0>
 8006288:	f1b8 0f00 	cmp.w	r8, #0
 800628c:	d005      	beq.n	800629a <_dtoa_r+0x96a>
 800628e:	45b8      	cmp	r8, r7
 8006290:	d003      	beq.n	800629a <_dtoa_r+0x96a>
 8006292:	4641      	mov	r1, r8
 8006294:	4620      	mov	r0, r4
 8006296:	f000 f993 	bl	80065c0 <_Bfree>
 800629a:	4639      	mov	r1, r7
 800629c:	4620      	mov	r0, r4
 800629e:	f000 f98f 	bl	80065c0 <_Bfree>
 80062a2:	e695      	b.n	8005fd0 <_dtoa_r+0x6a0>
 80062a4:	2600      	movs	r6, #0
 80062a6:	4637      	mov	r7, r6
 80062a8:	e7e1      	b.n	800626e <_dtoa_r+0x93e>
 80062aa:	9700      	str	r7, [sp, #0]
 80062ac:	4637      	mov	r7, r6
 80062ae:	e599      	b.n	8005de4 <_dtoa_r+0x4b4>
 80062b0:	40240000 	.word	0x40240000
 80062b4:	9b08      	ldr	r3, [sp, #32]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	f000 80ca 	beq.w	8006450 <_dtoa_r+0xb20>
 80062bc:	9b03      	ldr	r3, [sp, #12]
 80062be:	9302      	str	r3, [sp, #8]
 80062c0:	2d00      	cmp	r5, #0
 80062c2:	dd05      	ble.n	80062d0 <_dtoa_r+0x9a0>
 80062c4:	4639      	mov	r1, r7
 80062c6:	462a      	mov	r2, r5
 80062c8:	4620      	mov	r0, r4
 80062ca:	f000 fb4b 	bl	8006964 <__lshift>
 80062ce:	4607      	mov	r7, r0
 80062d0:	f1b8 0f00 	cmp.w	r8, #0
 80062d4:	d05b      	beq.n	800638e <_dtoa_r+0xa5e>
 80062d6:	6879      	ldr	r1, [r7, #4]
 80062d8:	4620      	mov	r0, r4
 80062da:	f000 f931 	bl	8006540 <_Balloc>
 80062de:	4605      	mov	r5, r0
 80062e0:	b928      	cbnz	r0, 80062ee <_dtoa_r+0x9be>
 80062e2:	4b87      	ldr	r3, [pc, #540]	; (8006500 <_dtoa_r+0xbd0>)
 80062e4:	4602      	mov	r2, r0
 80062e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80062ea:	f7ff bb3b 	b.w	8005964 <_dtoa_r+0x34>
 80062ee:	693a      	ldr	r2, [r7, #16]
 80062f0:	3202      	adds	r2, #2
 80062f2:	0092      	lsls	r2, r2, #2
 80062f4:	f107 010c 	add.w	r1, r7, #12
 80062f8:	300c      	adds	r0, #12
 80062fa:	f000 f913 	bl	8006524 <memcpy>
 80062fe:	2201      	movs	r2, #1
 8006300:	4629      	mov	r1, r5
 8006302:	4620      	mov	r0, r4
 8006304:	f000 fb2e 	bl	8006964 <__lshift>
 8006308:	9b01      	ldr	r3, [sp, #4]
 800630a:	f103 0901 	add.w	r9, r3, #1
 800630e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006312:	4413      	add	r3, r2
 8006314:	9305      	str	r3, [sp, #20]
 8006316:	f00a 0301 	and.w	r3, sl, #1
 800631a:	46b8      	mov	r8, r7
 800631c:	9304      	str	r3, [sp, #16]
 800631e:	4607      	mov	r7, r0
 8006320:	4631      	mov	r1, r6
 8006322:	ee18 0a10 	vmov	r0, s16
 8006326:	f7ff fa75 	bl	8005814 <quorem>
 800632a:	4641      	mov	r1, r8
 800632c:	9002      	str	r0, [sp, #8]
 800632e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006332:	ee18 0a10 	vmov	r0, s16
 8006336:	f000 fb85 	bl	8006a44 <__mcmp>
 800633a:	463a      	mov	r2, r7
 800633c:	9003      	str	r0, [sp, #12]
 800633e:	4631      	mov	r1, r6
 8006340:	4620      	mov	r0, r4
 8006342:	f000 fb9b 	bl	8006a7c <__mdiff>
 8006346:	68c2      	ldr	r2, [r0, #12]
 8006348:	f109 3bff 	add.w	fp, r9, #4294967295
 800634c:	4605      	mov	r5, r0
 800634e:	bb02      	cbnz	r2, 8006392 <_dtoa_r+0xa62>
 8006350:	4601      	mov	r1, r0
 8006352:	ee18 0a10 	vmov	r0, s16
 8006356:	f000 fb75 	bl	8006a44 <__mcmp>
 800635a:	4602      	mov	r2, r0
 800635c:	4629      	mov	r1, r5
 800635e:	4620      	mov	r0, r4
 8006360:	9207      	str	r2, [sp, #28]
 8006362:	f000 f92d 	bl	80065c0 <_Bfree>
 8006366:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800636a:	ea43 0102 	orr.w	r1, r3, r2
 800636e:	9b04      	ldr	r3, [sp, #16]
 8006370:	430b      	orrs	r3, r1
 8006372:	464d      	mov	r5, r9
 8006374:	d10f      	bne.n	8006396 <_dtoa_r+0xa66>
 8006376:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800637a:	d02a      	beq.n	80063d2 <_dtoa_r+0xaa2>
 800637c:	9b03      	ldr	r3, [sp, #12]
 800637e:	2b00      	cmp	r3, #0
 8006380:	dd02      	ble.n	8006388 <_dtoa_r+0xa58>
 8006382:	9b02      	ldr	r3, [sp, #8]
 8006384:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006388:	f88b a000 	strb.w	sl, [fp]
 800638c:	e775      	b.n	800627a <_dtoa_r+0x94a>
 800638e:	4638      	mov	r0, r7
 8006390:	e7ba      	b.n	8006308 <_dtoa_r+0x9d8>
 8006392:	2201      	movs	r2, #1
 8006394:	e7e2      	b.n	800635c <_dtoa_r+0xa2c>
 8006396:	9b03      	ldr	r3, [sp, #12]
 8006398:	2b00      	cmp	r3, #0
 800639a:	db04      	blt.n	80063a6 <_dtoa_r+0xa76>
 800639c:	9906      	ldr	r1, [sp, #24]
 800639e:	430b      	orrs	r3, r1
 80063a0:	9904      	ldr	r1, [sp, #16]
 80063a2:	430b      	orrs	r3, r1
 80063a4:	d122      	bne.n	80063ec <_dtoa_r+0xabc>
 80063a6:	2a00      	cmp	r2, #0
 80063a8:	ddee      	ble.n	8006388 <_dtoa_r+0xa58>
 80063aa:	ee18 1a10 	vmov	r1, s16
 80063ae:	2201      	movs	r2, #1
 80063b0:	4620      	mov	r0, r4
 80063b2:	f000 fad7 	bl	8006964 <__lshift>
 80063b6:	4631      	mov	r1, r6
 80063b8:	ee08 0a10 	vmov	s16, r0
 80063bc:	f000 fb42 	bl	8006a44 <__mcmp>
 80063c0:	2800      	cmp	r0, #0
 80063c2:	dc03      	bgt.n	80063cc <_dtoa_r+0xa9c>
 80063c4:	d1e0      	bne.n	8006388 <_dtoa_r+0xa58>
 80063c6:	f01a 0f01 	tst.w	sl, #1
 80063ca:	d0dd      	beq.n	8006388 <_dtoa_r+0xa58>
 80063cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80063d0:	d1d7      	bne.n	8006382 <_dtoa_r+0xa52>
 80063d2:	2339      	movs	r3, #57	; 0x39
 80063d4:	f88b 3000 	strb.w	r3, [fp]
 80063d8:	462b      	mov	r3, r5
 80063da:	461d      	mov	r5, r3
 80063dc:	3b01      	subs	r3, #1
 80063de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80063e2:	2a39      	cmp	r2, #57	; 0x39
 80063e4:	d071      	beq.n	80064ca <_dtoa_r+0xb9a>
 80063e6:	3201      	adds	r2, #1
 80063e8:	701a      	strb	r2, [r3, #0]
 80063ea:	e746      	b.n	800627a <_dtoa_r+0x94a>
 80063ec:	2a00      	cmp	r2, #0
 80063ee:	dd07      	ble.n	8006400 <_dtoa_r+0xad0>
 80063f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80063f4:	d0ed      	beq.n	80063d2 <_dtoa_r+0xaa2>
 80063f6:	f10a 0301 	add.w	r3, sl, #1
 80063fa:	f88b 3000 	strb.w	r3, [fp]
 80063fe:	e73c      	b.n	800627a <_dtoa_r+0x94a>
 8006400:	9b05      	ldr	r3, [sp, #20]
 8006402:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006406:	4599      	cmp	r9, r3
 8006408:	d047      	beq.n	800649a <_dtoa_r+0xb6a>
 800640a:	ee18 1a10 	vmov	r1, s16
 800640e:	2300      	movs	r3, #0
 8006410:	220a      	movs	r2, #10
 8006412:	4620      	mov	r0, r4
 8006414:	f000 f8f6 	bl	8006604 <__multadd>
 8006418:	45b8      	cmp	r8, r7
 800641a:	ee08 0a10 	vmov	s16, r0
 800641e:	f04f 0300 	mov.w	r3, #0
 8006422:	f04f 020a 	mov.w	r2, #10
 8006426:	4641      	mov	r1, r8
 8006428:	4620      	mov	r0, r4
 800642a:	d106      	bne.n	800643a <_dtoa_r+0xb0a>
 800642c:	f000 f8ea 	bl	8006604 <__multadd>
 8006430:	4680      	mov	r8, r0
 8006432:	4607      	mov	r7, r0
 8006434:	f109 0901 	add.w	r9, r9, #1
 8006438:	e772      	b.n	8006320 <_dtoa_r+0x9f0>
 800643a:	f000 f8e3 	bl	8006604 <__multadd>
 800643e:	4639      	mov	r1, r7
 8006440:	4680      	mov	r8, r0
 8006442:	2300      	movs	r3, #0
 8006444:	220a      	movs	r2, #10
 8006446:	4620      	mov	r0, r4
 8006448:	f000 f8dc 	bl	8006604 <__multadd>
 800644c:	4607      	mov	r7, r0
 800644e:	e7f1      	b.n	8006434 <_dtoa_r+0xb04>
 8006450:	9b03      	ldr	r3, [sp, #12]
 8006452:	9302      	str	r3, [sp, #8]
 8006454:	9d01      	ldr	r5, [sp, #4]
 8006456:	ee18 0a10 	vmov	r0, s16
 800645a:	4631      	mov	r1, r6
 800645c:	f7ff f9da 	bl	8005814 <quorem>
 8006460:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006464:	9b01      	ldr	r3, [sp, #4]
 8006466:	f805 ab01 	strb.w	sl, [r5], #1
 800646a:	1aea      	subs	r2, r5, r3
 800646c:	9b02      	ldr	r3, [sp, #8]
 800646e:	4293      	cmp	r3, r2
 8006470:	dd09      	ble.n	8006486 <_dtoa_r+0xb56>
 8006472:	ee18 1a10 	vmov	r1, s16
 8006476:	2300      	movs	r3, #0
 8006478:	220a      	movs	r2, #10
 800647a:	4620      	mov	r0, r4
 800647c:	f000 f8c2 	bl	8006604 <__multadd>
 8006480:	ee08 0a10 	vmov	s16, r0
 8006484:	e7e7      	b.n	8006456 <_dtoa_r+0xb26>
 8006486:	9b02      	ldr	r3, [sp, #8]
 8006488:	2b00      	cmp	r3, #0
 800648a:	bfc8      	it	gt
 800648c:	461d      	movgt	r5, r3
 800648e:	9b01      	ldr	r3, [sp, #4]
 8006490:	bfd8      	it	le
 8006492:	2501      	movle	r5, #1
 8006494:	441d      	add	r5, r3
 8006496:	f04f 0800 	mov.w	r8, #0
 800649a:	ee18 1a10 	vmov	r1, s16
 800649e:	2201      	movs	r2, #1
 80064a0:	4620      	mov	r0, r4
 80064a2:	f000 fa5f 	bl	8006964 <__lshift>
 80064a6:	4631      	mov	r1, r6
 80064a8:	ee08 0a10 	vmov	s16, r0
 80064ac:	f000 faca 	bl	8006a44 <__mcmp>
 80064b0:	2800      	cmp	r0, #0
 80064b2:	dc91      	bgt.n	80063d8 <_dtoa_r+0xaa8>
 80064b4:	d102      	bne.n	80064bc <_dtoa_r+0xb8c>
 80064b6:	f01a 0f01 	tst.w	sl, #1
 80064ba:	d18d      	bne.n	80063d8 <_dtoa_r+0xaa8>
 80064bc:	462b      	mov	r3, r5
 80064be:	461d      	mov	r5, r3
 80064c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064c4:	2a30      	cmp	r2, #48	; 0x30
 80064c6:	d0fa      	beq.n	80064be <_dtoa_r+0xb8e>
 80064c8:	e6d7      	b.n	800627a <_dtoa_r+0x94a>
 80064ca:	9a01      	ldr	r2, [sp, #4]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d184      	bne.n	80063da <_dtoa_r+0xaaa>
 80064d0:	9b00      	ldr	r3, [sp, #0]
 80064d2:	3301      	adds	r3, #1
 80064d4:	9300      	str	r3, [sp, #0]
 80064d6:	2331      	movs	r3, #49	; 0x31
 80064d8:	7013      	strb	r3, [r2, #0]
 80064da:	e6ce      	b.n	800627a <_dtoa_r+0x94a>
 80064dc:	4b09      	ldr	r3, [pc, #36]	; (8006504 <_dtoa_r+0xbd4>)
 80064de:	f7ff ba95 	b.w	8005a0c <_dtoa_r+0xdc>
 80064e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f47f aa6e 	bne.w	80059c6 <_dtoa_r+0x96>
 80064ea:	4b07      	ldr	r3, [pc, #28]	; (8006508 <_dtoa_r+0xbd8>)
 80064ec:	f7ff ba8e 	b.w	8005a0c <_dtoa_r+0xdc>
 80064f0:	9b02      	ldr	r3, [sp, #8]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	dcae      	bgt.n	8006454 <_dtoa_r+0xb24>
 80064f6:	9b06      	ldr	r3, [sp, #24]
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	f73f aea8 	bgt.w	800624e <_dtoa_r+0x91e>
 80064fe:	e7a9      	b.n	8006454 <_dtoa_r+0xb24>
 8006500:	08007e57 	.word	0x08007e57
 8006504:	08007db4 	.word	0x08007db4
 8006508:	08007dd8 	.word	0x08007dd8

0800650c <_localeconv_r>:
 800650c:	4800      	ldr	r0, [pc, #0]	; (8006510 <_localeconv_r+0x4>)
 800650e:	4770      	bx	lr
 8006510:	20000160 	.word	0x20000160

08006514 <malloc>:
 8006514:	4b02      	ldr	r3, [pc, #8]	; (8006520 <malloc+0xc>)
 8006516:	4601      	mov	r1, r0
 8006518:	6818      	ldr	r0, [r3, #0]
 800651a:	f000 bc17 	b.w	8006d4c <_malloc_r>
 800651e:	bf00      	nop
 8006520:	2000000c 	.word	0x2000000c

08006524 <memcpy>:
 8006524:	440a      	add	r2, r1
 8006526:	4291      	cmp	r1, r2
 8006528:	f100 33ff 	add.w	r3, r0, #4294967295
 800652c:	d100      	bne.n	8006530 <memcpy+0xc>
 800652e:	4770      	bx	lr
 8006530:	b510      	push	{r4, lr}
 8006532:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006536:	f803 4f01 	strb.w	r4, [r3, #1]!
 800653a:	4291      	cmp	r1, r2
 800653c:	d1f9      	bne.n	8006532 <memcpy+0xe>
 800653e:	bd10      	pop	{r4, pc}

08006540 <_Balloc>:
 8006540:	b570      	push	{r4, r5, r6, lr}
 8006542:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006544:	4604      	mov	r4, r0
 8006546:	460d      	mov	r5, r1
 8006548:	b976      	cbnz	r6, 8006568 <_Balloc+0x28>
 800654a:	2010      	movs	r0, #16
 800654c:	f7ff ffe2 	bl	8006514 <malloc>
 8006550:	4602      	mov	r2, r0
 8006552:	6260      	str	r0, [r4, #36]	; 0x24
 8006554:	b920      	cbnz	r0, 8006560 <_Balloc+0x20>
 8006556:	4b18      	ldr	r3, [pc, #96]	; (80065b8 <_Balloc+0x78>)
 8006558:	4818      	ldr	r0, [pc, #96]	; (80065bc <_Balloc+0x7c>)
 800655a:	2166      	movs	r1, #102	; 0x66
 800655c:	f000 fdd6 	bl	800710c <__assert_func>
 8006560:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006564:	6006      	str	r6, [r0, #0]
 8006566:	60c6      	str	r6, [r0, #12]
 8006568:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800656a:	68f3      	ldr	r3, [r6, #12]
 800656c:	b183      	cbz	r3, 8006590 <_Balloc+0x50>
 800656e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006576:	b9b8      	cbnz	r0, 80065a8 <_Balloc+0x68>
 8006578:	2101      	movs	r1, #1
 800657a:	fa01 f605 	lsl.w	r6, r1, r5
 800657e:	1d72      	adds	r2, r6, #5
 8006580:	0092      	lsls	r2, r2, #2
 8006582:	4620      	mov	r0, r4
 8006584:	f000 fb60 	bl	8006c48 <_calloc_r>
 8006588:	b160      	cbz	r0, 80065a4 <_Balloc+0x64>
 800658a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800658e:	e00e      	b.n	80065ae <_Balloc+0x6e>
 8006590:	2221      	movs	r2, #33	; 0x21
 8006592:	2104      	movs	r1, #4
 8006594:	4620      	mov	r0, r4
 8006596:	f000 fb57 	bl	8006c48 <_calloc_r>
 800659a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800659c:	60f0      	str	r0, [r6, #12]
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d1e4      	bne.n	800656e <_Balloc+0x2e>
 80065a4:	2000      	movs	r0, #0
 80065a6:	bd70      	pop	{r4, r5, r6, pc}
 80065a8:	6802      	ldr	r2, [r0, #0]
 80065aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80065ae:	2300      	movs	r3, #0
 80065b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80065b4:	e7f7      	b.n	80065a6 <_Balloc+0x66>
 80065b6:	bf00      	nop
 80065b8:	08007de5 	.word	0x08007de5
 80065bc:	08007e68 	.word	0x08007e68

080065c0 <_Bfree>:
 80065c0:	b570      	push	{r4, r5, r6, lr}
 80065c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80065c4:	4605      	mov	r5, r0
 80065c6:	460c      	mov	r4, r1
 80065c8:	b976      	cbnz	r6, 80065e8 <_Bfree+0x28>
 80065ca:	2010      	movs	r0, #16
 80065cc:	f7ff ffa2 	bl	8006514 <malloc>
 80065d0:	4602      	mov	r2, r0
 80065d2:	6268      	str	r0, [r5, #36]	; 0x24
 80065d4:	b920      	cbnz	r0, 80065e0 <_Bfree+0x20>
 80065d6:	4b09      	ldr	r3, [pc, #36]	; (80065fc <_Bfree+0x3c>)
 80065d8:	4809      	ldr	r0, [pc, #36]	; (8006600 <_Bfree+0x40>)
 80065da:	218a      	movs	r1, #138	; 0x8a
 80065dc:	f000 fd96 	bl	800710c <__assert_func>
 80065e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065e4:	6006      	str	r6, [r0, #0]
 80065e6:	60c6      	str	r6, [r0, #12]
 80065e8:	b13c      	cbz	r4, 80065fa <_Bfree+0x3a>
 80065ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80065ec:	6862      	ldr	r2, [r4, #4]
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80065f4:	6021      	str	r1, [r4, #0]
 80065f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80065fa:	bd70      	pop	{r4, r5, r6, pc}
 80065fc:	08007de5 	.word	0x08007de5
 8006600:	08007e68 	.word	0x08007e68

08006604 <__multadd>:
 8006604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006608:	690d      	ldr	r5, [r1, #16]
 800660a:	4607      	mov	r7, r0
 800660c:	460c      	mov	r4, r1
 800660e:	461e      	mov	r6, r3
 8006610:	f101 0c14 	add.w	ip, r1, #20
 8006614:	2000      	movs	r0, #0
 8006616:	f8dc 3000 	ldr.w	r3, [ip]
 800661a:	b299      	uxth	r1, r3
 800661c:	fb02 6101 	mla	r1, r2, r1, r6
 8006620:	0c1e      	lsrs	r6, r3, #16
 8006622:	0c0b      	lsrs	r3, r1, #16
 8006624:	fb02 3306 	mla	r3, r2, r6, r3
 8006628:	b289      	uxth	r1, r1
 800662a:	3001      	adds	r0, #1
 800662c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006630:	4285      	cmp	r5, r0
 8006632:	f84c 1b04 	str.w	r1, [ip], #4
 8006636:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800663a:	dcec      	bgt.n	8006616 <__multadd+0x12>
 800663c:	b30e      	cbz	r6, 8006682 <__multadd+0x7e>
 800663e:	68a3      	ldr	r3, [r4, #8]
 8006640:	42ab      	cmp	r3, r5
 8006642:	dc19      	bgt.n	8006678 <__multadd+0x74>
 8006644:	6861      	ldr	r1, [r4, #4]
 8006646:	4638      	mov	r0, r7
 8006648:	3101      	adds	r1, #1
 800664a:	f7ff ff79 	bl	8006540 <_Balloc>
 800664e:	4680      	mov	r8, r0
 8006650:	b928      	cbnz	r0, 800665e <__multadd+0x5a>
 8006652:	4602      	mov	r2, r0
 8006654:	4b0c      	ldr	r3, [pc, #48]	; (8006688 <__multadd+0x84>)
 8006656:	480d      	ldr	r0, [pc, #52]	; (800668c <__multadd+0x88>)
 8006658:	21b5      	movs	r1, #181	; 0xb5
 800665a:	f000 fd57 	bl	800710c <__assert_func>
 800665e:	6922      	ldr	r2, [r4, #16]
 8006660:	3202      	adds	r2, #2
 8006662:	f104 010c 	add.w	r1, r4, #12
 8006666:	0092      	lsls	r2, r2, #2
 8006668:	300c      	adds	r0, #12
 800666a:	f7ff ff5b 	bl	8006524 <memcpy>
 800666e:	4621      	mov	r1, r4
 8006670:	4638      	mov	r0, r7
 8006672:	f7ff ffa5 	bl	80065c0 <_Bfree>
 8006676:	4644      	mov	r4, r8
 8006678:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800667c:	3501      	adds	r5, #1
 800667e:	615e      	str	r6, [r3, #20]
 8006680:	6125      	str	r5, [r4, #16]
 8006682:	4620      	mov	r0, r4
 8006684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006688:	08007e57 	.word	0x08007e57
 800668c:	08007e68 	.word	0x08007e68

08006690 <__hi0bits>:
 8006690:	0c03      	lsrs	r3, r0, #16
 8006692:	041b      	lsls	r3, r3, #16
 8006694:	b9d3      	cbnz	r3, 80066cc <__hi0bits+0x3c>
 8006696:	0400      	lsls	r0, r0, #16
 8006698:	2310      	movs	r3, #16
 800669a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800669e:	bf04      	itt	eq
 80066a0:	0200      	lsleq	r0, r0, #8
 80066a2:	3308      	addeq	r3, #8
 80066a4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80066a8:	bf04      	itt	eq
 80066aa:	0100      	lsleq	r0, r0, #4
 80066ac:	3304      	addeq	r3, #4
 80066ae:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80066b2:	bf04      	itt	eq
 80066b4:	0080      	lsleq	r0, r0, #2
 80066b6:	3302      	addeq	r3, #2
 80066b8:	2800      	cmp	r0, #0
 80066ba:	db05      	blt.n	80066c8 <__hi0bits+0x38>
 80066bc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80066c0:	f103 0301 	add.w	r3, r3, #1
 80066c4:	bf08      	it	eq
 80066c6:	2320      	moveq	r3, #32
 80066c8:	4618      	mov	r0, r3
 80066ca:	4770      	bx	lr
 80066cc:	2300      	movs	r3, #0
 80066ce:	e7e4      	b.n	800669a <__hi0bits+0xa>

080066d0 <__lo0bits>:
 80066d0:	6803      	ldr	r3, [r0, #0]
 80066d2:	f013 0207 	ands.w	r2, r3, #7
 80066d6:	4601      	mov	r1, r0
 80066d8:	d00b      	beq.n	80066f2 <__lo0bits+0x22>
 80066da:	07da      	lsls	r2, r3, #31
 80066dc:	d423      	bmi.n	8006726 <__lo0bits+0x56>
 80066de:	0798      	lsls	r0, r3, #30
 80066e0:	bf49      	itett	mi
 80066e2:	085b      	lsrmi	r3, r3, #1
 80066e4:	089b      	lsrpl	r3, r3, #2
 80066e6:	2001      	movmi	r0, #1
 80066e8:	600b      	strmi	r3, [r1, #0]
 80066ea:	bf5c      	itt	pl
 80066ec:	600b      	strpl	r3, [r1, #0]
 80066ee:	2002      	movpl	r0, #2
 80066f0:	4770      	bx	lr
 80066f2:	b298      	uxth	r0, r3
 80066f4:	b9a8      	cbnz	r0, 8006722 <__lo0bits+0x52>
 80066f6:	0c1b      	lsrs	r3, r3, #16
 80066f8:	2010      	movs	r0, #16
 80066fa:	b2da      	uxtb	r2, r3
 80066fc:	b90a      	cbnz	r2, 8006702 <__lo0bits+0x32>
 80066fe:	3008      	adds	r0, #8
 8006700:	0a1b      	lsrs	r3, r3, #8
 8006702:	071a      	lsls	r2, r3, #28
 8006704:	bf04      	itt	eq
 8006706:	091b      	lsreq	r3, r3, #4
 8006708:	3004      	addeq	r0, #4
 800670a:	079a      	lsls	r2, r3, #30
 800670c:	bf04      	itt	eq
 800670e:	089b      	lsreq	r3, r3, #2
 8006710:	3002      	addeq	r0, #2
 8006712:	07da      	lsls	r2, r3, #31
 8006714:	d403      	bmi.n	800671e <__lo0bits+0x4e>
 8006716:	085b      	lsrs	r3, r3, #1
 8006718:	f100 0001 	add.w	r0, r0, #1
 800671c:	d005      	beq.n	800672a <__lo0bits+0x5a>
 800671e:	600b      	str	r3, [r1, #0]
 8006720:	4770      	bx	lr
 8006722:	4610      	mov	r0, r2
 8006724:	e7e9      	b.n	80066fa <__lo0bits+0x2a>
 8006726:	2000      	movs	r0, #0
 8006728:	4770      	bx	lr
 800672a:	2020      	movs	r0, #32
 800672c:	4770      	bx	lr
	...

08006730 <__i2b>:
 8006730:	b510      	push	{r4, lr}
 8006732:	460c      	mov	r4, r1
 8006734:	2101      	movs	r1, #1
 8006736:	f7ff ff03 	bl	8006540 <_Balloc>
 800673a:	4602      	mov	r2, r0
 800673c:	b928      	cbnz	r0, 800674a <__i2b+0x1a>
 800673e:	4b05      	ldr	r3, [pc, #20]	; (8006754 <__i2b+0x24>)
 8006740:	4805      	ldr	r0, [pc, #20]	; (8006758 <__i2b+0x28>)
 8006742:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006746:	f000 fce1 	bl	800710c <__assert_func>
 800674a:	2301      	movs	r3, #1
 800674c:	6144      	str	r4, [r0, #20]
 800674e:	6103      	str	r3, [r0, #16]
 8006750:	bd10      	pop	{r4, pc}
 8006752:	bf00      	nop
 8006754:	08007e57 	.word	0x08007e57
 8006758:	08007e68 	.word	0x08007e68

0800675c <__multiply>:
 800675c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006760:	4691      	mov	r9, r2
 8006762:	690a      	ldr	r2, [r1, #16]
 8006764:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006768:	429a      	cmp	r2, r3
 800676a:	bfb8      	it	lt
 800676c:	460b      	movlt	r3, r1
 800676e:	460c      	mov	r4, r1
 8006770:	bfbc      	itt	lt
 8006772:	464c      	movlt	r4, r9
 8006774:	4699      	movlt	r9, r3
 8006776:	6927      	ldr	r7, [r4, #16]
 8006778:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800677c:	68a3      	ldr	r3, [r4, #8]
 800677e:	6861      	ldr	r1, [r4, #4]
 8006780:	eb07 060a 	add.w	r6, r7, sl
 8006784:	42b3      	cmp	r3, r6
 8006786:	b085      	sub	sp, #20
 8006788:	bfb8      	it	lt
 800678a:	3101      	addlt	r1, #1
 800678c:	f7ff fed8 	bl	8006540 <_Balloc>
 8006790:	b930      	cbnz	r0, 80067a0 <__multiply+0x44>
 8006792:	4602      	mov	r2, r0
 8006794:	4b44      	ldr	r3, [pc, #272]	; (80068a8 <__multiply+0x14c>)
 8006796:	4845      	ldr	r0, [pc, #276]	; (80068ac <__multiply+0x150>)
 8006798:	f240 115d 	movw	r1, #349	; 0x15d
 800679c:	f000 fcb6 	bl	800710c <__assert_func>
 80067a0:	f100 0514 	add.w	r5, r0, #20
 80067a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80067a8:	462b      	mov	r3, r5
 80067aa:	2200      	movs	r2, #0
 80067ac:	4543      	cmp	r3, r8
 80067ae:	d321      	bcc.n	80067f4 <__multiply+0x98>
 80067b0:	f104 0314 	add.w	r3, r4, #20
 80067b4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80067b8:	f109 0314 	add.w	r3, r9, #20
 80067bc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80067c0:	9202      	str	r2, [sp, #8]
 80067c2:	1b3a      	subs	r2, r7, r4
 80067c4:	3a15      	subs	r2, #21
 80067c6:	f022 0203 	bic.w	r2, r2, #3
 80067ca:	3204      	adds	r2, #4
 80067cc:	f104 0115 	add.w	r1, r4, #21
 80067d0:	428f      	cmp	r7, r1
 80067d2:	bf38      	it	cc
 80067d4:	2204      	movcc	r2, #4
 80067d6:	9201      	str	r2, [sp, #4]
 80067d8:	9a02      	ldr	r2, [sp, #8]
 80067da:	9303      	str	r3, [sp, #12]
 80067dc:	429a      	cmp	r2, r3
 80067de:	d80c      	bhi.n	80067fa <__multiply+0x9e>
 80067e0:	2e00      	cmp	r6, #0
 80067e2:	dd03      	ble.n	80067ec <__multiply+0x90>
 80067e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d05a      	beq.n	80068a2 <__multiply+0x146>
 80067ec:	6106      	str	r6, [r0, #16]
 80067ee:	b005      	add	sp, #20
 80067f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067f4:	f843 2b04 	str.w	r2, [r3], #4
 80067f8:	e7d8      	b.n	80067ac <__multiply+0x50>
 80067fa:	f8b3 a000 	ldrh.w	sl, [r3]
 80067fe:	f1ba 0f00 	cmp.w	sl, #0
 8006802:	d024      	beq.n	800684e <__multiply+0xf2>
 8006804:	f104 0e14 	add.w	lr, r4, #20
 8006808:	46a9      	mov	r9, r5
 800680a:	f04f 0c00 	mov.w	ip, #0
 800680e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006812:	f8d9 1000 	ldr.w	r1, [r9]
 8006816:	fa1f fb82 	uxth.w	fp, r2
 800681a:	b289      	uxth	r1, r1
 800681c:	fb0a 110b 	mla	r1, sl, fp, r1
 8006820:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006824:	f8d9 2000 	ldr.w	r2, [r9]
 8006828:	4461      	add	r1, ip
 800682a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800682e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006832:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006836:	b289      	uxth	r1, r1
 8006838:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800683c:	4577      	cmp	r7, lr
 800683e:	f849 1b04 	str.w	r1, [r9], #4
 8006842:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006846:	d8e2      	bhi.n	800680e <__multiply+0xb2>
 8006848:	9a01      	ldr	r2, [sp, #4]
 800684a:	f845 c002 	str.w	ip, [r5, r2]
 800684e:	9a03      	ldr	r2, [sp, #12]
 8006850:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006854:	3304      	adds	r3, #4
 8006856:	f1b9 0f00 	cmp.w	r9, #0
 800685a:	d020      	beq.n	800689e <__multiply+0x142>
 800685c:	6829      	ldr	r1, [r5, #0]
 800685e:	f104 0c14 	add.w	ip, r4, #20
 8006862:	46ae      	mov	lr, r5
 8006864:	f04f 0a00 	mov.w	sl, #0
 8006868:	f8bc b000 	ldrh.w	fp, [ip]
 800686c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006870:	fb09 220b 	mla	r2, r9, fp, r2
 8006874:	4492      	add	sl, r2
 8006876:	b289      	uxth	r1, r1
 8006878:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800687c:	f84e 1b04 	str.w	r1, [lr], #4
 8006880:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006884:	f8be 1000 	ldrh.w	r1, [lr]
 8006888:	0c12      	lsrs	r2, r2, #16
 800688a:	fb09 1102 	mla	r1, r9, r2, r1
 800688e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006892:	4567      	cmp	r7, ip
 8006894:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006898:	d8e6      	bhi.n	8006868 <__multiply+0x10c>
 800689a:	9a01      	ldr	r2, [sp, #4]
 800689c:	50a9      	str	r1, [r5, r2]
 800689e:	3504      	adds	r5, #4
 80068a0:	e79a      	b.n	80067d8 <__multiply+0x7c>
 80068a2:	3e01      	subs	r6, #1
 80068a4:	e79c      	b.n	80067e0 <__multiply+0x84>
 80068a6:	bf00      	nop
 80068a8:	08007e57 	.word	0x08007e57
 80068ac:	08007e68 	.word	0x08007e68

080068b0 <__pow5mult>:
 80068b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068b4:	4615      	mov	r5, r2
 80068b6:	f012 0203 	ands.w	r2, r2, #3
 80068ba:	4606      	mov	r6, r0
 80068bc:	460f      	mov	r7, r1
 80068be:	d007      	beq.n	80068d0 <__pow5mult+0x20>
 80068c0:	4c25      	ldr	r4, [pc, #148]	; (8006958 <__pow5mult+0xa8>)
 80068c2:	3a01      	subs	r2, #1
 80068c4:	2300      	movs	r3, #0
 80068c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80068ca:	f7ff fe9b 	bl	8006604 <__multadd>
 80068ce:	4607      	mov	r7, r0
 80068d0:	10ad      	asrs	r5, r5, #2
 80068d2:	d03d      	beq.n	8006950 <__pow5mult+0xa0>
 80068d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80068d6:	b97c      	cbnz	r4, 80068f8 <__pow5mult+0x48>
 80068d8:	2010      	movs	r0, #16
 80068da:	f7ff fe1b 	bl	8006514 <malloc>
 80068de:	4602      	mov	r2, r0
 80068e0:	6270      	str	r0, [r6, #36]	; 0x24
 80068e2:	b928      	cbnz	r0, 80068f0 <__pow5mult+0x40>
 80068e4:	4b1d      	ldr	r3, [pc, #116]	; (800695c <__pow5mult+0xac>)
 80068e6:	481e      	ldr	r0, [pc, #120]	; (8006960 <__pow5mult+0xb0>)
 80068e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80068ec:	f000 fc0e 	bl	800710c <__assert_func>
 80068f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80068f4:	6004      	str	r4, [r0, #0]
 80068f6:	60c4      	str	r4, [r0, #12]
 80068f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80068fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006900:	b94c      	cbnz	r4, 8006916 <__pow5mult+0x66>
 8006902:	f240 2171 	movw	r1, #625	; 0x271
 8006906:	4630      	mov	r0, r6
 8006908:	f7ff ff12 	bl	8006730 <__i2b>
 800690c:	2300      	movs	r3, #0
 800690e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006912:	4604      	mov	r4, r0
 8006914:	6003      	str	r3, [r0, #0]
 8006916:	f04f 0900 	mov.w	r9, #0
 800691a:	07eb      	lsls	r3, r5, #31
 800691c:	d50a      	bpl.n	8006934 <__pow5mult+0x84>
 800691e:	4639      	mov	r1, r7
 8006920:	4622      	mov	r2, r4
 8006922:	4630      	mov	r0, r6
 8006924:	f7ff ff1a 	bl	800675c <__multiply>
 8006928:	4639      	mov	r1, r7
 800692a:	4680      	mov	r8, r0
 800692c:	4630      	mov	r0, r6
 800692e:	f7ff fe47 	bl	80065c0 <_Bfree>
 8006932:	4647      	mov	r7, r8
 8006934:	106d      	asrs	r5, r5, #1
 8006936:	d00b      	beq.n	8006950 <__pow5mult+0xa0>
 8006938:	6820      	ldr	r0, [r4, #0]
 800693a:	b938      	cbnz	r0, 800694c <__pow5mult+0x9c>
 800693c:	4622      	mov	r2, r4
 800693e:	4621      	mov	r1, r4
 8006940:	4630      	mov	r0, r6
 8006942:	f7ff ff0b 	bl	800675c <__multiply>
 8006946:	6020      	str	r0, [r4, #0]
 8006948:	f8c0 9000 	str.w	r9, [r0]
 800694c:	4604      	mov	r4, r0
 800694e:	e7e4      	b.n	800691a <__pow5mult+0x6a>
 8006950:	4638      	mov	r0, r7
 8006952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006956:	bf00      	nop
 8006958:	08007fb8 	.word	0x08007fb8
 800695c:	08007de5 	.word	0x08007de5
 8006960:	08007e68 	.word	0x08007e68

08006964 <__lshift>:
 8006964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006968:	460c      	mov	r4, r1
 800696a:	6849      	ldr	r1, [r1, #4]
 800696c:	6923      	ldr	r3, [r4, #16]
 800696e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006972:	68a3      	ldr	r3, [r4, #8]
 8006974:	4607      	mov	r7, r0
 8006976:	4691      	mov	r9, r2
 8006978:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800697c:	f108 0601 	add.w	r6, r8, #1
 8006980:	42b3      	cmp	r3, r6
 8006982:	db0b      	blt.n	800699c <__lshift+0x38>
 8006984:	4638      	mov	r0, r7
 8006986:	f7ff fddb 	bl	8006540 <_Balloc>
 800698a:	4605      	mov	r5, r0
 800698c:	b948      	cbnz	r0, 80069a2 <__lshift+0x3e>
 800698e:	4602      	mov	r2, r0
 8006990:	4b2a      	ldr	r3, [pc, #168]	; (8006a3c <__lshift+0xd8>)
 8006992:	482b      	ldr	r0, [pc, #172]	; (8006a40 <__lshift+0xdc>)
 8006994:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006998:	f000 fbb8 	bl	800710c <__assert_func>
 800699c:	3101      	adds	r1, #1
 800699e:	005b      	lsls	r3, r3, #1
 80069a0:	e7ee      	b.n	8006980 <__lshift+0x1c>
 80069a2:	2300      	movs	r3, #0
 80069a4:	f100 0114 	add.w	r1, r0, #20
 80069a8:	f100 0210 	add.w	r2, r0, #16
 80069ac:	4618      	mov	r0, r3
 80069ae:	4553      	cmp	r3, sl
 80069b0:	db37      	blt.n	8006a22 <__lshift+0xbe>
 80069b2:	6920      	ldr	r0, [r4, #16]
 80069b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80069b8:	f104 0314 	add.w	r3, r4, #20
 80069bc:	f019 091f 	ands.w	r9, r9, #31
 80069c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80069c4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80069c8:	d02f      	beq.n	8006a2a <__lshift+0xc6>
 80069ca:	f1c9 0e20 	rsb	lr, r9, #32
 80069ce:	468a      	mov	sl, r1
 80069d0:	f04f 0c00 	mov.w	ip, #0
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	fa02 f209 	lsl.w	r2, r2, r9
 80069da:	ea42 020c 	orr.w	r2, r2, ip
 80069de:	f84a 2b04 	str.w	r2, [sl], #4
 80069e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80069e6:	4298      	cmp	r0, r3
 80069e8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80069ec:	d8f2      	bhi.n	80069d4 <__lshift+0x70>
 80069ee:	1b03      	subs	r3, r0, r4
 80069f0:	3b15      	subs	r3, #21
 80069f2:	f023 0303 	bic.w	r3, r3, #3
 80069f6:	3304      	adds	r3, #4
 80069f8:	f104 0215 	add.w	r2, r4, #21
 80069fc:	4290      	cmp	r0, r2
 80069fe:	bf38      	it	cc
 8006a00:	2304      	movcc	r3, #4
 8006a02:	f841 c003 	str.w	ip, [r1, r3]
 8006a06:	f1bc 0f00 	cmp.w	ip, #0
 8006a0a:	d001      	beq.n	8006a10 <__lshift+0xac>
 8006a0c:	f108 0602 	add.w	r6, r8, #2
 8006a10:	3e01      	subs	r6, #1
 8006a12:	4638      	mov	r0, r7
 8006a14:	612e      	str	r6, [r5, #16]
 8006a16:	4621      	mov	r1, r4
 8006a18:	f7ff fdd2 	bl	80065c0 <_Bfree>
 8006a1c:	4628      	mov	r0, r5
 8006a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a22:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a26:	3301      	adds	r3, #1
 8006a28:	e7c1      	b.n	80069ae <__lshift+0x4a>
 8006a2a:	3904      	subs	r1, #4
 8006a2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a30:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a34:	4298      	cmp	r0, r3
 8006a36:	d8f9      	bhi.n	8006a2c <__lshift+0xc8>
 8006a38:	e7ea      	b.n	8006a10 <__lshift+0xac>
 8006a3a:	bf00      	nop
 8006a3c:	08007e57 	.word	0x08007e57
 8006a40:	08007e68 	.word	0x08007e68

08006a44 <__mcmp>:
 8006a44:	b530      	push	{r4, r5, lr}
 8006a46:	6902      	ldr	r2, [r0, #16]
 8006a48:	690c      	ldr	r4, [r1, #16]
 8006a4a:	1b12      	subs	r2, r2, r4
 8006a4c:	d10e      	bne.n	8006a6c <__mcmp+0x28>
 8006a4e:	f100 0314 	add.w	r3, r0, #20
 8006a52:	3114      	adds	r1, #20
 8006a54:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006a58:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006a5c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006a60:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006a64:	42a5      	cmp	r5, r4
 8006a66:	d003      	beq.n	8006a70 <__mcmp+0x2c>
 8006a68:	d305      	bcc.n	8006a76 <__mcmp+0x32>
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	4610      	mov	r0, r2
 8006a6e:	bd30      	pop	{r4, r5, pc}
 8006a70:	4283      	cmp	r3, r0
 8006a72:	d3f3      	bcc.n	8006a5c <__mcmp+0x18>
 8006a74:	e7fa      	b.n	8006a6c <__mcmp+0x28>
 8006a76:	f04f 32ff 	mov.w	r2, #4294967295
 8006a7a:	e7f7      	b.n	8006a6c <__mcmp+0x28>

08006a7c <__mdiff>:
 8006a7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a80:	460c      	mov	r4, r1
 8006a82:	4606      	mov	r6, r0
 8006a84:	4611      	mov	r1, r2
 8006a86:	4620      	mov	r0, r4
 8006a88:	4690      	mov	r8, r2
 8006a8a:	f7ff ffdb 	bl	8006a44 <__mcmp>
 8006a8e:	1e05      	subs	r5, r0, #0
 8006a90:	d110      	bne.n	8006ab4 <__mdiff+0x38>
 8006a92:	4629      	mov	r1, r5
 8006a94:	4630      	mov	r0, r6
 8006a96:	f7ff fd53 	bl	8006540 <_Balloc>
 8006a9a:	b930      	cbnz	r0, 8006aaa <__mdiff+0x2e>
 8006a9c:	4b3a      	ldr	r3, [pc, #232]	; (8006b88 <__mdiff+0x10c>)
 8006a9e:	4602      	mov	r2, r0
 8006aa0:	f240 2132 	movw	r1, #562	; 0x232
 8006aa4:	4839      	ldr	r0, [pc, #228]	; (8006b8c <__mdiff+0x110>)
 8006aa6:	f000 fb31 	bl	800710c <__assert_func>
 8006aaa:	2301      	movs	r3, #1
 8006aac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006ab0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab4:	bfa4      	itt	ge
 8006ab6:	4643      	movge	r3, r8
 8006ab8:	46a0      	movge	r8, r4
 8006aba:	4630      	mov	r0, r6
 8006abc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006ac0:	bfa6      	itte	ge
 8006ac2:	461c      	movge	r4, r3
 8006ac4:	2500      	movge	r5, #0
 8006ac6:	2501      	movlt	r5, #1
 8006ac8:	f7ff fd3a 	bl	8006540 <_Balloc>
 8006acc:	b920      	cbnz	r0, 8006ad8 <__mdiff+0x5c>
 8006ace:	4b2e      	ldr	r3, [pc, #184]	; (8006b88 <__mdiff+0x10c>)
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006ad6:	e7e5      	b.n	8006aa4 <__mdiff+0x28>
 8006ad8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006adc:	6926      	ldr	r6, [r4, #16]
 8006ade:	60c5      	str	r5, [r0, #12]
 8006ae0:	f104 0914 	add.w	r9, r4, #20
 8006ae4:	f108 0514 	add.w	r5, r8, #20
 8006ae8:	f100 0e14 	add.w	lr, r0, #20
 8006aec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006af0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006af4:	f108 0210 	add.w	r2, r8, #16
 8006af8:	46f2      	mov	sl, lr
 8006afa:	2100      	movs	r1, #0
 8006afc:	f859 3b04 	ldr.w	r3, [r9], #4
 8006b00:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006b04:	fa1f f883 	uxth.w	r8, r3
 8006b08:	fa11 f18b 	uxtah	r1, r1, fp
 8006b0c:	0c1b      	lsrs	r3, r3, #16
 8006b0e:	eba1 0808 	sub.w	r8, r1, r8
 8006b12:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006b16:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006b1a:	fa1f f888 	uxth.w	r8, r8
 8006b1e:	1419      	asrs	r1, r3, #16
 8006b20:	454e      	cmp	r6, r9
 8006b22:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006b26:	f84a 3b04 	str.w	r3, [sl], #4
 8006b2a:	d8e7      	bhi.n	8006afc <__mdiff+0x80>
 8006b2c:	1b33      	subs	r3, r6, r4
 8006b2e:	3b15      	subs	r3, #21
 8006b30:	f023 0303 	bic.w	r3, r3, #3
 8006b34:	3304      	adds	r3, #4
 8006b36:	3415      	adds	r4, #21
 8006b38:	42a6      	cmp	r6, r4
 8006b3a:	bf38      	it	cc
 8006b3c:	2304      	movcc	r3, #4
 8006b3e:	441d      	add	r5, r3
 8006b40:	4473      	add	r3, lr
 8006b42:	469e      	mov	lr, r3
 8006b44:	462e      	mov	r6, r5
 8006b46:	4566      	cmp	r6, ip
 8006b48:	d30e      	bcc.n	8006b68 <__mdiff+0xec>
 8006b4a:	f10c 0203 	add.w	r2, ip, #3
 8006b4e:	1b52      	subs	r2, r2, r5
 8006b50:	f022 0203 	bic.w	r2, r2, #3
 8006b54:	3d03      	subs	r5, #3
 8006b56:	45ac      	cmp	ip, r5
 8006b58:	bf38      	it	cc
 8006b5a:	2200      	movcc	r2, #0
 8006b5c:	441a      	add	r2, r3
 8006b5e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006b62:	b17b      	cbz	r3, 8006b84 <__mdiff+0x108>
 8006b64:	6107      	str	r7, [r0, #16]
 8006b66:	e7a3      	b.n	8006ab0 <__mdiff+0x34>
 8006b68:	f856 8b04 	ldr.w	r8, [r6], #4
 8006b6c:	fa11 f288 	uxtah	r2, r1, r8
 8006b70:	1414      	asrs	r4, r2, #16
 8006b72:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006b76:	b292      	uxth	r2, r2
 8006b78:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006b7c:	f84e 2b04 	str.w	r2, [lr], #4
 8006b80:	1421      	asrs	r1, r4, #16
 8006b82:	e7e0      	b.n	8006b46 <__mdiff+0xca>
 8006b84:	3f01      	subs	r7, #1
 8006b86:	e7ea      	b.n	8006b5e <__mdiff+0xe2>
 8006b88:	08007e57 	.word	0x08007e57
 8006b8c:	08007e68 	.word	0x08007e68

08006b90 <__d2b>:
 8006b90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b94:	4689      	mov	r9, r1
 8006b96:	2101      	movs	r1, #1
 8006b98:	ec57 6b10 	vmov	r6, r7, d0
 8006b9c:	4690      	mov	r8, r2
 8006b9e:	f7ff fccf 	bl	8006540 <_Balloc>
 8006ba2:	4604      	mov	r4, r0
 8006ba4:	b930      	cbnz	r0, 8006bb4 <__d2b+0x24>
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	4b25      	ldr	r3, [pc, #148]	; (8006c40 <__d2b+0xb0>)
 8006baa:	4826      	ldr	r0, [pc, #152]	; (8006c44 <__d2b+0xb4>)
 8006bac:	f240 310a 	movw	r1, #778	; 0x30a
 8006bb0:	f000 faac 	bl	800710c <__assert_func>
 8006bb4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006bb8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006bbc:	bb35      	cbnz	r5, 8006c0c <__d2b+0x7c>
 8006bbe:	2e00      	cmp	r6, #0
 8006bc0:	9301      	str	r3, [sp, #4]
 8006bc2:	d028      	beq.n	8006c16 <__d2b+0x86>
 8006bc4:	4668      	mov	r0, sp
 8006bc6:	9600      	str	r6, [sp, #0]
 8006bc8:	f7ff fd82 	bl	80066d0 <__lo0bits>
 8006bcc:	9900      	ldr	r1, [sp, #0]
 8006bce:	b300      	cbz	r0, 8006c12 <__d2b+0x82>
 8006bd0:	9a01      	ldr	r2, [sp, #4]
 8006bd2:	f1c0 0320 	rsb	r3, r0, #32
 8006bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bda:	430b      	orrs	r3, r1
 8006bdc:	40c2      	lsrs	r2, r0
 8006bde:	6163      	str	r3, [r4, #20]
 8006be0:	9201      	str	r2, [sp, #4]
 8006be2:	9b01      	ldr	r3, [sp, #4]
 8006be4:	61a3      	str	r3, [r4, #24]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	bf14      	ite	ne
 8006bea:	2202      	movne	r2, #2
 8006bec:	2201      	moveq	r2, #1
 8006bee:	6122      	str	r2, [r4, #16]
 8006bf0:	b1d5      	cbz	r5, 8006c28 <__d2b+0x98>
 8006bf2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006bf6:	4405      	add	r5, r0
 8006bf8:	f8c9 5000 	str.w	r5, [r9]
 8006bfc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006c00:	f8c8 0000 	str.w	r0, [r8]
 8006c04:	4620      	mov	r0, r4
 8006c06:	b003      	add	sp, #12
 8006c08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006c10:	e7d5      	b.n	8006bbe <__d2b+0x2e>
 8006c12:	6161      	str	r1, [r4, #20]
 8006c14:	e7e5      	b.n	8006be2 <__d2b+0x52>
 8006c16:	a801      	add	r0, sp, #4
 8006c18:	f7ff fd5a 	bl	80066d0 <__lo0bits>
 8006c1c:	9b01      	ldr	r3, [sp, #4]
 8006c1e:	6163      	str	r3, [r4, #20]
 8006c20:	2201      	movs	r2, #1
 8006c22:	6122      	str	r2, [r4, #16]
 8006c24:	3020      	adds	r0, #32
 8006c26:	e7e3      	b.n	8006bf0 <__d2b+0x60>
 8006c28:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006c2c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006c30:	f8c9 0000 	str.w	r0, [r9]
 8006c34:	6918      	ldr	r0, [r3, #16]
 8006c36:	f7ff fd2b 	bl	8006690 <__hi0bits>
 8006c3a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006c3e:	e7df      	b.n	8006c00 <__d2b+0x70>
 8006c40:	08007e57 	.word	0x08007e57
 8006c44:	08007e68 	.word	0x08007e68

08006c48 <_calloc_r>:
 8006c48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006c4a:	fba1 2402 	umull	r2, r4, r1, r2
 8006c4e:	b94c      	cbnz	r4, 8006c64 <_calloc_r+0x1c>
 8006c50:	4611      	mov	r1, r2
 8006c52:	9201      	str	r2, [sp, #4]
 8006c54:	f000 f87a 	bl	8006d4c <_malloc_r>
 8006c58:	9a01      	ldr	r2, [sp, #4]
 8006c5a:	4605      	mov	r5, r0
 8006c5c:	b930      	cbnz	r0, 8006c6c <_calloc_r+0x24>
 8006c5e:	4628      	mov	r0, r5
 8006c60:	b003      	add	sp, #12
 8006c62:	bd30      	pop	{r4, r5, pc}
 8006c64:	220c      	movs	r2, #12
 8006c66:	6002      	str	r2, [r0, #0]
 8006c68:	2500      	movs	r5, #0
 8006c6a:	e7f8      	b.n	8006c5e <_calloc_r+0x16>
 8006c6c:	4621      	mov	r1, r4
 8006c6e:	f7fe f93f 	bl	8004ef0 <memset>
 8006c72:	e7f4      	b.n	8006c5e <_calloc_r+0x16>

08006c74 <_free_r>:
 8006c74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006c76:	2900      	cmp	r1, #0
 8006c78:	d044      	beq.n	8006d04 <_free_r+0x90>
 8006c7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c7e:	9001      	str	r0, [sp, #4]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	f1a1 0404 	sub.w	r4, r1, #4
 8006c86:	bfb8      	it	lt
 8006c88:	18e4      	addlt	r4, r4, r3
 8006c8a:	f000 fa9b 	bl	80071c4 <__malloc_lock>
 8006c8e:	4a1e      	ldr	r2, [pc, #120]	; (8006d08 <_free_r+0x94>)
 8006c90:	9801      	ldr	r0, [sp, #4]
 8006c92:	6813      	ldr	r3, [r2, #0]
 8006c94:	b933      	cbnz	r3, 8006ca4 <_free_r+0x30>
 8006c96:	6063      	str	r3, [r4, #4]
 8006c98:	6014      	str	r4, [r2, #0]
 8006c9a:	b003      	add	sp, #12
 8006c9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ca0:	f000 ba96 	b.w	80071d0 <__malloc_unlock>
 8006ca4:	42a3      	cmp	r3, r4
 8006ca6:	d908      	bls.n	8006cba <_free_r+0x46>
 8006ca8:	6825      	ldr	r5, [r4, #0]
 8006caa:	1961      	adds	r1, r4, r5
 8006cac:	428b      	cmp	r3, r1
 8006cae:	bf01      	itttt	eq
 8006cb0:	6819      	ldreq	r1, [r3, #0]
 8006cb2:	685b      	ldreq	r3, [r3, #4]
 8006cb4:	1949      	addeq	r1, r1, r5
 8006cb6:	6021      	streq	r1, [r4, #0]
 8006cb8:	e7ed      	b.n	8006c96 <_free_r+0x22>
 8006cba:	461a      	mov	r2, r3
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	b10b      	cbz	r3, 8006cc4 <_free_r+0x50>
 8006cc0:	42a3      	cmp	r3, r4
 8006cc2:	d9fa      	bls.n	8006cba <_free_r+0x46>
 8006cc4:	6811      	ldr	r1, [r2, #0]
 8006cc6:	1855      	adds	r5, r2, r1
 8006cc8:	42a5      	cmp	r5, r4
 8006cca:	d10b      	bne.n	8006ce4 <_free_r+0x70>
 8006ccc:	6824      	ldr	r4, [r4, #0]
 8006cce:	4421      	add	r1, r4
 8006cd0:	1854      	adds	r4, r2, r1
 8006cd2:	42a3      	cmp	r3, r4
 8006cd4:	6011      	str	r1, [r2, #0]
 8006cd6:	d1e0      	bne.n	8006c9a <_free_r+0x26>
 8006cd8:	681c      	ldr	r4, [r3, #0]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	6053      	str	r3, [r2, #4]
 8006cde:	4421      	add	r1, r4
 8006ce0:	6011      	str	r1, [r2, #0]
 8006ce2:	e7da      	b.n	8006c9a <_free_r+0x26>
 8006ce4:	d902      	bls.n	8006cec <_free_r+0x78>
 8006ce6:	230c      	movs	r3, #12
 8006ce8:	6003      	str	r3, [r0, #0]
 8006cea:	e7d6      	b.n	8006c9a <_free_r+0x26>
 8006cec:	6825      	ldr	r5, [r4, #0]
 8006cee:	1961      	adds	r1, r4, r5
 8006cf0:	428b      	cmp	r3, r1
 8006cf2:	bf04      	itt	eq
 8006cf4:	6819      	ldreq	r1, [r3, #0]
 8006cf6:	685b      	ldreq	r3, [r3, #4]
 8006cf8:	6063      	str	r3, [r4, #4]
 8006cfa:	bf04      	itt	eq
 8006cfc:	1949      	addeq	r1, r1, r5
 8006cfe:	6021      	streq	r1, [r4, #0]
 8006d00:	6054      	str	r4, [r2, #4]
 8006d02:	e7ca      	b.n	8006c9a <_free_r+0x26>
 8006d04:	b003      	add	sp, #12
 8006d06:	bd30      	pop	{r4, r5, pc}
 8006d08:	200002b4 	.word	0x200002b4

08006d0c <sbrk_aligned>:
 8006d0c:	b570      	push	{r4, r5, r6, lr}
 8006d0e:	4e0e      	ldr	r6, [pc, #56]	; (8006d48 <sbrk_aligned+0x3c>)
 8006d10:	460c      	mov	r4, r1
 8006d12:	6831      	ldr	r1, [r6, #0]
 8006d14:	4605      	mov	r5, r0
 8006d16:	b911      	cbnz	r1, 8006d1e <sbrk_aligned+0x12>
 8006d18:	f000 f9e8 	bl	80070ec <_sbrk_r>
 8006d1c:	6030      	str	r0, [r6, #0]
 8006d1e:	4621      	mov	r1, r4
 8006d20:	4628      	mov	r0, r5
 8006d22:	f000 f9e3 	bl	80070ec <_sbrk_r>
 8006d26:	1c43      	adds	r3, r0, #1
 8006d28:	d00a      	beq.n	8006d40 <sbrk_aligned+0x34>
 8006d2a:	1cc4      	adds	r4, r0, #3
 8006d2c:	f024 0403 	bic.w	r4, r4, #3
 8006d30:	42a0      	cmp	r0, r4
 8006d32:	d007      	beq.n	8006d44 <sbrk_aligned+0x38>
 8006d34:	1a21      	subs	r1, r4, r0
 8006d36:	4628      	mov	r0, r5
 8006d38:	f000 f9d8 	bl	80070ec <_sbrk_r>
 8006d3c:	3001      	adds	r0, #1
 8006d3e:	d101      	bne.n	8006d44 <sbrk_aligned+0x38>
 8006d40:	f04f 34ff 	mov.w	r4, #4294967295
 8006d44:	4620      	mov	r0, r4
 8006d46:	bd70      	pop	{r4, r5, r6, pc}
 8006d48:	200002b8 	.word	0x200002b8

08006d4c <_malloc_r>:
 8006d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d50:	1ccd      	adds	r5, r1, #3
 8006d52:	f025 0503 	bic.w	r5, r5, #3
 8006d56:	3508      	adds	r5, #8
 8006d58:	2d0c      	cmp	r5, #12
 8006d5a:	bf38      	it	cc
 8006d5c:	250c      	movcc	r5, #12
 8006d5e:	2d00      	cmp	r5, #0
 8006d60:	4607      	mov	r7, r0
 8006d62:	db01      	blt.n	8006d68 <_malloc_r+0x1c>
 8006d64:	42a9      	cmp	r1, r5
 8006d66:	d905      	bls.n	8006d74 <_malloc_r+0x28>
 8006d68:	230c      	movs	r3, #12
 8006d6a:	603b      	str	r3, [r7, #0]
 8006d6c:	2600      	movs	r6, #0
 8006d6e:	4630      	mov	r0, r6
 8006d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d74:	4e2e      	ldr	r6, [pc, #184]	; (8006e30 <_malloc_r+0xe4>)
 8006d76:	f000 fa25 	bl	80071c4 <__malloc_lock>
 8006d7a:	6833      	ldr	r3, [r6, #0]
 8006d7c:	461c      	mov	r4, r3
 8006d7e:	bb34      	cbnz	r4, 8006dce <_malloc_r+0x82>
 8006d80:	4629      	mov	r1, r5
 8006d82:	4638      	mov	r0, r7
 8006d84:	f7ff ffc2 	bl	8006d0c <sbrk_aligned>
 8006d88:	1c43      	adds	r3, r0, #1
 8006d8a:	4604      	mov	r4, r0
 8006d8c:	d14d      	bne.n	8006e2a <_malloc_r+0xde>
 8006d8e:	6834      	ldr	r4, [r6, #0]
 8006d90:	4626      	mov	r6, r4
 8006d92:	2e00      	cmp	r6, #0
 8006d94:	d140      	bne.n	8006e18 <_malloc_r+0xcc>
 8006d96:	6823      	ldr	r3, [r4, #0]
 8006d98:	4631      	mov	r1, r6
 8006d9a:	4638      	mov	r0, r7
 8006d9c:	eb04 0803 	add.w	r8, r4, r3
 8006da0:	f000 f9a4 	bl	80070ec <_sbrk_r>
 8006da4:	4580      	cmp	r8, r0
 8006da6:	d13a      	bne.n	8006e1e <_malloc_r+0xd2>
 8006da8:	6821      	ldr	r1, [r4, #0]
 8006daa:	3503      	adds	r5, #3
 8006dac:	1a6d      	subs	r5, r5, r1
 8006dae:	f025 0503 	bic.w	r5, r5, #3
 8006db2:	3508      	adds	r5, #8
 8006db4:	2d0c      	cmp	r5, #12
 8006db6:	bf38      	it	cc
 8006db8:	250c      	movcc	r5, #12
 8006dba:	4629      	mov	r1, r5
 8006dbc:	4638      	mov	r0, r7
 8006dbe:	f7ff ffa5 	bl	8006d0c <sbrk_aligned>
 8006dc2:	3001      	adds	r0, #1
 8006dc4:	d02b      	beq.n	8006e1e <_malloc_r+0xd2>
 8006dc6:	6823      	ldr	r3, [r4, #0]
 8006dc8:	442b      	add	r3, r5
 8006dca:	6023      	str	r3, [r4, #0]
 8006dcc:	e00e      	b.n	8006dec <_malloc_r+0xa0>
 8006dce:	6822      	ldr	r2, [r4, #0]
 8006dd0:	1b52      	subs	r2, r2, r5
 8006dd2:	d41e      	bmi.n	8006e12 <_malloc_r+0xc6>
 8006dd4:	2a0b      	cmp	r2, #11
 8006dd6:	d916      	bls.n	8006e06 <_malloc_r+0xba>
 8006dd8:	1961      	adds	r1, r4, r5
 8006dda:	42a3      	cmp	r3, r4
 8006ddc:	6025      	str	r5, [r4, #0]
 8006dde:	bf18      	it	ne
 8006de0:	6059      	strne	r1, [r3, #4]
 8006de2:	6863      	ldr	r3, [r4, #4]
 8006de4:	bf08      	it	eq
 8006de6:	6031      	streq	r1, [r6, #0]
 8006de8:	5162      	str	r2, [r4, r5]
 8006dea:	604b      	str	r3, [r1, #4]
 8006dec:	4638      	mov	r0, r7
 8006dee:	f104 060b 	add.w	r6, r4, #11
 8006df2:	f000 f9ed 	bl	80071d0 <__malloc_unlock>
 8006df6:	f026 0607 	bic.w	r6, r6, #7
 8006dfa:	1d23      	adds	r3, r4, #4
 8006dfc:	1af2      	subs	r2, r6, r3
 8006dfe:	d0b6      	beq.n	8006d6e <_malloc_r+0x22>
 8006e00:	1b9b      	subs	r3, r3, r6
 8006e02:	50a3      	str	r3, [r4, r2]
 8006e04:	e7b3      	b.n	8006d6e <_malloc_r+0x22>
 8006e06:	6862      	ldr	r2, [r4, #4]
 8006e08:	42a3      	cmp	r3, r4
 8006e0a:	bf0c      	ite	eq
 8006e0c:	6032      	streq	r2, [r6, #0]
 8006e0e:	605a      	strne	r2, [r3, #4]
 8006e10:	e7ec      	b.n	8006dec <_malloc_r+0xa0>
 8006e12:	4623      	mov	r3, r4
 8006e14:	6864      	ldr	r4, [r4, #4]
 8006e16:	e7b2      	b.n	8006d7e <_malloc_r+0x32>
 8006e18:	4634      	mov	r4, r6
 8006e1a:	6876      	ldr	r6, [r6, #4]
 8006e1c:	e7b9      	b.n	8006d92 <_malloc_r+0x46>
 8006e1e:	230c      	movs	r3, #12
 8006e20:	603b      	str	r3, [r7, #0]
 8006e22:	4638      	mov	r0, r7
 8006e24:	f000 f9d4 	bl	80071d0 <__malloc_unlock>
 8006e28:	e7a1      	b.n	8006d6e <_malloc_r+0x22>
 8006e2a:	6025      	str	r5, [r4, #0]
 8006e2c:	e7de      	b.n	8006dec <_malloc_r+0xa0>
 8006e2e:	bf00      	nop
 8006e30:	200002b4 	.word	0x200002b4

08006e34 <__ssputs_r>:
 8006e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e38:	688e      	ldr	r6, [r1, #8]
 8006e3a:	429e      	cmp	r6, r3
 8006e3c:	4682      	mov	sl, r0
 8006e3e:	460c      	mov	r4, r1
 8006e40:	4690      	mov	r8, r2
 8006e42:	461f      	mov	r7, r3
 8006e44:	d838      	bhi.n	8006eb8 <__ssputs_r+0x84>
 8006e46:	898a      	ldrh	r2, [r1, #12]
 8006e48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006e4c:	d032      	beq.n	8006eb4 <__ssputs_r+0x80>
 8006e4e:	6825      	ldr	r5, [r4, #0]
 8006e50:	6909      	ldr	r1, [r1, #16]
 8006e52:	eba5 0901 	sub.w	r9, r5, r1
 8006e56:	6965      	ldr	r5, [r4, #20]
 8006e58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e60:	3301      	adds	r3, #1
 8006e62:	444b      	add	r3, r9
 8006e64:	106d      	asrs	r5, r5, #1
 8006e66:	429d      	cmp	r5, r3
 8006e68:	bf38      	it	cc
 8006e6a:	461d      	movcc	r5, r3
 8006e6c:	0553      	lsls	r3, r2, #21
 8006e6e:	d531      	bpl.n	8006ed4 <__ssputs_r+0xa0>
 8006e70:	4629      	mov	r1, r5
 8006e72:	f7ff ff6b 	bl	8006d4c <_malloc_r>
 8006e76:	4606      	mov	r6, r0
 8006e78:	b950      	cbnz	r0, 8006e90 <__ssputs_r+0x5c>
 8006e7a:	230c      	movs	r3, #12
 8006e7c:	f8ca 3000 	str.w	r3, [sl]
 8006e80:	89a3      	ldrh	r3, [r4, #12]
 8006e82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e86:	81a3      	strh	r3, [r4, #12]
 8006e88:	f04f 30ff 	mov.w	r0, #4294967295
 8006e8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e90:	6921      	ldr	r1, [r4, #16]
 8006e92:	464a      	mov	r2, r9
 8006e94:	f7ff fb46 	bl	8006524 <memcpy>
 8006e98:	89a3      	ldrh	r3, [r4, #12]
 8006e9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006e9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ea2:	81a3      	strh	r3, [r4, #12]
 8006ea4:	6126      	str	r6, [r4, #16]
 8006ea6:	6165      	str	r5, [r4, #20]
 8006ea8:	444e      	add	r6, r9
 8006eaa:	eba5 0509 	sub.w	r5, r5, r9
 8006eae:	6026      	str	r6, [r4, #0]
 8006eb0:	60a5      	str	r5, [r4, #8]
 8006eb2:	463e      	mov	r6, r7
 8006eb4:	42be      	cmp	r6, r7
 8006eb6:	d900      	bls.n	8006eba <__ssputs_r+0x86>
 8006eb8:	463e      	mov	r6, r7
 8006eba:	6820      	ldr	r0, [r4, #0]
 8006ebc:	4632      	mov	r2, r6
 8006ebe:	4641      	mov	r1, r8
 8006ec0:	f000 f966 	bl	8007190 <memmove>
 8006ec4:	68a3      	ldr	r3, [r4, #8]
 8006ec6:	1b9b      	subs	r3, r3, r6
 8006ec8:	60a3      	str	r3, [r4, #8]
 8006eca:	6823      	ldr	r3, [r4, #0]
 8006ecc:	4433      	add	r3, r6
 8006ece:	6023      	str	r3, [r4, #0]
 8006ed0:	2000      	movs	r0, #0
 8006ed2:	e7db      	b.n	8006e8c <__ssputs_r+0x58>
 8006ed4:	462a      	mov	r2, r5
 8006ed6:	f000 f981 	bl	80071dc <_realloc_r>
 8006eda:	4606      	mov	r6, r0
 8006edc:	2800      	cmp	r0, #0
 8006ede:	d1e1      	bne.n	8006ea4 <__ssputs_r+0x70>
 8006ee0:	6921      	ldr	r1, [r4, #16]
 8006ee2:	4650      	mov	r0, sl
 8006ee4:	f7ff fec6 	bl	8006c74 <_free_r>
 8006ee8:	e7c7      	b.n	8006e7a <__ssputs_r+0x46>
	...

08006eec <_svfiprintf_r>:
 8006eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef0:	4698      	mov	r8, r3
 8006ef2:	898b      	ldrh	r3, [r1, #12]
 8006ef4:	061b      	lsls	r3, r3, #24
 8006ef6:	b09d      	sub	sp, #116	; 0x74
 8006ef8:	4607      	mov	r7, r0
 8006efa:	460d      	mov	r5, r1
 8006efc:	4614      	mov	r4, r2
 8006efe:	d50e      	bpl.n	8006f1e <_svfiprintf_r+0x32>
 8006f00:	690b      	ldr	r3, [r1, #16]
 8006f02:	b963      	cbnz	r3, 8006f1e <_svfiprintf_r+0x32>
 8006f04:	2140      	movs	r1, #64	; 0x40
 8006f06:	f7ff ff21 	bl	8006d4c <_malloc_r>
 8006f0a:	6028      	str	r0, [r5, #0]
 8006f0c:	6128      	str	r0, [r5, #16]
 8006f0e:	b920      	cbnz	r0, 8006f1a <_svfiprintf_r+0x2e>
 8006f10:	230c      	movs	r3, #12
 8006f12:	603b      	str	r3, [r7, #0]
 8006f14:	f04f 30ff 	mov.w	r0, #4294967295
 8006f18:	e0d1      	b.n	80070be <_svfiprintf_r+0x1d2>
 8006f1a:	2340      	movs	r3, #64	; 0x40
 8006f1c:	616b      	str	r3, [r5, #20]
 8006f1e:	2300      	movs	r3, #0
 8006f20:	9309      	str	r3, [sp, #36]	; 0x24
 8006f22:	2320      	movs	r3, #32
 8006f24:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f28:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f2c:	2330      	movs	r3, #48	; 0x30
 8006f2e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80070d8 <_svfiprintf_r+0x1ec>
 8006f32:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006f36:	f04f 0901 	mov.w	r9, #1
 8006f3a:	4623      	mov	r3, r4
 8006f3c:	469a      	mov	sl, r3
 8006f3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f42:	b10a      	cbz	r2, 8006f48 <_svfiprintf_r+0x5c>
 8006f44:	2a25      	cmp	r2, #37	; 0x25
 8006f46:	d1f9      	bne.n	8006f3c <_svfiprintf_r+0x50>
 8006f48:	ebba 0b04 	subs.w	fp, sl, r4
 8006f4c:	d00b      	beq.n	8006f66 <_svfiprintf_r+0x7a>
 8006f4e:	465b      	mov	r3, fp
 8006f50:	4622      	mov	r2, r4
 8006f52:	4629      	mov	r1, r5
 8006f54:	4638      	mov	r0, r7
 8006f56:	f7ff ff6d 	bl	8006e34 <__ssputs_r>
 8006f5a:	3001      	adds	r0, #1
 8006f5c:	f000 80aa 	beq.w	80070b4 <_svfiprintf_r+0x1c8>
 8006f60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f62:	445a      	add	r2, fp
 8006f64:	9209      	str	r2, [sp, #36]	; 0x24
 8006f66:	f89a 3000 	ldrb.w	r3, [sl]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f000 80a2 	beq.w	80070b4 <_svfiprintf_r+0x1c8>
 8006f70:	2300      	movs	r3, #0
 8006f72:	f04f 32ff 	mov.w	r2, #4294967295
 8006f76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f7a:	f10a 0a01 	add.w	sl, sl, #1
 8006f7e:	9304      	str	r3, [sp, #16]
 8006f80:	9307      	str	r3, [sp, #28]
 8006f82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006f86:	931a      	str	r3, [sp, #104]	; 0x68
 8006f88:	4654      	mov	r4, sl
 8006f8a:	2205      	movs	r2, #5
 8006f8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f90:	4851      	ldr	r0, [pc, #324]	; (80070d8 <_svfiprintf_r+0x1ec>)
 8006f92:	f7f9 f92d 	bl	80001f0 <memchr>
 8006f96:	9a04      	ldr	r2, [sp, #16]
 8006f98:	b9d8      	cbnz	r0, 8006fd2 <_svfiprintf_r+0xe6>
 8006f9a:	06d0      	lsls	r0, r2, #27
 8006f9c:	bf44      	itt	mi
 8006f9e:	2320      	movmi	r3, #32
 8006fa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006fa4:	0711      	lsls	r1, r2, #28
 8006fa6:	bf44      	itt	mi
 8006fa8:	232b      	movmi	r3, #43	; 0x2b
 8006faa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006fae:	f89a 3000 	ldrb.w	r3, [sl]
 8006fb2:	2b2a      	cmp	r3, #42	; 0x2a
 8006fb4:	d015      	beq.n	8006fe2 <_svfiprintf_r+0xf6>
 8006fb6:	9a07      	ldr	r2, [sp, #28]
 8006fb8:	4654      	mov	r4, sl
 8006fba:	2000      	movs	r0, #0
 8006fbc:	f04f 0c0a 	mov.w	ip, #10
 8006fc0:	4621      	mov	r1, r4
 8006fc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006fc6:	3b30      	subs	r3, #48	; 0x30
 8006fc8:	2b09      	cmp	r3, #9
 8006fca:	d94e      	bls.n	800706a <_svfiprintf_r+0x17e>
 8006fcc:	b1b0      	cbz	r0, 8006ffc <_svfiprintf_r+0x110>
 8006fce:	9207      	str	r2, [sp, #28]
 8006fd0:	e014      	b.n	8006ffc <_svfiprintf_r+0x110>
 8006fd2:	eba0 0308 	sub.w	r3, r0, r8
 8006fd6:	fa09 f303 	lsl.w	r3, r9, r3
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	9304      	str	r3, [sp, #16]
 8006fde:	46a2      	mov	sl, r4
 8006fe0:	e7d2      	b.n	8006f88 <_svfiprintf_r+0x9c>
 8006fe2:	9b03      	ldr	r3, [sp, #12]
 8006fe4:	1d19      	adds	r1, r3, #4
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	9103      	str	r1, [sp, #12]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	bfbb      	ittet	lt
 8006fee:	425b      	neglt	r3, r3
 8006ff0:	f042 0202 	orrlt.w	r2, r2, #2
 8006ff4:	9307      	strge	r3, [sp, #28]
 8006ff6:	9307      	strlt	r3, [sp, #28]
 8006ff8:	bfb8      	it	lt
 8006ffa:	9204      	strlt	r2, [sp, #16]
 8006ffc:	7823      	ldrb	r3, [r4, #0]
 8006ffe:	2b2e      	cmp	r3, #46	; 0x2e
 8007000:	d10c      	bne.n	800701c <_svfiprintf_r+0x130>
 8007002:	7863      	ldrb	r3, [r4, #1]
 8007004:	2b2a      	cmp	r3, #42	; 0x2a
 8007006:	d135      	bne.n	8007074 <_svfiprintf_r+0x188>
 8007008:	9b03      	ldr	r3, [sp, #12]
 800700a:	1d1a      	adds	r2, r3, #4
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	9203      	str	r2, [sp, #12]
 8007010:	2b00      	cmp	r3, #0
 8007012:	bfb8      	it	lt
 8007014:	f04f 33ff 	movlt.w	r3, #4294967295
 8007018:	3402      	adds	r4, #2
 800701a:	9305      	str	r3, [sp, #20]
 800701c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80070e8 <_svfiprintf_r+0x1fc>
 8007020:	7821      	ldrb	r1, [r4, #0]
 8007022:	2203      	movs	r2, #3
 8007024:	4650      	mov	r0, sl
 8007026:	f7f9 f8e3 	bl	80001f0 <memchr>
 800702a:	b140      	cbz	r0, 800703e <_svfiprintf_r+0x152>
 800702c:	2340      	movs	r3, #64	; 0x40
 800702e:	eba0 000a 	sub.w	r0, r0, sl
 8007032:	fa03 f000 	lsl.w	r0, r3, r0
 8007036:	9b04      	ldr	r3, [sp, #16]
 8007038:	4303      	orrs	r3, r0
 800703a:	3401      	adds	r4, #1
 800703c:	9304      	str	r3, [sp, #16]
 800703e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007042:	4826      	ldr	r0, [pc, #152]	; (80070dc <_svfiprintf_r+0x1f0>)
 8007044:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007048:	2206      	movs	r2, #6
 800704a:	f7f9 f8d1 	bl	80001f0 <memchr>
 800704e:	2800      	cmp	r0, #0
 8007050:	d038      	beq.n	80070c4 <_svfiprintf_r+0x1d8>
 8007052:	4b23      	ldr	r3, [pc, #140]	; (80070e0 <_svfiprintf_r+0x1f4>)
 8007054:	bb1b      	cbnz	r3, 800709e <_svfiprintf_r+0x1b2>
 8007056:	9b03      	ldr	r3, [sp, #12]
 8007058:	3307      	adds	r3, #7
 800705a:	f023 0307 	bic.w	r3, r3, #7
 800705e:	3308      	adds	r3, #8
 8007060:	9303      	str	r3, [sp, #12]
 8007062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007064:	4433      	add	r3, r6
 8007066:	9309      	str	r3, [sp, #36]	; 0x24
 8007068:	e767      	b.n	8006f3a <_svfiprintf_r+0x4e>
 800706a:	fb0c 3202 	mla	r2, ip, r2, r3
 800706e:	460c      	mov	r4, r1
 8007070:	2001      	movs	r0, #1
 8007072:	e7a5      	b.n	8006fc0 <_svfiprintf_r+0xd4>
 8007074:	2300      	movs	r3, #0
 8007076:	3401      	adds	r4, #1
 8007078:	9305      	str	r3, [sp, #20]
 800707a:	4619      	mov	r1, r3
 800707c:	f04f 0c0a 	mov.w	ip, #10
 8007080:	4620      	mov	r0, r4
 8007082:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007086:	3a30      	subs	r2, #48	; 0x30
 8007088:	2a09      	cmp	r2, #9
 800708a:	d903      	bls.n	8007094 <_svfiprintf_r+0x1a8>
 800708c:	2b00      	cmp	r3, #0
 800708e:	d0c5      	beq.n	800701c <_svfiprintf_r+0x130>
 8007090:	9105      	str	r1, [sp, #20]
 8007092:	e7c3      	b.n	800701c <_svfiprintf_r+0x130>
 8007094:	fb0c 2101 	mla	r1, ip, r1, r2
 8007098:	4604      	mov	r4, r0
 800709a:	2301      	movs	r3, #1
 800709c:	e7f0      	b.n	8007080 <_svfiprintf_r+0x194>
 800709e:	ab03      	add	r3, sp, #12
 80070a0:	9300      	str	r3, [sp, #0]
 80070a2:	462a      	mov	r2, r5
 80070a4:	4b0f      	ldr	r3, [pc, #60]	; (80070e4 <_svfiprintf_r+0x1f8>)
 80070a6:	a904      	add	r1, sp, #16
 80070a8:	4638      	mov	r0, r7
 80070aa:	f7fd ffc9 	bl	8005040 <_printf_float>
 80070ae:	1c42      	adds	r2, r0, #1
 80070b0:	4606      	mov	r6, r0
 80070b2:	d1d6      	bne.n	8007062 <_svfiprintf_r+0x176>
 80070b4:	89ab      	ldrh	r3, [r5, #12]
 80070b6:	065b      	lsls	r3, r3, #25
 80070b8:	f53f af2c 	bmi.w	8006f14 <_svfiprintf_r+0x28>
 80070bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80070be:	b01d      	add	sp, #116	; 0x74
 80070c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070c4:	ab03      	add	r3, sp, #12
 80070c6:	9300      	str	r3, [sp, #0]
 80070c8:	462a      	mov	r2, r5
 80070ca:	4b06      	ldr	r3, [pc, #24]	; (80070e4 <_svfiprintf_r+0x1f8>)
 80070cc:	a904      	add	r1, sp, #16
 80070ce:	4638      	mov	r0, r7
 80070d0:	f7fe fa5a 	bl	8005588 <_printf_i>
 80070d4:	e7eb      	b.n	80070ae <_svfiprintf_r+0x1c2>
 80070d6:	bf00      	nop
 80070d8:	08007fc4 	.word	0x08007fc4
 80070dc:	08007fce 	.word	0x08007fce
 80070e0:	08005041 	.word	0x08005041
 80070e4:	08006e35 	.word	0x08006e35
 80070e8:	08007fca 	.word	0x08007fca

080070ec <_sbrk_r>:
 80070ec:	b538      	push	{r3, r4, r5, lr}
 80070ee:	4d06      	ldr	r5, [pc, #24]	; (8007108 <_sbrk_r+0x1c>)
 80070f0:	2300      	movs	r3, #0
 80070f2:	4604      	mov	r4, r0
 80070f4:	4608      	mov	r0, r1
 80070f6:	602b      	str	r3, [r5, #0]
 80070f8:	f7fa fb0c 	bl	8001714 <_sbrk>
 80070fc:	1c43      	adds	r3, r0, #1
 80070fe:	d102      	bne.n	8007106 <_sbrk_r+0x1a>
 8007100:	682b      	ldr	r3, [r5, #0]
 8007102:	b103      	cbz	r3, 8007106 <_sbrk_r+0x1a>
 8007104:	6023      	str	r3, [r4, #0]
 8007106:	bd38      	pop	{r3, r4, r5, pc}
 8007108:	200002bc 	.word	0x200002bc

0800710c <__assert_func>:
 800710c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800710e:	4614      	mov	r4, r2
 8007110:	461a      	mov	r2, r3
 8007112:	4b09      	ldr	r3, [pc, #36]	; (8007138 <__assert_func+0x2c>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4605      	mov	r5, r0
 8007118:	68d8      	ldr	r0, [r3, #12]
 800711a:	b14c      	cbz	r4, 8007130 <__assert_func+0x24>
 800711c:	4b07      	ldr	r3, [pc, #28]	; (800713c <__assert_func+0x30>)
 800711e:	9100      	str	r1, [sp, #0]
 8007120:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007124:	4906      	ldr	r1, [pc, #24]	; (8007140 <__assert_func+0x34>)
 8007126:	462b      	mov	r3, r5
 8007128:	f000 f80e 	bl	8007148 <fiprintf>
 800712c:	f000 faac 	bl	8007688 <abort>
 8007130:	4b04      	ldr	r3, [pc, #16]	; (8007144 <__assert_func+0x38>)
 8007132:	461c      	mov	r4, r3
 8007134:	e7f3      	b.n	800711e <__assert_func+0x12>
 8007136:	bf00      	nop
 8007138:	2000000c 	.word	0x2000000c
 800713c:	08007fd5 	.word	0x08007fd5
 8007140:	08007fe2 	.word	0x08007fe2
 8007144:	08008010 	.word	0x08008010

08007148 <fiprintf>:
 8007148:	b40e      	push	{r1, r2, r3}
 800714a:	b503      	push	{r0, r1, lr}
 800714c:	4601      	mov	r1, r0
 800714e:	ab03      	add	r3, sp, #12
 8007150:	4805      	ldr	r0, [pc, #20]	; (8007168 <fiprintf+0x20>)
 8007152:	f853 2b04 	ldr.w	r2, [r3], #4
 8007156:	6800      	ldr	r0, [r0, #0]
 8007158:	9301      	str	r3, [sp, #4]
 800715a:	f000 f897 	bl	800728c <_vfiprintf_r>
 800715e:	b002      	add	sp, #8
 8007160:	f85d eb04 	ldr.w	lr, [sp], #4
 8007164:	b003      	add	sp, #12
 8007166:	4770      	bx	lr
 8007168:	2000000c 	.word	0x2000000c

0800716c <__ascii_mbtowc>:
 800716c:	b082      	sub	sp, #8
 800716e:	b901      	cbnz	r1, 8007172 <__ascii_mbtowc+0x6>
 8007170:	a901      	add	r1, sp, #4
 8007172:	b142      	cbz	r2, 8007186 <__ascii_mbtowc+0x1a>
 8007174:	b14b      	cbz	r3, 800718a <__ascii_mbtowc+0x1e>
 8007176:	7813      	ldrb	r3, [r2, #0]
 8007178:	600b      	str	r3, [r1, #0]
 800717a:	7812      	ldrb	r2, [r2, #0]
 800717c:	1e10      	subs	r0, r2, #0
 800717e:	bf18      	it	ne
 8007180:	2001      	movne	r0, #1
 8007182:	b002      	add	sp, #8
 8007184:	4770      	bx	lr
 8007186:	4610      	mov	r0, r2
 8007188:	e7fb      	b.n	8007182 <__ascii_mbtowc+0x16>
 800718a:	f06f 0001 	mvn.w	r0, #1
 800718e:	e7f8      	b.n	8007182 <__ascii_mbtowc+0x16>

08007190 <memmove>:
 8007190:	4288      	cmp	r0, r1
 8007192:	b510      	push	{r4, lr}
 8007194:	eb01 0402 	add.w	r4, r1, r2
 8007198:	d902      	bls.n	80071a0 <memmove+0x10>
 800719a:	4284      	cmp	r4, r0
 800719c:	4623      	mov	r3, r4
 800719e:	d807      	bhi.n	80071b0 <memmove+0x20>
 80071a0:	1e43      	subs	r3, r0, #1
 80071a2:	42a1      	cmp	r1, r4
 80071a4:	d008      	beq.n	80071b8 <memmove+0x28>
 80071a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80071ae:	e7f8      	b.n	80071a2 <memmove+0x12>
 80071b0:	4402      	add	r2, r0
 80071b2:	4601      	mov	r1, r0
 80071b4:	428a      	cmp	r2, r1
 80071b6:	d100      	bne.n	80071ba <memmove+0x2a>
 80071b8:	bd10      	pop	{r4, pc}
 80071ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80071c2:	e7f7      	b.n	80071b4 <memmove+0x24>

080071c4 <__malloc_lock>:
 80071c4:	4801      	ldr	r0, [pc, #4]	; (80071cc <__malloc_lock+0x8>)
 80071c6:	f000 bc1f 	b.w	8007a08 <__retarget_lock_acquire_recursive>
 80071ca:	bf00      	nop
 80071cc:	200002c0 	.word	0x200002c0

080071d0 <__malloc_unlock>:
 80071d0:	4801      	ldr	r0, [pc, #4]	; (80071d8 <__malloc_unlock+0x8>)
 80071d2:	f000 bc1a 	b.w	8007a0a <__retarget_lock_release_recursive>
 80071d6:	bf00      	nop
 80071d8:	200002c0 	.word	0x200002c0

080071dc <_realloc_r>:
 80071dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071e0:	4680      	mov	r8, r0
 80071e2:	4614      	mov	r4, r2
 80071e4:	460e      	mov	r6, r1
 80071e6:	b921      	cbnz	r1, 80071f2 <_realloc_r+0x16>
 80071e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071ec:	4611      	mov	r1, r2
 80071ee:	f7ff bdad 	b.w	8006d4c <_malloc_r>
 80071f2:	b92a      	cbnz	r2, 8007200 <_realloc_r+0x24>
 80071f4:	f7ff fd3e 	bl	8006c74 <_free_r>
 80071f8:	4625      	mov	r5, r4
 80071fa:	4628      	mov	r0, r5
 80071fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007200:	f000 fc6a 	bl	8007ad8 <_malloc_usable_size_r>
 8007204:	4284      	cmp	r4, r0
 8007206:	4607      	mov	r7, r0
 8007208:	d802      	bhi.n	8007210 <_realloc_r+0x34>
 800720a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800720e:	d812      	bhi.n	8007236 <_realloc_r+0x5a>
 8007210:	4621      	mov	r1, r4
 8007212:	4640      	mov	r0, r8
 8007214:	f7ff fd9a 	bl	8006d4c <_malloc_r>
 8007218:	4605      	mov	r5, r0
 800721a:	2800      	cmp	r0, #0
 800721c:	d0ed      	beq.n	80071fa <_realloc_r+0x1e>
 800721e:	42bc      	cmp	r4, r7
 8007220:	4622      	mov	r2, r4
 8007222:	4631      	mov	r1, r6
 8007224:	bf28      	it	cs
 8007226:	463a      	movcs	r2, r7
 8007228:	f7ff f97c 	bl	8006524 <memcpy>
 800722c:	4631      	mov	r1, r6
 800722e:	4640      	mov	r0, r8
 8007230:	f7ff fd20 	bl	8006c74 <_free_r>
 8007234:	e7e1      	b.n	80071fa <_realloc_r+0x1e>
 8007236:	4635      	mov	r5, r6
 8007238:	e7df      	b.n	80071fa <_realloc_r+0x1e>

0800723a <__sfputc_r>:
 800723a:	6893      	ldr	r3, [r2, #8]
 800723c:	3b01      	subs	r3, #1
 800723e:	2b00      	cmp	r3, #0
 8007240:	b410      	push	{r4}
 8007242:	6093      	str	r3, [r2, #8]
 8007244:	da08      	bge.n	8007258 <__sfputc_r+0x1e>
 8007246:	6994      	ldr	r4, [r2, #24]
 8007248:	42a3      	cmp	r3, r4
 800724a:	db01      	blt.n	8007250 <__sfputc_r+0x16>
 800724c:	290a      	cmp	r1, #10
 800724e:	d103      	bne.n	8007258 <__sfputc_r+0x1e>
 8007250:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007254:	f000 b94a 	b.w	80074ec <__swbuf_r>
 8007258:	6813      	ldr	r3, [r2, #0]
 800725a:	1c58      	adds	r0, r3, #1
 800725c:	6010      	str	r0, [r2, #0]
 800725e:	7019      	strb	r1, [r3, #0]
 8007260:	4608      	mov	r0, r1
 8007262:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007266:	4770      	bx	lr

08007268 <__sfputs_r>:
 8007268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800726a:	4606      	mov	r6, r0
 800726c:	460f      	mov	r7, r1
 800726e:	4614      	mov	r4, r2
 8007270:	18d5      	adds	r5, r2, r3
 8007272:	42ac      	cmp	r4, r5
 8007274:	d101      	bne.n	800727a <__sfputs_r+0x12>
 8007276:	2000      	movs	r0, #0
 8007278:	e007      	b.n	800728a <__sfputs_r+0x22>
 800727a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800727e:	463a      	mov	r2, r7
 8007280:	4630      	mov	r0, r6
 8007282:	f7ff ffda 	bl	800723a <__sfputc_r>
 8007286:	1c43      	adds	r3, r0, #1
 8007288:	d1f3      	bne.n	8007272 <__sfputs_r+0xa>
 800728a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800728c <_vfiprintf_r>:
 800728c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007290:	460d      	mov	r5, r1
 8007292:	b09d      	sub	sp, #116	; 0x74
 8007294:	4614      	mov	r4, r2
 8007296:	4698      	mov	r8, r3
 8007298:	4606      	mov	r6, r0
 800729a:	b118      	cbz	r0, 80072a4 <_vfiprintf_r+0x18>
 800729c:	6983      	ldr	r3, [r0, #24]
 800729e:	b90b      	cbnz	r3, 80072a4 <_vfiprintf_r+0x18>
 80072a0:	f000 fb14 	bl	80078cc <__sinit>
 80072a4:	4b89      	ldr	r3, [pc, #548]	; (80074cc <_vfiprintf_r+0x240>)
 80072a6:	429d      	cmp	r5, r3
 80072a8:	d11b      	bne.n	80072e2 <_vfiprintf_r+0x56>
 80072aa:	6875      	ldr	r5, [r6, #4]
 80072ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072ae:	07d9      	lsls	r1, r3, #31
 80072b0:	d405      	bmi.n	80072be <_vfiprintf_r+0x32>
 80072b2:	89ab      	ldrh	r3, [r5, #12]
 80072b4:	059a      	lsls	r2, r3, #22
 80072b6:	d402      	bmi.n	80072be <_vfiprintf_r+0x32>
 80072b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072ba:	f000 fba5 	bl	8007a08 <__retarget_lock_acquire_recursive>
 80072be:	89ab      	ldrh	r3, [r5, #12]
 80072c0:	071b      	lsls	r3, r3, #28
 80072c2:	d501      	bpl.n	80072c8 <_vfiprintf_r+0x3c>
 80072c4:	692b      	ldr	r3, [r5, #16]
 80072c6:	b9eb      	cbnz	r3, 8007304 <_vfiprintf_r+0x78>
 80072c8:	4629      	mov	r1, r5
 80072ca:	4630      	mov	r0, r6
 80072cc:	f000 f96e 	bl	80075ac <__swsetup_r>
 80072d0:	b1c0      	cbz	r0, 8007304 <_vfiprintf_r+0x78>
 80072d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072d4:	07dc      	lsls	r4, r3, #31
 80072d6:	d50e      	bpl.n	80072f6 <_vfiprintf_r+0x6a>
 80072d8:	f04f 30ff 	mov.w	r0, #4294967295
 80072dc:	b01d      	add	sp, #116	; 0x74
 80072de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072e2:	4b7b      	ldr	r3, [pc, #492]	; (80074d0 <_vfiprintf_r+0x244>)
 80072e4:	429d      	cmp	r5, r3
 80072e6:	d101      	bne.n	80072ec <_vfiprintf_r+0x60>
 80072e8:	68b5      	ldr	r5, [r6, #8]
 80072ea:	e7df      	b.n	80072ac <_vfiprintf_r+0x20>
 80072ec:	4b79      	ldr	r3, [pc, #484]	; (80074d4 <_vfiprintf_r+0x248>)
 80072ee:	429d      	cmp	r5, r3
 80072f0:	bf08      	it	eq
 80072f2:	68f5      	ldreq	r5, [r6, #12]
 80072f4:	e7da      	b.n	80072ac <_vfiprintf_r+0x20>
 80072f6:	89ab      	ldrh	r3, [r5, #12]
 80072f8:	0598      	lsls	r0, r3, #22
 80072fa:	d4ed      	bmi.n	80072d8 <_vfiprintf_r+0x4c>
 80072fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072fe:	f000 fb84 	bl	8007a0a <__retarget_lock_release_recursive>
 8007302:	e7e9      	b.n	80072d8 <_vfiprintf_r+0x4c>
 8007304:	2300      	movs	r3, #0
 8007306:	9309      	str	r3, [sp, #36]	; 0x24
 8007308:	2320      	movs	r3, #32
 800730a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800730e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007312:	2330      	movs	r3, #48	; 0x30
 8007314:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80074d8 <_vfiprintf_r+0x24c>
 8007318:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800731c:	f04f 0901 	mov.w	r9, #1
 8007320:	4623      	mov	r3, r4
 8007322:	469a      	mov	sl, r3
 8007324:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007328:	b10a      	cbz	r2, 800732e <_vfiprintf_r+0xa2>
 800732a:	2a25      	cmp	r2, #37	; 0x25
 800732c:	d1f9      	bne.n	8007322 <_vfiprintf_r+0x96>
 800732e:	ebba 0b04 	subs.w	fp, sl, r4
 8007332:	d00b      	beq.n	800734c <_vfiprintf_r+0xc0>
 8007334:	465b      	mov	r3, fp
 8007336:	4622      	mov	r2, r4
 8007338:	4629      	mov	r1, r5
 800733a:	4630      	mov	r0, r6
 800733c:	f7ff ff94 	bl	8007268 <__sfputs_r>
 8007340:	3001      	adds	r0, #1
 8007342:	f000 80aa 	beq.w	800749a <_vfiprintf_r+0x20e>
 8007346:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007348:	445a      	add	r2, fp
 800734a:	9209      	str	r2, [sp, #36]	; 0x24
 800734c:	f89a 3000 	ldrb.w	r3, [sl]
 8007350:	2b00      	cmp	r3, #0
 8007352:	f000 80a2 	beq.w	800749a <_vfiprintf_r+0x20e>
 8007356:	2300      	movs	r3, #0
 8007358:	f04f 32ff 	mov.w	r2, #4294967295
 800735c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007360:	f10a 0a01 	add.w	sl, sl, #1
 8007364:	9304      	str	r3, [sp, #16]
 8007366:	9307      	str	r3, [sp, #28]
 8007368:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800736c:	931a      	str	r3, [sp, #104]	; 0x68
 800736e:	4654      	mov	r4, sl
 8007370:	2205      	movs	r2, #5
 8007372:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007376:	4858      	ldr	r0, [pc, #352]	; (80074d8 <_vfiprintf_r+0x24c>)
 8007378:	f7f8 ff3a 	bl	80001f0 <memchr>
 800737c:	9a04      	ldr	r2, [sp, #16]
 800737e:	b9d8      	cbnz	r0, 80073b8 <_vfiprintf_r+0x12c>
 8007380:	06d1      	lsls	r1, r2, #27
 8007382:	bf44      	itt	mi
 8007384:	2320      	movmi	r3, #32
 8007386:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800738a:	0713      	lsls	r3, r2, #28
 800738c:	bf44      	itt	mi
 800738e:	232b      	movmi	r3, #43	; 0x2b
 8007390:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007394:	f89a 3000 	ldrb.w	r3, [sl]
 8007398:	2b2a      	cmp	r3, #42	; 0x2a
 800739a:	d015      	beq.n	80073c8 <_vfiprintf_r+0x13c>
 800739c:	9a07      	ldr	r2, [sp, #28]
 800739e:	4654      	mov	r4, sl
 80073a0:	2000      	movs	r0, #0
 80073a2:	f04f 0c0a 	mov.w	ip, #10
 80073a6:	4621      	mov	r1, r4
 80073a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073ac:	3b30      	subs	r3, #48	; 0x30
 80073ae:	2b09      	cmp	r3, #9
 80073b0:	d94e      	bls.n	8007450 <_vfiprintf_r+0x1c4>
 80073b2:	b1b0      	cbz	r0, 80073e2 <_vfiprintf_r+0x156>
 80073b4:	9207      	str	r2, [sp, #28]
 80073b6:	e014      	b.n	80073e2 <_vfiprintf_r+0x156>
 80073b8:	eba0 0308 	sub.w	r3, r0, r8
 80073bc:	fa09 f303 	lsl.w	r3, r9, r3
 80073c0:	4313      	orrs	r3, r2
 80073c2:	9304      	str	r3, [sp, #16]
 80073c4:	46a2      	mov	sl, r4
 80073c6:	e7d2      	b.n	800736e <_vfiprintf_r+0xe2>
 80073c8:	9b03      	ldr	r3, [sp, #12]
 80073ca:	1d19      	adds	r1, r3, #4
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	9103      	str	r1, [sp, #12]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	bfbb      	ittet	lt
 80073d4:	425b      	neglt	r3, r3
 80073d6:	f042 0202 	orrlt.w	r2, r2, #2
 80073da:	9307      	strge	r3, [sp, #28]
 80073dc:	9307      	strlt	r3, [sp, #28]
 80073de:	bfb8      	it	lt
 80073e0:	9204      	strlt	r2, [sp, #16]
 80073e2:	7823      	ldrb	r3, [r4, #0]
 80073e4:	2b2e      	cmp	r3, #46	; 0x2e
 80073e6:	d10c      	bne.n	8007402 <_vfiprintf_r+0x176>
 80073e8:	7863      	ldrb	r3, [r4, #1]
 80073ea:	2b2a      	cmp	r3, #42	; 0x2a
 80073ec:	d135      	bne.n	800745a <_vfiprintf_r+0x1ce>
 80073ee:	9b03      	ldr	r3, [sp, #12]
 80073f0:	1d1a      	adds	r2, r3, #4
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	9203      	str	r2, [sp, #12]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	bfb8      	it	lt
 80073fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80073fe:	3402      	adds	r4, #2
 8007400:	9305      	str	r3, [sp, #20]
 8007402:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80074e8 <_vfiprintf_r+0x25c>
 8007406:	7821      	ldrb	r1, [r4, #0]
 8007408:	2203      	movs	r2, #3
 800740a:	4650      	mov	r0, sl
 800740c:	f7f8 fef0 	bl	80001f0 <memchr>
 8007410:	b140      	cbz	r0, 8007424 <_vfiprintf_r+0x198>
 8007412:	2340      	movs	r3, #64	; 0x40
 8007414:	eba0 000a 	sub.w	r0, r0, sl
 8007418:	fa03 f000 	lsl.w	r0, r3, r0
 800741c:	9b04      	ldr	r3, [sp, #16]
 800741e:	4303      	orrs	r3, r0
 8007420:	3401      	adds	r4, #1
 8007422:	9304      	str	r3, [sp, #16]
 8007424:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007428:	482c      	ldr	r0, [pc, #176]	; (80074dc <_vfiprintf_r+0x250>)
 800742a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800742e:	2206      	movs	r2, #6
 8007430:	f7f8 fede 	bl	80001f0 <memchr>
 8007434:	2800      	cmp	r0, #0
 8007436:	d03f      	beq.n	80074b8 <_vfiprintf_r+0x22c>
 8007438:	4b29      	ldr	r3, [pc, #164]	; (80074e0 <_vfiprintf_r+0x254>)
 800743a:	bb1b      	cbnz	r3, 8007484 <_vfiprintf_r+0x1f8>
 800743c:	9b03      	ldr	r3, [sp, #12]
 800743e:	3307      	adds	r3, #7
 8007440:	f023 0307 	bic.w	r3, r3, #7
 8007444:	3308      	adds	r3, #8
 8007446:	9303      	str	r3, [sp, #12]
 8007448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800744a:	443b      	add	r3, r7
 800744c:	9309      	str	r3, [sp, #36]	; 0x24
 800744e:	e767      	b.n	8007320 <_vfiprintf_r+0x94>
 8007450:	fb0c 3202 	mla	r2, ip, r2, r3
 8007454:	460c      	mov	r4, r1
 8007456:	2001      	movs	r0, #1
 8007458:	e7a5      	b.n	80073a6 <_vfiprintf_r+0x11a>
 800745a:	2300      	movs	r3, #0
 800745c:	3401      	adds	r4, #1
 800745e:	9305      	str	r3, [sp, #20]
 8007460:	4619      	mov	r1, r3
 8007462:	f04f 0c0a 	mov.w	ip, #10
 8007466:	4620      	mov	r0, r4
 8007468:	f810 2b01 	ldrb.w	r2, [r0], #1
 800746c:	3a30      	subs	r2, #48	; 0x30
 800746e:	2a09      	cmp	r2, #9
 8007470:	d903      	bls.n	800747a <_vfiprintf_r+0x1ee>
 8007472:	2b00      	cmp	r3, #0
 8007474:	d0c5      	beq.n	8007402 <_vfiprintf_r+0x176>
 8007476:	9105      	str	r1, [sp, #20]
 8007478:	e7c3      	b.n	8007402 <_vfiprintf_r+0x176>
 800747a:	fb0c 2101 	mla	r1, ip, r1, r2
 800747e:	4604      	mov	r4, r0
 8007480:	2301      	movs	r3, #1
 8007482:	e7f0      	b.n	8007466 <_vfiprintf_r+0x1da>
 8007484:	ab03      	add	r3, sp, #12
 8007486:	9300      	str	r3, [sp, #0]
 8007488:	462a      	mov	r2, r5
 800748a:	4b16      	ldr	r3, [pc, #88]	; (80074e4 <_vfiprintf_r+0x258>)
 800748c:	a904      	add	r1, sp, #16
 800748e:	4630      	mov	r0, r6
 8007490:	f7fd fdd6 	bl	8005040 <_printf_float>
 8007494:	4607      	mov	r7, r0
 8007496:	1c78      	adds	r0, r7, #1
 8007498:	d1d6      	bne.n	8007448 <_vfiprintf_r+0x1bc>
 800749a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800749c:	07d9      	lsls	r1, r3, #31
 800749e:	d405      	bmi.n	80074ac <_vfiprintf_r+0x220>
 80074a0:	89ab      	ldrh	r3, [r5, #12]
 80074a2:	059a      	lsls	r2, r3, #22
 80074a4:	d402      	bmi.n	80074ac <_vfiprintf_r+0x220>
 80074a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074a8:	f000 faaf 	bl	8007a0a <__retarget_lock_release_recursive>
 80074ac:	89ab      	ldrh	r3, [r5, #12]
 80074ae:	065b      	lsls	r3, r3, #25
 80074b0:	f53f af12 	bmi.w	80072d8 <_vfiprintf_r+0x4c>
 80074b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074b6:	e711      	b.n	80072dc <_vfiprintf_r+0x50>
 80074b8:	ab03      	add	r3, sp, #12
 80074ba:	9300      	str	r3, [sp, #0]
 80074bc:	462a      	mov	r2, r5
 80074be:	4b09      	ldr	r3, [pc, #36]	; (80074e4 <_vfiprintf_r+0x258>)
 80074c0:	a904      	add	r1, sp, #16
 80074c2:	4630      	mov	r0, r6
 80074c4:	f7fe f860 	bl	8005588 <_printf_i>
 80074c8:	e7e4      	b.n	8007494 <_vfiprintf_r+0x208>
 80074ca:	bf00      	nop
 80074cc:	0800813c 	.word	0x0800813c
 80074d0:	0800815c 	.word	0x0800815c
 80074d4:	0800811c 	.word	0x0800811c
 80074d8:	08007fc4 	.word	0x08007fc4
 80074dc:	08007fce 	.word	0x08007fce
 80074e0:	08005041 	.word	0x08005041
 80074e4:	08007269 	.word	0x08007269
 80074e8:	08007fca 	.word	0x08007fca

080074ec <__swbuf_r>:
 80074ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ee:	460e      	mov	r6, r1
 80074f0:	4614      	mov	r4, r2
 80074f2:	4605      	mov	r5, r0
 80074f4:	b118      	cbz	r0, 80074fe <__swbuf_r+0x12>
 80074f6:	6983      	ldr	r3, [r0, #24]
 80074f8:	b90b      	cbnz	r3, 80074fe <__swbuf_r+0x12>
 80074fa:	f000 f9e7 	bl	80078cc <__sinit>
 80074fe:	4b21      	ldr	r3, [pc, #132]	; (8007584 <__swbuf_r+0x98>)
 8007500:	429c      	cmp	r4, r3
 8007502:	d12b      	bne.n	800755c <__swbuf_r+0x70>
 8007504:	686c      	ldr	r4, [r5, #4]
 8007506:	69a3      	ldr	r3, [r4, #24]
 8007508:	60a3      	str	r3, [r4, #8]
 800750a:	89a3      	ldrh	r3, [r4, #12]
 800750c:	071a      	lsls	r2, r3, #28
 800750e:	d52f      	bpl.n	8007570 <__swbuf_r+0x84>
 8007510:	6923      	ldr	r3, [r4, #16]
 8007512:	b36b      	cbz	r3, 8007570 <__swbuf_r+0x84>
 8007514:	6923      	ldr	r3, [r4, #16]
 8007516:	6820      	ldr	r0, [r4, #0]
 8007518:	1ac0      	subs	r0, r0, r3
 800751a:	6963      	ldr	r3, [r4, #20]
 800751c:	b2f6      	uxtb	r6, r6
 800751e:	4283      	cmp	r3, r0
 8007520:	4637      	mov	r7, r6
 8007522:	dc04      	bgt.n	800752e <__swbuf_r+0x42>
 8007524:	4621      	mov	r1, r4
 8007526:	4628      	mov	r0, r5
 8007528:	f000 f93c 	bl	80077a4 <_fflush_r>
 800752c:	bb30      	cbnz	r0, 800757c <__swbuf_r+0x90>
 800752e:	68a3      	ldr	r3, [r4, #8]
 8007530:	3b01      	subs	r3, #1
 8007532:	60a3      	str	r3, [r4, #8]
 8007534:	6823      	ldr	r3, [r4, #0]
 8007536:	1c5a      	adds	r2, r3, #1
 8007538:	6022      	str	r2, [r4, #0]
 800753a:	701e      	strb	r6, [r3, #0]
 800753c:	6963      	ldr	r3, [r4, #20]
 800753e:	3001      	adds	r0, #1
 8007540:	4283      	cmp	r3, r0
 8007542:	d004      	beq.n	800754e <__swbuf_r+0x62>
 8007544:	89a3      	ldrh	r3, [r4, #12]
 8007546:	07db      	lsls	r3, r3, #31
 8007548:	d506      	bpl.n	8007558 <__swbuf_r+0x6c>
 800754a:	2e0a      	cmp	r6, #10
 800754c:	d104      	bne.n	8007558 <__swbuf_r+0x6c>
 800754e:	4621      	mov	r1, r4
 8007550:	4628      	mov	r0, r5
 8007552:	f000 f927 	bl	80077a4 <_fflush_r>
 8007556:	b988      	cbnz	r0, 800757c <__swbuf_r+0x90>
 8007558:	4638      	mov	r0, r7
 800755a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800755c:	4b0a      	ldr	r3, [pc, #40]	; (8007588 <__swbuf_r+0x9c>)
 800755e:	429c      	cmp	r4, r3
 8007560:	d101      	bne.n	8007566 <__swbuf_r+0x7a>
 8007562:	68ac      	ldr	r4, [r5, #8]
 8007564:	e7cf      	b.n	8007506 <__swbuf_r+0x1a>
 8007566:	4b09      	ldr	r3, [pc, #36]	; (800758c <__swbuf_r+0xa0>)
 8007568:	429c      	cmp	r4, r3
 800756a:	bf08      	it	eq
 800756c:	68ec      	ldreq	r4, [r5, #12]
 800756e:	e7ca      	b.n	8007506 <__swbuf_r+0x1a>
 8007570:	4621      	mov	r1, r4
 8007572:	4628      	mov	r0, r5
 8007574:	f000 f81a 	bl	80075ac <__swsetup_r>
 8007578:	2800      	cmp	r0, #0
 800757a:	d0cb      	beq.n	8007514 <__swbuf_r+0x28>
 800757c:	f04f 37ff 	mov.w	r7, #4294967295
 8007580:	e7ea      	b.n	8007558 <__swbuf_r+0x6c>
 8007582:	bf00      	nop
 8007584:	0800813c 	.word	0x0800813c
 8007588:	0800815c 	.word	0x0800815c
 800758c:	0800811c 	.word	0x0800811c

08007590 <__ascii_wctomb>:
 8007590:	b149      	cbz	r1, 80075a6 <__ascii_wctomb+0x16>
 8007592:	2aff      	cmp	r2, #255	; 0xff
 8007594:	bf85      	ittet	hi
 8007596:	238a      	movhi	r3, #138	; 0x8a
 8007598:	6003      	strhi	r3, [r0, #0]
 800759a:	700a      	strbls	r2, [r1, #0]
 800759c:	f04f 30ff 	movhi.w	r0, #4294967295
 80075a0:	bf98      	it	ls
 80075a2:	2001      	movls	r0, #1
 80075a4:	4770      	bx	lr
 80075a6:	4608      	mov	r0, r1
 80075a8:	4770      	bx	lr
	...

080075ac <__swsetup_r>:
 80075ac:	4b32      	ldr	r3, [pc, #200]	; (8007678 <__swsetup_r+0xcc>)
 80075ae:	b570      	push	{r4, r5, r6, lr}
 80075b0:	681d      	ldr	r5, [r3, #0]
 80075b2:	4606      	mov	r6, r0
 80075b4:	460c      	mov	r4, r1
 80075b6:	b125      	cbz	r5, 80075c2 <__swsetup_r+0x16>
 80075b8:	69ab      	ldr	r3, [r5, #24]
 80075ba:	b913      	cbnz	r3, 80075c2 <__swsetup_r+0x16>
 80075bc:	4628      	mov	r0, r5
 80075be:	f000 f985 	bl	80078cc <__sinit>
 80075c2:	4b2e      	ldr	r3, [pc, #184]	; (800767c <__swsetup_r+0xd0>)
 80075c4:	429c      	cmp	r4, r3
 80075c6:	d10f      	bne.n	80075e8 <__swsetup_r+0x3c>
 80075c8:	686c      	ldr	r4, [r5, #4]
 80075ca:	89a3      	ldrh	r3, [r4, #12]
 80075cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075d0:	0719      	lsls	r1, r3, #28
 80075d2:	d42c      	bmi.n	800762e <__swsetup_r+0x82>
 80075d4:	06dd      	lsls	r5, r3, #27
 80075d6:	d411      	bmi.n	80075fc <__swsetup_r+0x50>
 80075d8:	2309      	movs	r3, #9
 80075da:	6033      	str	r3, [r6, #0]
 80075dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80075e0:	81a3      	strh	r3, [r4, #12]
 80075e2:	f04f 30ff 	mov.w	r0, #4294967295
 80075e6:	e03e      	b.n	8007666 <__swsetup_r+0xba>
 80075e8:	4b25      	ldr	r3, [pc, #148]	; (8007680 <__swsetup_r+0xd4>)
 80075ea:	429c      	cmp	r4, r3
 80075ec:	d101      	bne.n	80075f2 <__swsetup_r+0x46>
 80075ee:	68ac      	ldr	r4, [r5, #8]
 80075f0:	e7eb      	b.n	80075ca <__swsetup_r+0x1e>
 80075f2:	4b24      	ldr	r3, [pc, #144]	; (8007684 <__swsetup_r+0xd8>)
 80075f4:	429c      	cmp	r4, r3
 80075f6:	bf08      	it	eq
 80075f8:	68ec      	ldreq	r4, [r5, #12]
 80075fa:	e7e6      	b.n	80075ca <__swsetup_r+0x1e>
 80075fc:	0758      	lsls	r0, r3, #29
 80075fe:	d512      	bpl.n	8007626 <__swsetup_r+0x7a>
 8007600:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007602:	b141      	cbz	r1, 8007616 <__swsetup_r+0x6a>
 8007604:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007608:	4299      	cmp	r1, r3
 800760a:	d002      	beq.n	8007612 <__swsetup_r+0x66>
 800760c:	4630      	mov	r0, r6
 800760e:	f7ff fb31 	bl	8006c74 <_free_r>
 8007612:	2300      	movs	r3, #0
 8007614:	6363      	str	r3, [r4, #52]	; 0x34
 8007616:	89a3      	ldrh	r3, [r4, #12]
 8007618:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800761c:	81a3      	strh	r3, [r4, #12]
 800761e:	2300      	movs	r3, #0
 8007620:	6063      	str	r3, [r4, #4]
 8007622:	6923      	ldr	r3, [r4, #16]
 8007624:	6023      	str	r3, [r4, #0]
 8007626:	89a3      	ldrh	r3, [r4, #12]
 8007628:	f043 0308 	orr.w	r3, r3, #8
 800762c:	81a3      	strh	r3, [r4, #12]
 800762e:	6923      	ldr	r3, [r4, #16]
 8007630:	b94b      	cbnz	r3, 8007646 <__swsetup_r+0x9a>
 8007632:	89a3      	ldrh	r3, [r4, #12]
 8007634:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007638:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800763c:	d003      	beq.n	8007646 <__swsetup_r+0x9a>
 800763e:	4621      	mov	r1, r4
 8007640:	4630      	mov	r0, r6
 8007642:	f000 fa09 	bl	8007a58 <__smakebuf_r>
 8007646:	89a0      	ldrh	r0, [r4, #12]
 8007648:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800764c:	f010 0301 	ands.w	r3, r0, #1
 8007650:	d00a      	beq.n	8007668 <__swsetup_r+0xbc>
 8007652:	2300      	movs	r3, #0
 8007654:	60a3      	str	r3, [r4, #8]
 8007656:	6963      	ldr	r3, [r4, #20]
 8007658:	425b      	negs	r3, r3
 800765a:	61a3      	str	r3, [r4, #24]
 800765c:	6923      	ldr	r3, [r4, #16]
 800765e:	b943      	cbnz	r3, 8007672 <__swsetup_r+0xc6>
 8007660:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007664:	d1ba      	bne.n	80075dc <__swsetup_r+0x30>
 8007666:	bd70      	pop	{r4, r5, r6, pc}
 8007668:	0781      	lsls	r1, r0, #30
 800766a:	bf58      	it	pl
 800766c:	6963      	ldrpl	r3, [r4, #20]
 800766e:	60a3      	str	r3, [r4, #8]
 8007670:	e7f4      	b.n	800765c <__swsetup_r+0xb0>
 8007672:	2000      	movs	r0, #0
 8007674:	e7f7      	b.n	8007666 <__swsetup_r+0xba>
 8007676:	bf00      	nop
 8007678:	2000000c 	.word	0x2000000c
 800767c:	0800813c 	.word	0x0800813c
 8007680:	0800815c 	.word	0x0800815c
 8007684:	0800811c 	.word	0x0800811c

08007688 <abort>:
 8007688:	b508      	push	{r3, lr}
 800768a:	2006      	movs	r0, #6
 800768c:	f000 fa54 	bl	8007b38 <raise>
 8007690:	2001      	movs	r0, #1
 8007692:	f7f9 ffc7 	bl	8001624 <_exit>
	...

08007698 <__sflush_r>:
 8007698:	898a      	ldrh	r2, [r1, #12]
 800769a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800769e:	4605      	mov	r5, r0
 80076a0:	0710      	lsls	r0, r2, #28
 80076a2:	460c      	mov	r4, r1
 80076a4:	d458      	bmi.n	8007758 <__sflush_r+0xc0>
 80076a6:	684b      	ldr	r3, [r1, #4]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	dc05      	bgt.n	80076b8 <__sflush_r+0x20>
 80076ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	dc02      	bgt.n	80076b8 <__sflush_r+0x20>
 80076b2:	2000      	movs	r0, #0
 80076b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80076ba:	2e00      	cmp	r6, #0
 80076bc:	d0f9      	beq.n	80076b2 <__sflush_r+0x1a>
 80076be:	2300      	movs	r3, #0
 80076c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80076c4:	682f      	ldr	r7, [r5, #0]
 80076c6:	602b      	str	r3, [r5, #0]
 80076c8:	d032      	beq.n	8007730 <__sflush_r+0x98>
 80076ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80076cc:	89a3      	ldrh	r3, [r4, #12]
 80076ce:	075a      	lsls	r2, r3, #29
 80076d0:	d505      	bpl.n	80076de <__sflush_r+0x46>
 80076d2:	6863      	ldr	r3, [r4, #4]
 80076d4:	1ac0      	subs	r0, r0, r3
 80076d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80076d8:	b10b      	cbz	r3, 80076de <__sflush_r+0x46>
 80076da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80076dc:	1ac0      	subs	r0, r0, r3
 80076de:	2300      	movs	r3, #0
 80076e0:	4602      	mov	r2, r0
 80076e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80076e4:	6a21      	ldr	r1, [r4, #32]
 80076e6:	4628      	mov	r0, r5
 80076e8:	47b0      	blx	r6
 80076ea:	1c43      	adds	r3, r0, #1
 80076ec:	89a3      	ldrh	r3, [r4, #12]
 80076ee:	d106      	bne.n	80076fe <__sflush_r+0x66>
 80076f0:	6829      	ldr	r1, [r5, #0]
 80076f2:	291d      	cmp	r1, #29
 80076f4:	d82c      	bhi.n	8007750 <__sflush_r+0xb8>
 80076f6:	4a2a      	ldr	r2, [pc, #168]	; (80077a0 <__sflush_r+0x108>)
 80076f8:	40ca      	lsrs	r2, r1
 80076fa:	07d6      	lsls	r6, r2, #31
 80076fc:	d528      	bpl.n	8007750 <__sflush_r+0xb8>
 80076fe:	2200      	movs	r2, #0
 8007700:	6062      	str	r2, [r4, #4]
 8007702:	04d9      	lsls	r1, r3, #19
 8007704:	6922      	ldr	r2, [r4, #16]
 8007706:	6022      	str	r2, [r4, #0]
 8007708:	d504      	bpl.n	8007714 <__sflush_r+0x7c>
 800770a:	1c42      	adds	r2, r0, #1
 800770c:	d101      	bne.n	8007712 <__sflush_r+0x7a>
 800770e:	682b      	ldr	r3, [r5, #0]
 8007710:	b903      	cbnz	r3, 8007714 <__sflush_r+0x7c>
 8007712:	6560      	str	r0, [r4, #84]	; 0x54
 8007714:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007716:	602f      	str	r7, [r5, #0]
 8007718:	2900      	cmp	r1, #0
 800771a:	d0ca      	beq.n	80076b2 <__sflush_r+0x1a>
 800771c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007720:	4299      	cmp	r1, r3
 8007722:	d002      	beq.n	800772a <__sflush_r+0x92>
 8007724:	4628      	mov	r0, r5
 8007726:	f7ff faa5 	bl	8006c74 <_free_r>
 800772a:	2000      	movs	r0, #0
 800772c:	6360      	str	r0, [r4, #52]	; 0x34
 800772e:	e7c1      	b.n	80076b4 <__sflush_r+0x1c>
 8007730:	6a21      	ldr	r1, [r4, #32]
 8007732:	2301      	movs	r3, #1
 8007734:	4628      	mov	r0, r5
 8007736:	47b0      	blx	r6
 8007738:	1c41      	adds	r1, r0, #1
 800773a:	d1c7      	bne.n	80076cc <__sflush_r+0x34>
 800773c:	682b      	ldr	r3, [r5, #0]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d0c4      	beq.n	80076cc <__sflush_r+0x34>
 8007742:	2b1d      	cmp	r3, #29
 8007744:	d001      	beq.n	800774a <__sflush_r+0xb2>
 8007746:	2b16      	cmp	r3, #22
 8007748:	d101      	bne.n	800774e <__sflush_r+0xb6>
 800774a:	602f      	str	r7, [r5, #0]
 800774c:	e7b1      	b.n	80076b2 <__sflush_r+0x1a>
 800774e:	89a3      	ldrh	r3, [r4, #12]
 8007750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007754:	81a3      	strh	r3, [r4, #12]
 8007756:	e7ad      	b.n	80076b4 <__sflush_r+0x1c>
 8007758:	690f      	ldr	r7, [r1, #16]
 800775a:	2f00      	cmp	r7, #0
 800775c:	d0a9      	beq.n	80076b2 <__sflush_r+0x1a>
 800775e:	0793      	lsls	r3, r2, #30
 8007760:	680e      	ldr	r6, [r1, #0]
 8007762:	bf08      	it	eq
 8007764:	694b      	ldreq	r3, [r1, #20]
 8007766:	600f      	str	r7, [r1, #0]
 8007768:	bf18      	it	ne
 800776a:	2300      	movne	r3, #0
 800776c:	eba6 0807 	sub.w	r8, r6, r7
 8007770:	608b      	str	r3, [r1, #8]
 8007772:	f1b8 0f00 	cmp.w	r8, #0
 8007776:	dd9c      	ble.n	80076b2 <__sflush_r+0x1a>
 8007778:	6a21      	ldr	r1, [r4, #32]
 800777a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800777c:	4643      	mov	r3, r8
 800777e:	463a      	mov	r2, r7
 8007780:	4628      	mov	r0, r5
 8007782:	47b0      	blx	r6
 8007784:	2800      	cmp	r0, #0
 8007786:	dc06      	bgt.n	8007796 <__sflush_r+0xfe>
 8007788:	89a3      	ldrh	r3, [r4, #12]
 800778a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800778e:	81a3      	strh	r3, [r4, #12]
 8007790:	f04f 30ff 	mov.w	r0, #4294967295
 8007794:	e78e      	b.n	80076b4 <__sflush_r+0x1c>
 8007796:	4407      	add	r7, r0
 8007798:	eba8 0800 	sub.w	r8, r8, r0
 800779c:	e7e9      	b.n	8007772 <__sflush_r+0xda>
 800779e:	bf00      	nop
 80077a0:	20400001 	.word	0x20400001

080077a4 <_fflush_r>:
 80077a4:	b538      	push	{r3, r4, r5, lr}
 80077a6:	690b      	ldr	r3, [r1, #16]
 80077a8:	4605      	mov	r5, r0
 80077aa:	460c      	mov	r4, r1
 80077ac:	b913      	cbnz	r3, 80077b4 <_fflush_r+0x10>
 80077ae:	2500      	movs	r5, #0
 80077b0:	4628      	mov	r0, r5
 80077b2:	bd38      	pop	{r3, r4, r5, pc}
 80077b4:	b118      	cbz	r0, 80077be <_fflush_r+0x1a>
 80077b6:	6983      	ldr	r3, [r0, #24]
 80077b8:	b90b      	cbnz	r3, 80077be <_fflush_r+0x1a>
 80077ba:	f000 f887 	bl	80078cc <__sinit>
 80077be:	4b14      	ldr	r3, [pc, #80]	; (8007810 <_fflush_r+0x6c>)
 80077c0:	429c      	cmp	r4, r3
 80077c2:	d11b      	bne.n	80077fc <_fflush_r+0x58>
 80077c4:	686c      	ldr	r4, [r5, #4]
 80077c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d0ef      	beq.n	80077ae <_fflush_r+0xa>
 80077ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80077d0:	07d0      	lsls	r0, r2, #31
 80077d2:	d404      	bmi.n	80077de <_fflush_r+0x3a>
 80077d4:	0599      	lsls	r1, r3, #22
 80077d6:	d402      	bmi.n	80077de <_fflush_r+0x3a>
 80077d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80077da:	f000 f915 	bl	8007a08 <__retarget_lock_acquire_recursive>
 80077de:	4628      	mov	r0, r5
 80077e0:	4621      	mov	r1, r4
 80077e2:	f7ff ff59 	bl	8007698 <__sflush_r>
 80077e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80077e8:	07da      	lsls	r2, r3, #31
 80077ea:	4605      	mov	r5, r0
 80077ec:	d4e0      	bmi.n	80077b0 <_fflush_r+0xc>
 80077ee:	89a3      	ldrh	r3, [r4, #12]
 80077f0:	059b      	lsls	r3, r3, #22
 80077f2:	d4dd      	bmi.n	80077b0 <_fflush_r+0xc>
 80077f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80077f6:	f000 f908 	bl	8007a0a <__retarget_lock_release_recursive>
 80077fa:	e7d9      	b.n	80077b0 <_fflush_r+0xc>
 80077fc:	4b05      	ldr	r3, [pc, #20]	; (8007814 <_fflush_r+0x70>)
 80077fe:	429c      	cmp	r4, r3
 8007800:	d101      	bne.n	8007806 <_fflush_r+0x62>
 8007802:	68ac      	ldr	r4, [r5, #8]
 8007804:	e7df      	b.n	80077c6 <_fflush_r+0x22>
 8007806:	4b04      	ldr	r3, [pc, #16]	; (8007818 <_fflush_r+0x74>)
 8007808:	429c      	cmp	r4, r3
 800780a:	bf08      	it	eq
 800780c:	68ec      	ldreq	r4, [r5, #12]
 800780e:	e7da      	b.n	80077c6 <_fflush_r+0x22>
 8007810:	0800813c 	.word	0x0800813c
 8007814:	0800815c 	.word	0x0800815c
 8007818:	0800811c 	.word	0x0800811c

0800781c <std>:
 800781c:	2300      	movs	r3, #0
 800781e:	b510      	push	{r4, lr}
 8007820:	4604      	mov	r4, r0
 8007822:	e9c0 3300 	strd	r3, r3, [r0]
 8007826:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800782a:	6083      	str	r3, [r0, #8]
 800782c:	8181      	strh	r1, [r0, #12]
 800782e:	6643      	str	r3, [r0, #100]	; 0x64
 8007830:	81c2      	strh	r2, [r0, #14]
 8007832:	6183      	str	r3, [r0, #24]
 8007834:	4619      	mov	r1, r3
 8007836:	2208      	movs	r2, #8
 8007838:	305c      	adds	r0, #92	; 0x5c
 800783a:	f7fd fb59 	bl	8004ef0 <memset>
 800783e:	4b05      	ldr	r3, [pc, #20]	; (8007854 <std+0x38>)
 8007840:	6263      	str	r3, [r4, #36]	; 0x24
 8007842:	4b05      	ldr	r3, [pc, #20]	; (8007858 <std+0x3c>)
 8007844:	62a3      	str	r3, [r4, #40]	; 0x28
 8007846:	4b05      	ldr	r3, [pc, #20]	; (800785c <std+0x40>)
 8007848:	62e3      	str	r3, [r4, #44]	; 0x2c
 800784a:	4b05      	ldr	r3, [pc, #20]	; (8007860 <std+0x44>)
 800784c:	6224      	str	r4, [r4, #32]
 800784e:	6323      	str	r3, [r4, #48]	; 0x30
 8007850:	bd10      	pop	{r4, pc}
 8007852:	bf00      	nop
 8007854:	08007b71 	.word	0x08007b71
 8007858:	08007b93 	.word	0x08007b93
 800785c:	08007bcb 	.word	0x08007bcb
 8007860:	08007bef 	.word	0x08007bef

08007864 <_cleanup_r>:
 8007864:	4901      	ldr	r1, [pc, #4]	; (800786c <_cleanup_r+0x8>)
 8007866:	f000 b8af 	b.w	80079c8 <_fwalk_reent>
 800786a:	bf00      	nop
 800786c:	080077a5 	.word	0x080077a5

08007870 <__sfmoreglue>:
 8007870:	b570      	push	{r4, r5, r6, lr}
 8007872:	2268      	movs	r2, #104	; 0x68
 8007874:	1e4d      	subs	r5, r1, #1
 8007876:	4355      	muls	r5, r2
 8007878:	460e      	mov	r6, r1
 800787a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800787e:	f7ff fa65 	bl	8006d4c <_malloc_r>
 8007882:	4604      	mov	r4, r0
 8007884:	b140      	cbz	r0, 8007898 <__sfmoreglue+0x28>
 8007886:	2100      	movs	r1, #0
 8007888:	e9c0 1600 	strd	r1, r6, [r0]
 800788c:	300c      	adds	r0, #12
 800788e:	60a0      	str	r0, [r4, #8]
 8007890:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007894:	f7fd fb2c 	bl	8004ef0 <memset>
 8007898:	4620      	mov	r0, r4
 800789a:	bd70      	pop	{r4, r5, r6, pc}

0800789c <__sfp_lock_acquire>:
 800789c:	4801      	ldr	r0, [pc, #4]	; (80078a4 <__sfp_lock_acquire+0x8>)
 800789e:	f000 b8b3 	b.w	8007a08 <__retarget_lock_acquire_recursive>
 80078a2:	bf00      	nop
 80078a4:	200002c1 	.word	0x200002c1

080078a8 <__sfp_lock_release>:
 80078a8:	4801      	ldr	r0, [pc, #4]	; (80078b0 <__sfp_lock_release+0x8>)
 80078aa:	f000 b8ae 	b.w	8007a0a <__retarget_lock_release_recursive>
 80078ae:	bf00      	nop
 80078b0:	200002c1 	.word	0x200002c1

080078b4 <__sinit_lock_acquire>:
 80078b4:	4801      	ldr	r0, [pc, #4]	; (80078bc <__sinit_lock_acquire+0x8>)
 80078b6:	f000 b8a7 	b.w	8007a08 <__retarget_lock_acquire_recursive>
 80078ba:	bf00      	nop
 80078bc:	200002c2 	.word	0x200002c2

080078c0 <__sinit_lock_release>:
 80078c0:	4801      	ldr	r0, [pc, #4]	; (80078c8 <__sinit_lock_release+0x8>)
 80078c2:	f000 b8a2 	b.w	8007a0a <__retarget_lock_release_recursive>
 80078c6:	bf00      	nop
 80078c8:	200002c2 	.word	0x200002c2

080078cc <__sinit>:
 80078cc:	b510      	push	{r4, lr}
 80078ce:	4604      	mov	r4, r0
 80078d0:	f7ff fff0 	bl	80078b4 <__sinit_lock_acquire>
 80078d4:	69a3      	ldr	r3, [r4, #24]
 80078d6:	b11b      	cbz	r3, 80078e0 <__sinit+0x14>
 80078d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078dc:	f7ff bff0 	b.w	80078c0 <__sinit_lock_release>
 80078e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80078e4:	6523      	str	r3, [r4, #80]	; 0x50
 80078e6:	4b13      	ldr	r3, [pc, #76]	; (8007934 <__sinit+0x68>)
 80078e8:	4a13      	ldr	r2, [pc, #76]	; (8007938 <__sinit+0x6c>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80078ee:	42a3      	cmp	r3, r4
 80078f0:	bf04      	itt	eq
 80078f2:	2301      	moveq	r3, #1
 80078f4:	61a3      	streq	r3, [r4, #24]
 80078f6:	4620      	mov	r0, r4
 80078f8:	f000 f820 	bl	800793c <__sfp>
 80078fc:	6060      	str	r0, [r4, #4]
 80078fe:	4620      	mov	r0, r4
 8007900:	f000 f81c 	bl	800793c <__sfp>
 8007904:	60a0      	str	r0, [r4, #8]
 8007906:	4620      	mov	r0, r4
 8007908:	f000 f818 	bl	800793c <__sfp>
 800790c:	2200      	movs	r2, #0
 800790e:	60e0      	str	r0, [r4, #12]
 8007910:	2104      	movs	r1, #4
 8007912:	6860      	ldr	r0, [r4, #4]
 8007914:	f7ff ff82 	bl	800781c <std>
 8007918:	68a0      	ldr	r0, [r4, #8]
 800791a:	2201      	movs	r2, #1
 800791c:	2109      	movs	r1, #9
 800791e:	f7ff ff7d 	bl	800781c <std>
 8007922:	68e0      	ldr	r0, [r4, #12]
 8007924:	2202      	movs	r2, #2
 8007926:	2112      	movs	r1, #18
 8007928:	f7ff ff78 	bl	800781c <std>
 800792c:	2301      	movs	r3, #1
 800792e:	61a3      	str	r3, [r4, #24]
 8007930:	e7d2      	b.n	80078d8 <__sinit+0xc>
 8007932:	bf00      	nop
 8007934:	08007da0 	.word	0x08007da0
 8007938:	08007865 	.word	0x08007865

0800793c <__sfp>:
 800793c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800793e:	4607      	mov	r7, r0
 8007940:	f7ff ffac 	bl	800789c <__sfp_lock_acquire>
 8007944:	4b1e      	ldr	r3, [pc, #120]	; (80079c0 <__sfp+0x84>)
 8007946:	681e      	ldr	r6, [r3, #0]
 8007948:	69b3      	ldr	r3, [r6, #24]
 800794a:	b913      	cbnz	r3, 8007952 <__sfp+0x16>
 800794c:	4630      	mov	r0, r6
 800794e:	f7ff ffbd 	bl	80078cc <__sinit>
 8007952:	3648      	adds	r6, #72	; 0x48
 8007954:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007958:	3b01      	subs	r3, #1
 800795a:	d503      	bpl.n	8007964 <__sfp+0x28>
 800795c:	6833      	ldr	r3, [r6, #0]
 800795e:	b30b      	cbz	r3, 80079a4 <__sfp+0x68>
 8007960:	6836      	ldr	r6, [r6, #0]
 8007962:	e7f7      	b.n	8007954 <__sfp+0x18>
 8007964:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007968:	b9d5      	cbnz	r5, 80079a0 <__sfp+0x64>
 800796a:	4b16      	ldr	r3, [pc, #88]	; (80079c4 <__sfp+0x88>)
 800796c:	60e3      	str	r3, [r4, #12]
 800796e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007972:	6665      	str	r5, [r4, #100]	; 0x64
 8007974:	f000 f847 	bl	8007a06 <__retarget_lock_init_recursive>
 8007978:	f7ff ff96 	bl	80078a8 <__sfp_lock_release>
 800797c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007980:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007984:	6025      	str	r5, [r4, #0]
 8007986:	61a5      	str	r5, [r4, #24]
 8007988:	2208      	movs	r2, #8
 800798a:	4629      	mov	r1, r5
 800798c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007990:	f7fd faae 	bl	8004ef0 <memset>
 8007994:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007998:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800799c:	4620      	mov	r0, r4
 800799e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079a0:	3468      	adds	r4, #104	; 0x68
 80079a2:	e7d9      	b.n	8007958 <__sfp+0x1c>
 80079a4:	2104      	movs	r1, #4
 80079a6:	4638      	mov	r0, r7
 80079a8:	f7ff ff62 	bl	8007870 <__sfmoreglue>
 80079ac:	4604      	mov	r4, r0
 80079ae:	6030      	str	r0, [r6, #0]
 80079b0:	2800      	cmp	r0, #0
 80079b2:	d1d5      	bne.n	8007960 <__sfp+0x24>
 80079b4:	f7ff ff78 	bl	80078a8 <__sfp_lock_release>
 80079b8:	230c      	movs	r3, #12
 80079ba:	603b      	str	r3, [r7, #0]
 80079bc:	e7ee      	b.n	800799c <__sfp+0x60>
 80079be:	bf00      	nop
 80079c0:	08007da0 	.word	0x08007da0
 80079c4:	ffff0001 	.word	0xffff0001

080079c8 <_fwalk_reent>:
 80079c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079cc:	4606      	mov	r6, r0
 80079ce:	4688      	mov	r8, r1
 80079d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80079d4:	2700      	movs	r7, #0
 80079d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80079da:	f1b9 0901 	subs.w	r9, r9, #1
 80079de:	d505      	bpl.n	80079ec <_fwalk_reent+0x24>
 80079e0:	6824      	ldr	r4, [r4, #0]
 80079e2:	2c00      	cmp	r4, #0
 80079e4:	d1f7      	bne.n	80079d6 <_fwalk_reent+0xe>
 80079e6:	4638      	mov	r0, r7
 80079e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ec:	89ab      	ldrh	r3, [r5, #12]
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	d907      	bls.n	8007a02 <_fwalk_reent+0x3a>
 80079f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80079f6:	3301      	adds	r3, #1
 80079f8:	d003      	beq.n	8007a02 <_fwalk_reent+0x3a>
 80079fa:	4629      	mov	r1, r5
 80079fc:	4630      	mov	r0, r6
 80079fe:	47c0      	blx	r8
 8007a00:	4307      	orrs	r7, r0
 8007a02:	3568      	adds	r5, #104	; 0x68
 8007a04:	e7e9      	b.n	80079da <_fwalk_reent+0x12>

08007a06 <__retarget_lock_init_recursive>:
 8007a06:	4770      	bx	lr

08007a08 <__retarget_lock_acquire_recursive>:
 8007a08:	4770      	bx	lr

08007a0a <__retarget_lock_release_recursive>:
 8007a0a:	4770      	bx	lr

08007a0c <__swhatbuf_r>:
 8007a0c:	b570      	push	{r4, r5, r6, lr}
 8007a0e:	460e      	mov	r6, r1
 8007a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a14:	2900      	cmp	r1, #0
 8007a16:	b096      	sub	sp, #88	; 0x58
 8007a18:	4614      	mov	r4, r2
 8007a1a:	461d      	mov	r5, r3
 8007a1c:	da08      	bge.n	8007a30 <__swhatbuf_r+0x24>
 8007a1e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007a22:	2200      	movs	r2, #0
 8007a24:	602a      	str	r2, [r5, #0]
 8007a26:	061a      	lsls	r2, r3, #24
 8007a28:	d410      	bmi.n	8007a4c <__swhatbuf_r+0x40>
 8007a2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a2e:	e00e      	b.n	8007a4e <__swhatbuf_r+0x42>
 8007a30:	466a      	mov	r2, sp
 8007a32:	f000 f903 	bl	8007c3c <_fstat_r>
 8007a36:	2800      	cmp	r0, #0
 8007a38:	dbf1      	blt.n	8007a1e <__swhatbuf_r+0x12>
 8007a3a:	9a01      	ldr	r2, [sp, #4]
 8007a3c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007a40:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007a44:	425a      	negs	r2, r3
 8007a46:	415a      	adcs	r2, r3
 8007a48:	602a      	str	r2, [r5, #0]
 8007a4a:	e7ee      	b.n	8007a2a <__swhatbuf_r+0x1e>
 8007a4c:	2340      	movs	r3, #64	; 0x40
 8007a4e:	2000      	movs	r0, #0
 8007a50:	6023      	str	r3, [r4, #0]
 8007a52:	b016      	add	sp, #88	; 0x58
 8007a54:	bd70      	pop	{r4, r5, r6, pc}
	...

08007a58 <__smakebuf_r>:
 8007a58:	898b      	ldrh	r3, [r1, #12]
 8007a5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a5c:	079d      	lsls	r5, r3, #30
 8007a5e:	4606      	mov	r6, r0
 8007a60:	460c      	mov	r4, r1
 8007a62:	d507      	bpl.n	8007a74 <__smakebuf_r+0x1c>
 8007a64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007a68:	6023      	str	r3, [r4, #0]
 8007a6a:	6123      	str	r3, [r4, #16]
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	6163      	str	r3, [r4, #20]
 8007a70:	b002      	add	sp, #8
 8007a72:	bd70      	pop	{r4, r5, r6, pc}
 8007a74:	ab01      	add	r3, sp, #4
 8007a76:	466a      	mov	r2, sp
 8007a78:	f7ff ffc8 	bl	8007a0c <__swhatbuf_r>
 8007a7c:	9900      	ldr	r1, [sp, #0]
 8007a7e:	4605      	mov	r5, r0
 8007a80:	4630      	mov	r0, r6
 8007a82:	f7ff f963 	bl	8006d4c <_malloc_r>
 8007a86:	b948      	cbnz	r0, 8007a9c <__smakebuf_r+0x44>
 8007a88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a8c:	059a      	lsls	r2, r3, #22
 8007a8e:	d4ef      	bmi.n	8007a70 <__smakebuf_r+0x18>
 8007a90:	f023 0303 	bic.w	r3, r3, #3
 8007a94:	f043 0302 	orr.w	r3, r3, #2
 8007a98:	81a3      	strh	r3, [r4, #12]
 8007a9a:	e7e3      	b.n	8007a64 <__smakebuf_r+0xc>
 8007a9c:	4b0d      	ldr	r3, [pc, #52]	; (8007ad4 <__smakebuf_r+0x7c>)
 8007a9e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007aa0:	89a3      	ldrh	r3, [r4, #12]
 8007aa2:	6020      	str	r0, [r4, #0]
 8007aa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007aa8:	81a3      	strh	r3, [r4, #12]
 8007aaa:	9b00      	ldr	r3, [sp, #0]
 8007aac:	6163      	str	r3, [r4, #20]
 8007aae:	9b01      	ldr	r3, [sp, #4]
 8007ab0:	6120      	str	r0, [r4, #16]
 8007ab2:	b15b      	cbz	r3, 8007acc <__smakebuf_r+0x74>
 8007ab4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ab8:	4630      	mov	r0, r6
 8007aba:	f000 f8d1 	bl	8007c60 <_isatty_r>
 8007abe:	b128      	cbz	r0, 8007acc <__smakebuf_r+0x74>
 8007ac0:	89a3      	ldrh	r3, [r4, #12]
 8007ac2:	f023 0303 	bic.w	r3, r3, #3
 8007ac6:	f043 0301 	orr.w	r3, r3, #1
 8007aca:	81a3      	strh	r3, [r4, #12]
 8007acc:	89a0      	ldrh	r0, [r4, #12]
 8007ace:	4305      	orrs	r5, r0
 8007ad0:	81a5      	strh	r5, [r4, #12]
 8007ad2:	e7cd      	b.n	8007a70 <__smakebuf_r+0x18>
 8007ad4:	08007865 	.word	0x08007865

08007ad8 <_malloc_usable_size_r>:
 8007ad8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007adc:	1f18      	subs	r0, r3, #4
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	bfbc      	itt	lt
 8007ae2:	580b      	ldrlt	r3, [r1, r0]
 8007ae4:	18c0      	addlt	r0, r0, r3
 8007ae6:	4770      	bx	lr

08007ae8 <_raise_r>:
 8007ae8:	291f      	cmp	r1, #31
 8007aea:	b538      	push	{r3, r4, r5, lr}
 8007aec:	4604      	mov	r4, r0
 8007aee:	460d      	mov	r5, r1
 8007af0:	d904      	bls.n	8007afc <_raise_r+0x14>
 8007af2:	2316      	movs	r3, #22
 8007af4:	6003      	str	r3, [r0, #0]
 8007af6:	f04f 30ff 	mov.w	r0, #4294967295
 8007afa:	bd38      	pop	{r3, r4, r5, pc}
 8007afc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007afe:	b112      	cbz	r2, 8007b06 <_raise_r+0x1e>
 8007b00:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b04:	b94b      	cbnz	r3, 8007b1a <_raise_r+0x32>
 8007b06:	4620      	mov	r0, r4
 8007b08:	f000 f830 	bl	8007b6c <_getpid_r>
 8007b0c:	462a      	mov	r2, r5
 8007b0e:	4601      	mov	r1, r0
 8007b10:	4620      	mov	r0, r4
 8007b12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b16:	f000 b817 	b.w	8007b48 <_kill_r>
 8007b1a:	2b01      	cmp	r3, #1
 8007b1c:	d00a      	beq.n	8007b34 <_raise_r+0x4c>
 8007b1e:	1c59      	adds	r1, r3, #1
 8007b20:	d103      	bne.n	8007b2a <_raise_r+0x42>
 8007b22:	2316      	movs	r3, #22
 8007b24:	6003      	str	r3, [r0, #0]
 8007b26:	2001      	movs	r0, #1
 8007b28:	e7e7      	b.n	8007afa <_raise_r+0x12>
 8007b2a:	2400      	movs	r4, #0
 8007b2c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007b30:	4628      	mov	r0, r5
 8007b32:	4798      	blx	r3
 8007b34:	2000      	movs	r0, #0
 8007b36:	e7e0      	b.n	8007afa <_raise_r+0x12>

08007b38 <raise>:
 8007b38:	4b02      	ldr	r3, [pc, #8]	; (8007b44 <raise+0xc>)
 8007b3a:	4601      	mov	r1, r0
 8007b3c:	6818      	ldr	r0, [r3, #0]
 8007b3e:	f7ff bfd3 	b.w	8007ae8 <_raise_r>
 8007b42:	bf00      	nop
 8007b44:	2000000c 	.word	0x2000000c

08007b48 <_kill_r>:
 8007b48:	b538      	push	{r3, r4, r5, lr}
 8007b4a:	4d07      	ldr	r5, [pc, #28]	; (8007b68 <_kill_r+0x20>)
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	4604      	mov	r4, r0
 8007b50:	4608      	mov	r0, r1
 8007b52:	4611      	mov	r1, r2
 8007b54:	602b      	str	r3, [r5, #0]
 8007b56:	f7f9 fd55 	bl	8001604 <_kill>
 8007b5a:	1c43      	adds	r3, r0, #1
 8007b5c:	d102      	bne.n	8007b64 <_kill_r+0x1c>
 8007b5e:	682b      	ldr	r3, [r5, #0]
 8007b60:	b103      	cbz	r3, 8007b64 <_kill_r+0x1c>
 8007b62:	6023      	str	r3, [r4, #0]
 8007b64:	bd38      	pop	{r3, r4, r5, pc}
 8007b66:	bf00      	nop
 8007b68:	200002bc 	.word	0x200002bc

08007b6c <_getpid_r>:
 8007b6c:	f7f9 bd42 	b.w	80015f4 <_getpid>

08007b70 <__sread>:
 8007b70:	b510      	push	{r4, lr}
 8007b72:	460c      	mov	r4, r1
 8007b74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b78:	f000 f894 	bl	8007ca4 <_read_r>
 8007b7c:	2800      	cmp	r0, #0
 8007b7e:	bfab      	itete	ge
 8007b80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007b82:	89a3      	ldrhlt	r3, [r4, #12]
 8007b84:	181b      	addge	r3, r3, r0
 8007b86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b8a:	bfac      	ite	ge
 8007b8c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007b8e:	81a3      	strhlt	r3, [r4, #12]
 8007b90:	bd10      	pop	{r4, pc}

08007b92 <__swrite>:
 8007b92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b96:	461f      	mov	r7, r3
 8007b98:	898b      	ldrh	r3, [r1, #12]
 8007b9a:	05db      	lsls	r3, r3, #23
 8007b9c:	4605      	mov	r5, r0
 8007b9e:	460c      	mov	r4, r1
 8007ba0:	4616      	mov	r6, r2
 8007ba2:	d505      	bpl.n	8007bb0 <__swrite+0x1e>
 8007ba4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ba8:	2302      	movs	r3, #2
 8007baa:	2200      	movs	r2, #0
 8007bac:	f000 f868 	bl	8007c80 <_lseek_r>
 8007bb0:	89a3      	ldrh	r3, [r4, #12]
 8007bb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bb6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007bba:	81a3      	strh	r3, [r4, #12]
 8007bbc:	4632      	mov	r2, r6
 8007bbe:	463b      	mov	r3, r7
 8007bc0:	4628      	mov	r0, r5
 8007bc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bc6:	f000 b817 	b.w	8007bf8 <_write_r>

08007bca <__sseek>:
 8007bca:	b510      	push	{r4, lr}
 8007bcc:	460c      	mov	r4, r1
 8007bce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bd2:	f000 f855 	bl	8007c80 <_lseek_r>
 8007bd6:	1c43      	adds	r3, r0, #1
 8007bd8:	89a3      	ldrh	r3, [r4, #12]
 8007bda:	bf15      	itete	ne
 8007bdc:	6560      	strne	r0, [r4, #84]	; 0x54
 8007bde:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007be2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007be6:	81a3      	strheq	r3, [r4, #12]
 8007be8:	bf18      	it	ne
 8007bea:	81a3      	strhne	r3, [r4, #12]
 8007bec:	bd10      	pop	{r4, pc}

08007bee <__sclose>:
 8007bee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bf2:	f000 b813 	b.w	8007c1c <_close_r>
	...

08007bf8 <_write_r>:
 8007bf8:	b538      	push	{r3, r4, r5, lr}
 8007bfa:	4d07      	ldr	r5, [pc, #28]	; (8007c18 <_write_r+0x20>)
 8007bfc:	4604      	mov	r4, r0
 8007bfe:	4608      	mov	r0, r1
 8007c00:	4611      	mov	r1, r2
 8007c02:	2200      	movs	r2, #0
 8007c04:	602a      	str	r2, [r5, #0]
 8007c06:	461a      	mov	r2, r3
 8007c08:	f7f9 fd33 	bl	8001672 <_write>
 8007c0c:	1c43      	adds	r3, r0, #1
 8007c0e:	d102      	bne.n	8007c16 <_write_r+0x1e>
 8007c10:	682b      	ldr	r3, [r5, #0]
 8007c12:	b103      	cbz	r3, 8007c16 <_write_r+0x1e>
 8007c14:	6023      	str	r3, [r4, #0]
 8007c16:	bd38      	pop	{r3, r4, r5, pc}
 8007c18:	200002bc 	.word	0x200002bc

08007c1c <_close_r>:
 8007c1c:	b538      	push	{r3, r4, r5, lr}
 8007c1e:	4d06      	ldr	r5, [pc, #24]	; (8007c38 <_close_r+0x1c>)
 8007c20:	2300      	movs	r3, #0
 8007c22:	4604      	mov	r4, r0
 8007c24:	4608      	mov	r0, r1
 8007c26:	602b      	str	r3, [r5, #0]
 8007c28:	f7f9 fd3f 	bl	80016aa <_close>
 8007c2c:	1c43      	adds	r3, r0, #1
 8007c2e:	d102      	bne.n	8007c36 <_close_r+0x1a>
 8007c30:	682b      	ldr	r3, [r5, #0]
 8007c32:	b103      	cbz	r3, 8007c36 <_close_r+0x1a>
 8007c34:	6023      	str	r3, [r4, #0]
 8007c36:	bd38      	pop	{r3, r4, r5, pc}
 8007c38:	200002bc 	.word	0x200002bc

08007c3c <_fstat_r>:
 8007c3c:	b538      	push	{r3, r4, r5, lr}
 8007c3e:	4d07      	ldr	r5, [pc, #28]	; (8007c5c <_fstat_r+0x20>)
 8007c40:	2300      	movs	r3, #0
 8007c42:	4604      	mov	r4, r0
 8007c44:	4608      	mov	r0, r1
 8007c46:	4611      	mov	r1, r2
 8007c48:	602b      	str	r3, [r5, #0]
 8007c4a:	f7f9 fd3a 	bl	80016c2 <_fstat>
 8007c4e:	1c43      	adds	r3, r0, #1
 8007c50:	d102      	bne.n	8007c58 <_fstat_r+0x1c>
 8007c52:	682b      	ldr	r3, [r5, #0]
 8007c54:	b103      	cbz	r3, 8007c58 <_fstat_r+0x1c>
 8007c56:	6023      	str	r3, [r4, #0]
 8007c58:	bd38      	pop	{r3, r4, r5, pc}
 8007c5a:	bf00      	nop
 8007c5c:	200002bc 	.word	0x200002bc

08007c60 <_isatty_r>:
 8007c60:	b538      	push	{r3, r4, r5, lr}
 8007c62:	4d06      	ldr	r5, [pc, #24]	; (8007c7c <_isatty_r+0x1c>)
 8007c64:	2300      	movs	r3, #0
 8007c66:	4604      	mov	r4, r0
 8007c68:	4608      	mov	r0, r1
 8007c6a:	602b      	str	r3, [r5, #0]
 8007c6c:	f7f9 fd39 	bl	80016e2 <_isatty>
 8007c70:	1c43      	adds	r3, r0, #1
 8007c72:	d102      	bne.n	8007c7a <_isatty_r+0x1a>
 8007c74:	682b      	ldr	r3, [r5, #0]
 8007c76:	b103      	cbz	r3, 8007c7a <_isatty_r+0x1a>
 8007c78:	6023      	str	r3, [r4, #0]
 8007c7a:	bd38      	pop	{r3, r4, r5, pc}
 8007c7c:	200002bc 	.word	0x200002bc

08007c80 <_lseek_r>:
 8007c80:	b538      	push	{r3, r4, r5, lr}
 8007c82:	4d07      	ldr	r5, [pc, #28]	; (8007ca0 <_lseek_r+0x20>)
 8007c84:	4604      	mov	r4, r0
 8007c86:	4608      	mov	r0, r1
 8007c88:	4611      	mov	r1, r2
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	602a      	str	r2, [r5, #0]
 8007c8e:	461a      	mov	r2, r3
 8007c90:	f7f9 fd32 	bl	80016f8 <_lseek>
 8007c94:	1c43      	adds	r3, r0, #1
 8007c96:	d102      	bne.n	8007c9e <_lseek_r+0x1e>
 8007c98:	682b      	ldr	r3, [r5, #0]
 8007c9a:	b103      	cbz	r3, 8007c9e <_lseek_r+0x1e>
 8007c9c:	6023      	str	r3, [r4, #0]
 8007c9e:	bd38      	pop	{r3, r4, r5, pc}
 8007ca0:	200002bc 	.word	0x200002bc

08007ca4 <_read_r>:
 8007ca4:	b538      	push	{r3, r4, r5, lr}
 8007ca6:	4d07      	ldr	r5, [pc, #28]	; (8007cc4 <_read_r+0x20>)
 8007ca8:	4604      	mov	r4, r0
 8007caa:	4608      	mov	r0, r1
 8007cac:	4611      	mov	r1, r2
 8007cae:	2200      	movs	r2, #0
 8007cb0:	602a      	str	r2, [r5, #0]
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	f7f9 fcc0 	bl	8001638 <_read>
 8007cb8:	1c43      	adds	r3, r0, #1
 8007cba:	d102      	bne.n	8007cc2 <_read_r+0x1e>
 8007cbc:	682b      	ldr	r3, [r5, #0]
 8007cbe:	b103      	cbz	r3, 8007cc2 <_read_r+0x1e>
 8007cc0:	6023      	str	r3, [r4, #0]
 8007cc2:	bd38      	pop	{r3, r4, r5, pc}
 8007cc4:	200002bc 	.word	0x200002bc

08007cc8 <_init>:
 8007cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cca:	bf00      	nop
 8007ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cce:	bc08      	pop	{r3}
 8007cd0:	469e      	mov	lr, r3
 8007cd2:	4770      	bx	lr

08007cd4 <_fini>:
 8007cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cd6:	bf00      	nop
 8007cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cda:	bc08      	pop	{r3}
 8007cdc:	469e      	mov	lr, r3
 8007cde:	4770      	bx	lr
