// Seed: 3626886434
module module_0 (
    output uwire id_0,
    input wand id_1,
    output wand id_2,
    input wire id_3,
    output wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input uwire id_8
);
  assign id_4 = 1;
  wire id_10;
  assign id_2 = id_7;
endmodule
module module_1 #(
    parameter id_1  = 32'd12,
    parameter id_16 = 32'd9
) (
    input supply0 id_0,
    input tri1 _id_1,
    input wire id_2,
    input supply0 id_3,
    output uwire id_4,
    input wor id_5,
    input supply0 id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    output wor id_10,
    output wand id_11
    , id_24,
    input tri0 id_12,
    output supply1 id_13,
    input tri1 id_14,
    input supply1 id_15,
    input uwire _id_16,
    output uwire id_17,
    input wor id_18,
    output uwire id_19
    , id_25,
    output supply0 id_20,
    input uwire id_21,
    input supply0 id_22
);
  wire [id_16 : (  id_1  &  id_16  &  -1 'b0 )] id_26;
  module_0 modCall_1 (
      id_20,
      id_2,
      id_19,
      id_14,
      id_13,
      id_18,
      id_2,
      id_22,
      id_8
  );
  assign modCall_1.id_5 = 0;
endmodule
