name: FMC
description: Flexible memory controller
groupName: FMC
baseAddress: 1191183360
registers:
- name: FMC_BCR1
  displayName: FMC_BCR1
  description: SRAM/NOR-Flash chip-select control register for bank 1
  addressOffset: 0
  size: 32
  resetValue: 12507
  resetMask: 4294967295
  fields:
  - name: MBKEN
    description: "Memory bank enable bit\nEnables the memory bank. After reset Bank1\
      \ is enabled, all others are disabled. Accessing a disabled bank causes an ERROR\
      \ on AHB bus."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Corresponding memory bank is disabled.
      value: 0
    - name: B_0x1
      description: Corresponding memory bank is enabled.
      value: 1
  - name: MUXEN
    description: "Address/data multiplexing enable bit\nWhen this bit is set, the\
      \ address and data values are multiplexed on the data bus, valid only with NOR\
      \ and PSRAM memories:"
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Address/data non multiplexed
      value: 0
    - name: B_0x1
      description: Address/data multiplexed on databus (default after reset)
      value: 1
  - name: MTYP
    description: "Memory type\nDefines the type of external memory attached to the\
      \ corresponding memory bank."
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM/FRAM (default after reset for Bank 2...4)
      value: 0
    - name: B_0x1
      description: PSRAM (CRAM) / FRAM
      value: 1
    - name: B_0x2
      description: NOR Flash/OneNAND Flash (default after reset for Bank 1)
      value: 2
  - name: MWID
    description: "Memory data bus width\nDefines the external memory device width,\
      \ valid for all type of memories."
    bitOffset: 4
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 8 bits
      value: 0
    - name: B_0x1
      description: 16 bits (default after reset)
      value: 1
  - name: FACCEN
    description: "Flash access enable\nEnables NOR Flash memory access operations."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Corresponding NOR Flash memory access is disabled.
      value: 0
    - name: B_0x1
      description: Corresponding NOR Flash memory access is enabled (default after
        reset).
      value: 1
  - name: BURSTEN
    description: "Burst enable bit\nThis bit enables/disables synchronous accesses\
      \ during read operations. It is valid only for synchronous memories operating\
      \ in Burst mode."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Burst mode disabled (default after reset). Read accesses are performed
        in Asynchronous mode.
      value: 0
    - name: B_0x1
      description: Burst mode enable. Read accesses are performed in Synchronous mode.
      value: 1
  - name: WAITPOL
    description: "Wait signal polarity bit\nDefines the polarity of the wait signal\
      \ from memory used for either in Synchronous or Asynchronous mode."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT active low (default after reset)
      value: 0
    - name: B_0x1
      description: NWAIT active high
      value: 1
  - name: WAITCFG
    description: "Wait timing configuration\nThe NWAIT signal indicates whether the\
      \ data from the memory are valid or if a wait state must be inserted when accessing\
      \ the memory in Synchronous mode. This configuration bit determines if NWAIT\
      \ is asserted by the memory one clock cycle before the wait state or during\
      \ the wait state:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT signal is active one data cycle before wait state (default
        after reset).
      value: 0
    - name: B_0x1
      description: NWAIT signal is active during wait state (not used for PSRAM).
      value: 1
  - name: WREN
    description: "Write enable bit\nThis bit indicates whether write operations are\
      \ enabled/disabled in the bank by the FMC."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write operations are disabled in the bank by the FMC, an AHB error
        is reported.
      value: 0
    - name: B_0x1
      description: Write operations are enabled for the bank by the FMC (default after
        reset).
      value: 1
  - name: WAITEN
    description: "Wait enable bit\nThis bit enables/disables wait-state insertion\
      \ via the NWAIT signal when accessing the memory in Synchronous mode."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT signal is disabled (its level not taken into account, no
        wait state inserted after the programmed Flash latency period).
      value: 0
    - name: B_0x1
      description: NWAIT signal is enabled (its level is taken into account after
        the programmed latency period to insert wait states if asserted) (default
        after reset).
      value: 1
  - name: EXTMOD
    description: "Extended mode enable\nThis bit enables the FMC to program the write\
      \ timings for non multiplexed asynchronous accesses inside the FMC_BWTR register,\
      \ thus resulting in different timings for read and write operations.\nNote:\
      \ When the Extended mode is disabled, the FMC can operate in mode 1 or mode\
      \ 2 as follows:\nMode 1 is the default mode when the SRAM/PSRAM memory type\
      \ is selected (MTYP = 0x0 or 0x01)\nMode 2 is the default mode when the NOR\
      \ memory type is selected (MTYP = 0x10)."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: values inside FMC_BWTR register are not taken into account (default
        after reset)
      value: 0
    - name: B_0x1
      description: values inside FMC_BWTR register are taken into account
      value: 1
  - name: ASYNCWAIT
    description: "Wait signal during asynchronous transfers\nThis bit enables/disables\
      \ the FMC to use the wait signal even during an asynchronous protocol."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT signal is not taken in to account when running an asynchronous
        protocol (default after reset).
      value: 0
    - name: B_0x1
      description: NWAIT signal is taken in to account when running an asynchronous
        protocol.
      value: 1
  - name: CPSIZE
    description: "CRAM page size\nThese are used for CellularRAM 1.5 which does not\
      \ allow burst access to cross the address boundaries between pages. When these\
      \ bits are configured, the FMC controller splits automatically the burst access\
      \ when the memory page size is reached (refer to memory datasheet for page size).\n\
      Others: reserved"
    bitOffset: 16
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No burst split when crossing page boundary (default after reset)
      value: 0
    - name: B_0x1
      description: 128 bytes
      value: 1
    - name: B_0x2
      description: 256 bytes
      value: 2
    - name: B_0x3
      description: 512 bytes
      value: 3
    - name: B_0x4
      description: 1024 bytes
      value: 4
  - name: CBURSTRW
    description: "Write burst enable\nFor PSRAM (CRAM) operating in Burst mode, the\
      \ bit enables synchronous accesses during write operations. The enable bit for\
      \ synchronous read accesses is the BURSTEN bit in the FMC_BCRx register."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write operations are always performed in Asynchronous mode.
      value: 0
    - name: B_0x1
      description: Write operations are performed in Synchronous mode.
      value: 1
  - name: CCLKEN
    description: "Continuous clock enable\nThis bit enables the FMC_CLK clock output\
      \ to external memory devices.\nNote: The CCLKEN bit of the FMC_BCR2..4 registers\
      \ is don't care. It is only enabled through the FMC_BCR1 register. Bank 1 must\
      \ be configured in Synchronous mode to generate the FMC_CLK continuous clock.\n\
      Note: If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value\
      \ in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is don't care.\nNote: If the\
      \ Synchronous mode is used and CCLKEN bit is set, the synchronous memories connected\
      \ to other banks than Bank 1 are clocked by the same clock (the CLKDIV value\
      \ in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)"
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The FMC_CLK is only generated during the synchronous memory access
        (read/write transaction). The FMC_CLK clock ratio is specified by the programmed
        CLKDIV value in the FMC_BCRx register (default after reset).
      value: 0
    - name: B_0x1
      description: The FMC_CLK is generated continuously during asynchronous and synchronous
        access. The FMC_CLK clock is activated when the CCLKEN is set.
      value: 1
  - name: WFDIS
    description: "Write FIFO disable\nThis bit disables the Write FIFO used by the\
      \ FMC controller.\nNote: The WFDIS bit of the FMC_BCR2..4 registers is don't\
      \ care. It is only enabled through the FMC_BCR1 register."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write FIFO enabled (Default after reset)
      value: 0
    - name: B_0x1
      description: Write FIFO disabled
      value: 1
  - name: NBLSET
    description: "Byte lane (NBL) setup\nThese bits configure the NBL setup timing\
      \ from NBLx low to chip select NEx low."
    bitOffset: 22
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NBL setup time is 0 AHB clock cycle
      value: 0
    - name: B_0x1
      description: NBL setup time is 1 AHB clock cycle
      value: 1
    - name: B_0x2
      description: NBL setup time is 2 AHB clock cycles
      value: 2
    - name: B_0x3
      description: NBL setup time is 3 AHB clock cycles
      value: 3
  - name: FMCEN
    description: "FMC controller enable\nThis bit enables or disables the FMC controller.\n\
      Note: The FMCEN bit of the FMC_BCR2..4 registers is don't care. It is only enabled\
      \ through the FMC_BCR1 register."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable the FMC controller
      value: 0
    - name: B_0x1
      description: Enable the FMC controller
      value: 1
- name: FMC_BTR1
  displayName: FMC_BTR1
  description: SRAM/NOR-Flash chip-select timing register for bank 1
  addressOffset: 4
  size: 32
  resetValue: 268435455
  resetMask: 4294967295
  fields:
  - name: ADDSET
    description: "Address setup phase duration\nThese bits are written by software\
      \ to define the duration of the address setup phase (refer to Figure 21 to Figure\
      \ 33), used in SRAMs, ROMs, asynchronous NOR Flash and PSRAM:\n...\nFor each\
      \ access mode address setup phase duration, refer to the respective figure (Figure\
      \ 21 to Figure 33).\nNote: In synchronous accesses, this value is don't care.\n\
      Note: In Muxed mode or mode D, the minimum value for ADDSET is 1.\nNote: In\
      \ mode 1 and PSRAM memory, the minimum value for ADDSET is 1."
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADDSET phase duration = 0  HCLK clock cycle
      value: 0
    - name: B_0xF
      description: ADDSET phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: ADDHLD
    description: "Address-hold phase duration\nThese bits are written by software\
      \ to define the duration of the address hold phase (refer to Figure 21 to Figure\
      \ 33), used in mode D or multiplexed accesses:\n...\nFor each access mode address-hold\
      \ phase duration, refer to the respective figure (Figure 21 to Figure 33).\n\
      Note: In synchronous accesses, this value is not used, the address hold phase\
      \ is always 1 memory clock period duration."
    bitOffset: 4
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: ADDHLD phase duration =1  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: ADDHLD phase duration = 2  HCLK clock cycle
      value: 2
    - name: B_0xF
      description: ADDHLD phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: DATAST
    description: "Data-phase duration\nThese bits are written by software to define\
      \ the duration of the data phase (refer to Figure 21 to Figure 33), used in\
      \ asynchronous accesses:\n...\nFor each memory type and access mode data-phase\
      \ duration, refer to the respective figure (Figure 21 to Figure 33).\nExample:\
      \ Mode 1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 HCLK clock\
      \ cycles.\nNote: In synchronous accesses, this value is don't care."
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: DATAST phase duration = 1  HCLK clock cycles
      value: 1
    - name: B_0x2
      description: DATAST phase duration = 2  HCLK clock cycles
      value: 2
    - name: B_0xFF
      description: DATAST phase duration = 255  HCLK clock cycles (default value after
        reset)
      value: 255
  - name: BUSTURN
    description: "Bus turnaround phase duration\nThese bits are written by software\
      \ to add a delay at the end of current read or write transaction to next transaction\
      \ on the same bank.\nThis delay allows to match the minimum time between consecutive\
      \ transactions (t  EHEL  from NEx high to NEx low) and the maximum time needed\
      \ by the memory to free the data bus after a read access (t  EHQZ , chip enable\
      \ high to output Hi-Z). This delay is recommended for mode D and muxed mode.\
      \ For non-muxed memory, the bus turnaround delay can be set to minimum value.\n\
      (BUSTURN + 1)HCLK period greater than or equal max(t  EHEL  min, t  EHQZ  max)\
      \ \nFor FRAM memories, the bus turnaround delay should be configured to match\
      \ the minimum tPC (precharge time) timings. The bus turnaround delay is inserted\
      \ between any consecutive transactions on the same bank (read/read, write/write,\
      \ read/write and write/read) to match the tPC memory timing. The chip select\
      \ is toggling between any consecutive accesses.\n(BUSTURN + 1)HCLK period greater\
      \ than or equal t  PC  min\n..."
    bitOffset: 16
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: BUSTURN phase duration = 1 HCLK clock cycle added
      value: 0
    - name: B_0xF
      description: BUSTURN phase duration = 16 x HCLK clock cycles added (default
        value after reset)
      value: 15
  - name: CLKDIV
    description: "Clock divide ratio (for FMC_CLK signal)\nDefines the period of FMC_CLK\
      \ clock output signal, expressed in number of HCLK cycles:\nIn asynchronous\
      \ NOR Flash, SRAM or PSRAM accesses, this value is don't care.\nNote: Refer\
      \ to Section 5.6.5: Synchronous transactions for FMC_CLK divider ratio formula)"
    bitOffset: 20
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FMC_CLK period= 1x HCLK period
      value: 0
    - name: B_0x1
      description: FMC_CLK period = 2  HCLK periods
      value: 1
    - name: B_0x2
      description: FMC_CLK period = 3  HCLK periods
      value: 2
    - name: B_0xF
      description: FMC_CLK period = 16  HCLK periods (default value after reset)
      value: 15
  - name: DATLAT
    description: "(see note below bit descriptions): Data latency for synchronous\
      \ memory\nFor synchronous access with read/write Burst mode enabled (BURSTEN\
      \ / CBURSTRW bits set), defines the number of memory clock cycles (+2) to issue\
      \ to the memory before reading/writing the first data:\nThis timing parameter\
      \ is not expressed in HCLK periods, but in FMC_CLK periods.\nFor asynchronous\
      \ access, this value is don't care."
    bitOffset: 24
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Data latency of 2 CLK clock cycles for first burst access
      value: 0
    - name: B_0xF
      description: Data latency of 17 CLK clock cycles for first burst access (default
        value after reset)
      value: 15
  - name: ACCMOD
    description: "Access mode\nSpecifies the asynchronous access modes as shown in\
      \ the timing diagrams. These bits are taken into account only when the EXTMOD\
      \ bit in the FMC_BCRx register is 1."
    bitOffset: 28
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Access mode A
      value: 0
    - name: B_0x1
      description: Access mode B
      value: 1
    - name: B_0x2
      description: Access mode C
      value: 2
    - name: B_0x3
      description: Access mode D
      value: 3
  - name: DATAHLD
    description: "Data hold phase duration \nThese bits are written by software to\
      \ define the duration of the data hold phase in HCLK cycles (refer to Figure\
      \ 21 to Figure 33), used in asynchronous accesses:\nFor read accesses\nFor write\
      \ accesses"
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DATAHLD phase duration = 1  HCLK clock cycle (default)
      value: 0
    - name: B_0x1
      description: DATAHLD phase duration = 2  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: DATAHLD phase duration = 3  HCLK clock cycle
      value: 2
    - name: B_0x3
      description: DATAHLD phase duration = 4  HCLK clock cycle
      value: 3
- name: FMC_BCR2
  displayName: FMC_BCR2
  description: SRAM/NOR-Flash chip-select control register for bank 2
  addressOffset: 8
  size: 32
  resetValue: 12498
  resetMask: 4294967295
  fields:
  - name: MBKEN
    description: "Memory bank enable bit\nEnables the memory bank. After reset Bank1\
      \ is enabled, all others are disabled. Accessing a disabled bank causes an ERROR\
      \ on AHB bus."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Corresponding memory bank is disabled.
      value: 0
    - name: B_0x1
      description: Corresponding memory bank is enabled.
      value: 1
  - name: MUXEN
    description: "Address/data multiplexing enable bit\nWhen this bit is set, the\
      \ address and data values are multiplexed on the data bus, valid only with NOR\
      \ and PSRAM memories:"
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Address/data non multiplexed
      value: 0
    - name: B_0x1
      description: Address/data multiplexed on databus (default after reset)
      value: 1
  - name: MTYP
    description: "Memory type\nDefines the type of external memory attached to the\
      \ corresponding memory bank."
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM/FRAM (default after reset for Bank 2...4)
      value: 0
    - name: B_0x1
      description: PSRAM (CRAM) / FRAM
      value: 1
    - name: B_0x2
      description: NOR Flash/OneNAND Flash (default after reset for Bank 1)
      value: 2
  - name: MWID
    description: "Memory data bus width\nDefines the external memory device width,\
      \ valid for all type of memories."
    bitOffset: 4
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 8 bits
      value: 0
  - name: FACCEN
    description: "Flash access enable\nEnables NOR Flash memory access operations."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Corresponding NOR Flash memory access is disabled.
      value: 0
    - name: B_0x1
      description: Corresponding NOR Flash memory access is enabled (default after
        reset).
      value: 1
  - name: BURSTEN
    description: "Burst enable bit\nThis bit enables/disables synchronous accesses\
      \ during read operations. It is valid only for synchronous memories operating\
      \ in Burst mode."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Burst mode disabled (default after reset). Read accesses are performed
        in Asynchronous mode.
      value: 0
    - name: B_0x1
      description: Burst mode enable. Read accesses are performed in Synchronous mode.
      value: 1
  - name: WAITPOL
    description: "Wait signal polarity bit\nDefines the polarity of the wait signal\
      \ from memory used for either in Synchronous or Asynchronous mode."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT active low (default after reset)
      value: 0
    - name: B_0x1
      description: NWAIT active high
      value: 1
  - name: WAITCFG
    description: "Wait timing configuration\nThe NWAIT signal indicates whether the\
      \ data from the memory are valid or if a wait state must be inserted when accessing\
      \ the memory in Synchronous mode. This configuration bit determines if NWAIT\
      \ is asserted by the memory one clock cycle before the wait state or during\
      \ the wait state:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT signal is active one data cycle before wait state (default
        after reset).
      value: 0
    - name: B_0x1
      description: NWAIT signal is active during wait state (not used for PSRAM).
      value: 1
  - name: WREN
    description: "Write enable bit\nThis bit indicates whether write operations are\
      \ enabled/disabled in the bank by the FMC."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write operations are disabled in the bank by the FMC, an AHB error
        is reported.
      value: 0
    - name: B_0x1
      description: Write operations are enabled for the bank by the FMC (default after
        reset).
      value: 1
  - name: WAITEN
    description: "Wait enable bit\nThis bit enables/disables wait-state insertion\
      \ via the NWAIT signal when accessing the memory in Synchronous mode."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT signal is disabled (its level not taken into account, no
        wait state inserted after the programmed Flash latency period).
      value: 0
    - name: B_0x1
      description: NWAIT signal is enabled (its level is taken into account after
        the programmed latency period to insert wait states if asserted) (default
        after reset).
      value: 1
  - name: EXTMOD
    description: "Extended mode enable\nThis bit enables the FMC to program the write\
      \ timings for non multiplexed asynchronous accesses inside the FMC_BWTR register,\
      \ thus resulting in different timings for read and write operations.\nNote:\
      \ When the Extended mode is disabled, the FMC can operate in mode 1 or mode\
      \ 2 as follows:\nMode 1 is the default mode when the SRAM/PSRAM memory type\
      \ is selected (MTYP = 0x0 or 0x01)\nMode 2 is the default mode when the NOR\
      \ memory type is selected (MTYP = 0x10)."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: values inside FMC_BWTR register are not taken into account (default
        after reset)
      value: 0
    - name: B_0x1
      description: values inside FMC_BWTR register are taken into account
      value: 1
  - name: ASYNCWAIT
    description: "Wait signal during asynchronous transfers\nThis bit enables/disables\
      \ the FMC to use the wait signal even during an asynchronous protocol."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT signal is not taken in to account when running an asynchronous
        protocol (default after reset).
      value: 0
    - name: B_0x1
      description: NWAIT signal is taken in to account when running an asynchronous
        protocol.
      value: 1
  - name: CPSIZE
    description: "CRAM page size\nThese are used for CellularRAM 1.5 which does not\
      \ allow burst access to cross the address boundaries between pages. When these\
      \ bits are configured, the FMC controller splits automatically the burst access\
      \ when the memory page size is reached (refer to memory datasheet for page size).\n\
      Others: reserved"
    bitOffset: 16
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No burst split when crossing page boundary (default after reset)
      value: 0
    - name: B_0x1
      description: 128 bytes
      value: 1
    - name: B_0x2
      description: 256 bytes
      value: 2
    - name: B_0x3
      description: 512 bytes
      value: 3
    - name: B_0x4
      description: 1024 bytes
      value: 4
  - name: CBURSTRW
    description: "Write burst enable\nFor PSRAM (CRAM) operating in Burst mode, the\
      \ bit enables synchronous accesses during write operations. The enable bit for\
      \ synchronous read accesses is the BURSTEN bit in the FMC_BCRx register."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write operations are always performed in Asynchronous mode.
      value: 0
    - name: B_0x1
      description: Write operations are performed in Synchronous mode.
      value: 1
  - name: CCLKEN
    description: "Continuous clock enable\nThis bit enables the FMC_CLK clock output\
      \ to external memory devices.\nNote: The CCLKEN bit of the FMC_BCR2..4 registers\
      \ is don't care. It is only enabled through the FMC_BCR1 register. Bank 1 must\
      \ be configured in Synchronous mode to generate the FMC_CLK continuous clock.\n\
      Note: If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value\
      \ in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is don't care.\nNote: If the\
      \ Synchronous mode is used and CCLKEN bit is set, the synchronous memories connected\
      \ to other banks than Bank 1 are clocked by the same clock (the CLKDIV value\
      \ in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)"
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The FMC_CLK is only generated during the synchronous memory access
        (read/write transaction). The FMC_CLK clock ratio is specified by the programmed
        CLKDIV value in the FMC_BCRx register (default after reset).
      value: 0
    - name: B_0x1
      description: The FMC_CLK is generated continuously during asynchronous and synchronous
        access. The FMC_CLK clock is activated when the CCLKEN is set.
      value: 1
  - name: WFDIS
    description: "Write FIFO disable\nThis bit disables the Write FIFO used by the\
      \ FMC controller.\nNote: The WFDIS bit of the FMC_BCR2..4 registers is don't\
      \ care. It is only enabled through the FMC_BCR1 register."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write FIFO enabled (Default after reset)
      value: 0
    - name: B_0x1
      description: Write FIFO disabled
      value: 1
  - name: NBLSET
    description: "Byte lane (NBL) setup\nThese bits configure the NBL setup timing\
      \ from NBLx low to chip select NEx low."
    bitOffset: 22
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NBL setup time is 0 AHB clock cycle
      value: 0
    - name: B_0x1
      description: NBL setup time is 1 AHB clock cycle
      value: 1
    - name: B_0x2
      description: NBL setup time is 2 AHB clock cycles
      value: 2
    - name: B_0x3
      description: NBL setup time is 3 AHB clock cycles
      value: 3
  - name: FMCEN
    description: "FMC controller enable\nThis bit enables or disables the FMC controller.\n\
      Note: The FMCEN bit of the FMC_BCR2..4 registers is don't care. It is only enabled\
      \ through the FMC_BCR1 register."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable the FMC controller
      value: 0
    - name: B_0x1
      description: Enable the FMC controller
      value: 1
- name: FMC_BTR2
  displayName: FMC_BTR2
  description: SRAM/NOR-Flash chip-select timing register for bank 2
  addressOffset: 12
  size: 32
  resetValue: 268435455
  resetMask: 4294967295
  fields:
  - name: ADDSET
    description: "Address setup phase duration\nThese bits are written by software\
      \ to define the duration of the address setup phase (refer to Figure 21 to Figure\
      \ 33), used in SRAMs, ROMs, asynchronous NOR Flash and PSRAM:\n...\nFor each\
      \ access mode address setup phase duration, refer to the respective figure (Figure\
      \ 21 to Figure 33).\nNote: In synchronous accesses, this value is don't care.\n\
      Note: In Muxed mode or mode D, the minimum value for ADDSET is 1.\nNote: In\
      \ mode 1 and PSRAM memory, the minimum value for ADDSET is 1."
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADDSET phase duration = 0  HCLK clock cycle
      value: 0
    - name: B_0xF
      description: ADDSET phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: ADDHLD
    description: "Address-hold phase duration\nThese bits are written by software\
      \ to define the duration of the address hold phase (refer to Figure 21 to Figure\
      \ 33), used in mode D or multiplexed accesses:\n...\nFor each access mode address-hold\
      \ phase duration, refer to the respective figure (Figure 21 to Figure 33).\n\
      Note: In synchronous accesses, this value is not used, the address hold phase\
      \ is always 1 memory clock period duration."
    bitOffset: 4
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: ADDHLD phase duration =1  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: ADDHLD phase duration = 2  HCLK clock cycle
      value: 2
    - name: B_0xF
      description: ADDHLD phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: DATAST
    description: "Data-phase duration\nThese bits are written by software to define\
      \ the duration of the data phase (refer to Figure 21 to Figure 33), used in\
      \ asynchronous accesses:\n...\nFor each memory type and access mode data-phase\
      \ duration, refer to the respective figure (Figure 21 to Figure 33).\nExample:\
      \ Mode 1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 HCLK clock\
      \ cycles.\nNote: In synchronous accesses, this value is don't care."
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: DATAST phase duration = 1  HCLK clock cycles
      value: 1
    - name: B_0x2
      description: DATAST phase duration = 2  HCLK clock cycles
      value: 2
    - name: B_0xFF
      description: DATAST phase duration = 255  HCLK clock cycles (default value after
        reset)
      value: 255
  - name: BUSTURN
    description: "Bus turnaround phase duration\nThese bits are written by software\
      \ to add a delay at the end of current read or write transaction to next transaction\
      \ on the same bank.\nThis delay allows to match the minimum time between consecutive\
      \ transactions (t  EHEL  from NEx high to NEx low) and the maximum time needed\
      \ by the memory to free the data bus after a read access (t  EHQZ , chip enable\
      \ high to output Hi-Z). This delay is recommended for mode D and muxed mode.\
      \ For non-muxed memory, the bus turnaround delay can be set to minimum value.\n\
      (BUSTURN + 1)HCLK period greater than or equal max(t  EHEL  min, t  EHQZ  max)\
      \ \nFor FRAM memories, the bus turnaround delay should be configured to match\
      \ the minimum tPC (precharge time) timings. The bus turnaround delay is inserted\
      \ between any consecutive transactions on the same bank (read/read, write/write,\
      \ read/write and write/read) to match the tPC memory timing. The chip select\
      \ is toggling between any consecutive accesses.\n(BUSTURN + 1)HCLK period greater\
      \ than or equal t  PC  min\n..."
    bitOffset: 16
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: BUSTURN phase duration = 1 HCLK clock cycle added
      value: 0
    - name: B_0xF
      description: BUSTURN phase duration = 16 x HCLK clock cycles added (default
        value after reset)
      value: 15
  - name: CLKDIV
    description: "Clock divide ratio (for FMC_CLK signal)\nDefines the period of FMC_CLK\
      \ clock output signal, expressed in number of HCLK cycles:\nIn asynchronous\
      \ NOR Flash, SRAM or PSRAM accesses, this value is don't care.\nNote: Refer\
      \ to Section 5.6.5: Synchronous transactions for FMC_CLK divider ratio formula)"
    bitOffset: 20
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FMC_CLK period= 1x HCLK period
      value: 0
    - name: B_0x1
      description: FMC_CLK period = 2  HCLK periods
      value: 1
    - name: B_0x2
      description: FMC_CLK period = 3  HCLK periods
      value: 2
    - name: B_0xF
      description: FMC_CLK period = 16  HCLK periods (default value after reset)
      value: 15
  - name: DATLAT
    description: "(see note below bit descriptions): Data latency for synchronous\
      \ memory\nFor synchronous access with read/write Burst mode enabled (BURSTEN\
      \ / CBURSTRW bits set), defines the number of memory clock cycles (+2) to issue\
      \ to the memory before reading/writing the first data:\nThis timing parameter\
      \ is not expressed in HCLK periods, but in FMC_CLK periods.\nFor asynchronous\
      \ access, this value is don't care."
    bitOffset: 24
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Data latency of 2 CLK clock cycles for first burst access
      value: 0
    - name: B_0xF
      description: Data latency of 17 CLK clock cycles for first burst access (default
        value after reset)
      value: 15
  - name: ACCMOD
    description: "Access mode\nSpecifies the asynchronous access modes as shown in\
      \ the timing diagrams. These bits are taken into account only when the EXTMOD\
      \ bit in the FMC_BCRx register is 1."
    bitOffset: 28
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Access mode A
      value: 0
    - name: B_0x1
      description: Access mode B
      value: 1
    - name: B_0x2
      description: Access mode C
      value: 2
    - name: B_0x3
      description: Access mode D
      value: 3
  - name: DATAHLD
    description: "Data hold phase duration \nThese bits are written by software to\
      \ define the duration of the data hold phase in HCLK cycles (refer to Figure\
      \ 21 to Figure 33), used in asynchronous accesses:\nFor read accesses\nFor write\
      \ accesses"
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DATAHLD phase duration = 1  HCLK clock cycle (default)
      value: 0
    - name: B_0x1
      description: DATAHLD phase duration = 2  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: DATAHLD phase duration = 3  HCLK clock cycle
      value: 2
    - name: B_0x3
      description: DATAHLD phase duration = 4  HCLK clock cycle
      value: 3
- name: FMC_BCR3
  displayName: FMC_BCR3
  description: SRAM/NOR-Flash chip-select control register for bank 3
  addressOffset: 16
  size: 32
  resetValue: 12498
  resetMask: 4294967295
  fields:
  - name: MBKEN
    description: "Memory bank enable bit\nEnables the memory bank. After reset Bank1\
      \ is enabled, all others are disabled. Accessing a disabled bank causes an ERROR\
      \ on AHB bus."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Corresponding memory bank is disabled.
      value: 0
    - name: B_0x1
      description: Corresponding memory bank is enabled.
      value: 1
  - name: MUXEN
    description: "Address/data multiplexing enable bit\nWhen this bit is set, the\
      \ address and data values are multiplexed on the data bus, valid only with NOR\
      \ and PSRAM memories:"
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Address/data non multiplexed
      value: 0
    - name: B_0x1
      description: Address/data multiplexed on databus (default after reset)
      value: 1
  - name: MTYP
    description: "Memory type\nDefines the type of external memory attached to the\
      \ corresponding memory bank."
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM/FRAM (default after reset for Bank 2...4)
      value: 0
    - name: B_0x1
      description: PSRAM (CRAM) / FRAM
      value: 1
    - name: B_0x2
      description: NOR Flash/OneNAND Flash (default after reset for Bank 1)
      value: 2
  - name: MWID
    description: "Memory data bus width\nDefines the external memory device width,\
      \ valid for all type of memories."
    bitOffset: 4
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 8 bits
      value: 0
    - name: B_0x1
      description: 16 bits (default after reset)
      value: 1
  - name: FACCEN
    description: "Flash access enable\nEnables NOR Flash memory access operations."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Corresponding NOR Flash memory access is disabled.
      value: 0
    - name: B_0x1
      description: Corresponding NOR Flash memory access is enabled (default after
        reset).
      value: 1
  - name: BURSTEN
    description: "Burst enable bit\nThis bit enables/disables synchronous accesses\
      \ during read operations. It is valid only for synchronous memories operating\
      \ in Burst mode."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Burst mode disabled (default after reset). Read accesses are performed
        in Asynchronous mode.
      value: 0
    - name: B_0x1
      description: Burst mode enable. Read accesses are performed in Synchronous mode.
      value: 1
  - name: WAITPOL
    description: "Wait signal polarity bit\nDefines the polarity of the wait signal\
      \ from memory used for either in Synchronous or Asynchronous mode."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT active low (default after reset)
      value: 0
    - name: B_0x1
      description: NWAIT active high
      value: 1
  - name: WAITCFG
    description: "Wait timing configuration\nThe NWAIT signal indicates whether the\
      \ data from the memory are valid or if a wait state must be inserted when accessing\
      \ the memory in Synchronous mode. This configuration bit determines if NWAIT\
      \ is asserted by the memory one clock cycle before the wait state or during\
      \ the wait state:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT signal is active one data cycle before wait state (default
        after reset).
      value: 0
    - name: B_0x1
      description: NWAIT signal is active during wait state (not used for PSRAM).
      value: 1
  - name: WREN
    description: "Write enable bit\nThis bit indicates whether write operations are\
      \ enabled/disabled in the bank by the FMC."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write operations are disabled in the bank by the FMC, an AHB error
        is reported.
      value: 0
    - name: B_0x1
      description: Write operations are enabled for the bank by the FMC (default after
        reset).
      value: 1
  - name: WAITEN
    description: "Wait enable bit\nThis bit enables/disables wait-state insertion\
      \ via the NWAIT signal when accessing the memory in Synchronous mode."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT signal is disabled (its level not taken into account, no
        wait state inserted after the programmed Flash latency period).
      value: 0
    - name: B_0x1
      description: NWAIT signal is enabled (its level is taken into account after
        the programmed latency period to insert wait states if asserted) (default
        after reset).
      value: 1
  - name: EXTMOD
    description: "Extended mode enable\nThis bit enables the FMC to program the write\
      \ timings for non multiplexed asynchronous accesses inside the FMC_BWTR register,\
      \ thus resulting in different timings for read and write operations.\nNote:\
      \ When the Extended mode is disabled, the FMC can operate in mode 1 or mode\
      \ 2 as follows:\nMode 1 is the default mode when the SRAM/PSRAM memory type\
      \ is selected (MTYP = 0x0 or 0x01)\nMode 2 is the default mode when the NOR\
      \ memory type is selected (MTYP = 0x10)."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: values inside FMC_BWTR register are not taken into account (default
        after reset)
      value: 0
    - name: B_0x1
      description: values inside FMC_BWTR register are taken into account
      value: 1
  - name: ASYNCWAIT
    description: "Wait signal during asynchronous transfers\nThis bit enables/disables\
      \ the FMC to use the wait signal even during an asynchronous protocol."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT signal is not taken in to account when running an asynchronous
        protocol (default after reset).
      value: 0
    - name: B_0x1
      description: NWAIT signal is taken in to account when running an asynchronous
        protocol.
      value: 1
  - name: CPSIZE
    description: "CRAM page size\nThese are used for CellularRAM 1.5 which does not\
      \ allow burst access to cross the address boundaries between pages. When these\
      \ bits are configured, the FMC controller splits automatically the burst access\
      \ when the memory page size is reached (refer to memory datasheet for page size).\n\
      Others: reserved"
    bitOffset: 16
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No burst split when crossing page boundary (default after reset)
      value: 0
    - name: B_0x1
      description: 128 bytes
      value: 1
    - name: B_0x2
      description: 256 bytes
      value: 2
    - name: B_0x3
      description: 512 bytes
      value: 3
    - name: B_0x4
      description: 1024 bytes
      value: 4
  - name: CBURSTRW
    description: "Write burst enable\nFor PSRAM (CRAM) operating in Burst mode, the\
      \ bit enables synchronous accesses during write operations. The enable bit for\
      \ synchronous read accesses is the BURSTEN bit in the FMC_BCRx register."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write operations are always performed in Asynchronous mode.
      value: 0
    - name: B_0x1
      description: Write operations are performed in Synchronous mode.
      value: 1
  - name: CCLKEN
    description: "Continuous clock enable\nThis bit enables the FMC_CLK clock output\
      \ to external memory devices.\nNote: The CCLKEN bit of the FMC_BCR2..4 registers\
      \ is don't care. It is only enabled through the FMC_BCR1 register. Bank 1 must\
      \ be configured in Synchronous mode to generate the FMC_CLK continuous clock.\n\
      Note: If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value\
      \ in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is don't care.\nNote: If the\
      \ Synchronous mode is used and CCLKEN bit is set, the synchronous memories connected\
      \ to other banks than Bank 1 are clocked by the same clock (the CLKDIV value\
      \ in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)"
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The FMC_CLK is only generated during the synchronous memory access
        (read/write transaction). The FMC_CLK clock ratio is specified by the programmed
        CLKDIV value in the FMC_BCRx register (default after reset).
      value: 0
    - name: B_0x1
      description: The FMC_CLK is generated continuously during asynchronous and synchronous
        access. The FMC_CLK clock is activated when the CCLKEN is set.
      value: 1
  - name: WFDIS
    description: "Write FIFO disable\nThis bit disables the Write FIFO used by the\
      \ FMC controller.\nNote: The WFDIS bit of the FMC_BCR2..4 registers is don't\
      \ care. It is only enabled through the FMC_BCR1 register."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write FIFO enabled (Default after reset)
      value: 0
    - name: B_0x1
      description: Write FIFO disabled
      value: 1
  - name: NBLSET
    description: "Byte lane (NBL) setup\nThese bits configure the NBL setup timing\
      \ from NBLx low to chip select NEx low."
    bitOffset: 22
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NBL setup time is 0 AHB clock cycle
      value: 0
    - name: B_0x1
      description: NBL setup time is 1 AHB clock cycle
      value: 1
    - name: B_0x2
      description: NBL setup time is 2 AHB clock cycles
      value: 2
    - name: B_0x3
      description: NBL setup time is 3 AHB clock cycles
      value: 3
  - name: FMCEN
    description: "FMC controller enable\nThis bit enables or disables the FMC controller.\n\
      Note: The FMCEN bit of the FMC_BCR2..4 registers is don't care. It is only enabled\
      \ through the FMC_BCR1 register."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable the FMC controller
      value: 0
    - name: B_0x1
      description: Enable the FMC controller
      value: 1
- name: FMC_BTR3
  displayName: FMC_BTR3
  description: SRAM/NOR-Flash chip-select timing register for bank 3
  addressOffset: 20
  size: 32
  resetValue: 268435455
  resetMask: 4294967295
  fields:
  - name: ADDSET
    description: "Address setup phase duration\nThese bits are written by software\
      \ to define the duration of the address setup phase (refer to Figure 21 to Figure\
      \ 33), used in SRAMs, ROMs, asynchronous NOR Flash and PSRAM:\n...\nFor each\
      \ access mode address setup phase duration, refer to the respective figure (Figure\
      \ 21 to Figure 33).\nNote: In synchronous accesses, this value is don't care.\n\
      Note: In Muxed mode or mode D, the minimum value for ADDSET is 1.\nNote: In\
      \ mode 1 and PSRAM memory, the minimum value for ADDSET is 1."
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADDSET phase duration = 0  HCLK clock cycle
      value: 0
    - name: B_0xF
      description: ADDSET phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: ADDHLD
    description: "Address-hold phase duration\nThese bits are written by software\
      \ to define the duration of the address hold phase (refer to Figure 21 to Figure\
      \ 33), used in mode D or multiplexed accesses:\n...\nFor each access mode address-hold\
      \ phase duration, refer to the respective figure (Figure 21 to Figure 33).\n\
      Note: In synchronous accesses, this value is not used, the address hold phase\
      \ is always 1 memory clock period duration."
    bitOffset: 4
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: ADDHLD phase duration =1  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: ADDHLD phase duration = 2  HCLK clock cycle
      value: 2
    - name: B_0xF
      description: ADDHLD phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: DATAST
    description: "Data-phase duration\nThese bits are written by software to define\
      \ the duration of the data phase (refer to Figure 21 to Figure 33), used in\
      \ asynchronous accesses:\n...\nFor each memory type and access mode data-phase\
      \ duration, refer to the respective figure (Figure 21 to Figure 33).\nExample:\
      \ Mode 1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 HCLK clock\
      \ cycles.\nNote: In synchronous accesses, this value is don't care."
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: DATAST phase duration = 1  HCLK clock cycles
      value: 1
    - name: B_0x2
      description: DATAST phase duration = 2  HCLK clock cycles
      value: 2
    - name: B_0xFF
      description: DATAST phase duration = 255  HCLK clock cycles (default value after
        reset)
      value: 255
  - name: BUSTURN
    description: "Bus turnaround phase duration\nThese bits are written by software\
      \ to add a delay at the end of current read or write transaction to next transaction\
      \ on the same bank.\nThis delay allows to match the minimum time between consecutive\
      \ transactions (t  EHEL  from NEx high to NEx low) and the maximum time needed\
      \ by the memory to free the data bus after a read access (t  EHQZ , chip enable\
      \ high to output Hi-Z). This delay is recommended for mode D and muxed mode.\
      \ For non-muxed memory, the bus turnaround delay can be set to minimum value.\n\
      (BUSTURN + 1)HCLK period greater than or equal max(t  EHEL  min, t  EHQZ  max)\
      \ \nFor FRAM memories, the bus turnaround delay should be configured to match\
      \ the minimum tPC (precharge time) timings. The bus turnaround delay is inserted\
      \ between any consecutive transactions on the same bank (read/read, write/write,\
      \ read/write and write/read) to match the tPC memory timing. The chip select\
      \ is toggling between any consecutive accesses.\n(BUSTURN + 1)HCLK period greater\
      \ than or equal t  PC  min\n..."
    bitOffset: 16
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: BUSTURN phase duration = 1 HCLK clock cycle added
      value: 0
    - name: B_0xF
      description: BUSTURN phase duration = 16 x HCLK clock cycles added (default
        value after reset)
      value: 15
  - name: CLKDIV
    description: "Clock divide ratio (for FMC_CLK signal)\nDefines the period of FMC_CLK\
      \ clock output signal, expressed in number of HCLK cycles:\nIn asynchronous\
      \ NOR Flash, SRAM or PSRAM accesses, this value is don't care.\nNote: Refer\
      \ to Section 5.6.5: Synchronous transactions for FMC_CLK divider ratio formula)"
    bitOffset: 20
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FMC_CLK period= 1x HCLK period
      value: 0
    - name: B_0x1
      description: FMC_CLK period = 2  HCLK periods
      value: 1
    - name: B_0x2
      description: FMC_CLK period = 3  HCLK periods
      value: 2
    - name: B_0xF
      description: FMC_CLK period = 16  HCLK periods (default value after reset)
      value: 15
  - name: DATLAT
    description: "(see note below bit descriptions): Data latency for synchronous\
      \ memory\nFor synchronous access with read/write Burst mode enabled (BURSTEN\
      \ / CBURSTRW bits set), defines the number of memory clock cycles (+2) to issue\
      \ to the memory before reading/writing the first data:\nThis timing parameter\
      \ is not expressed in HCLK periods, but in FMC_CLK periods.\nFor asynchronous\
      \ access, this value is don't care."
    bitOffset: 24
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Data latency of 2 CLK clock cycles for first burst access
      value: 0
    - name: B_0xF
      description: Data latency of 17 CLK clock cycles for first burst access (default
        value after reset)
      value: 15
  - name: ACCMOD
    description: "Access mode\nSpecifies the asynchronous access modes as shown in\
      \ the timing diagrams. These bits are taken into account only when the EXTMOD\
      \ bit in the FMC_BCRx register is 1."
    bitOffset: 28
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Access mode A
      value: 0
    - name: B_0x1
      description: Access mode B
      value: 1
    - name: B_0x2
      description: Access mode C
      value: 2
    - name: B_0x3
      description: Access mode D
      value: 3
  - name: DATAHLD
    description: "Data hold phase duration \nThese bits are written by software to\
      \ define the duration of the data hold phase in HCLK cycles (refer to Figure\
      \ 21 to Figure 33), used in asynchronous accesses:\nFor read accesses\nFor write\
      \ accesses"
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DATAHLD phase duration = 1  HCLK clock cycle (default)
      value: 0
    - name: B_0x1
      description: DATAHLD phase duration = 2  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: DATAHLD phase duration = 3  HCLK clock cycle
      value: 2
    - name: B_0x3
      description: DATAHLD phase duration = 4  HCLK clock cycle
      value: 3
- name: FMC_BCR4
  displayName: FMC_BCR4
  description: SRAM/NOR-Flash chip-select control register for bank 4
  addressOffset: 24
  size: 32
  resetValue: 12498
  resetMask: 4294967295
  fields:
  - name: MBKEN
    description: "Memory bank enable bit\nEnables the memory bank. After reset Bank1\
      \ is enabled, all others are disabled. Accessing a disabled bank causes an ERROR\
      \ on AHB bus."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Corresponding memory bank is disabled.
      value: 0
    - name: B_0x1
      description: Corresponding memory bank is enabled.
      value: 1
  - name: MUXEN
    description: "Address/data multiplexing enable bit\nWhen this bit is set, the\
      \ address and data values are multiplexed on the data bus, valid only with NOR\
      \ and PSRAM memories:"
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Address/data non multiplexed
      value: 0
    - name: B_0x1
      description: Address/data multiplexed on databus (default after reset)
      value: 1
  - name: MTYP
    description: "Memory type\nDefines the type of external memory attached to the\
      \ corresponding memory bank."
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SRAM/FRAM (default after reset for Bank 2...4)
      value: 0
    - name: B_0x1
      description: PSRAM (CRAM) / FRAM
      value: 1
    - name: B_0x2
      description: NOR Flash/OneNAND Flash (default after reset for Bank 1)
      value: 2
  - name: MWID
    description: "Memory data bus width\nDefines the external memory device width,\
      \ valid for all type of memories."
    bitOffset: 4
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 8 bits
      value: 0
    - name: B_0x1
      description: 16 bits (default after reset)
      value: 1
  - name: FACCEN
    description: "Flash access enable\nEnables NOR Flash memory access operations."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Corresponding NOR Flash memory access is disabled.
      value: 0
    - name: B_0x1
      description: Corresponding NOR Flash memory access is enabled (default after
        reset).
      value: 1
  - name: BURSTEN
    description: "Burst enable bit\nThis bit enables/disables synchronous accesses\
      \ during read operations. It is valid only for synchronous memories operating\
      \ in Burst mode."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Burst mode disabled (default after reset). Read accesses are performed
        in Asynchronous mode.
      value: 0
    - name: B_0x1
      description: Burst mode enable. Read accesses are performed in Synchronous mode.
      value: 1
  - name: WAITPOL
    description: "Wait signal polarity bit\nDefines the polarity of the wait signal\
      \ from memory used for either in Synchronous or Asynchronous mode."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT active low (default after reset)
      value: 0
    - name: B_0x1
      description: NWAIT active high
      value: 1
  - name: WAITCFG
    description: "Wait timing configuration\nThe NWAIT signal indicates whether the\
      \ data from the memory are valid or if a wait state must be inserted when accessing\
      \ the memory in Synchronous mode. This configuration bit determines if NWAIT\
      \ is asserted by the memory one clock cycle before the wait state or during\
      \ the wait state:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT signal is active one data cycle before wait state (default
        after reset).
      value: 0
    - name: B_0x1
      description: NWAIT signal is active during wait state (not used for PSRAM).
      value: 1
  - name: WREN
    description: "Write enable bit\nThis bit indicates whether write operations are\
      \ enabled/disabled in the bank by the FMC."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write operations are disabled in the bank by the FMC, an AHB error
        is reported.
      value: 0
    - name: B_0x1
      description: Write operations are enabled for the bank by the FMC (default after
        reset).
      value: 1
  - name: WAITEN
    description: "Wait enable bit\nThis bit enables/disables wait-state insertion\
      \ via the NWAIT signal when accessing the memory in Synchronous mode."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT signal is disabled (its level not taken into account, no
        wait state inserted after the programmed Flash latency period).
      value: 0
    - name: B_0x1
      description: NWAIT signal is enabled (its level is taken into account after
        the programmed latency period to insert wait states if asserted) (default
        after reset).
      value: 1
  - name: EXTMOD
    description: "Extended mode enable\nThis bit enables the FMC to program the write\
      \ timings for non multiplexed asynchronous accesses inside the FMC_BWTR register,\
      \ thus resulting in different timings for read and write operations.\nNote:\
      \ When the Extended mode is disabled, the FMC can operate in mode 1 or mode\
      \ 2 as follows:\nMode 1 is the default mode when the SRAM/PSRAM memory type\
      \ is selected (MTYP = 0x0 or 0x01)\nMode 2 is the default mode when the NOR\
      \ memory type is selected (MTYP = 0x10)."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: values inside FMC_BWTR register are not taken into account (default
        after reset)
      value: 0
    - name: B_0x1
      description: values inside FMC_BWTR register are taken into account
      value: 1
  - name: ASYNCWAIT
    description: "Wait signal during asynchronous transfers\nThis bit enables/disables\
      \ the FMC to use the wait signal even during an asynchronous protocol."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NWAIT signal is not taken in to account when running an asynchronous
        protocol (default after reset).
      value: 0
    - name: B_0x1
      description: NWAIT signal is taken in to account when running an asynchronous
        protocol.
      value: 1
  - name: CPSIZE
    description: "CRAM page size\nThese are used for CellularRAM 1.5 which does not\
      \ allow burst access to cross the address boundaries between pages. When these\
      \ bits are configured, the FMC controller splits automatically the burst access\
      \ when the memory page size is reached (refer to memory datasheet for page size).\n\
      Others: reserved"
    bitOffset: 16
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No burst split when crossing page boundary (default after reset)
      value: 0
    - name: B_0x1
      description: 128 bytes
      value: 1
    - name: B_0x2
      description: 256 bytes
      value: 2
    - name: B_0x3
      description: 512 bytes
      value: 3
    - name: B_0x4
      description: 1024 bytes
      value: 4
  - name: CBURSTRW
    description: "Write burst enable\nFor PSRAM (CRAM) operating in Burst mode, the\
      \ bit enables synchronous accesses during write operations. The enable bit for\
      \ synchronous read accesses is the BURSTEN bit in the FMC_BCRx register."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write operations are always performed in Asynchronous mode.
      value: 0
    - name: B_0x1
      description: Write operations are performed in Synchronous mode.
      value: 1
  - name: CCLKEN
    description: "Continuous clock enable\nThis bit enables the FMC_CLK clock output\
      \ to external memory devices.\nNote: The CCLKEN bit of the FMC_BCR2..4 registers\
      \ is don't care. It is only enabled through the FMC_BCR1 register. Bank 1 must\
      \ be configured in Synchronous mode to generate the FMC_CLK continuous clock.\n\
      Note: If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value\
      \ in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is don't care.\nNote: If the\
      \ Synchronous mode is used and CCLKEN bit is set, the synchronous memories connected\
      \ to other banks than Bank 1 are clocked by the same clock (the CLKDIV value\
      \ in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)"
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The FMC_CLK is only generated during the synchronous memory access
        (read/write transaction). The FMC_CLK clock ratio is specified by the programmed
        CLKDIV value in the FMC_BCRx register (default after reset).
      value: 0
    - name: B_0x1
      description: The FMC_CLK is generated continuously during asynchronous and synchronous
        access. The FMC_CLK clock is activated when the CCLKEN is set.
      value: 1
  - name: WFDIS
    description: "Write FIFO disable\nThis bit disables the Write FIFO used by the\
      \ FMC controller.\nNote: The WFDIS bit of the FMC_BCR2..4 registers is don't\
      \ care. It is only enabled through the FMC_BCR1 register."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write FIFO enabled (Default after reset)
      value: 0
    - name: B_0x1
      description: Write FIFO disabled
      value: 1
  - name: NBLSET
    description: "Byte lane (NBL) setup\nThese bits configure the NBL setup timing\
      \ from NBLx low to chip select NEx low."
    bitOffset: 22
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: NBL setup time is 0 AHB clock cycle
      value: 0
    - name: B_0x1
      description: NBL setup time is 1 AHB clock cycle
      value: 1
    - name: B_0x2
      description: NBL setup time is 2 AHB clock cycles
      value: 2
    - name: B_0x3
      description: NBL setup time is 3 AHB clock cycles
      value: 3
  - name: FMCEN
    description: "FMC controller enable\nThis bit enables or disables the FMC controller.\n\
      Note: The FMCEN bit of the FMC_BCR2..4 registers is don't care. It is only enabled\
      \ through the FMC_BCR1 register."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable the FMC controller
      value: 0
    - name: B_0x1
      description: Enable the FMC controller
      value: 1
- name: FMC_BTR4
  displayName: FMC_BTR4
  description: SRAM/NOR-Flash chip-select timing register for bank 4
  addressOffset: 28
  size: 32
  resetValue: 268435455
  resetMask: 4294967295
  fields:
  - name: ADDSET
    description: "Address setup phase duration\nThese bits are written by software\
      \ to define the duration of the address setup phase (refer to Figure 21 to Figure\
      \ 33), used in SRAMs, ROMs, asynchronous NOR Flash and PSRAM:\n...\nFor each\
      \ access mode address setup phase duration, refer to the respective figure (Figure\
      \ 21 to Figure 33).\nNote: In synchronous accesses, this value is don't care.\n\
      Note: In Muxed mode or mode D, the minimum value for ADDSET is 1.\nNote: In\
      \ mode 1 and PSRAM memory, the minimum value for ADDSET is 1."
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADDSET phase duration = 0  HCLK clock cycle
      value: 0
    - name: B_0xF
      description: ADDSET phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: ADDHLD
    description: "Address-hold phase duration\nThese bits are written by software\
      \ to define the duration of the address hold phase (refer to Figure 21 to Figure\
      \ 33), used in mode D or multiplexed accesses:\n...\nFor each access mode address-hold\
      \ phase duration, refer to the respective figure (Figure 21 to Figure 33).\n\
      Note: In synchronous accesses, this value is not used, the address hold phase\
      \ is always 1 memory clock period duration."
    bitOffset: 4
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: ADDHLD phase duration =1  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: ADDHLD phase duration = 2  HCLK clock cycle
      value: 2
    - name: B_0xF
      description: ADDHLD phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: DATAST
    description: "Data-phase duration\nThese bits are written by software to define\
      \ the duration of the data phase (refer to Figure 21 to Figure 33), used in\
      \ asynchronous accesses:\n...\nFor each memory type and access mode data-phase\
      \ duration, refer to the respective figure (Figure 21 to Figure 33).\nExample:\
      \ Mode 1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 HCLK clock\
      \ cycles.\nNote: In synchronous accesses, this value is don't care."
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: DATAST phase duration = 1  HCLK clock cycles
      value: 1
    - name: B_0x2
      description: DATAST phase duration = 2  HCLK clock cycles
      value: 2
    - name: B_0xFF
      description: DATAST phase duration = 255  HCLK clock cycles (default value after
        reset)
      value: 255
  - name: BUSTURN
    description: "Bus turnaround phase duration\nThese bits are written by software\
      \ to add a delay at the end of current read or write transaction to next transaction\
      \ on the same bank.\nThis delay allows to match the minimum time between consecutive\
      \ transactions (t  EHEL  from NEx high to NEx low) and the maximum time needed\
      \ by the memory to free the data bus after a read access (t  EHQZ , chip enable\
      \ high to output Hi-Z). This delay is recommended for mode D and muxed mode.\
      \ For non-muxed memory, the bus turnaround delay can be set to minimum value.\n\
      (BUSTURN + 1)HCLK period greater than or equal max(t  EHEL  min, t  EHQZ  max)\
      \ \nFor FRAM memories, the bus turnaround delay should be configured to match\
      \ the minimum tPC (precharge time) timings. The bus turnaround delay is inserted\
      \ between any consecutive transactions on the same bank (read/read, write/write,\
      \ read/write and write/read) to match the tPC memory timing. The chip select\
      \ is toggling between any consecutive accesses.\n(BUSTURN + 1)HCLK period greater\
      \ than or equal t  PC  min\n..."
    bitOffset: 16
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: BUSTURN phase duration = 1 HCLK clock cycle added
      value: 0
    - name: B_0xF
      description: BUSTURN phase duration = 16 x HCLK clock cycles added (default
        value after reset)
      value: 15
  - name: CLKDIV
    description: "Clock divide ratio (for FMC_CLK signal)\nDefines the period of FMC_CLK\
      \ clock output signal, expressed in number of HCLK cycles:\nIn asynchronous\
      \ NOR Flash, SRAM or PSRAM accesses, this value is don't care.\nNote: Refer\
      \ to Section 5.6.5: Synchronous transactions for FMC_CLK divider ratio formula)"
    bitOffset: 20
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FMC_CLK period= 1x HCLK period
      value: 0
    - name: B_0x1
      description: FMC_CLK period = 2  HCLK periods
      value: 1
    - name: B_0x2
      description: FMC_CLK period = 3  HCLK periods
      value: 2
    - name: B_0xF
      description: FMC_CLK period = 16  HCLK periods (default value after reset)
      value: 15
  - name: DATLAT
    description: "(see note below bit descriptions): Data latency for synchronous\
      \ memory\nFor synchronous access with read/write Burst mode enabled (BURSTEN\
      \ / CBURSTRW bits set), defines the number of memory clock cycles (+2) to issue\
      \ to the memory before reading/writing the first data:\nThis timing parameter\
      \ is not expressed in HCLK periods, but in FMC_CLK periods.\nFor asynchronous\
      \ access, this value is don't care."
    bitOffset: 24
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Data latency of 2 CLK clock cycles for first burst access
      value: 0
    - name: B_0xF
      description: Data latency of 17 CLK clock cycles for first burst access (default
        value after reset)
      value: 15
  - name: ACCMOD
    description: "Access mode\nSpecifies the asynchronous access modes as shown in\
      \ the timing diagrams. These bits are taken into account only when the EXTMOD\
      \ bit in the FMC_BCRx register is 1."
    bitOffset: 28
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Access mode A
      value: 0
    - name: B_0x1
      description: Access mode B
      value: 1
    - name: B_0x2
      description: Access mode C
      value: 2
    - name: B_0x3
      description: Access mode D
      value: 3
  - name: DATAHLD
    description: "Data hold phase duration \nThese bits are written by software to\
      \ define the duration of the data hold phase in HCLK cycles (refer to Figure\
      \ 21 to Figure 33), used in asynchronous accesses:\nFor read accesses\nFor write\
      \ accesses"
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DATAHLD phase duration = 1  HCLK clock cycle (default)
      value: 0
    - name: B_0x1
      description: DATAHLD phase duration = 2  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: DATAHLD phase duration = 3  HCLK clock cycle
      value: 2
    - name: B_0x3
      description: DATAHLD phase duration = 4  HCLK clock cycle
      value: 3
- name: FMC_PCSCNTR
  displayName: FMC_PCSCNTR
  description: PSRAM chip select counter register
  addressOffset: 32
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CSCOUNT
    description: "Chip select counter.\nThese bits are written by software to define\
      \ the maximum chip select low pulse duration. It is expressed in FMC_CLK cycles\
      \ for synchronous accesses and in HCLK cycles for asynchronous accesses. \n\
      The counter is disabled if the programmed value is 0."
    bitOffset: 0
    bitWidth: 16
    access: read-write
  - name: CNTB1EN
    description: "Counter Bank 1 enable \nThis bit enables the chip select counter\
      \ for PSRAM/NOR Bank 1."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Counter disabled for Bank 1
      value: 0
    - name: B_0x1
      description: Counter enabled for Bank 1
      value: 1
  - name: CNTB2EN
    description: "Counter Bank 2 enable \nThis bit enables the chip select counter\
      \ for PSRAM/NOR Bank 2."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Counter disabled for Bank 2
      value: 0
    - name: B_0x1
      description: Counter enabled for Bank 2
      value: 1
  - name: CNTB3EN
    description: "Counter Bank 3 enable \nThis bit enables the chip select counter\
      \ for PSRAM/NOR Bank 3."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Counter disabled for Bank 3.
      value: 0
    - name: B_0x1
      description: Counter enabled for Bank 3
      value: 1
  - name: CNTB4EN
    description: "Counter Bank 4 enable \nThis bit enables the chip select counter\
      \ for PSRAM/NOR Bank 4."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Counter disabled for Bank 4
      value: 0
    - name: B_0x1
      description: Counter enabled for Bank 4
      value: 1
- name: FMC_PCR
  displayName: FMC_PCR
  description: NAND Flash control registers
  addressOffset: 128
  size: 32
  resetValue: 24
  resetMask: 4294967295
  fields:
  - name: PWAITEN
    description: "Wait feature enable bit\nEnables the Wait feature for the NAND Flash\
      \ memory bank:"
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: disabled
      value: 0
    - name: B_0x1
      description: enabled
      value: 1
  - name: PBKEN
    description: "NAND Flash memory bank enable bit\nEnables the memory bank. Accessing\
      \ a disabled memory bank causes an ERROR on AHB bus"
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Corresponding memory bank is disabled (default after reset)
      value: 0
    - name: B_0x1
      description: Corresponding memory bank is enabled
      value: 1
  - name: PTYP
    description: "Memory type\nDefines the type of device attached to the corresponding\
      \ memory bank:"
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Reserved, must be kept at reset value
      value: 0
    - name: B_0x1
      description: NAND Flash (default after reset)
      value: 1
  - name: PWID
    description: "Data bus width\nDefines the external memory device width."
    bitOffset: 4
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 8 bits
      value: 0
    - name: B_0x1
      description: 16 bits (default after reset).
      value: 1
    - name: B_0x2
      description: reserved.
      value: 2
    - name: B_0x3
      description: reserved.
      value: 3
  - name: ECCEN
    description: ECC computation logic enable bit
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ECC logic is disabled and reset (default after reset),
      value: 0
    - name: B_0x1
      description: ECC logic is enabled.
      value: 1
  - name: TCLR
    description: "CLE to RE delay\nSets time from CLE low to RE low in number of AHB\
      \ clock cycles (HCLK).\nTime is t_clr = (TCLR + SET + 2)  THCLK where THCLK\
      \ is the HCLK clock period\nNote: SET is MEMSET or ATTSET according to the addressed\
      \ space."
    bitOffset: 9
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 HCLK cycle (default)
      value: 0
    - name: B_0xF
      description: 16 HCLK cycles
      value: 15
  - name: TAR
    description: "ALE to RE delay\nSets time from ALE low to RE low in number of AHB\
      \ clock cycles (HCLK).\nTime is: t_ar = (TAR + SET + 2)  THCLK where THCLK is\
      \ the HCLK clock period\nNote: SET is MEMSET or ATTSET according to the addressed\
      \ space."
    bitOffset: 13
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 HCLK cycle (default)
      value: 0
  - name: TAR3
    description: "ALE to RE delay\nSets time from ALE low to RE low in number of AHB\
      \ clock cycles (HCLK).\nTime is: t_ar = (TAR + SET + 2)  THCLK where THCLK is\
      \ the HCLK clock period\nNote: SET is MEMSET or ATTSET according to the addressed\
      \ space."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 HCLK cycle (default)
      value: 0
  - name: ECCPS
    description: "ECC page size\nDefines the page size for the extended ECC:"
    bitOffset: 17
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 256 bytes
      value: 0
    - name: B_0x1
      description: 512 bytes
      value: 1
    - name: B_0x2
      description: 1024 bytes
      value: 2
    - name: B_0x3
      description: 2048 bytes
      value: 3
    - name: B_0x4
      description: 4096 bytes
      value: 4
    - name: B_0x5
      description: 8192 bytes
      value: 5
- name: FMC_SR
  displayName: FMC_SR
  description: FIFO status and interrupt register
  addressOffset: 132
  size: 32
  resetValue: 64
  resetMask: 4294967295
  fields:
  - name: IRS
    description: "Interrupt rising edge status\nThe flag is set by hardware and reset\
      \ by software.\nNote: If this bit is written by software to 1 it is set."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No interrupt rising edge occurred
      value: 0
    - name: B_0x1
      description: Interrupt rising edge occurred
      value: 1
  - name: ILS
    description: "Interrupt high-level status\nThe flag is set by hardware and reset\
      \ by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No Interrupt high-level occurred
      value: 0
    - name: B_0x1
      description: Interrupt high-level occurred
      value: 1
  - name: IFS
    description: "Interrupt falling edge status\nThe flag is set by hardware and reset\
      \ by software.\nNote: If this bit is written by software to 1 it is set."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No interrupt falling edge occurred
      value: 0
    - name: B_0x1
      description: Interrupt falling edge occurred
      value: 1
  - name: IREN
    description: Interrupt rising edge detection enable bit
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt rising edge detection request disabled
      value: 0
    - name: B_0x1
      description: Interrupt rising edge detection request enabled
      value: 1
  - name: ILEN
    description: Interrupt high-level detection enable bit
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt high-level detection request disabled
      value: 0
    - name: B_0x1
      description: Interrupt high-level detection request enabled
      value: 1
  - name: IFEN
    description: Interrupt falling edge detection enable bit
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt falling edge detection request disabled
      value: 0
    - name: B_0x1
      description: Interrupt falling edge detection request enabled
      value: 1
  - name: FEMPT
    description: "FIFO empty\nRead-only bit that provides the status of the FIFO"
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: FIFO not empty
      value: 0
    - name: B_0x1
      description: FIFO empty
      value: 1
- name: FMC_PMEM
  displayName: FMC_PMEM
  description: Common memory space timing register
  addressOffset: 136
  size: 32
  resetValue: 4244438268
  resetMask: 4294967295
  fields:
  - name: MEMSET
    description: "Common memory x setup time\nDefines the number of HCLK (+1) clock\
      \ cycles to set up the address before the command assertion (NWE, NOE), for\
      \ NAND Flash read or write access to common memory space on socket x:"
    bitOffset: 0
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 HCLK cycle
      value: 0
    - name: B_0xFE
      description: 255 HCLK cycles
      value: 254
  - name: MEMWAIT
    description: "Common memory wait time\nDefines the minimum number of HCLK (+1)\
      \ clock cycles to assert the command (NWE, NOE), for NAND Flash read or write\
      \ access to common memory space on socket. The duration of command assertion\
      \ is extended if the wait signal (NWAIT) is active (low) at the end of the programmed\
      \ value of HCLK:"
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: 2HCLK cycles (+ wait cycle introduced by deasserting NWAIT)
      value: 1
    - name: B_0xFE
      description: 255 HCLK cycles (+ wait cycle introduced by deasserting NWAIT)
      value: 254
    - name: B_0xFF
      description: reserved.
      value: 255
  - name: MEMHOLD
    description: "Common memory hold time\nDefines the number of HCLK clock cycles\
      \ for write access and HCLK (+2) clock cycles for read access during which the\
      \ address is held (and data for write accesses) after the command is deasserted\
      \ (NWE, NOE), for NAND Flash read or write access to common memory space on\
      \ socket x:"
    bitOffset: 16
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: reserved.
      value: 0
    - name: B_0x1
      description: 1 HCLK cycle for write access / 3 HCLK cycles for read access
      value: 1
    - name: B_0xFE
      description: 254 HCLK cycles for write access / 256 HCLK cycles for read access
      value: 254
    - name: B_0xFF
      description: reserved.
      value: 255
  - name: MEMHIZ
    description: "Common memory x data bus Hi-Z time\nDefines the number of HCLK clock\
      \ cycles during which the data bus is kept Hi-Z after the start of a NAND Flash\
      \ write access to common memory space on socket. This is only valid for write\
      \ transactions:"
    bitOffset: 24
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 HCLK cycle
      value: 0
    - name: B_0xFE
      description: 255 HCLK cycles
      value: 254
    - name: B_0xFF
      description: reserved.
      value: 255
- name: FMC_PATT
  displayName: FMC_PATT
  description: Attribute memory space timing register
  addressOffset: 140
  size: 32
  resetValue: 4244438268
  resetMask: 4294967295
  fields:
  - name: ATTSET
    description: "Attribute memory setup time\nDefines the number of HCLK (+1) clock\
      \ cycles to set up address before the command assertion (NWE, NOE), for NAND\
      \ Flash read or write access to attribute memory space on socket:"
    bitOffset: 0
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 HCLK cycle
      value: 0
    - name: B_0xFE
      description: 255 HCLK cycles
      value: 254
    - name: B_0xFF
      description: reserved.
      value: 255
  - name: ATTWAIT
    description: "Attribute memory wait time\nDefines the minimum number of HCLK (+1)\
      \ clock cycles to assert the command (NWE, NOE), for NAND Flash read or write\
      \ access to attribute memory space on socket x. The duration for command assertion\
      \ is extended if the wait signal (NWAIT) is active (low) at the end of the programmed\
      \ value of HCLK:"
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: 2 HCLK cycles (+ wait cycle introduced by deassertion of NWAIT)
      value: 1
    - name: B_0xFE
      description: 255 HCLK cycles (+ wait cycle introduced by deasserting NWAIT)
      value: 254
    - name: B_0xFF
      description: reserved.
      value: 255
  - name: ATTHOLD
    description: "Attribute memory hold time\nDefines the number of HCLK clock cycles\
      \ for write access and HCLK (+2) clock cycles for read access during which the\
      \ address is held (and data for write access) after the command deassertion\
      \ (NWE, NOE), for NAND Flash read or write access to attribute memory space\
      \ on socket:"
    bitOffset: 16
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: 1 HCLK cycle for write access / 3 HCLK cycles for read access
      value: 1
    - name: B_0xFE
      description: 254 HCLK cycles for write access / 256 HCLK cycles for read access
      value: 254
    - name: B_0xFF
      description: reserved.
      value: 255
  - name: ATTHIZ
    description: "Attribute memory data bus Hi-Z time\nDefines the number of HCLK\
      \ clock cycles during which the data bus is kept in Hi-Z after the start of\
      \ a NAND Flash write access to attribute memory space on socket. Only valid\
      \ for writ transaction:"
    bitOffset: 24
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 0 HCLK cycle
      value: 0
    - name: B_0xFE
      description: 255 HCLK cycles
      value: 254
    - name: B_0xFF
      description: reserved.
      value: 255
- name: FMC_ECCR
  displayName: FMC_ECCR
  description: ECC result registers
  addressOffset: 148
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: ECC
    description: "ECC result\nThis field contains the value computed by the ECC computation\
      \ logic. Table 99 describes the contents of these bitfields."
    bitOffset: 0
    bitWidth: 32
    access: read-only
- name: FMC_BWTR1
  displayName: FMC_BWTR1
  description: SRAM/NOR-Flash write timing registers 1
  addressOffset: 260
  size: 32
  resetValue: 268435455
  resetMask: 4294967295
  fields:
  - name: ADDSET
    description: "Address setup phase duration.\nThese bits are written by software\
      \ to define the duration of the address setup phase in HCLK cycles (refer to\
      \ Figure 21 to Figure 33), used in asynchronous accesses:\n...\nNote: In synchronous\
      \ accesses, this value is not used, the address setup phase is always 1 Flash\
      \ clock period duration. In muxed mode, the minimum ADDSET value is 1."
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADDSET phase duration = 0  HCLK clock cycle
      value: 0
    - name: B_0xF
      description: ADDSET phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: ADDHLD
    description: "Address-hold phase duration.\nThese bits are written by software\
      \ to define the duration of the address hold phase (refer to Figure 30 to Figure\
      \ 33), used in asynchronous multiplexed accesses:\n...\nNote: In synchronous\
      \ NOR Flash accesses, this value is not used, the address hold phase is always\
      \ 1 Flash clock period duration."
    bitOffset: 4
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: ADDHLD phase duration = 1  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: ADDHLD phase duration = 2  HCLK clock cycle
      value: 2
    - name: B_0xF
      description: ADDHLD phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: DATAST
    description: "Data-phase duration.\nThese bits are written by software to define\
      \ the duration of the data phase (refer to Figure 21 to Figure 33), used in\
      \ asynchronous SRAM, PSRAM and NOR Flash memory accesses:\n..."
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: DATAST phase duration = 1  HCLK clock cycles
      value: 1
    - name: B_0x2
      description: DATAST phase duration = 2  HCLK clock cycles
      value: 2
    - name: B_0xFF
      description: DATAST phase duration = 255  HCLK clock cycles (default value after
        reset)
      value: 255
  - name: BUSTURN
    description: "Bus turnaround phase duration\nThese bits are written by software\
      \ to add a delay at the end of current write transaction to next transaction\
      \ on the same bank.\nFor FRAM memories, the bus turnaround delay should be configured\
      \ to match the minimum t  PC  (precharge time) timings. The bus turnaround delay\
      \ is inserted between any consecutive transactions on the same bank (read/read,\
      \ write/write, read/write and write/read). The chip select is toggling between\
      \ any consecutive accesses.\n(BUSTURN + 1)HCLK period greater than or equal\
      \ tPC min\n..."
    bitOffset: 16
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: BUSTURN phase duration = 1 HCLK clock cycle added
      value: 0
    - name: B_0xF
      description: BUSTURN phase duration = 16 x HCLK clock cycles added (default
        value after reset)
      value: 15
  - name: ACCMOD
    description: "Access mode.\nSpecifies the asynchronous access modes as shown in\
      \ the next timing diagrams.These bits are taken into account only when the EXTMOD\
      \ bit in the FMC_BCRx register is 1."
    bitOffset: 28
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Access mode A
      value: 0
    - name: B_0x1
      description: Access mode B
      value: 1
    - name: B_0x2
      description: Access mode C
      value: 2
    - name: B_0x3
      description: Access mode D
      value: 3
  - name: DATAHLD
    description: "Data hold phase duration \nThese bits are written by software to\
      \ define the duration of the data hold phase in HCLK cycles (refer to Figure\
      \ 21 to Figure 33), used in asynchronous write accesses:"
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DATAHLD phase duration = 1  HCLK clock cycle (default)
      value: 0
    - name: B_0x1
      description: DATAHLD phase duration = 2  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: DATAHLD phase duration = 3  HCLK clock cycle
      value: 2
    - name: B_0x3
      description: DATAHLD phase duration = 4  HCLK clock cycle
      value: 3
- name: FMC_BWTR2
  displayName: FMC_BWTR2
  description: SRAM/NOR-Flash write timing registers 2
  addressOffset: 268
  size: 32
  resetValue: 268435455
  resetMask: 4294967295
  fields:
  - name: ADDSET
    description: "Address setup phase duration.\nThese bits are written by software\
      \ to define the duration of the address setup phase in HCLK cycles (refer to\
      \ Figure 21 to Figure 33), used in asynchronous accesses:\n...\nNote: In synchronous\
      \ accesses, this value is not used, the address setup phase is always 1 Flash\
      \ clock period duration. In muxed mode, the minimum ADDSET value is 1."
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADDSET phase duration = 0  HCLK clock cycle
      value: 0
    - name: B_0xF
      description: ADDSET phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: ADDHLD
    description: "Address-hold phase duration.\nThese bits are written by software\
      \ to define the duration of the address hold phase (refer to Figure 30 to Figure\
      \ 33), used in asynchronous multiplexed accesses:\n...\nNote: In synchronous\
      \ NOR Flash accesses, this value is not used, the address hold phase is always\
      \ 1 Flash clock period duration."
    bitOffset: 4
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: ADDHLD phase duration = 1  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: ADDHLD phase duration = 2  HCLK clock cycle
      value: 2
    - name: B_0xF
      description: ADDHLD phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: DATAST
    description: "Data-phase duration.\nThese bits are written by software to define\
      \ the duration of the data phase (refer to Figure 21 to Figure 33), used in\
      \ asynchronous SRAM, PSRAM and NOR Flash memory accesses:\n..."
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: DATAST phase duration = 1  HCLK clock cycles
      value: 1
    - name: B_0x2
      description: DATAST phase duration = 2  HCLK clock cycles
      value: 2
    - name: B_0xFF
      description: DATAST phase duration = 255  HCLK clock cycles (default value after
        reset)
      value: 255
  - name: BUSTURN
    description: "Bus turnaround phase duration\nThese bits are written by software\
      \ to add a delay at the end of current write transaction to next transaction\
      \ on the same bank.\nFor FRAM memories, the bus turnaround delay should be configured\
      \ to match the minimum t  PC  (precharge time) timings. The bus turnaround delay\
      \ is inserted between any consecutive transactions on the same bank (read/read,\
      \ write/write, read/write and write/read). The chip select is toggling between\
      \ any consecutive accesses.\n(BUSTURN + 1)HCLK period greater than or equal\
      \ tPC min\n..."
    bitOffset: 16
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: BUSTURN phase duration = 1 HCLK clock cycle added
      value: 0
    - name: B_0xF
      description: BUSTURN phase duration = 16 x HCLK clock cycles added (default
        value after reset)
      value: 15
  - name: ACCMOD
    description: "Access mode.\nSpecifies the asynchronous access modes as shown in\
      \ the next timing diagrams.These bits are taken into account only when the EXTMOD\
      \ bit in the FMC_BCRx register is 1."
    bitOffset: 28
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Access mode A
      value: 0
    - name: B_0x1
      description: Access mode B
      value: 1
    - name: B_0x2
      description: Access mode C
      value: 2
    - name: B_0x3
      description: Access mode D
      value: 3
  - name: DATAHLD
    description: "Data hold phase duration \nThese bits are written by software to\
      \ define the duration of the data hold phase in HCLK cycles (refer to Figure\
      \ 21 to Figure 33), used in asynchronous write accesses:"
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DATAHLD phase duration = 1  HCLK clock cycle (default)
      value: 0
    - name: B_0x1
      description: DATAHLD phase duration = 2  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: DATAHLD phase duration = 3  HCLK clock cycle
      value: 2
    - name: B_0x3
      description: DATAHLD phase duration = 4  HCLK clock cycle
      value: 3
- name: FMC_BWTR3
  displayName: FMC_BWTR3
  description: SRAM/NOR-Flash write timing registers 3
  addressOffset: 276
  size: 32
  resetValue: 268435455
  resetMask: 4294967295
  fields:
  - name: ADDSET
    description: "Address setup phase duration.\nThese bits are written by software\
      \ to define the duration of the address setup phase in HCLK cycles (refer to\
      \ Figure 21 to Figure 33), used in asynchronous accesses:\n...\nNote: In synchronous\
      \ accesses, this value is not used, the address setup phase is always 1 Flash\
      \ clock period duration. In muxed mode, the minimum ADDSET value is 1."
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADDSET phase duration = 0  HCLK clock cycle
      value: 0
    - name: B_0xF
      description: ADDSET phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: ADDHLD
    description: "Address-hold phase duration.\nThese bits are written by software\
      \ to define the duration of the address hold phase (refer to Figure 30 to Figure\
      \ 33), used in asynchronous multiplexed accesses:\n...\nNote: In synchronous\
      \ NOR Flash accesses, this value is not used, the address hold phase is always\
      \ 1 Flash clock period duration."
    bitOffset: 4
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: ADDHLD phase duration = 1  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: ADDHLD phase duration = 2  HCLK clock cycle
      value: 2
    - name: B_0xF
      description: ADDHLD phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: DATAST
    description: "Data-phase duration.\nThese bits are written by software to define\
      \ the duration of the data phase (refer to Figure 21 to Figure 33), used in\
      \ asynchronous SRAM, PSRAM and NOR Flash memory accesses:\n..."
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: DATAST phase duration = 1  HCLK clock cycles
      value: 1
    - name: B_0x2
      description: DATAST phase duration = 2  HCLK clock cycles
      value: 2
    - name: B_0xFF
      description: DATAST phase duration = 255  HCLK clock cycles (default value after
        reset)
      value: 255
  - name: BUSTURN
    description: "Bus turnaround phase duration\nThese bits are written by software\
      \ to add a delay at the end of current write transaction to next transaction\
      \ on the same bank.\nFor FRAM memories, the bus turnaround delay should be configured\
      \ to match the minimum t  PC  (precharge time) timings. The bus turnaround delay\
      \ is inserted between any consecutive transactions on the same bank (read/read,\
      \ write/write, read/write and write/read). The chip select is toggling between\
      \ any consecutive accesses.\n(BUSTURN + 1)HCLK period greater than or equal\
      \ tPC min\n..."
    bitOffset: 16
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: BUSTURN phase duration = 1 HCLK clock cycle added
      value: 0
    - name: B_0xF
      description: BUSTURN phase duration = 16 x HCLK clock cycles added (default
        value after reset)
      value: 15
  - name: ACCMOD
    description: "Access mode.\nSpecifies the asynchronous access modes as shown in\
      \ the next timing diagrams.These bits are taken into account only when the EXTMOD\
      \ bit in the FMC_BCRx register is 1."
    bitOffset: 28
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Access mode A
      value: 0
    - name: B_0x1
      description: Access mode B
      value: 1
    - name: B_0x2
      description: Access mode C
      value: 2
    - name: B_0x3
      description: Access mode D
      value: 3
  - name: DATAHLD
    description: "Data hold phase duration \nThese bits are written by software to\
      \ define the duration of the data hold phase in HCLK cycles (refer to Figure\
      \ 21 to Figure 33), used in asynchronous write accesses:"
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DATAHLD phase duration = 1  HCLK clock cycle (default)
      value: 0
    - name: B_0x1
      description: DATAHLD phase duration = 2  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: DATAHLD phase duration = 3  HCLK clock cycle
      value: 2
    - name: B_0x3
      description: DATAHLD phase duration = 4  HCLK clock cycle
      value: 3
- name: FMC_BWTR4
  displayName: FMC_BWTR4
  description: SRAM/NOR-Flash write timing registers 4
  addressOffset: 284
  size: 32
  resetValue: 268435455
  resetMask: 4294967295
  fields:
  - name: ADDSET
    description: "Address setup phase duration.\nThese bits are written by software\
      \ to define the duration of the address setup phase in HCLK cycles (refer to\
      \ Figure 21 to Figure 33), used in asynchronous accesses:\n...\nNote: In synchronous\
      \ accesses, this value is not used, the address setup phase is always 1 Flash\
      \ clock period duration. In muxed mode, the minimum ADDSET value is 1."
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADDSET phase duration = 0  HCLK clock cycle
      value: 0
    - name: B_0xF
      description: ADDSET phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: ADDHLD
    description: "Address-hold phase duration.\nThese bits are written by software\
      \ to define the duration of the address hold phase (refer to Figure 30 to Figure\
      \ 33), used in asynchronous multiplexed accesses:\n...\nNote: In synchronous\
      \ NOR Flash accesses, this value is not used, the address hold phase is always\
      \ 1 Flash clock period duration."
    bitOffset: 4
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: ADDHLD phase duration = 1  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: ADDHLD phase duration = 2  HCLK clock cycle
      value: 2
    - name: B_0xF
      description: ADDHLD phase duration = 15  HCLK clock cycles (default value after
        reset)
      value: 15
  - name: DATAST
    description: "Data-phase duration.\nThese bits are written by software to define\
      \ the duration of the data phase (refer to Figure 21 to Figure 33), used in\
      \ asynchronous SRAM, PSRAM and NOR Flash memory accesses:\n..."
    bitOffset: 8
    bitWidth: 8
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: DATAST phase duration = 1  HCLK clock cycles
      value: 1
    - name: B_0x2
      description: DATAST phase duration = 2  HCLK clock cycles
      value: 2
    - name: B_0xFF
      description: DATAST phase duration = 255  HCLK clock cycles (default value after
        reset)
      value: 255
  - name: BUSTURN
    description: "Bus turnaround phase duration\nThese bits are written by software\
      \ to add a delay at the end of current write transaction to next transaction\
      \ on the same bank.\nFor FRAM memories, the bus turnaround delay should be configured\
      \ to match the minimum t  PC  (precharge time) timings. The bus turnaround delay\
      \ is inserted between any consecutive transactions on the same bank (read/read,\
      \ write/write, read/write and write/read). The chip select is toggling between\
      \ any consecutive accesses.\n(BUSTURN + 1)HCLK period greater than or equal\
      \ tPC min\n..."
    bitOffset: 16
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: BUSTURN phase duration = 1 HCLK clock cycle added
      value: 0
    - name: B_0xF
      description: BUSTURN phase duration = 16 x HCLK clock cycles added (default
        value after reset)
      value: 15
  - name: ACCMOD
    description: "Access mode.\nSpecifies the asynchronous access modes as shown in\
      \ the next timing diagrams.These bits are taken into account only when the EXTMOD\
      \ bit in the FMC_BCRx register is 1."
    bitOffset: 28
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Access mode A
      value: 0
    - name: B_0x1
      description: Access mode B
      value: 1
    - name: B_0x2
      description: Access mode C
      value: 2
    - name: B_0x3
      description: Access mode D
      value: 3
  - name: DATAHLD
    description: "Data hold phase duration \nThese bits are written by software to\
      \ define the duration of the data hold phase in HCLK cycles (refer to Figure\
      \ 21 to Figure 33), used in asynchronous write accesses:"
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DATAHLD phase duration = 1  HCLK clock cycle (default)
      value: 0
    - name: B_0x1
      description: DATAHLD phase duration = 2  HCLK clock cycle
      value: 1
    - name: B_0x2
      description: DATAHLD phase duration = 3  HCLK clock cycle
      value: 2
    - name: B_0x3
      description: DATAHLD phase duration = 4  HCLK clock cycle
      value: 3
- name: FMC_SDCR1
  displayName: FMC_SDCR1
  description: SDRAM control registers 1
  addressOffset: 320
  size: 32
  resetValue: 720
  resetMask: 4294967295
  fields:
  - name: NC
    description: "Number of column address bits\nThese bits define the number of bits\
      \ of a column address."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 8 bits
      value: 0
    - name: B_0x1
      description: 9 bits
      value: 1
    - name: B_0x2
      description: 10 bits
      value: 2
    - name: B_0x3
      description: 11 bits.
      value: 3
  - name: NR
    description: "Number of row address bits\nThese bits define the number of bits\
      \ of a row address."
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 11 bit
      value: 0
    - name: B_0x1
      description: 12 bits
      value: 1
    - name: B_0x2
      description: 13 bits
      value: 2
    - name: B_0x3
      description: reserved.
      value: 3
  - name: MWID
    description: "Memory data bus width.\nThese bits define the memory device width."
    bitOffset: 4
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 8 bits
      value: 0
    - name: B_0x1
      description: 16 bits
      value: 1
    - name: B_0x3
      description: reserved.
      value: 3
  - name: NB
    description: "Number of internal banks\nThis bit sets the number of internal banks."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Two internal Banks
      value: 0
    - name: B_0x1
      description: Four internal Banks
      value: 1
  - name: CAS
    description: "CAS Latency\nThis bits sets the SDRAM CAS latency in number of memory\
      \ clock cycles"
    bitOffset: 7
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: reserved.
      value: 0
    - name: B_0x1
      description: 1 cycle
      value: 1
    - name: B_0x2
      description: 2 cycles
      value: 2
    - name: B_0x3
      description: 3 cycles
      value: 3
  - name: WP
    description: "Write protection\nThis bit enables write mode access to the SDRAM\
      \ bank."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write accesses allowed
      value: 0
    - name: B_0x1
      description: Write accesses ignored
      value: 1
  - name: SDCLK
    description: "SDRAM clock configuration\nThese bits define the SDRAM clock period\
      \ for both SDRAM banks and allow disabling the clock before changing the frequency.\
      \ In this case the SDRAM must be re-initialized.\nNote: The corresponding bits\
      \ in the FMC_SDCR2 register are don't care."
    bitOffset: 10
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SDCLK clock disabled
      value: 0
    - name: B_0x2
      description: SDCLK period = 2 x HCLK periods
      value: 2
    - name: B_0x3
      description: SDCLK period = 3 x HCLK periods
      value: 3
  - name: RBURST
    description: "Burst read\nThis bit enables Burst read mode. The SDRAM controller\
      \ anticipates the next read commands during the CAS latency and stores data\
      \ in the Read FIFO.\nNote: The corresponding bit in the FMC_SDCR2 register is\
      \ don't care."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: single read requests are not managed as bursts
      value: 0
    - name: B_0x1
      description: single read requests are always managed as bursts
      value: 1
  - name: RPIPE
    description: "Read pipe\nThese bits define the delay, in  clock cycles, for reading\
      \ data after CAS latency.\nNote: The corresponding bits in the FMC_SDCR2 register\
      \ is read only."
    bitOffset: 13
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No  clock cycle delay
      value: 0
    - name: B_0x1
      description: One  clock cycle delay
      value: 1
    - name: B_0x2
      description: Two  clock cycle delay
      value: 2
    - name: B_0x3
      description: reserved.
      value: 3
- name: FMC_SDCR2
  displayName: FMC_SDCR2
  description: SDRAM control registers 2
  addressOffset: 324
  size: 32
  resetValue: 720
  resetMask: 4294967295
  fields:
  - name: NC
    description: "Number of column address bits\nThese bits define the number of bits\
      \ of a column address."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 8 bits
      value: 0
    - name: B_0x1
      description: 9 bits
      value: 1
    - name: B_0x2
      description: 10 bits
      value: 2
    - name: B_0x3
      description: 11 bits.
      value: 3
  - name: NR
    description: "Number of row address bits\nThese bits define the number of bits\
      \ of a row address."
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 11 bit
      value: 0
    - name: B_0x1
      description: 12 bits
      value: 1
    - name: B_0x2
      description: 13 bits
      value: 2
    - name: B_0x3
      description: reserved.
      value: 3
  - name: MWID
    description: "Memory data bus width.\nThese bits define the memory device width."
    bitOffset: 4
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 8 bits
      value: 0
    - name: B_0x1
      description: 16 bits
      value: 1
    - name: B_0x3
      description: reserved.
      value: 3
  - name: NB
    description: "Number of internal banks\nThis bit sets the number of internal banks."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Two internal Banks
      value: 0
    - name: B_0x1
      description: Four internal Banks
      value: 1
  - name: CAS
    description: "CAS Latency\nThis bits sets the SDRAM CAS latency in number of memory\
      \ clock cycles"
    bitOffset: 7
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: reserved.
      value: 0
    - name: B_0x1
      description: 1 cycle
      value: 1
    - name: B_0x2
      description: 2 cycles
      value: 2
    - name: B_0x3
      description: 3 cycles
      value: 3
  - name: WP
    description: "Write protection\nThis bit enables write mode access to the SDRAM\
      \ bank."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Write accesses allowed
      value: 0
    - name: B_0x1
      description: Write accesses ignored
      value: 1
  - name: SDCLK
    description: "SDRAM clock configuration\nThese bits define the SDRAM clock period\
      \ for both SDRAM banks and allow disabling the clock before changing the frequency.\
      \ In this case the SDRAM must be re-initialized.\nNote: The corresponding bits\
      \ in the FMC_SDCR2 register are don't care."
    bitOffset: 10
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SDCLK clock disabled
      value: 0
    - name: B_0x2
      description: SDCLK period = 2 x HCLK periods
      value: 2
    - name: B_0x3
      description: SDCLK period = 3 x HCLK periods
      value: 3
  - name: RBURST
    description: "Burst read\nThis bit enables Burst read mode. The SDRAM controller\
      \ anticipates the next read commands during the CAS latency and stores data\
      \ in the Read FIFO.\nNote: The corresponding bit in the FMC_SDCR2 register is\
      \ don't care."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: single read requests are not managed as bursts
      value: 0
    - name: B_0x1
      description: single read requests are always managed as bursts
      value: 1
  - name: RPIPE
    description: "Read pipe\nThese bits define the delay, in  clock cycles, for reading\
      \ data after CAS latency.\nNote: The corresponding bits in the FMC_SDCR2 register\
      \ is read only."
    bitOffset: 13
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No  clock cycle delay
      value: 0
    - name: B_0x1
      description: One  clock cycle delay
      value: 1
    - name: B_0x2
      description: Two  clock cycle delay
      value: 2
    - name: B_0x3
      description: reserved.
      value: 3
- name: FMC_SDTR1
  displayName: FMC_SDTR1
  description: SDRAM timing registers 1
  addressOffset: 328
  size: 32
  resetValue: 268435455
  resetMask: 4294967295
  fields:
  - name: TMRD
    description: "Load Mode Register to Active \nThese bits define the delay between\
      \ a Load Mode Register command and an Active or Refresh command in number of\
      \ memory clock cycles.\n...."
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
  - name: TXSR
    description: "Exit Self-refresh delay\nThese bits define the delay from releasing\
      \ the Self-refresh command to issuing the Activate command in number of memory\
      \ clock cycles.\n....\nNote: If two SDRAM devices are used, the FMC_SDTR1 and\
      \ FMC_SDTR2 must be programmed with the same TXSR timing corresponding to the\
      \ slowest SDRAM device."
    bitOffset: 4
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
  - name: TRAS
    description: "Self refresh time\nThese bits define the minimum Self-refresh period\
      \ in number of memory clock cycles.\n...."
    bitOffset: 8
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
  - name: TRC
    description: "Row cycle delay\nThese bits define the delay between the Refresh\
      \ command and the Activate command, as well as the delay between two consecutive\
      \ Refresh commands. It is expressed in number of memory clock cycles. The TRC\
      \ timing is only configured in the FMC_SDTR1 register. If two SDRAM devices\
      \ are used, the TRC must be programmed with the timings of the slowest device.\n\
      ....\nNote: TRC must match the TRC and TRFC (Auto Refresh period) timings defined\
      \ in the SDRAM device datasheet.\nNote: The corresponding bits in the FMC_SDTR2\
      \ register are don't care."
    bitOffset: 12
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
  - name: TWR
    description: "Recovery delay\nThese bits define the delay between a Write and\
      \ a Precharge command in number of memory clock cycles.\n....\nNote: TWR must\
      \ be programmed to match the write recovery time (t  WR ) defined in the SDRAM\
      \ datasheet, and to guarantee that:\nNote: TWR greater than or equal TRAS TRCD\
      \ and TWR greater than or equalTRC TRCD TRP\nNote: Example: TRAS= 4 cycles,\
      \ TRCD= 2 cycles. So, TWR  = 2 cycles. TWR must be programmed to 0x1.\nNote:\
      \ If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed\
      \ with the same TWR timing corresponding to the slowest SDRAM device.\nNote:\
      \ If only one SDRAM device is used, the TWR timing must be kept at reset value\
      \ (0xF) for the not used bank."
    bitOffset: 16
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
  - name: TRP
    description: "Row precharge delay\nThese bits define the delay between a Precharge\
      \ command and another command in number of memory clock cycles. The TRP timing\
      \ is only configured in the FMC_SDTR1 register. If two SDRAM devices are used,\
      \ the TRP must be programmed with the timing of the slowest device.\n....\n\
      Note: The corresponding bits in the FMC_SDTR2 register are don't care."
    bitOffset: 20
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
  - name: TRCD
    description: "Row to column delay\nThese bits define the delay between the Activate\
      \ command and a Read/Write command in number of memory clock cycles.\n...."
    bitOffset: 24
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle.
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
- name: FMC_SDTR2
  displayName: FMC_SDTR2
  description: SDRAM timing registers 2
  addressOffset: 332
  size: 32
  resetValue: 268435455
  resetMask: 4294967295
  fields:
  - name: TMRD
    description: "Load Mode Register to Active \nThese bits define the delay between\
      \ a Load Mode Register command and an Active or Refresh command in number of\
      \ memory clock cycles.\n...."
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
  - name: TXSR
    description: "Exit Self-refresh delay\nThese bits define the delay from releasing\
      \ the Self-refresh command to issuing the Activate command in number of memory\
      \ clock cycles.\n....\nNote: If two SDRAM devices are used, the FMC_SDTR1 and\
      \ FMC_SDTR2 must be programmed with the same TXSR timing corresponding to the\
      \ slowest SDRAM device."
    bitOffset: 4
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
  - name: TRAS
    description: "Self refresh time\nThese bits define the minimum Self-refresh period\
      \ in number of memory clock cycles.\n...."
    bitOffset: 8
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
  - name: TRC
    description: "Row cycle delay\nThese bits define the delay between the Refresh\
      \ command and the Activate command, as well as the delay between two consecutive\
      \ Refresh commands. It is expressed in number of memory clock cycles. The TRC\
      \ timing is only configured in the FMC_SDTR1 register. If two SDRAM devices\
      \ are used, the TRC must be programmed with the timings of the slowest device.\n\
      ....\nNote: TRC must match the TRC and TRFC (Auto Refresh period) timings defined\
      \ in the SDRAM device datasheet.\nNote: The corresponding bits in the FMC_SDTR2\
      \ register are don't care."
    bitOffset: 12
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
  - name: TWR
    description: "Recovery delay\nThese bits define the delay between a Write and\
      \ a Precharge command in number of memory clock cycles.\n....\nNote: TWR must\
      \ be programmed to match the write recovery time (t  WR ) defined in the SDRAM\
      \ datasheet, and to guarantee that:\nNote: TWR greater than or equal TRAS TRCD\
      \ and TWR greater than or equalTRC TRCD TRP\nNote: Example: TRAS= 4 cycles,\
      \ TRCD= 2 cycles. So, TWR  = 2 cycles. TWR must be programmed to 0x1.\nNote:\
      \ If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed\
      \ with the same TWR timing corresponding to the slowest SDRAM device.\nNote:\
      \ If only one SDRAM device is used, the TWR timing must be kept at reset value\
      \ (0xF) for the not used bank."
    bitOffset: 16
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
  - name: TRP
    description: "Row precharge delay\nThese bits define the delay between a Precharge\
      \ command and another command in number of memory clock cycles. The TRP timing\
      \ is only configured in the FMC_SDTR1 register. If two SDRAM devices are used,\
      \ the TRP must be programmed with the timing of the slowest device.\n....\n\
      Note: The corresponding bits in the FMC_SDTR2 register are don't care."
    bitOffset: 20
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
  - name: TRCD
    description: "Row to column delay\nThese bits define the delay between the Activate\
      \ command and a Read/Write command in number of memory clock cycles.\n...."
    bitOffset: 24
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 cycle.
      value: 0
    - name: B_0x1
      description: 2 cycles
      value: 1
    - name: B_0xF
      description: 16 cycles
      value: 15
- name: FMC_SDCMR
  displayName: FMC_SDCMR
  description: SDRAM Command Mode register
  addressOffset: 336
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: MODE
    description: "Command mode\nThese bits define the command issued to the SDRAM\
      \ device.\nNote: When a command is issued, at least one Command Target Bank\
      \ bit ( CTB1 or CTB2) must be set otherwise the command will be ignored.\nNote:\
      \ If two SDRAM banks are used, the Auto-refresh and PALL command must be issued\
      \ simultaneously to the two devices with CTB1 and CTB2 bits set otherwise the\
      \ command will be ignored. \nNote: If only one SDRAM bank is used and a command\
      \ is issued with it's associated CTB bit set, the other CTB bit of the the unused\
      \ bank must be kept to 0."
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Normal Mode
      value: 0
    - name: B_0x1
      description: Clock Configuration Enable
      value: 1
    - name: B_0x2
      description: PALL ('All Bank Precharge') command
      value: 2
    - name: B_0x3
      description: Auto-refresh command
      value: 3
    - name: B_0x4
      description: Load Mode Register
      value: 4
    - name: B_0x5
      description: Self-refresh command
      value: 5
    - name: B_0x6
      description: Power-down command
      value: 6
  - name: CTB2
    description: "Command Target Bank 2\nThis bit indicates whether the command will\
      \ be issued to SDRAM Bank 2 or not."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Command not issued to SDRAM Bank 2
      value: 0
    - name: B_0x1
      description: Command issued to SDRAM Bank 2
      value: 1
  - name: CTB1
    description: "Command Target Bank 1\nThis bit indicates whether the command will\
      \ be issued to SDRAM Bank 1 or not."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Command not issued to SDRAM Bank 1
      value: 0
    - name: B_0x1
      description: Command issued to SDRAM Bank 1
      value: 1
  - name: NRFS
    description: "Number of Auto-refresh\nThese bits define the number of consecutive\
      \ Auto-refresh commands issued when MODE = '011'.\n...."
    bitOffset: 5
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 Auto-refresh cycle
      value: 0
    - name: B_0x1
      description: 2 Auto-refresh cycles
      value: 1
    - name: B_0xE
      description: 15 Auto-refresh cycles
      value: 14
    - name: B_0xF
      description: 16 Auto-refresh cycles
      value: 15
  - name: MRD
    description: "Mode Register definition\nThis 13-bit field defines the SDRAM Mode\
      \ Register content. The Mode Register is programmed using the Load Mode Register\
      \ command."
    bitOffset: 9
    bitWidth: 13
    access: read-write
- name: FMC_SDRTR
  displayName: FMC_SDRTR
  description: SDRAM refresh timer register
  addressOffset: 340
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CRE
    description: "Clear Refresh error flag\nThis bit is used to clear the Refresh\
      \ Error Flag (RE) in the Status Register."
    bitOffset: 0
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: Refresh Error flag is cleared
      value: 1
  - name: COUNT
    description: "Refresh Timer Count\nThis 13-bit field defines the refresh rate\
      \ of the SDRAM device. It is expressed in number of memory clock cycles. It\
      \ must be set at least to 41 SDRAM clock cycles (0x29).\nRefresh rate = (COUNT\
      \ + 1) x SDRAM frequency clock\nCOUNT = (SDRAM refresh period / Number of rows)\
      \ 20"
    bitOffset: 1
    bitWidth: 13
    access: read-write
  - name: REIE
    description: RES Interrupt Enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: An Interrupt is generated if RE = 1
      value: 1
- name: FMC_SDSR
  displayName: FMC_SDSR
  description: SDRAM status register
  addressOffset: 344
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RE
    description: "Refresh error flag\nAn interrupt is generated if REIE = 1 and RE\
      \ = 1"
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No refresh error has been detected
      value: 0
    - name: B_0x1
      description: A refresh error has been detected
      value: 1
  - name: MODES1
    description: "Status Mode for Bank 1\nThis bit defines the Status Mode of SDRAM\
      \ Bank 1."
    bitOffset: 1
    bitWidth: 2
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Normal Mode
      value: 0
    - name: B_0x1
      description: Self-refresh mode
      value: 1
    - name: B_0x2
      description: Power-down mode
      value: 2
  - name: MODES2
    description: "Status Mode for Bank 2\nThis bit defines the Status Mode of SDRAM\
      \ Bank 2."
    bitOffset: 3
    bitWidth: 2
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Normal Mode
      value: 0
    - name: B_0x1
      description: Self-refresh mode
      value: 1
    - name: B_0x2
      description: Power-down mode
      value: 2
  - name: BUSY
    description: "Busy status \nThis bit defines the status of the SDRAM controller\
      \ after a Command Mode request\n1; SDRAM Controller is not ready to accept a\
      \ new request"
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: SDRAM Controller is ready to accept a new request
      value: 0
interrupts:
- name: FMC
  description: FMC global interrupt
  value: 77
addressBlocks:
- offset: 0
  size: 348
  usage: registers
