<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="chipwhisperer-sakurag.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../../../common/hdl/sakura/coregen/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CHIP_SAKURAG.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CHIP_SAKURAG.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CHIP_SAKURAG.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CHIP_SAKURAG.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CHIP_SAKURAG.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CHIP_SAKURAG.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CHIP_SAKURAG.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CHIP_SAKURAG.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CHIP_SAKURAG.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CHIP_SAKURAG.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CHIP_SAKURAG.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CHIP_SAKURAG.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CHIP_SAKURAG.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CHIP_SAKURAG.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CHIP_SAKURAG.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CHIP_SAKURAG.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CHIP_SAKURAG.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="CHIP_SAKURAG.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CHIP_SAKURAG.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CHIP_SAKURAG.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CHIP_SAKURAG_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CHIP_SAKURAG_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CHIP_SAKURAG_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CHIP_SAKURAG_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CHIP_SAKURAG_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CHIP_SAKURAG_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIP_SAKURAG_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIP_SAKURAG_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CHIP_SAKURAG_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CHIP_SAKURAG_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIP_SAKURAG_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CHIP_SAKURAG_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CHIP_SAKURAG_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CHIP_SAKURAG_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIP_SAKURAG_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="chip_sakurag.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="chip_sakurag.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="chip_sakurag.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1379378265" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1379378264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379378265" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-69242122092006746" xil_pn:start_ts="1379378265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380568591" xil_pn:in_ck="3088671287583220158" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2052044918844625210" xil_pn:start_ts="1380568591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../common/hdl/sakura/coregen/syncfifo_8x31.ngc"/>
      <outfile xil_pn:name="../../../../common/hdl/sakura/coregen/syncfifo_8x31.v"/>
      <outfile xil_pn:name="ipcore_dir/chipscope_icon.ngc"/>
      <outfile xil_pn:name="ipcore_dir/chipscope_icon.v"/>
      <outfile xil_pn:name="ipcore_dir/chipscope_ila.ngc"/>
      <outfile xil_pn:name="ipcore_dir/chipscope_ila.v"/>
      <outfile xil_pn:name="ipcore_dir/fifoonly_adcfifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifoonly_adcfifo.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379378265" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8068803573646604888" xil_pn:start_ts="1379378265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379379130" xil_pn:in_ck="1336562590543876071" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293036838" xil_pn:start_ts="1379379130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1379378265" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7995706467371096176" xil_pn:start_ts="1379378265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399754478" xil_pn:in_ck="7443994310915305619" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6868465104578785748" xil_pn:start_ts="1399754446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CHIP_SAKURAG.lso"/>
      <outfile xil_pn:name="CHIP_SAKURAG.ngc"/>
      <outfile xil_pn:name="CHIP_SAKURAG.ngr"/>
      <outfile xil_pn:name="CHIP_SAKURAG.prj"/>
      <outfile xil_pn:name="CHIP_SAKURAG.stx"/>
      <outfile xil_pn:name="CHIP_SAKURAG.syr"/>
      <outfile xil_pn:name="CHIP_SAKURAG.xst"/>
      <outfile xil_pn:name="CHIP_SAKURAG_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1399754533" xil_pn:in_ck="8056014117690604591" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8836576822130448979" xil_pn:start_ts="1399754533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399754540" xil_pn:in_ck="5502387883117850620" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4081876409237549273" xil_pn:start_ts="1399754533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIP_SAKURAG.bld"/>
      <outfile xil_pn:name="CHIP_SAKURAG.ngd"/>
      <outfile xil_pn:name="CHIP_SAKURAG_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399754592" xil_pn:in_ck="-1536869652298431609" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3038358747526061968" xil_pn:start_ts="1399754540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIP_SAKURAG.pcf"/>
      <outfile xil_pn:name="CHIP_SAKURAG_map.map"/>
      <outfile xil_pn:name="CHIP_SAKURAG_map.mrp"/>
      <outfile xil_pn:name="CHIP_SAKURAG_map.ncd"/>
      <outfile xil_pn:name="CHIP_SAKURAG_map.ngm"/>
      <outfile xil_pn:name="CHIP_SAKURAG_map.xrpt"/>
      <outfile xil_pn:name="CHIP_SAKURAG_summary.xml"/>
      <outfile xil_pn:name="CHIP_SAKURAG_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399754827" xil_pn:in_ck="-2589612855674850016" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1399754592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIP_SAKURAG.ncd"/>
      <outfile xil_pn:name="CHIP_SAKURAG.pad"/>
      <outfile xil_pn:name="CHIP_SAKURAG.par"/>
      <outfile xil_pn:name="CHIP_SAKURAG.ptwx"/>
      <outfile xil_pn:name="CHIP_SAKURAG.unroutes"/>
      <outfile xil_pn:name="CHIP_SAKURAG.xpi"/>
      <outfile xil_pn:name="CHIP_SAKURAG_pad.csv"/>
      <outfile xil_pn:name="CHIP_SAKURAG_pad.txt"/>
      <outfile xil_pn:name="CHIP_SAKURAG_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399754858" xil_pn:in_ck="-7919715708273431852" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1399754827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIP_SAKURAG.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="chip_sakurag.bgn"/>
      <outfile xil_pn:name="chip_sakurag.bit"/>
      <outfile xil_pn:name="chip_sakurag.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1380319443" xil_pn:in_ck="5084351861782468094" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1380319442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1380319444" xil_pn:in_ck="5084351861782468094" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-4081876409237549273" xil_pn:start_ts="1380319444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1399754827" xil_pn:in_ck="7724178826413693187" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1399754812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIP_SAKURAG.twr"/>
      <outfile xil_pn:name="CHIP_SAKURAG.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
