// Seed: 2392597856
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    output id_3,
    input id_4,
    output id_5,
    output logic id_6
);
  assign id_2 = 1'h0 == (id_4);
endmodule
