// Seed: 1464480769
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1 < (!id_1)) id_1 = 1'b0;
  tri0 id_4 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_10;
  logic [7:0] id_11;
  module_0(
      id_2, id_3, id_10
  );
  wire id_12;
  assign id_5[1'b0] = id_5[1-1+:1];
  always_comb @(posedge 1 or posedge id_10) begin
    cover (1);
  end
  id_13 :
  assert property (@(negedge id_7) 1'b0)
  else $display(id_11[1], 1'b0, id_8);
  wire id_14;
endmodule
