

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Mon Dec 16 19:11:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.254 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_15_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 5 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_14_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 6 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_13_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 7 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_12_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 8 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_11_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 9 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_10_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 10 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 11 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 12 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 13 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 14 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 15 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 16 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 17 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 18 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 19 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 20 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum_cache = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_0_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 21 'bitconcatenate' 'sum_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_1_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln79_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_2_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 23 'bitconcatenate' 'shl_ln79_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln79_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_3_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 24 'bitconcatenate' 'shl_ln79_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln79_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_4_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 25 'bitconcatenate' 'shl_ln79_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln79_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_5_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 26 'bitconcatenate' 'shl_ln79_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln79_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_6_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 27 'bitconcatenate' 'shl_ln79_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln79_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_7_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 28 'bitconcatenate' 'shl_ln79_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln79_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_8_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 29 'bitconcatenate' 'shl_ln79_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln79_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_9_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 30 'bitconcatenate' 'shl_ln79_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln79_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_10_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 31 'bitconcatenate' 'shl_ln79_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln79_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_11_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 32 'bitconcatenate' 'shl_ln79_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln79_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_12_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 33 'bitconcatenate' 'shl_ln79_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln79_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_13_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 34 'bitconcatenate' 'shl_ln79_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln79_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_14_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 35 'bitconcatenate' 'shl_ln79_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln79_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_15_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 36 'bitconcatenate' 'shl_ln79_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79_1 = add i19 %shl_ln, i19 %sum_cache" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 37 'add' 'add_ln79_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.80ns)   --->   "%add_ln79_2 = add i19 %shl_ln79_1, i19 %shl_ln79_2" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 38 'add' 'add_ln79_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln79_3 = add i19 %add_ln79_2, i19 %add_ln79_1" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 39 'add' 'add_ln79_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79_4 = add i19 %shl_ln79_3, i19 %shl_ln79_4" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 40 'add' 'add_ln79_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.80ns)   --->   "%add_ln79_5 = add i19 %shl_ln79_5, i19 %shl_ln79_6" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 41 'add' 'add_ln79_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln79_6 = add i19 %add_ln79_5, i19 %add_ln79_4" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 42 'add' 'add_ln79_6' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79_7 = add i19 %add_ln79_6, i19 %add_ln79_3" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 43 'add' 'add_ln79_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.80ns)   --->   "%add_ln79_8 = add i19 %shl_ln79_7, i19 %shl_ln79_8" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 44 'add' 'add_ln79_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.80ns)   --->   "%add_ln79_9 = add i19 %shl_ln79_9, i19 %shl_ln79_s" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 45 'add' 'add_ln79_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79_10 = add i19 %add_ln79_9, i19 %add_ln79_8" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 46 'add' 'add_ln79_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79_11 = add i19 %shl_ln79_10, i19 %shl_ln79_11" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 47 'add' 'add_ln79_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.80ns)   --->   "%add_ln79_12 = add i19 %shl_ln79_12, i19 %shl_ln79_13" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 48 'add' 'add_ln79_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln79_13 = add i19 %add_ln79_12, i19 %add_ln79_11" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 49 'add' 'add_ln79_13' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln79_14 = add i19 %add_ln79_13, i19 %add_ln79_10" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 50 'add' 'add_ln79_14' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln79 = add i19 %add_ln79_14, i19 %add_ln79_7" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 51 'add' 'add_ln79' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mean = partselect i15 @_ssdm_op_PartSelect.i15.i19.i32.i32, i19 %add_ln79, i32 4, i32 18" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 52 'partselect' 'mean' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i15 %mean" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 53 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.80ns)   --->   "%sub_ln85 = sub i19 %sum_cache, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 54 'sub' 'sub_ln85' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.80ns)   --->   "%sub_ln85_1 = sub i19 %shl_ln, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 55 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.80ns)   --->   "%sub_ln85_2 = sub i19 %shl_ln79_1, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 56 'sub' 'sub_ln85_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.80ns)   --->   "%sub_ln85_3 = sub i19 %shl_ln79_2, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 57 'sub' 'sub_ln85_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.80ns)   --->   "%sub_ln85_4 = sub i19 %shl_ln79_3, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 58 'sub' 'sub_ln85_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.80ns)   --->   "%sub_ln85_5 = sub i19 %shl_ln79_4, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 59 'sub' 'sub_ln85_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.80ns)   --->   "%sub_ln85_6 = sub i19 %shl_ln79_5, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 60 'sub' 'sub_ln85_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.80ns)   --->   "%sub_ln85_7 = sub i19 %shl_ln79_6, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 61 'sub' 'sub_ln85_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.80ns)   --->   "%sub_ln85_8 = sub i19 %shl_ln79_7, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 62 'sub' 'sub_ln85_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.80ns)   --->   "%sub_ln85_9 = sub i19 %shl_ln79_8, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 63 'sub' 'sub_ln85_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.80ns)   --->   "%sub_ln85_10 = sub i19 %shl_ln79_9, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 64 'sub' 'sub_ln85_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.80ns)   --->   "%sub_ln85_11 = sub i19 %shl_ln79_s, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 65 'sub' 'sub_ln85_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.80ns)   --->   "%sub_ln85_12 = sub i19 %shl_ln79_10, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 66 'sub' 'sub_ln85_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.80ns)   --->   "%sub_ln85_13 = sub i19 %shl_ln79_11, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 67 'sub' 'sub_ln85_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.80ns)   --->   "%sub_ln85_14 = sub i19 %shl_ln79_12, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 68 'sub' 'sub_ln85_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.80ns)   --->   "%sub_ln85_15 = sub i19 %shl_ln79_13, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 69 'sub' 'sub_ln85_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i19 %sub_ln85" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 70 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.08ns)   --->   "%mul_ln86 = mul i32 %sext_ln86, i32 %sext_ln86" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 71 'mul' 'mul_ln86' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%diff_16 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 72 'partselect' 'diff_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i19 %sub_ln85_1" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 73 'sext' 'sext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.08ns)   --->   "%mul_ln86_1 = mul i32 %sext_ln86_1, i32 %sext_ln86_1" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 74 'mul' 'mul_ln86_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%diff = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_1, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 75 'partselect' 'diff' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i19 %sub_ln85_2" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 76 'sext' 'sext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.08ns)   --->   "%mul_ln86_2 = mul i32 %sext_ln86_2, i32 %sext_ln86_2" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 77 'mul' 'mul_ln86_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%diff_2 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_2, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 78 'partselect' 'diff_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln86_3 = sext i19 %sub_ln85_3" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 79 'sext' 'sext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.08ns)   --->   "%mul_ln86_3 = mul i32 %sext_ln86_3, i32 %sext_ln86_3" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 80 'mul' 'mul_ln86_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%diff_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_3, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 81 'partselect' 'diff_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln86_4 = sext i19 %sub_ln85_4" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 82 'sext' 'sext_ln86_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.08ns)   --->   "%mul_ln86_4 = mul i32 %sext_ln86_4, i32 %sext_ln86_4" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 83 'mul' 'mul_ln86_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%diff_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_4, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 84 'partselect' 'diff_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln86_5 = sext i19 %sub_ln85_5" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 85 'sext' 'sext_ln86_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (2.08ns)   --->   "%mul_ln86_5 = mul i32 %sext_ln86_5, i32 %sext_ln86_5" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 86 'mul' 'mul_ln86_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%diff_5 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_5, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 87 'partselect' 'diff_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln86_6 = sext i19 %sub_ln85_6" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 88 'sext' 'sext_ln86_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.08ns)   --->   "%mul_ln86_6 = mul i32 %sext_ln86_6, i32 %sext_ln86_6" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 89 'mul' 'mul_ln86_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%diff_6 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_6, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 90 'partselect' 'diff_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln86_7 = sext i19 %sub_ln85_7" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 91 'sext' 'sext_ln86_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.08ns)   --->   "%mul_ln86_7 = mul i32 %sext_ln86_7, i32 %sext_ln86_7" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 92 'mul' 'mul_ln86_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%diff_7 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_7, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 93 'partselect' 'diff_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln86_8 = sext i19 %sub_ln85_8" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 94 'sext' 'sext_ln86_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.08ns)   --->   "%mul_ln86_8 = mul i32 %sext_ln86_8, i32 %sext_ln86_8" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 95 'mul' 'mul_ln86_8' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%diff_8 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_8, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 96 'partselect' 'diff_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln86_9 = sext i19 %sub_ln85_9" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 97 'sext' 'sext_ln86_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.08ns)   --->   "%mul_ln86_9 = mul i32 %sext_ln86_9, i32 %sext_ln86_9" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 98 'mul' 'mul_ln86_9' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%diff_9 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_9, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 99 'partselect' 'diff_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln86_10 = sext i19 %sub_ln85_10" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 100 'sext' 'sext_ln86_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.08ns)   --->   "%mul_ln86_10 = mul i32 %sext_ln86_10, i32 %sext_ln86_10" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 101 'mul' 'mul_ln86_10' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%diff_10 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_10, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 102 'partselect' 'diff_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln86_11 = sext i19 %sub_ln85_11" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 103 'sext' 'sext_ln86_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (2.08ns)   --->   "%mul_ln86_11 = mul i32 %sext_ln86_11, i32 %sext_ln86_11" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 104 'mul' 'mul_ln86_11' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%diff_11 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_11, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 105 'partselect' 'diff_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln86_12 = sext i19 %sub_ln85_12" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 106 'sext' 'sext_ln86_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (2.08ns)   --->   "%mul_ln86_12 = mul i32 %sext_ln86_12, i32 %sext_ln86_12" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 107 'mul' 'mul_ln86_12' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%diff_12 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_12, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 108 'partselect' 'diff_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln86_13 = sext i19 %sub_ln85_13" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 109 'sext' 'sext_ln86_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (2.08ns)   --->   "%mul_ln86_13 = mul i32 %sext_ln86_13, i32 %sext_ln86_13" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 110 'mul' 'mul_ln86_13' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%diff_13 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_13, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 111 'partselect' 'diff_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln86_14 = sext i19 %sub_ln85_14" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 112 'sext' 'sext_ln86_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (2.08ns)   --->   "%mul_ln86_14 = mul i32 %sext_ln86_14, i32 %sext_ln86_14" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 113 'mul' 'mul_ln86_14' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%diff_14 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_14, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 114 'partselect' 'diff_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln86_15 = sext i19 %sub_ln85_15" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 115 'sext' 'sext_ln86_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (2.08ns)   --->   "%mul_ln86_15 = mul i32 %sext_ln86_15, i32 %sext_ln86_15" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 116 'mul' 'mul_ln86_15' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%diff_15 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_15, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 117 'partselect' 'diff_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_1 = add i19 %diff_13, i19 %diff_14" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 118 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (0.80ns)   --->   "%add_ln87_2 = add i19 %diff_12, i19 %diff_11" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 119 'add' 'add_ln87_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln87_3 = add i19 %add_ln87_2, i19 %add_ln87_1" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 120 'add' 'add_ln87_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_4 = add i19 %diff_8, i19 %diff_7" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 121 'add' 'add_ln87_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (0.80ns)   --->   "%add_ln87_5 = add i19 %diff_10, i19 %diff_9" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 122 'add' 'add_ln87_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln87_6 = add i19 %add_ln87_5, i19 %add_ln87_4" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 123 'add' 'add_ln87_6' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [1/1] (0.80ns)   --->   "%add_ln87_8 = add i19 %diff_16, i19 %diff_2" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 124 'add' 'add_ln87_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.80ns)   --->   "%add_ln87_9 = add i19 %diff, i19 %diff_4" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 125 'add' 'add_ln87_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_10 = add i19 %add_ln87_9, i19 %add_ln87_8" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 126 'add' 'add_ln87_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_11 = add i19 %diff_3, i19 %diff_6" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 127 'add' 'add_ln87_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 128 [1/1] (0.80ns)   --->   "%add_ln87_12 = add i19 %diff_5, i19 %diff_15" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 128 'add' 'add_ln87_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln87_13 = add i19 %add_ln87_12, i19 %add_ln87_11" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 129 'add' 'add_ln87_13' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 130 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln87_14 = add i19 %add_ln87_13, i19 %add_ln87_10" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 130 'add' 'add_ln87_14' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_7 = add i19 %add_ln87_6, i19 %add_ln87_3" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 131 'add' 'add_ln87_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln87 = add i19 %add_ln87_14, i19 %add_ln87_7" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 132 'add' 'add_ln87' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln87, i32 5, i32 18" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 133 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i14 %tmp_2" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 134 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln87, i32 18" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 135 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln87, i32 4" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 136 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %tmp_3, i12 0" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 137 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.75ns)   --->   "%icmp_ln91 = icmp_eq  i13 %tmp_1, i13 0" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 138 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.76ns)   --->   "%add_ln91 = add i15 %sext_ln91, i15 1" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 139 'add' 'add_ln91' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln91 = select i1 %icmp_ln91, i15 %sext_ln91, i15 %add_ln91" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 140 'select' 'select_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.29ns) (out node of the LUT)   --->   "%index = select i1 %tmp, i15 %select_ln91, i15 %sext_ln91" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 141 'select' 'index' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i15 %index" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 142 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %index, i32 14" [firmware/nnet_utils/nnet_layernorm.h:93]   --->   Operation 143 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.34ns)   --->   "%index_1 = select i1 %tmp_4, i14 0, i14 %trunc_ln91" [firmware/nnet_utils/nnet_layernorm.h:93]   --->   Operation 144 'select' 'index_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln91_1 = trunc i14 %index_1" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 145 'trunc' 'trunc_ln91_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i14.i32.i32, i14 %index_1, i32 12, i32 13" [firmware/nnet_utils/nnet_layernorm.h:94]   --->   Operation 146 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.43ns)   --->   "%icmp_ln94 = icmp_ne  i2 %tmp_5, i2 0" [firmware/nnet_utils/nnet_layernorm.h:94]   --->   Operation 147 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.29ns)   --->   "%index_2 = select i1 %icmp_ln94, i12 4095, i12 %trunc_ln91_1" [firmware/nnet_utils/nnet_layernorm.h:94]   --->   Operation 148 'select' 'index_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i12 %index_2" [firmware/nnet_utils/nnet_layernorm.h:95]   --->   Operation 149 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i15 %invert_sqr_table, i64 0, i64 %zext_ln95" [firmware/nnet_utils/nnet_layernorm.h:95]   --->   Operation 150 'getelementptr' 'invert_sqr_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [2/2] (1.23ns)   --->   "%deno_inver = load i12 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:95]   --->   Operation 151 'load' 'deno_inver' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 4096> <ROM>

State 4 <SV = 3> <Delay = 3.31>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 152 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/2] (1.23ns)   --->   "%deno_inver = load i12 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:95]   --->   Operation 153 'load' 'deno_inver' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 4096> <ROM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i15 %deno_inver" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 154 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i19 %sub_ln85" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 155 'sext' 'sext_ln99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (2.08ns)   --->   "%mul_ln99 = mul i34 %sext_ln99, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 156 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 157 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln99_1 = sext i31 %trunc_ln2" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 158 'sext' 'sext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln99_2 = sext i19 %sub_ln85_1" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 159 'sext' 'sext_ln99_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (2.08ns)   --->   "%mul_ln99_1 = mul i34 %sext_ln99_2, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 160 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_1, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 161 'partselect' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln99_3 = sext i31 %trunc_ln99_1" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 162 'sext' 'sext_ln99_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln99_4 = sext i19 %sub_ln85_2" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 163 'sext' 'sext_ln99_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (2.08ns)   --->   "%mul_ln99_2 = mul i34 %sext_ln99_4, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 164 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln99_2 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_2, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 165 'partselect' 'trunc_ln99_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln99_5 = sext i31 %trunc_ln99_2" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 166 'sext' 'sext_ln99_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln99_6 = sext i19 %sub_ln85_3" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 167 'sext' 'sext_ln99_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (2.08ns)   --->   "%mul_ln99_3 = mul i34 %sext_ln99_6, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 168 'mul' 'mul_ln99_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln99_3 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_3, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 169 'partselect' 'trunc_ln99_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln99_7 = sext i31 %trunc_ln99_3" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 170 'sext' 'sext_ln99_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln99_8 = sext i19 %sub_ln85_4" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 171 'sext' 'sext_ln99_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (2.08ns)   --->   "%mul_ln99_4 = mul i34 %sext_ln99_8, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 172 'mul' 'mul_ln99_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln99_4 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_4, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 173 'partselect' 'trunc_ln99_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln99_9 = sext i31 %trunc_ln99_4" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 174 'sext' 'sext_ln99_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln99_10 = sext i19 %sub_ln85_5" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 175 'sext' 'sext_ln99_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (2.08ns)   --->   "%mul_ln99_5 = mul i34 %sext_ln99_10, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 176 'mul' 'mul_ln99_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln99_5 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_5, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 177 'partselect' 'trunc_ln99_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln99_11 = sext i31 %trunc_ln99_5" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 178 'sext' 'sext_ln99_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln99_12 = sext i19 %sub_ln85_6" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 179 'sext' 'sext_ln99_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (2.08ns)   --->   "%mul_ln99_6 = mul i34 %sext_ln99_12, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 180 'mul' 'mul_ln99_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln99_6 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_6, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 181 'partselect' 'trunc_ln99_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln99_13 = sext i31 %trunc_ln99_6" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 182 'sext' 'sext_ln99_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln99_14 = sext i19 %sub_ln85_7" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 183 'sext' 'sext_ln99_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (2.08ns)   --->   "%mul_ln99_7 = mul i34 %sext_ln99_14, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 184 'mul' 'mul_ln99_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln99_7 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_7, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 185 'partselect' 'trunc_ln99_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln99_15 = sext i31 %trunc_ln99_7" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 186 'sext' 'sext_ln99_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln99_16 = sext i19 %sub_ln85_8" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 187 'sext' 'sext_ln99_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (2.08ns)   --->   "%mul_ln99_8 = mul i34 %sext_ln99_16, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 188 'mul' 'mul_ln99_8' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln99_8 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_8, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 189 'partselect' 'trunc_ln99_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln99_17 = sext i31 %trunc_ln99_8" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 190 'sext' 'sext_ln99_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln99_18 = sext i19 %sub_ln85_9" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 191 'sext' 'sext_ln99_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (2.08ns)   --->   "%mul_ln99_9 = mul i34 %sext_ln99_18, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 192 'mul' 'mul_ln99_9' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln99_9 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_9, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 193 'partselect' 'trunc_ln99_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln99_19 = sext i31 %trunc_ln99_9" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 194 'sext' 'sext_ln99_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln99_20 = sext i19 %sub_ln85_10" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 195 'sext' 'sext_ln99_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (2.08ns)   --->   "%mul_ln99_10 = mul i34 %sext_ln99_20, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 196 'mul' 'mul_ln99_10' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln99_s = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_10, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 197 'partselect' 'trunc_ln99_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln99_21 = sext i31 %trunc_ln99_s" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 198 'sext' 'sext_ln99_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln99_22 = sext i19 %sub_ln85_11" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 199 'sext' 'sext_ln99_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (2.08ns)   --->   "%mul_ln99_11 = mul i34 %sext_ln99_22, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 200 'mul' 'mul_ln99_11' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln99_10 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_11, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 201 'partselect' 'trunc_ln99_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln99_23 = sext i31 %trunc_ln99_10" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 202 'sext' 'sext_ln99_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln99_24 = sext i19 %sub_ln85_12" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 203 'sext' 'sext_ln99_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (2.08ns)   --->   "%mul_ln99_12 = mul i34 %sext_ln99_24, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 204 'mul' 'mul_ln99_12' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln99_11 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_12, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 205 'partselect' 'trunc_ln99_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln99_25 = sext i31 %trunc_ln99_11" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 206 'sext' 'sext_ln99_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln99_26 = sext i19 %sub_ln85_13" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 207 'sext' 'sext_ln99_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (2.08ns)   --->   "%mul_ln99_13 = mul i34 %sext_ln99_26, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 208 'mul' 'mul_ln99_13' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln99_12 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_13, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 209 'partselect' 'trunc_ln99_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln99_27 = sext i31 %trunc_ln99_12" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 210 'sext' 'sext_ln99_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln99_28 = sext i19 %sub_ln85_14" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 211 'sext' 'sext_ln99_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (2.08ns)   --->   "%mul_ln99_14 = mul i34 %sext_ln99_28, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 212 'mul' 'mul_ln99_14' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln99_13 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_14, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 213 'partselect' 'trunc_ln99_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln99_29 = sext i31 %trunc_ln99_13" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 214 'sext' 'sext_ln99_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln99_30 = sext i19 %sub_ln85_15" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 215 'sext' 'sext_ln99_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (2.08ns)   --->   "%mul_ln99_15 = mul i34 %sext_ln99_30, i34 %zext_ln99" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 216 'mul' 'mul_ln99_15' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln99_14 = partselect i31 @_ssdm_op_PartSelect.i31.i34.i32.i32, i34 %mul_ln99_15, i32 3, i32 33" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 217 'partselect' 'trunc_ln99_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln99_31 = sext i31 %trunc_ln99_14" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 218 'sext' 'sext_ln99_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%mrv = insertvalue i528 <undef>, i33 %sext_ln99_1" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 219 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i528 %mrv, i33 %sext_ln99_3" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 220 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i528 %mrv_1, i33 %sext_ln99_5" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 221 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i528 %mrv_2, i33 %sext_ln99_7" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 222 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i528 %mrv_3, i33 %sext_ln99_9" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 223 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i528 %mrv_4, i33 %sext_ln99_11" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 224 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i528 %mrv_5, i33 %sext_ln99_13" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 225 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i528 %mrv_6, i33 %sext_ln99_15" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 226 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i528 %mrv_7, i33 %sext_ln99_17" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 227 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i528 %mrv_8, i33 %sext_ln99_19" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 228 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i528 %mrv_9, i33 %sext_ln99_21" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 229 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i528 %mrv_10, i33 %sext_ln99_23" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 230 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i528 %mrv_11, i33 %sext_ln99_25" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 231 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i528 %mrv_12, i33 %sext_ln99_27" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 232 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i528 %mrv_13, i33 %sext_ln99_29" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 233 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i528 %mrv_14, i33 %sext_ln99_31" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 234 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%ret_ln101 = ret i528 %mrv_15" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 235 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.662ns
The critical path consists of the following:
	wire read operation ('data_15_val_read', firmware/nnet_utils/nnet_layernorm.h:79) on port 'data_15_val' (firmware/nnet_utils/nnet_layernorm.h:79) [19]  (0.000 ns)
	'add' operation 19 bit ('add_ln79_12', firmware/nnet_utils/nnet_layernorm.h:79) [62]  (0.803 ns)
	'add' operation 19 bit ('add_ln79_13', firmware/nnet_utils/nnet_layernorm.h:79) [63]  (0.685 ns)
	'add' operation 19 bit ('add_ln79_14', firmware/nnet_utils/nnet_layernorm.h:79) [64]  (0.685 ns)
	'add' operation 19 bit ('add_ln79', firmware/nnet_utils/nnet_layernorm.h:79) [65]  (0.685 ns)
	'sub' operation 19 bit ('sub_ln85', firmware/nnet_utils/nnet_layernorm.h:85) [68]  (0.803 ns)

 <State 2>: 4.254ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln86_5', firmware/nnet_utils/nnet_layernorm.h:86) [90]  (2.080 ns)
	'add' operation 19 bit ('add_ln87_12', firmware/nnet_utils/nnet_layernorm.h:87) [143]  (0.803 ns)
	'add' operation 19 bit ('add_ln87_13', firmware/nnet_utils/nnet_layernorm.h:87) [144]  (0.685 ns)
	'add' operation 19 bit ('add_ln87_14', firmware/nnet_utils/nnet_layernorm.h:87) [145]  (0.685 ns)

 <State 3>: 4.050ns
The critical path consists of the following:
	'add' operation 19 bit ('add_ln87_7', firmware/nnet_utils/nnet_layernorm.h:87) [138]  (0.000 ns)
	'add' operation 19 bit ('add_ln87', firmware/nnet_utils/nnet_layernorm.h:87) [146]  (0.685 ns)
	'add' operation 15 bit ('add_ln91', firmware/nnet_utils/nnet_layernorm.h:91) [153]  (0.765 ns)
	'select' operation 15 bit ('select_ln91', firmware/nnet_utils/nnet_layernorm.h:91) [154]  (0.000 ns)
	'select' operation 15 bit ('index', firmware/nnet_utils/nnet_layernorm.h:91) [155]  (0.292 ns)
	'select' operation 14 bit ('index', firmware/nnet_utils/nnet_layernorm.h:93) [158]  (0.342 ns)
	'icmp' operation 1 bit ('icmp_ln94', firmware/nnet_utils/nnet_layernorm.h:94) [161]  (0.436 ns)
	'select' operation 12 bit ('index', firmware/nnet_utils/nnet_layernorm.h:94) [162]  (0.299 ns)
	'getelementptr' operation 12 bit ('invert_sqr_table_addr', firmware/nnet_utils/nnet_layernorm.h:95) [164]  (0.000 ns)
	'load' operation 15 bit ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:95) on array 'invert_sqr_table' [165]  (1.230 ns)

 <State 4>: 3.310ns
The critical path consists of the following:
	'load' operation 15 bit ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:95) on array 'invert_sqr_table' [165]  (1.230 ns)
	'mul' operation 34 bit ('mul_ln99', firmware/nnet_utils/nnet_layernorm.h:99) [168]  (2.080 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
