

================================================================
== Vitis HLS Report for 'load_mlp_weight_vector_300_600_s'
================================================================
* Date:           Mon Apr 12 19:27:19 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.692 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      305|      305|  3.050 us|  3.050 us|  305|  305|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_74_1  |      300|      300|         2|          1|          1|   300|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       62|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       96|    -|
|Register             |        -|     -|       37|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       37|      158|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_10ns_10ns_18_4_1_U62  |mul_mul_10ns_10ns_18_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln74_fu_102_p2                |         +|   0|  0|  16|           9|           1|
    |add_ln77_fu_118_p2                |         +|   0|  0|  25|          18|          18|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln74_fu_108_p2               |      icmp|   0|  0|  11|           9|           9|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  62|          42|          34|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |d_out_blk_n              |   9|          2|    1|          2|
    |d_out_out_blk_n          |   9|          2|    1|          2|
    |i_reg_87                 |   9|          2|    9|         18|
    |mlp_weight_vector_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  96|         20|   15|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_87                 |   9|   0|    9|          0|
    |icmp_ln74_reg_149        |   1|   0|    1|          0|
    |mul_ln74_reg_139         |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  37|   0|   37|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  load_mlp_weight_vector<300, 600>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  load_mlp_weight_vector<300, 600>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  load_mlp_weight_vector<300, 600>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  load_mlp_weight_vector<300, 600>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  load_mlp_weight_vector<300, 600>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  load_mlp_weight_vector<300, 600>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  load_mlp_weight_vector<300, 600>|  return value|
|mlp_weight_vector_din     |  out|   32|     ap_fifo|                 mlp_weight_vector|       pointer|
|mlp_weight_vector_full_n  |   in|    1|     ap_fifo|                 mlp_weight_vector|       pointer|
|mlp_weight_vector_write   |  out|    1|     ap_fifo|                 mlp_weight_vector|       pointer|
|d_out_dout                |   in|   10|     ap_fifo|                             d_out|       pointer|
|d_out_empty_n             |   in|    1|     ap_fifo|                             d_out|       pointer|
|d_out_read                |  out|    1|     ap_fifo|                             d_out|       pointer|
|d_out_out_din             |  out|   10|     ap_fifo|                         d_out_out|       pointer|
|d_out_out_full_n          |   in|    1|     ap_fifo|                         d_out_out|       pointer|
|d_out_out_write           |  out|    1|     ap_fifo|                         d_out_out|       pointer|
|mlp_1_weights_V_address0  |  out|   18|   ap_memory|                   mlp_1_weights_V|         array|
|mlp_1_weights_V_ce0       |  out|    1|   ap_memory|                   mlp_1_weights_V|         array|
|mlp_1_weights_V_q0        |   in|   32|   ap_memory|                   mlp_1_weights_V|         array|
+--------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 8 [1/1] (1.34ns)   --->   "%d_out_read = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %d_out"   --->   Operation 8 'read' 'd_out_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.34ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.i10P0A, i10 %d_out_out, i10 %d_out_read" [GIN_compute.cpp:113]   --->   Operation 9 'write' 'write_ln113' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i10 %d_out_read" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 10 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln74 = mul i18 %zext_ln74, i18 300" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 11 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 12 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln74 = mul i18 %zext_ln74, i18 300" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 12 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 13 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln74 = mul i18 %zext_ln74, i18 300" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 13 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_vector, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_vector, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln74 = mul i18 %zext_ln74, i18 300" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 18 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln74 = br void" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 19 'br' 'br_ln74' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.04>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln74, void %.split.i, i9 0, void %entry" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.71ns)   --->   "%add_ln74 = add i9 %i, i9 1" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 21 'add' 'add_ln74' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 22 [1/1] (0.59ns)   --->   "%icmp_ln74 = icmp_eq  i9 %i, i9 300" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 22 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.split.i, void %.exit" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 24 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i9 %i" [GIN_compute.cpp:77->GIN_compute.cpp:113]   --->   Operation 25 'zext' 'zext_ln77' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.79ns)   --->   "%add_ln77 = add i18 %mul_ln74, i18 %zext_ln77" [GIN_compute.cpp:77->GIN_compute.cpp:113]   --->   Operation 26 'add' 'add_ln77' <Predicate = (!icmp_ln74)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i18 %add_ln77" [GIN_compute.cpp:77->GIN_compute.cpp:113]   --->   Operation 27 'zext' 'zext_ln77_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%mlp_1_weights_V_addr = getelementptr i32 %mlp_1_weights_V, i64 0, i64 %zext_ln77_2" [GIN_compute.cpp:77->GIN_compute.cpp:113]   --->   Operation 28 'getelementptr' 'mlp_1_weights_V_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (1.24ns)   --->   "%mlp_1_weights_V_load = load i18 %mlp_1_weights_V_addr" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 29 'load' 'mlp_1_weights_V_load' <Predicate = (!icmp_ln74)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180000> <RAM>

State 6 <SV = 5> <Delay = 2.64>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_32" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 30 'specpipeline' 'specpipeline_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [GIN_compute.cpp:74->GIN_compute.cpp:113]   --->   Operation 31 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (1.24ns)   --->   "%mlp_1_weights_V_load = load i18 %mlp_1_weights_V_addr" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 32 'load' 'mlp_1_weights_V_load' <Predicate = (!icmp_ln74)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180000> <RAM>
ST_6 : Operation 33 [1/1] (1.39ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mlp_weight_vector, i32 %mlp_1_weights_V_load" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 33 'write' 'write_ln174' <Predicate = (!icmp_ln74)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln113 = ret" [GIN_compute.cpp:113]   --->   Operation 35 'ret' 'ret_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mlp_weight_vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mlp_1_weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_out_read           (read             ) [ 00000000]
write_ln113          (write            ) [ 00000000]
zext_ln74            (zext             ) [ 00111000]
specinterface_ln0    (specinterface    ) [ 00000000]
specinterface_ln0    (specinterface    ) [ 00000000]
specinterface_ln0    (specinterface    ) [ 00000000]
specinterface_ln0    (specinterface    ) [ 00000000]
mul_ln74             (mul              ) [ 00000110]
br_ln74              (br               ) [ 00001110]
i                    (phi              ) [ 00000100]
add_ln74             (add              ) [ 00001110]
icmp_ln74            (icmp             ) [ 00000110]
empty                (speclooptripcount) [ 00000000]
br_ln74              (br               ) [ 00000000]
zext_ln77            (zext             ) [ 00000000]
add_ln77             (add              ) [ 00000000]
zext_ln77_2          (zext             ) [ 00000000]
mlp_1_weights_V_addr (getelementptr    ) [ 00000110]
specpipeline_ln74    (specpipeline     ) [ 00000000]
specloopname_ln74    (specloopname     ) [ 00000000]
mlp_1_weights_V_load (load             ) [ 00000000]
write_ln174          (write            ) [ 00000000]
br_ln0               (br               ) [ 00001110]
ret_ln113            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mlp_weight_vector">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_weight_vector"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_out_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mlp_1_weights_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_weights_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="d_out_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="10" slack="0"/>
<pin id="54" dir="0" index="1" bw="10" slack="0"/>
<pin id="55" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_out_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln113_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="0" index="2" bw="10" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln113/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln174_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="73" class="1004" name="mlp_1_weights_V_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="18" slack="0"/>
<pin id="77" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mlp_1_weights_V_addr/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="18" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mlp_1_weights_V_load/5 "/>
</bind>
</comp>

<comp id="87" class="1005" name="i_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="1"/>
<pin id="89" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="0"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="1" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln74_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln74_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln74_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="0" index="1" bw="9" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln77_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln77_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="18" slack="1"/>
<pin id="120" dir="0" index="1" bw="9" slack="0"/>
<pin id="121" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln77_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="18" slack="0"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_2/5 "/>
</bind>
</comp>

<comp id="128" class="1007" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="18" slack="0"/>
<pin id="131" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74/1 "/>
</bind>
</comp>

<comp id="134" class="1005" name="zext_ln74_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="18" slack="1"/>
<pin id="136" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln74 "/>
</bind>
</comp>

<comp id="139" class="1005" name="mul_ln74_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="18" slack="1"/>
<pin id="141" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln74 "/>
</bind>
</comp>

<comp id="144" class="1005" name="add_ln74_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln74 "/>
</bind>
</comp>

<comp id="149" class="1005" name="icmp_ln74_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="153" class="1005" name="mlp_1_weights_V_addr_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="18" slack="1"/>
<pin id="155" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mlp_1_weights_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="52" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="50" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="80" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="86"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="101"><net_src comp="52" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="91" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="91" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="91" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="118" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="132"><net_src comp="98" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="98" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="142"><net_src comp="128" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="147"><net_src comp="102" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="152"><net_src comp="108" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="73" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="80" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mlp_weight_vector | {6 }
	Port: d_out_out | {1 }
	Port: mlp_1_weights_V | {}
 - Input state : 
	Port: load_mlp_weight_vector<300, 600> : d_out | {1 }
	Port: load_mlp_weight_vector<300, 600> : mlp_1_weights_V | {5 6 }
  - Chain level:
	State 1
		mul_ln74 : 1
	State 2
	State 3
	State 4
	State 5
		add_ln74 : 1
		icmp_ln74 : 1
		br_ln74 : 2
		zext_ln77 : 1
		add_ln77 : 2
		zext_ln77_2 : 3
		mlp_1_weights_V_addr : 4
		mlp_1_weights_V_load : 5
	State 6
		write_ln174 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln74_fu_102     |    0    |    0    |    16   |
|          |     add_ln77_fu_118     |    0    |    0    |    25   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln74_fu_108    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_128       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  d_out_read_read_fu_52  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln113_write_fu_58 |    0    |    0    |    0    |
|          | write_ln174_write_fu_66 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln74_fu_98     |    0    |    0    |    0    |
|   zext   |     zext_ln77_fu_114    |    0    |    0    |    0    |
|          |    zext_ln77_2_fu_123   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    52   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln74_reg_144      |    9   |
|          i_reg_87          |    9   |
|      icmp_ln74_reg_149     |    1   |
|mlp_1_weights_V_addr_reg_153|   18   |
|      mul_ln74_reg_139      |   18   |
|      zext_ln74_reg_134     |   18   |
+----------------------------+--------+
|            Total           |   73   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_128    |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   52   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   73   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   73   |   70   |
+-----------+--------+--------+--------+--------+
