$date
	Sat Oct 22 21:37:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#615091
b10000 !
1"
#615094
b10000 &
b10000 %
1$
#615095
0"
#615098
b1000 &
b1000 %
#615102
b100 &
b100 %
#615106
b10 &
b10 %
#615110
b1 &
1#
b1 %
#615114
b0 &
b0 %
0#
0$
#1602959
b1010 !
1"
#1602962
b1010 &
b1010 %
1$
#1602963
0"
#1602966
b101 &
b101 %
#1602970
b10000 &
b10000 %
#1602974
b1000 &
b1000 %
#1602978
b100 &
b100 %
#1602982
b10 &
b10 %
#1602986
b1 &
b1 %
1#
#1602990
b0 &
0#
b0 %
0$
#2691337
b100 !
1"
#2691338
b100 &
b100 %
1$
#2691339
0"
#2691342
b10 &
b10 %
#2691346
b1 &
b1 %
1#
#2691350
b0 &
0#
b0 %
0$
#4500012
