// Seed: 2547958978
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd7
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout reg id_1;
  always id_1 <= -1;
  wire _id_4;
  and primCall (id_3, id_2, id_5, id_1);
  wire [1 : id_4] id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
