(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h3b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire3;
  input wire [(3'h7):(1'h0)] wire2;
  input wire signed [(4'h8):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire39;
  wire [(3'h5):(1'h0)] wire38;
  wire [(3'h6):(1'h0)] wire36;
  wire [(2'h3):(1'h0)] wire24;
  wire signed [(3'h5):(1'h0)] wire9;
  wire [(4'h9):(1'h0)] wire8;
  wire [(3'h5):(1'h0)] wire7;
  wire [(3'h4):(1'h0)] wire6;
  wire [(4'h9):(1'h0)] wire5;
  wire signed [(4'h9):(1'h0)] wire4;
  assign y = {wire39,
                 wire38,
                 wire36,
                 wire24,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = ({$signed((^~wire2))} ?
                     ({{wire2}} * (wire0[(2'h3):(1'h1)] ?
                         (wire1 ?
                             wire3 : wire0) : wire0)) : $signed($signed(wire0[(1'h0):(1'h0)])));
  assign wire5 = wire1;
  assign wire6 = (wire3[(1'h1):(1'h0)] << (&($signed(wire2) ^~ ((8'h9d) < (8'ha4)))));
  assign wire7 = {$unsigned(wire6[(2'h2):(1'h0)])};
  assign wire8 = {$unsigned((~|(wire4 ? wire0 : wire4)))};
  assign wire9 = ({(^~(^wire7))} - ($signed((^wire3)) < {(wire7 ?
                         wire1 : wire5)}));
  module10 #() modinst25 (.wire14(wire0), .wire11(wire4), .y(wire24), .clk(clk), .wire13(wire9), .wire12(wire8));
  module26 #() modinst37 (wire36, clk, wire5, wire24, wire1, wire8);
  assign wire38 = $signed(wire0);
  module26 #() modinst40 (wire39, clk, wire36, wire8, wire6, wire0);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module26  (y, clk, wire30, wire29, wire28, wire27);
  output wire [(32'h24):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire30;
  input wire [(2'h3):(1'h0)] wire29;
  input wire signed [(3'h4):(1'h0)] wire28;
  input wire [(4'h9):(1'h0)] wire27;
  wire [(4'h9):(1'h0)] wire35;
  wire signed [(3'h4):(1'h0)] wire34;
  wire signed [(3'h7):(1'h0)] wire33;
  wire signed [(3'h4):(1'h0)] wire32;
  wire signed [(4'hb):(1'h0)] wire31;
  assign y = {wire35, wire34, wire33, wire32, wire31, (1'h0)};
  assign wire31 = (+$unsigned($unsigned((wire29 <<< wire30))));
  assign wire32 = (|(($signed(wire28) <= $unsigned(wire27)) || (8'h9d)));
  assign wire33 = wire27;
  assign wire34 = $signed(($unsigned((~^(8'ha3))) >>> (~wire31)));
  assign wire35 = $signed($unsigned((|((8'ha8) || wire32))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module10  (y, clk, wire14, wire13, wire12, wire11);
  output wire [(32'h3a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire14;
  input wire [(3'h5):(1'h0)] wire13;
  input wire [(3'h4):(1'h0)] wire12;
  input wire [(4'h9):(1'h0)] wire11;
  wire signed [(4'ha):(1'h0)] wire23;
  wire signed [(3'h4):(1'h0)] wire22;
  wire [(3'h5):(1'h0)] wire21;
  wire signed [(3'h6):(1'h0)] wire20;
  wire signed [(2'h3):(1'h0)] wire16;
  wire [(4'h9):(1'h0)] wire15;
  reg signed [(3'h4):(1'h0)] reg19 = (1'h0);
  reg [(4'ha):(1'h0)] reg18 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg17 = (1'h0);
  assign y = {wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire16,
                 wire15,
                 reg19,
                 reg18,
                 reg17,
                 (1'h0)};
  assign wire15 = ({wire13} ?
                      (~|$signed(wire14[(4'h9):(4'h8)])) : $unsigned($unsigned($unsigned((8'haf)))));
  assign wire16 = wire13;
  always
    @(posedge clk) begin
      reg17 <= $unsigned($unsigned($signed((wire13 ? wire14 : wire11))));
      reg18 <= (~&wire16[(2'h3):(1'h1)]);
      reg19 <= $unsigned((8'hb0));
    end
  assign wire20 = ({(wire12 ?
                          (reg19 >= reg19) : (reg17 == wire15))} || (reg18[(4'ha):(3'h7)] ?
                      wire12 : wire15[(1'h1):(1'h1)]));
  assign wire21 = (&$signed($signed((&wire15))));
  assign wire22 = reg19;
  assign wire23 = reg17[(2'h3):(2'h2)];
endmodule