<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) V-2023.09LR-1, Build 251R, May 14 2024
#install: C:\lscc\radiant\2024.1\synpbase
#OS: Windows 10 or later
#Hostname: LPGL109105

# Fri Sep 20 14:21:57 2024

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys HDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
@N:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\apb_uart.vhd&quot;:37:7:37:14|Top entity is set to apb_uart.
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.vhd&apos;.
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_clock_div.vhd&apos;.
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_counter.vhd&apos;.
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_edge_detect.vhd&apos;.
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_fifo.vhd&apos;.
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_input_filter.vhd&apos;.
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_input_sync.vhd&apos;.
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\slib_mv_filter.vhd&apos;.
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\uart_baudgen.vhd&apos;.
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\uart_interrupt.vhd&apos;.
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\uart_transmitter.vhd&apos;.
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\uart_receiver.vhd&apos;.
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_uart\src\apb_uart.vhd&apos;.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 89MB)


Process completed successfully.
# Fri Sep 20 14:21:57 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
@I::&quot;C:\lscc\radiant\2024.1\synpbase\lib\generic\lav-ate-es.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2024.1\synpbase\lib\vlog\hypermods.v&quot; (library __hyper__lib__)
@I::&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder/rtl\lscc_adder.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_dpram/rtl\lscc_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_spram/rtl\lscc_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_rom/rtl\lscc_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_shift_reg/rtl\lscc_shift_register.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:126:11:126:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:135:11:135:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3259:17:3259:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3266:17:3266:28|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3309:17:3309:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3316:17:3316:28|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3359:17:3359:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3366:17:3366:28|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5110:25:5110:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5114:25:5114:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5145:29:5145:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5149:29:5149:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1060:25:1060:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1064:25:1064:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1095:29:1095:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1099:29:1099:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1880:29:1880:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1885:29:1885:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1916:33:1916:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1920:33:1920:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1953:29:1953:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1958:29:1958:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1988:33:1988:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1992:33:1992:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2508:29:2508:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2513:29:2513:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2544:33:2544:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2548:33:2548:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2581:29:2581:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2586:29:2586:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2617:33:2617:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2621:33:2621:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3108:29:3108:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3113:29:3113:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3144:33:3144:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3148:33:3148:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3181:29:3181:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3186:29:3186:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3217:33:3217:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3221:33:3221:44|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot;:1485:25:1485:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot;:1491:25:1491:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot;:970:25:970:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot;:976:25:976:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv&quot;:123:14:123:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv&quot;:133:14:133:25|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cv32a6_ima_sv32_fpga_config_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv&quot;:812:12:812:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv&quot;:847:12:847:23|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv&quot;:95:18:95:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv&quot;:97:18:97:29|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv&quot;:112:14:112:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv&quot;:118:14:118:25|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\wt_cache_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\std_cache_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\acc_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cvxif_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\include\cvxif_instr_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_fu.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\cvxif_example_coprocessor.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\instr_decoder.sv&quot; (library work)
@W: CG104 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\instr_decoder.sv&quot;:14:73:14:73|Unsized number in concatenation is 32 bits
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv&quot;:26:18:26:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv&quot;:40:18:40:29|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:175:10:175:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:189:10:189:21|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr.sv&quot;:293:10:293:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr.sv&quot;:313:10:313:21|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_8bit.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_8bit.sv&quot;:55:11:55:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_8bit.sv&quot;:59:11:59:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter.sv&quot;:18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv&quot;:18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv&quot;:77:14:77:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv&quot;:79:14:79:25|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv&quot;:16:46:16:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv&quot;:38:10:38:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv&quot;:44:10:44:21|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_demux.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv&quot;:52:14:52:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv&quot;:56:14:56:25|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:112:12:112:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:119:12:119:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:171:18:171:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:186:18:186:29|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:310:14:310:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:345:14:345:25|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\shift_reg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\unread.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\popcount.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv&quot;:84:9:84:21|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv&quot;:96:9:96:20|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\counter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\delta_counter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_axi_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\axi_intf.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\register_interface\src\reg_intf.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_soc_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_axi_soc_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot;:24:10:24:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot;:26:10:26:21|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot;:173:12:173:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot;:180:12:180:23|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot;:56:12:56:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot;:60:12:60:23|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv&quot;:60:12:60:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv&quot;:64:12:64:23|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv&quot; (library work)
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\include\common_cells\registers.svh&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv&quot;:151:104:151:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv&quot;:374:104:374:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv&quot;:772:104:772:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_classifier.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv&quot;:119:104:119:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv&quot;:186:84:186:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv&quot;:345:104:345:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv&quot;:151:104:151:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv&quot;:537:104:537:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv&quot;:818:104:818:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv&quot;:136:104:136:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv&quot;:451:104:451:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv&quot;:669:104:669:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_noncomp.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_noncomp.sv&quot;:121:104:121:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_noncomp.sv&quot;:389:104:389:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_block.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_fmt_slice.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_multifmt_slice.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_multifmt_slice.sv&quot;:402:106:402:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_rounding.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_top.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\defs_div_sqrt_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\control_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\div_sqrt_top_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\iteration_div_sqrt_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\norm_div_sqrt_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\nrbd_nrsc_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\preprocess_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:1189:12:1189:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:1193:12:1193:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:1199:11:1199:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:1343:11:1343:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\fpu_wrap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\compressed_decoder.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\controller.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1515:11:1515:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1522:11:1522:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\id_stage.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:581:11:581:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:598:11:598:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_stage.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:504:11:504:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:523:11:523:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_store_unit.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mult.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\multiplier.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\perf_counters.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_ff.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:433:11:433:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:468:11:468:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:268:11:268:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:287:11:287:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\amo_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_unit.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\commit_stage.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv&quot;:301:11:301:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv&quot;:308:11:308:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6_accel_first_pass_decoder_stub.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\acc_dispatcher.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\btb.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\ras.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_scan.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:445:12:445:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:458:12:458:23|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:508:12:508:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:515:12:515:23|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot;:281:11:281:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot;:297:11:297:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:361:11:361:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:426:11:426:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:616:11:616:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:643:11:643:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:570:11:570:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:623:11:623:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv&quot;:326:11:326:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv&quot;:339:11:339:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:521:11:521:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:580:11:580:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_cache_subsystem.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_cache_subsystem.sv&quot;:186:11:186:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_cache_subsystem.sv&quot;:230:11:230:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:671:11:671:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:675:11:675:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\tag_cmp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\axi_adapter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv&quot;:513:11:513:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv&quot;:519:11:519:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv&quot;:799:11:799:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv&quot;:821:11:821:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cache_ctrl.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cache_ctrl.sv&quot;:456:11:456:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cache_ctrl.sv&quot;:474:11:474:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache_axi_wrapper.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_cache_subsystem.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_cache_subsystem.sv&quot;:271:11:271:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_cache_subsystem.sv&quot;:314:11:314:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_nbdcache.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_nbdcache.sv&quot;:273:11:273:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_nbdcache.sv&quot;:278:11:278:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cva6_hpdcache_default_config_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv&quot;:542:18:542:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv&quot;:544:18:544:29|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_demux.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fifo_reg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fifo_reg.sv&quot;:137:15:137:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fifo_reg.sv&quot;:141:15:141:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fxarb.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fxarb.sv&quot;:79:15:79:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fxarb.sv&quot;:82:15:82:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv&quot;:59:15:59:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv&quot;:63:15:63:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv&quot;:113:15:113:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv&quot;:118:15:118:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_mux.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_prio_1hot_encoder.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_sram.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_sram_wbyteenable.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_sram_wmask.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_regbank_wbyteenable_1rw.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_regbank_wmask_1rw.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_downsize.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_downsize.sv&quot;:168:15:168:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_downsize.sv&quot;:177:15:177:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_upsize.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_upsize.sv&quot;:168:15:168:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_upsize.sv&quot;:177:15:177:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_req_read_arbiter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_req_write_arbiter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_resp_demux.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_to_axi_read.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_to_axi_write.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_arb.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_snooper.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_wrapper.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_wrapper.sv&quot;:113:15:113:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_wrapper.sv&quot;:119:15:119:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache.sv&quot;:639:14:639:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache.sv&quot;:655:14:655:25|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_amo.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv&quot;:159:38:159:50|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv&quot;:161:38:161:49|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv&quot;:239:11:239:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv&quot;:247:11:247:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_core_arbiter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl.sv&quot;:753:15:753:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl.sv&quot;:759:15:759:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl_pe.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memarray.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memctrl.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memctrl.sv&quot;:646:15:646:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memctrl.sv&quot;:654:15:654:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv&quot;:452:26:452:38|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv&quot;:454:26:454:37|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv&quot;:666:15:666:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv&quot;:669:15:669:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr.sv&quot;:379:15:379:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr.sv&quot;:383:15:383:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr_to_cache_set.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr_to_cache_set.sv&quot;:102:11:102:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr_to_cache_set.sv&quot;:103:11:103:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_plru.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_rtab.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_rtab.sv&quot;:620:11:620:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_rtab.sv&quot;:664:11:664:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_uncached.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_uncached.sv&quot;:922:11:922:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_uncached.sv&quot;:962:11:962:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf.sv&quot;:671:15:671:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf.sv&quot;:683:15:683:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv&quot;:206:19:206:31|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv&quot;:210:19:210:30|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv&quot;:221:15:221:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv&quot;:224:15:224:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv&quot; (library work)
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\typedef.svh&quot; (library work)
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\include\hpdcache_typedef.svh&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv&quot;:564:13:564:25|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv&quot;:606:13:606:24|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem_axi_arbiter.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem_axi_arbiter.sv&quot;:561:13:561:25|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem_axi_arbiter.sv&quot;:583:13:583:24|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_if_adapter.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_if_adapter.sv&quot;:194:15:194:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_if_adapter.sv&quot;:198:15:198:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\macros\behav\hpdcache_sram_1rw.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\macros\behav\hpdcache_sram_wbyteenable_1rw.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\macros\behav\hpdcache_sram_wmask_1rw.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:78:15:78:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:92:15:92:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp_entry.sv&quot; (library work)

Only the first 100 messages of id &apos;CG334&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CG334&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG334} -count unlimited&apos; in the Tcl shell.

Only the first 100 messages of id &apos;CG333&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CG333&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG333} -count unlimited&apos; in the Tcl shell.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\tc_sram_fpga_wrapper.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\sram.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_ptw_sv32.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\ariane.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\clint\axi_lite_interface.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\clint\clint.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi2apb\src\axi2apb_64_32.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi2apb\src\axi2apb.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi2apb\src\axi2apb_wrap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_timer\apb_timer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_timer\timer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_ar_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_aw_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_b_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_r_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_single_slice.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_slice.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_slice_wrap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_w_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_res_tbl.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_amos_alu.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_amos.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_atomics.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_atomics_wrap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_lrsc.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_lrsc_wrap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\axi_mem_if\src\axi2mem.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\rv_plic_target.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\rv_plic_gateway.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\plic_regmap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\plic_top.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dmi_cdc.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dmi_jtag.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dmi_jtag_tap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_csrs.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_mem.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_sba.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_top.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\debug_rom\debug_rom.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\register_interface\src\apb_to_reg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_multicut.sv&quot; (library work)
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_multicut.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\assign.svh&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rstgen_bypass.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rstgen.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\addr_decode.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_register.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_cut.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_join.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_delayer.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_delayer.sv&quot;:128:14:128:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_to_axi_lite.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_id_prepend.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_atop_filter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_err_slv.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_mux.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_mux.sv&quot;:425:63:425:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_demux.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_demux.sv&quot;:701:63:701:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_xbar.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cdc_2phase.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\spill_register_flushable.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\spill_register.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\deprecated\fifo_v1.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\deprecated\fifo_v2.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_delay.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_16bit.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\tech_cells_generic\src\deprecated\cluster_clk_cells.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\tech_cells_generic\src\deprecated\pulp_clk_cells.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\tech_cells_generic\src\rtl\tc_clk.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\zybo-z7-20.svh&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\zybo-z7-20-ddr.svh&quot; (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 159MB)


Process completed successfully.
# Fri Sep 20 14:21:58 2024

###########################################################]
###########################################################[
@I::&quot;C:\lscc\radiant\2024.1\synpbase\lib\generic\lav-ate-es.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2024.1\synpbase\lib\vlog\hypermods.v&quot; (library __hyper__lib__)
@I::&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder/rtl\lscc_adder.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_dpram/rtl\lscc_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_spram/rtl\lscc_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_rom/rtl\lscc_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_shift_reg/rtl\lscc_shift_register.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:126:11:126:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:135:11:135:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3259:17:3259:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3266:17:3266:28|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3309:17:3309:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3316:17:3316:28|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3359:17:3359:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3366:17:3366:28|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5110:25:5110:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5114:25:5114:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5145:29:5145:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5149:29:5149:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1060:25:1060:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1064:25:1064:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1095:29:1095:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1099:29:1099:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1880:29:1880:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1885:29:1885:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1916:33:1916:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1920:33:1920:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1953:29:1953:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1958:29:1958:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1988:33:1988:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1992:33:1992:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2508:29:2508:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2513:29:2513:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2544:33:2544:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2548:33:2548:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2581:29:2581:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2586:29:2586:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2617:33:2617:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2621:33:2621:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3108:29:3108:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3113:29:3113:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3144:33:3144:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3148:33:3148:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3181:29:3181:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3186:29:3186:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3217:33:3217:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3221:33:3221:44|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot;:1485:25:1485:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot;:1491:25:1491:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot;:970:25:970:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot;:976:25:976:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv&quot;:123:14:123:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv&quot;:133:14:133:25|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cv32a6_ima_sv32_fpga_config_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv&quot;:812:12:812:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv&quot;:847:12:847:23|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv&quot;:95:18:95:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv&quot;:97:18:97:29|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv&quot;:112:14:112:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv&quot;:118:14:118:25|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\wt_cache_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\std_cache_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\acc_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cvxif_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\include\cvxif_instr_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_fu.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\cvxif_example_coprocessor.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\instr_decoder.sv&quot; (library work)
@W: CG104 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\instr_decoder.sv&quot;:14:73:14:73|Unsized number in concatenation is 32 bits
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv&quot;:26:18:26:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv&quot;:40:18:40:29|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:175:10:175:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:189:10:189:21|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr.sv&quot;:293:10:293:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr.sv&quot;:313:10:313:21|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_8bit.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_8bit.sv&quot;:55:11:55:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_8bit.sv&quot;:59:11:59:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter.sv&quot;:18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv&quot;:18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv&quot;:77:14:77:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_arbiter_flushable.sv&quot;:79:14:79:25|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv&quot;:16:46:16:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv&quot;:38:10:38:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_mux.sv&quot;:44:10:44:21|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_demux.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv&quot;:52:14:52:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv&quot;:56:14:56:25|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:112:12:112:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:119:12:119:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:171:18:171:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:186:18:186:29|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:310:14:310:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:345:14:345:25|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\shift_reg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\unread.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\popcount.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv&quot;:84:9:84:21|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv&quot;:96:9:96:20|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\counter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\delta_counter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_axi_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\axi_intf.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\register_interface\src\reg_intf.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_soc_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_axi_soc_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot;:24:10:24:22|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot;:26:10:26:21|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot;:173:12:173:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot;:180:12:180:23|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot;:56:12:56:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot;:60:12:60:23|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv&quot;:60:12:60:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv&quot;:64:12:64:23|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv&quot; (library work)
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\include\common_cells\registers.svh&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv&quot;:151:104:151:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv&quot;:374:104:374:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_cast_multi.sv&quot;:772:104:772:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_classifier.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv&quot;:119:104:119:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv&quot;:186:84:186:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_divsqrt_multi.sv&quot;:345:104:345:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv&quot;:151:104:151:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv&quot;:537:104:537:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma_multi.sv&quot;:818:104:818:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv&quot;:136:104:136:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv&quot;:451:104:451:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_fma.sv&quot;:669:104:669:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_noncomp.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_noncomp.sv&quot;:121:104:121:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_noncomp.sv&quot;:389:104:389:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_block.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_fmt_slice.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_multifmt_slice.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_opgroup_multifmt_slice.sv&quot;:402:106:402:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_rounding.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_top.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\defs_div_sqrt_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\control_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\div_sqrt_top_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\iteration_div_sqrt_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\norm_div_sqrt_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\nrbd_nrsc_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\preprocess_mvp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:1189:12:1189:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:1193:12:1193:23|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:1199:11:1199:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:1343:11:1343:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\fpu_wrap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\compressed_decoder.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\controller.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1515:11:1515:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1522:11:1522:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\id_stage.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:581:11:581:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:598:11:598:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_stage.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:504:11:504:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:523:11:523:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_store_unit.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mult.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\multiplier.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\perf_counters.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_ff.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:433:11:433:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:468:11:468:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:268:11:268:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:287:11:287:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\amo_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_unit.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\commit_stage.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv&quot;:301:11:301:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv&quot;:308:11:308:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6_accel_first_pass_decoder_stub.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\acc_dispatcher.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\btb.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\ras.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_scan.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:445:12:445:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:458:12:458:23|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:508:12:508:24|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:515:12:515:23|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot;:281:11:281:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot;:297:11:297:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:361:11:361:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:426:11:426:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:616:11:616:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:643:11:643:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:570:11:570:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:623:11:623:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv&quot;:326:11:326:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv&quot;:339:11:339:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:521:11:521:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:580:11:580:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_cache_subsystem.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_cache_subsystem.sv&quot;:186:11:186:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_cache_subsystem.sv&quot;:230:11:230:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:671:11:671:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:675:11:675:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\tag_cmp.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\axi_adapter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv&quot;:513:11:513:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv&quot;:519:11:519:22|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv&quot;:799:11:799:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\miss_handler.sv&quot;:821:11:821:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cache_ctrl.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cache_ctrl.sv&quot;:456:11:456:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cache_ctrl.sv&quot;:474:11:474:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache_axi_wrapper.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_cache_subsystem.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_cache_subsystem.sv&quot;:271:11:271:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_cache_subsystem.sv&quot;:314:11:314:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_nbdcache.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_nbdcache.sv&quot;:273:11:273:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\std_nbdcache.sv&quot;:278:11:278:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cva6_hpdcache_default_config_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv&quot;:542:18:542:30|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv&quot;:544:18:544:29|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_demux.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fifo_reg.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fifo_reg.sv&quot;:137:15:137:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fifo_reg.sv&quot;:141:15:141:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fxarb.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fxarb.sv&quot;:79:15:79:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_fxarb.sv&quot;:82:15:82:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv&quot;:59:15:59:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv&quot;:63:15:63:26|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv&quot;:113:15:113:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_rrarb.sv&quot;:118:15:118:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_mux.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_prio_1hot_encoder.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_sram.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_sram_wbyteenable.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_sram_wmask.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_regbank_wbyteenable_1rw.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_regbank_wmask_1rw.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_downsize.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_downsize.sv&quot;:168:15:168:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_downsize.sv&quot;:177:15:177:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_upsize.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_upsize.sv&quot;:168:15:168:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\hpdcache_data_upsize.sv&quot;:177:15:177:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_req_read_arbiter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_req_write_arbiter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_resp_demux.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_to_axi_read.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\utils\hpdcache_mem_to_axi_write.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_pkg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_arb.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_snooper.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_wrapper.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_wrapper.sv&quot;:113:15:113:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_wrapper.sv&quot;:119:15:119:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache.sv&quot;:639:14:639:26|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache.sv&quot;:655:14:655:25|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_amo.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv&quot;:159:38:159:50|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv&quot;:161:38:161:49|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv&quot;:239:11:239:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_cmo.sv&quot;:247:11:247:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_core_arbiter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl.sv&quot;:753:15:753:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl.sv&quot;:759:15:759:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_ctrl_pe.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memarray.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memctrl.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memctrl.sv&quot;:646:15:646:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_memctrl.sv&quot;:654:15:654:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv&quot;:452:26:452:38|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv&quot;:454:26:454:37|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv&quot;:666:15:666:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_miss_handler.sv&quot;:669:15:669:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr.sv&quot;:379:15:379:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr.sv&quot;:383:15:383:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr_to_cache_set.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr_to_cache_set.sv&quot;:102:11:102:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_mshr_to_cache_set.sv&quot;:103:11:103:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_plru.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_rtab.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_rtab.sv&quot;:620:11:620:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_rtab.sv&quot;:664:11:664:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_uncached.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_uncached.sv&quot;:922:11:922:23|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_uncached.sv&quot;:962:11:962:22|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf.sv&quot;:671:15:671:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf.sv&quot;:683:15:683:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv&quot;:206:19:206:31|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv&quot;:210:19:210:30|Read directive translate_on.
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv&quot;:221:15:221:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_wbuf_wrapper.sv&quot;:224:15:224:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv&quot; (library work)
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\typedef.svh&quot; (library work)
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\include\hpdcache_typedef.svh&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv&quot;:564:13:564:25|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem.sv&quot;:606:13:606:24|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem_axi_arbiter.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem_axi_arbiter.sv&quot;:561:13:561:25|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_subsystem_axi_arbiter.sv&quot;:583:13:583:24|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_if_adapter.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_if_adapter.sv&quot;:194:15:194:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_hpdcache_if_adapter.sv&quot;:198:15:198:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\macros\behav\hpdcache_sram_1rw.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\macros\behav\hpdcache_sram_wbyteenable_1rw.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\common\macros\behav\hpdcache_sram_wmask_1rw.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot; (library work)
@N: CG334 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:78:15:78:27|Read directive translate_off.
@N: CG333 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:92:15:92:26|Read directive translate_on.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp_entry.sv&quot; (library work)

Only the first 100 messages of id &apos;CG334&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CG334&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG334} -count unlimited&apos; in the Tcl shell.

Only the first 100 messages of id &apos;CG333&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CG333&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG333} -count unlimited&apos; in the Tcl shell.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\tc_sram_fpga_wrapper.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\sram.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_ptw_sv32.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\ariane.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\clint\axi_lite_interface.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\clint\clint.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi2apb\src\axi2apb_64_32.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi2apb\src\axi2apb.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi2apb\src\axi2apb_wrap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_timer\apb_timer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\apb_timer\timer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_ar_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_aw_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_b_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_r_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_single_slice.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_slice.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_slice_wrap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\axi_slice\src\axi_w_buffer.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_res_tbl.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_amos_alu.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_amos.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_atomics.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_atomics_wrap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_lrsc.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\src\axi_riscv_atomics\src\axi_riscv_lrsc_wrap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\axi_mem_if\src\axi2mem.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\rv_plic_target.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\rv_plic_gateway.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\plic_regmap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\rv_plic\rtl\plic_top.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dmi_cdc.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dmi_jtag.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dmi_jtag_tap.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_csrs.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_mem.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_sba.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_top.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\debug_rom\debug_rom.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\register_interface\src\apb_to_reg.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_multicut.sv&quot; (library work)
@I:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_multicut.sv&quot;:&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\assign.svh&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rstgen_bypass.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rstgen.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\addr_decode.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_register.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_cut.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_join.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_delayer.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_delayer.sv&quot;:128:14:128:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_to_axi_lite.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_id_prepend.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_atop_filter.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_err_slv.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_mux.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_mux.sv&quot;:425:63:425:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_demux.sv&quot; (library work)
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_demux.sv&quot;:701:63:701:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_xbar.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cdc_2phase.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\spill_register_flushable.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\spill_register.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\deprecated\fifo_v1.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\deprecated\fifo_v2.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\stream_delay.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr_16bit.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\tech_cells_generic\src\deprecated\cluster_clk_cells.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\tech_cells_generic\src\deprecated\pulp_clk_cells.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\tech_cells_generic\src\rtl\tc_clk.sv&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\zybo-z7-20.svh&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\src\zybo-z7-20-ddr.svh&quot; (library work)
Verilog syntax check successful!
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\config_pkg.sv&quot;:10:8:10:17|Synthesizing module config_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cv32a6_ima_sv32_fpga_config_pkg.sv&quot;:11:8:11:22|Synthesizing module cva6_config_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\riscv_pkg.sv&quot;:18:8:18:12|Synthesizing module riscv in library work.
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:68:53:68:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:69:46:69:62|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:29:8:29:17|Synthesizing module ariane_pkg in library work.
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:859:13:859:29|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpnew_pkg.sv&quot;:16:8:16:16|Synthesizing module fpnew_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\src\axi_pkg.sv&quot;:21:8:21:14|Synthesizing module axi_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\wt_cache_pkg.sv&quot;:23:8:23:19|Synthesizing module wt_cache_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\std_cache_pkg.sv&quot;:18:8:18:20|Synthesizing module std_cache_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\acc_pkg.sv&quot;:10:8:10:14|Synthesizing module acc_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cvxif_pkg.sv&quot;:12:8:12:16|Synthesizing module cvxif_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cvxif_example\include\cvxif_instr_pkg.sv&quot;:10:8:10:22|Synthesizing module cvxif_instr_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\cf_math_pkg.sv&quot;:18:8:18:18|Synthesizing module cf_math_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_axi_pkg.sv&quot;:18:8:18:17|Synthesizing module ariane_axi in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_soc_pkg.sv&quot;:13:8:13:17|Synthesizing module ariane_soc in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\riscv-dbg\src\dm_pkg.sv&quot;:19:8:19:9|Synthesizing module dm in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\tb\ariane_axi_soc_pkg.sv&quot;:18:8:18:21|Synthesizing module ariane_axi_soc in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\defs_div_sqrt_mvp.sv&quot;:14:8:14:24|Synthesizing module defs_div_sqrt_mvp in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\cva6_hpdcache_default_config_pkg.sv&quot;:16:8:16:26|Synthesizing module hpdcache_params_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hpdcache_pkg.sv&quot;:26:8:26:19|Synthesizing module hpdcache_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\src\hwpf_stride\hwpf_stride_pkg.sv&quot;:27:8:27:22|Synthesizing module hwpf_stride_pkg in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\openhwgroup\cvfpu\src\fpu_div_sqrt_mvp\hdl\control_mvp.sv&quot;:41:0:41:5|Synthesizing module work_C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v_unit in library work.
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:23:7:23:19|Synthesizing module instr_realign in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = instr_realign_1_layer0
@W: CS101 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:67:13:67:13|Index 1 is out of range for variable valid_o
@W: CG874 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:68:14:68:14|Index 1 is out of range for variable instr_o -- bypassing assign ...
@W: CG874 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:69:13:69:13|Index 1 is out of range for variable addr_o -- bypassing assign ...
@W: CS101 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:81:17:81:17|Index 1 is out of range for variable valid_o
@W: CG874 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:82:18:82:18|Index 1 is out of range for variable instr_o -- bypassing assign ...
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:40:14:40:32|No assignment to bit 1 of instr_is_compressed
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:40:14:40:32|No assignment to bit 2 of instr_is_compressed
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:40:14:40:32|No assignment to bit 3 of instr_is_compressed
Running optimization stage 1 on instr_realign_1_layer0 .......
Finished optimization stage 1 on instr_realign_1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:13:7:13:13|Synthesizing module fifo_v3 in library work.

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000100
	dtype=_internal_typedef_0
	ADDR_DEPTH=32&apos;b00000000000000000000000000000010
	FifoDepth=32&apos;b00000000000000000000000000000100
   Generated name = fifo_v3_0_32s_4s_2s_4s
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot;:21:7:21:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000010
	DATA_DEPTH=32&apos;b00000000000000000000000000000100
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
   Generated name = AsyncDpRam_2s_4s_32s
Running optimization stage 1 on AsyncDpRam_2s_4s_32s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_32s (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 178MB)
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:40:10:40:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3_0_32s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 178MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\unread.sv&quot;:16:7:16:12|Synthesizing module unread in library work.
@W: CG146 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\unread.sv&quot;:16:7:16:12|Creating black box for empty module unread

@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:46:7:46:17|Synthesizing module instr_queue in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = instr_queue_2_layer0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:13:7:13:13|Synthesizing module fifo_v3__gen0_0 in library work.

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000100
	dtype=_gen0
	ADDR_DEPTH=32&apos;b00000000000000000000000000000010
	FifoDepth=32&apos;b00000000000000000000000000000100
   Generated name = fifo_v3__gen0_0_0_32s_4s_2s_4s
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot;:21:7:21:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000010
	DATA_DEPTH=32&apos;b00000000000000000000000000000100
	DATA_WIDTH=32&apos;b00000000000000000000000001000101
   Generated name = AsyncDpRam_2s_4s_69s
Running optimization stage 1 on AsyncDpRam_2s_4s_69s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_69s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 179MB)
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:40:10:40:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:75:37:75:41|Object mem_n[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:76:37:76:38|Object mem_n[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:77:37:77:38|Object mem_n[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:78:37:78:44|Object mem_n[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:75:37:75:41|Object mem_n[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:76:37:76:38|Object mem_n[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:77:37:77:38|Object mem_n[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:78:37:78:44|Object mem_n[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:75:37:75:41|Object mem_n[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:76:37:76:38|Object mem_n[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:77:37:77:38|Object mem_n[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:78:37:78:44|Object mem_n[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:75:37:75:41|Object mem_n[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:76:37:76:38|Object mem_n[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:77:37:77:38|Object mem_n[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:78:37:78:44|Object mem_n[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:75:37:75:41|Object mem_q[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:76:37:76:38|Object mem_q[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:77:37:77:38|Object mem_q[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:78:37:78:44|Object mem_q[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:75:37:75:41|Object mem_q[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:76:37:76:38|Object mem_q[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:77:37:77:38|Object mem_q[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:78:37:78:44|Object mem_q[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:75:37:75:41|Object mem_q[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:76:37:76:38|Object mem_q[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:77:37:77:38|Object mem_q[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:78:37:78:44|Object mem_q[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:75:37:75:41|Object mem_q[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:76:37:76:38|Object mem_q[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:77:37:77:38|Object mem_q[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:78:37:78:44|Object mem_q[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen0_0_0_32s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3__gen0_0_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 179MB)
Running optimization stage 1 on instr_queue_2_layer0 .......
Finished optimization stage 1 on instr_queue_2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 179MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:18:7:18:14|Synthesizing module frontend in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = frontend_3_layer0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\ras.sv&quot;:17:7:17:9|Synthesizing module ras in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	DEPTH=32&apos;b00000000000000000000000000000010
   Generated name = ras_2_4_layer0
Running optimization stage 1 on ras_2_4_layer0 .......
Finished optimization stage 1 on ras_2_4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\btb.sv&quot;:28:7:28:9|Synthesizing module btb in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	NR_ENTRIES=32&apos;b00000000000000000000000000100000
	OFFSET=32&apos;b00000000000000000000000000000010
	NR_ROWS=32&apos;b00000000000000000000000000100000
	ROW_ADDR_BITS=32&apos;b00000000000000000000000000000000
	ROW_INDEX_BITS=32&apos;b00000000000000000000000000000001
	PREDICTION_BITS=32&apos;b00000000000000000000000000000111
	ANTIALIAS_BITS=32&apos;b00000000000000000000000000001000
	BRAM_WORD_BITS=32&apos;b00000000000000000000000000100001
   Generated name = btb_32s_2s_32s_0s_1s_7s_8s_33s_5_layer0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot;:28:7:28:15|Synthesizing module SyncDpRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000101
	DATA_DEPTH=32&apos;b00000000000000000000000000100000
	DATA_WIDTH=32&apos;b00000000000000000000000000100001
	OUT_REGS=32&apos;b00000000000000000000000000000000
	SIM_INIT=32&apos;b00000000000000000000000000000001
   Generated name = SyncDpRam_5s_32s_33s_0s_1s
@N: CG440 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot;:62:25:62:30|Allowing writes in multiple processes for multi-port RAM
Running optimization stage 1 on SyncDpRam_5s_32s_33s_0s_1s .......
@N: CL214 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot;:130:24:130:40|Found multi-write port RAM Mem_DP, number of write ports=2, depth=32, width=33
@N: CL214 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncDpRam.sv&quot;:117:24:117:40|Found multi-write port RAM Mem_DP, number of write ports=2, depth=32, width=33
Finished optimization stage 1 on SyncDpRam_5s_32s_33s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
Running optimization stage 1 on btb_32s_2s_32s_0s_1s_7s_8s_33s_5_layer0 .......
Finished optimization stage 1 on btb_32s_2s_32s_0s_1s_7s_8s_33s_5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 179MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:21:7:21:9|Synthesizing module bht in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	NR_ENTRIES=32&apos;b00000000000000000000000010000000
	OFFSET=32&apos;b00000000000000000000000000000010
	NR_ROWS=32&apos;b00000000000000000000000010000000
	ROW_ADDR_BITS=32&apos;b00000000000000000000000000000000
	ROW_INDEX_BITS=32&apos;b00000000000000000000000000000001
	PREDICTION_BITS=32&apos;b00000000000000000000000000001001
   Generated name = bht_128_2s_128_0s_1s_9s_6_layer0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv&quot;:21:7:21:23|Synthesizing module AsyncThreePortRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000111
	DATA_DEPTH=32&apos;b00000000000000000000000010000000
	DATA_WIDTH=32&apos;b00000000000000000000000000000011
   Generated name = AsyncThreePortRam_7s_128_3s
Running optimization stage 1 on AsyncThreePortRam_7s_128_3s .......
Finished optimization stage 1 on AsyncThreePortRam_7s_128_3s (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 182MB)
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[127][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[127][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[126][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[126][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[125][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[125][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[124][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[124][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[123][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[123][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[122][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[122][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[121][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[121][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[120][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[120][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[119][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[119][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[118][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[118][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[117][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[117][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[116][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[116][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[115][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[115][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[114][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[114][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[113][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[113][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[112][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[112][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[111][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[111][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[110][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[110][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[109][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[109][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[108][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[108][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[107][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[107][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[106][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[106][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[105][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[105][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[104][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[104][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[103][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[103][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[102][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[102][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[101][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[101][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[100][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[100][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[99][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[99][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[98][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[98][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[97][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[97][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[96][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[96][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:47:16:47:20|Object bht_d[95][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:48:16:48:33|Object bht_d[95][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id &apos;CG133&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CG133&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG133} -count unlimited&apos; in the Tcl shell.
Running optimization stage 1 on bht_128_2s_128_0s_1s_9s_6_layer0 .......
Finished optimization stage 1 on bht_128_2s_128_0s_1s_9s_6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 182MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_scan.sv&quot;:18:7:18:16|Synthesizing module instr_scan in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = instr_scan_7_layer0
Running optimization stage 1 on instr_scan_7_layer0 .......
Finished optimization stage 1 on instr_scan_7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 182MB)
Running optimization stage 1 on frontend_3_layer0 .......
Finished optimization stage 1 on frontend_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:22:7:22:13|Synthesizing module decoder in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = decoder_8_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:1235:7:1235:23|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:1304:100:1304:114|Repeat multiplier in concatenation evaluates to 0
@N: CG179 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:173:59:173:71|Removing redundant assignment.
Running optimization stage 1 on decoder_8_layer0 .......
Finished optimization stage 1 on decoder_8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 193MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\id_stage.sv&quot;:16:7:16:14|Synthesizing module id_stage in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = id_stage_9_layer0
Running optimization stage 1 on id_stage_9_layer0 .......
Finished optimization stage 1 on id_stage_9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 194MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree in library work.

	NumIn=32&apos;b00000000000000000000000000001000
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_internal_typedef_1
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_2
   Generated name = rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_2
Running optimization stage 1 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_2 .......
Finished optimization stage 1 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_2 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 194MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:15:7:15:16|Synthesizing module scoreboard_rs3_len_t_1 in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	IsRVFI=1&apos;b1
	rs3_len_t=rs3_len_t
	NR_ENTRIES=32&apos;b00000000000000000000000000000100
	BITS_ENTRIES=32&apos;b00000000000000000000000000000010
   Generated name = scoreboard_rs3_len_t_1_1_4s_2s_10_layer0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen1_2 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen1
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_65
   Generated name = rr_arb_tree__gen1_2_5s_32s_1_1_0_1_3__internal_typedef_65
Running optimization stage 1 on rr_arb_tree__gen1_2_5s_32s_1_1_0_1_3__internal_typedef_65 .......
Finished optimization stage 1 on rr_arb_tree__gen1_2_5s_32s_1_1_0_1_3__internal_typedef_65 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 195MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen2_3 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen2
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_67
   Generated name = rr_arb_tree__gen2_3_5s_32s_1_1_0_1_3__internal_typedef_67
Running optimization stage 1 on rr_arb_tree__gen2_3_5s_32s_1_1_0_1_3__internal_typedef_67 .......
Finished optimization stage 1 on rr_arb_tree__gen2_3_5s_32s_1_1_0_1_3__internal_typedef_67 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen3_4 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen3
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_69
   Generated name = rr_arb_tree__gen3_4_5s_32s_1_1_0_1_3__internal_typedef_69
Running optimization stage 1 on rr_arb_tree__gen3_4_5s_32s_1_1_0_1_3__internal_typedef_69 .......
Finished optimization stage 1 on rr_arb_tree__gen3_4_5s_32s_1_1_0_1_3__internal_typedef_69 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 196MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen4_5 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen4
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_71
   Generated name = rr_arb_tree__gen4_5_5s_32s_1_1_0_1_3__internal_typedef_71
Running optimization stage 1 on rr_arb_tree__gen4_5_5s_32s_1_1_0_1_3__internal_typedef_71 .......
Finished optimization stage 1 on rr_arb_tree__gen4_5_5s_32s_1_1_0_1_3__internal_typedef_71 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 196MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen5_6 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen5
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_73
   Generated name = rr_arb_tree__gen5_6_5s_32s_1_1_0_1_3__internal_typedef_73
Running optimization stage 1 on rr_arb_tree__gen5_6_5s_32s_1_1_0_1_3__internal_typedef_73 .......
Finished optimization stage 1 on rr_arb_tree__gen5_6_5s_32s_1_1_0_1_3__internal_typedef_73 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 196MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen6_7 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen6
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_75
   Generated name = rr_arb_tree__gen6_7_5s_32s_1_1_0_1_3__internal_typedef_75
Running optimization stage 1 on rr_arb_tree__gen6_7_5s_32s_1_1_0_1_3__internal_typedef_75 .......
Finished optimization stage 1 on rr_arb_tree__gen6_7_5s_32s_1_1_0_1_3__internal_typedef_75 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen7_8 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen7
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_77
   Generated name = rr_arb_tree__gen7_8_5s_32s_1_1_0_1_3__internal_typedef_77
Running optimization stage 1 on rr_arb_tree__gen7_8_5s_32s_1_1_0_1_3__internal_typedef_77 .......
Finished optimization stage 1 on rr_arb_tree__gen7_8_5s_32s_1_1_0_1_3__internal_typedef_77 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen8_9 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen8
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_79
   Generated name = rr_arb_tree__gen8_9_5s_32s_1_1_0_1_3__internal_typedef_79
Running optimization stage 1 on rr_arb_tree__gen8_9_5s_32s_1_1_0_1_3__internal_typedef_79 .......
Finished optimization stage 1 on rr_arb_tree__gen8_9_5s_32s_1_1_0_1_3__internal_typedef_79 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen9_10 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen9
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_81
   Generated name = rr_arb_tree__gen9_10_5s_32s_1_1_0_1_3__internal_typedef_81
Running optimization stage 1 on rr_arb_tree__gen9_10_5s_32s_1_1_0_1_3__internal_typedef_81 .......
Finished optimization stage 1 on rr_arb_tree__gen9_10_5s_32s_1_1_0_1_3__internal_typedef_81 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen10_11 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen10
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_83
   Generated name = rr_arb_tree__gen10_11_5s_32s_1_1_0_1_3__internal_typedef_83
Running optimization stage 1 on rr_arb_tree__gen10_11_5s_32s_1_1_0_1_3__internal_typedef_83 .......
Finished optimization stage 1 on rr_arb_tree__gen10_11_5s_32s_1_1_0_1_3__internal_typedef_83 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen11_12 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen11
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_85
   Generated name = rr_arb_tree__gen11_12_5s_32s_1_1_0_1_3__internal_typedef_85
Running optimization stage 1 on rr_arb_tree__gen11_12_5s_32s_1_1_0_1_3__internal_typedef_85 .......
Finished optimization stage 1 on rr_arb_tree__gen11_12_5s_32s_1_1_0_1_3__internal_typedef_85 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen12_13 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen12
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_87
   Generated name = rr_arb_tree__gen12_13_5s_32s_1_1_0_1_3__internal_typedef_87
Running optimization stage 1 on rr_arb_tree__gen12_13_5s_32s_1_1_0_1_3__internal_typedef_87 .......
Finished optimization stage 1 on rr_arb_tree__gen12_13_5s_32s_1_1_0_1_3__internal_typedef_87 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen13_14 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen13
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_89
   Generated name = rr_arb_tree__gen13_14_5s_32s_1_1_0_1_3__internal_typedef_89
Running optimization stage 1 on rr_arb_tree__gen13_14_5s_32s_1_1_0_1_3__internal_typedef_89 .......
Finished optimization stage 1 on rr_arb_tree__gen13_14_5s_32s_1_1_0_1_3__internal_typedef_89 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen14_15 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen14
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_91
   Generated name = rr_arb_tree__gen14_15_5s_32s_1_1_0_1_3__internal_typedef_91
Running optimization stage 1 on rr_arb_tree__gen14_15_5s_32s_1_1_0_1_3__internal_typedef_91 .......
Finished optimization stage 1 on rr_arb_tree__gen14_15_5s_32s_1_1_0_1_3__internal_typedef_91 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen15_16 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen15
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_93
   Generated name = rr_arb_tree__gen15_16_5s_32s_1_1_0_1_3__internal_typedef_93
Running optimization stage 1 on rr_arb_tree__gen15_16_5s_32s_1_1_0_1_3__internal_typedef_93 .......
Finished optimization stage 1 on rr_arb_tree__gen15_16_5s_32s_1_1_0_1_3__internal_typedef_93 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen16_17 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen16
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_95
   Generated name = rr_arb_tree__gen16_17_5s_32s_1_1_0_1_3__internal_typedef_95
Running optimization stage 1 on rr_arb_tree__gen16_17_5s_32s_1_1_0_1_3__internal_typedef_95 .......
Finished optimization stage 1 on rr_arb_tree__gen16_17_5s_32s_1_1_0_1_3__internal_typedef_95 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen17_18 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen17
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_97
   Generated name = rr_arb_tree__gen17_18_5s_32s_1_1_0_1_3__internal_typedef_97
Running optimization stage 1 on rr_arb_tree__gen17_18_5s_32s_1_1_0_1_3__internal_typedef_97 .......
Finished optimization stage 1 on rr_arb_tree__gen17_18_5s_32s_1_1_0_1_3__internal_typedef_97 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen18_19 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen18
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_99
   Generated name = rr_arb_tree__gen18_19_5s_32s_1_1_0_1_3__internal_typedef_99
Running optimization stage 1 on rr_arb_tree__gen18_19_5s_32s_1_1_0_1_3__internal_typedef_99 .......
Finished optimization stage 1 on rr_arb_tree__gen18_19_5s_32s_1_1_0_1_3__internal_typedef_99 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen19_20 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen19
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_101
   Generated name = rr_arb_tree__gen19_20_5s_32s_1_1_0_1_3__internal_typedef_101
Running optimization stage 1 on rr_arb_tree__gen19_20_5s_32s_1_1_0_1_3__internal_typedef_101 .......
Finished optimization stage 1 on rr_arb_tree__gen19_20_5s_32s_1_1_0_1_3__internal_typedef_101 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen20_21 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen20
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_103
   Generated name = rr_arb_tree__gen20_21_5s_32s_1_1_0_1_3__internal_typedef_103
Running optimization stage 1 on rr_arb_tree__gen20_21_5s_32s_1_1_0_1_3__internal_typedef_103 .......
Finished optimization stage 1 on rr_arb_tree__gen20_21_5s_32s_1_1_0_1_3__internal_typedef_103 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen21_22 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen21
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_105
   Generated name = rr_arb_tree__gen21_22_5s_32s_1_1_0_1_3__internal_typedef_105
Running optimization stage 1 on rr_arb_tree__gen21_22_5s_32s_1_1_0_1_3__internal_typedef_105 .......
Finished optimization stage 1 on rr_arb_tree__gen21_22_5s_32s_1_1_0_1_3__internal_typedef_105 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 202MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen22_23 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen22
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_107
   Generated name = rr_arb_tree__gen22_23_5s_32s_1_1_0_1_3__internal_typedef_107
Running optimization stage 1 on rr_arb_tree__gen22_23_5s_32s_1_1_0_1_3__internal_typedef_107 .......
Finished optimization stage 1 on rr_arb_tree__gen22_23_5s_32s_1_1_0_1_3__internal_typedef_107 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 202MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen23_24 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen23
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_109
   Generated name = rr_arb_tree__gen23_24_5s_32s_1_1_0_1_3__internal_typedef_109
Running optimization stage 1 on rr_arb_tree__gen23_24_5s_32s_1_1_0_1_3__internal_typedef_109 .......
Finished optimization stage 1 on rr_arb_tree__gen23_24_5s_32s_1_1_0_1_3__internal_typedef_109 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 202MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen24_25 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen24
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_111
   Generated name = rr_arb_tree__gen24_25_5s_32s_1_1_0_1_3__internal_typedef_111
Running optimization stage 1 on rr_arb_tree__gen24_25_5s_32s_1_1_0_1_3__internal_typedef_111 .......
Finished optimization stage 1 on rr_arb_tree__gen24_25_5s_32s_1_1_0_1_3__internal_typedef_111 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 203MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen25_26 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen25
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_113
   Generated name = rr_arb_tree__gen25_26_5s_32s_1_1_0_1_3__internal_typedef_113
Running optimization stage 1 on rr_arb_tree__gen25_26_5s_32s_1_1_0_1_3__internal_typedef_113 .......
Finished optimization stage 1 on rr_arb_tree__gen25_26_5s_32s_1_1_0_1_3__internal_typedef_113 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 203MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen26_27 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen26
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_115
   Generated name = rr_arb_tree__gen26_27_5s_32s_1_1_0_1_3__internal_typedef_115
Running optimization stage 1 on rr_arb_tree__gen26_27_5s_32s_1_1_0_1_3__internal_typedef_115 .......
Finished optimization stage 1 on rr_arb_tree__gen26_27_5s_32s_1_1_0_1_3__internal_typedef_115 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 203MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen27_28 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen27
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_117
   Generated name = rr_arb_tree__gen27_28_5s_32s_1_1_0_1_3__internal_typedef_117
Running optimization stage 1 on rr_arb_tree__gen27_28_5s_32s_1_1_0_1_3__internal_typedef_117 .......
Finished optimization stage 1 on rr_arb_tree__gen27_28_5s_32s_1_1_0_1_3__internal_typedef_117 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen28_29 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen28
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_119
   Generated name = rr_arb_tree__gen28_29_5s_32s_1_1_0_1_3__internal_typedef_119
Running optimization stage 1 on rr_arb_tree__gen28_29_5s_32s_1_1_0_1_3__internal_typedef_119 .......
Finished optimization stage 1 on rr_arb_tree__gen28_29_5s_32s_1_1_0_1_3__internal_typedef_119 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen29_30 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen29
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_121
   Generated name = rr_arb_tree__gen29_30_5s_32s_1_1_0_1_3__internal_typedef_121
Running optimization stage 1 on rr_arb_tree__gen29_30_5s_32s_1_1_0_1_3__internal_typedef_121 .......
Finished optimization stage 1 on rr_arb_tree__gen29_30_5s_32s_1_1_0_1_3__internal_typedef_121 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen30_31 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen30
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_123
   Generated name = rr_arb_tree__gen30_31_5s_32s_1_1_0_1_3__internal_typedef_123
Running optimization stage 1 on rr_arb_tree__gen30_31_5s_32s_1_1_0_1_3__internal_typedef_123 .......
Finished optimization stage 1 on rr_arb_tree__gen30_31_5s_32s_1_1_0_1_3__internal_typedef_123 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 205MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen31_32 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen31
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_125
   Generated name = rr_arb_tree__gen31_32_5s_32s_1_1_0_1_3__internal_typedef_125
Running optimization stage 1 on rr_arb_tree__gen31_32_5s_32s_1_1_0_1_3__internal_typedef_125 .......
Finished optimization stage 1 on rr_arb_tree__gen31_32_5s_32s_1_1_0_1_3__internal_typedef_125 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 205MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen32_33 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen32
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_127
   Generated name = rr_arb_tree__gen32_33_5s_32s_1_1_0_1_3__internal_typedef_127
Running optimization stage 1 on rr_arb_tree__gen32_33_5s_32s_1_1_0_1_3__internal_typedef_127 .......
Finished optimization stage 1 on rr_arb_tree__gen32_33_5s_32s_1_1_0_1_3__internal_typedef_127 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 1 on scoreboard_rs3_len_t_1_1_4s_2s_10_layer0 .......
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Pruning unused register mem_q[0].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Pruning unused register mem_q[1].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Pruning unused register mem_q[2].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Pruning unused register mem_q[3].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Optimizing register bit mem_q[0].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Optimizing register bit mem_q[1].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Optimizing register bit mem_q[2].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Optimizing register bit mem_q[3].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Pruning unused register mem_q[0].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Pruning unused register mem_q[1].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Pruning unused register mem_q[2].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Pruning unused register mem_q[3].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on scoreboard_rs3_len_t_1_1_4s_2s_10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:17:7:17:25|Synthesizing module issue_read_operands_rs3_len_t_34 in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	rs3_len_t=rs3_len_t
   Generated name = issue_read_operands_rs3_len_t_34_rs3_len_t_11_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:265:9:265:34|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:28:7:28:25|Synthesizing module ariane_regfile_fpga in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	NR_READ_PORTS=32&apos;b00000000000000000000000000000010
	ZERO_REG_ZERO=1&apos;b1
	ADDR_WIDTH=32&apos;b00000000000000000000000000000101
	NUM_WORDS=32&apos;b00000000000000000000000000100000
	LOG_NR_WRITE_PORTS=32&apos;b00000000000000000000000000000001
   Generated name = ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_12_layer0
@W: CG532 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:117:2:117:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_12_layer0 .......
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[31]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 229MB)
Running optimization stage 1 on issue_read_operands_rs3_len_t_34_rs3_len_t_11_layer0 .......
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:285:2:285:10|All reachable assignments to fpu_valid_q assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:285:2:285:10|All reachable assignments to fpu_rm_q[2:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:285:2:285:10|All reachable assignments to fpu_fmt_q[1:0] assign 0, register removed by optimization.
Finished optimization stage 1 on issue_read_operands_rs3_len_t_34_rs3_len_t_11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_stage.sv&quot;:17:7:17:17|Synthesizing module issue_stage in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	IsRVFI=1&apos;b1
	NR_ENTRIES=32&apos;b00000000000000000000000000000100
   Generated name = issue_stage_1_4s_13_layer0
Running optimization stage 1 on issue_stage_1_4s_13_layer0 .......
Finished optimization stage 1 on issue_stage_1_4s_13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:21:7:21:9|Synthesizing module alu in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = alu_14_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:250:31:250:47|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:254:37:254:53|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:266:16:266:30|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:266:99:266:113|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:267:16:267:30|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:267:99:267:113|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:271:21:271:35|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:301:27:301:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:304:34:304:50|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on alu_14_layer0 .......
Finished optimization stage 1 on alu_14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot;:15:7:15:17|Synthesizing module branch_unit in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = branch_unit_15_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot;:99:32:99:57|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on branch_unit_15_layer0 .......
Finished optimization stage 1 on branch_unit_15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:17:7:17:16|Synthesizing module csr_buffer in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = csr_buffer_16_layer0
Running optimization stage 1 on csr_buffer_16_layer0 .......
Finished optimization stage 1 on csr_buffer_16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\multiplier.sv&quot;:18:7:18:16|Synthesizing module multiplier in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = multiplier_17_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:859:13:859:29|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on multiplier_17_layer0 .......
Finished optimization stage 1 on multiplier_17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv&quot;:25:7:25:9|Synthesizing module lzc in library work.

	WIDTH=32&apos;b00000000000000000000000000100000
	MODE=1&apos;b1
	CNT_WIDTH=32&apos;b00000000000000000000000000000101
   Generated name = lzc_32s_4294967295s_5
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv&quot;:59:29:59:37|No assignment to bit 31 of sel_nodes
Running optimization stage 1 on lzc_32s_4294967295s_5 .......
Finished optimization stage 1 on lzc_32s_4294967295s_5 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:18:7:18:12|Synthesizing module serdiv in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	WIDTH=32&apos;b00000000000000000000000000100000
	STABLE_HANDSHAKE=32&apos;b00000000000000000000000000000000
   Generated name = serdiv_32s_0s_18_layer0
Running optimization stage 1 on serdiv_32s_0s_18_layer0 .......
Finished optimization stage 1 on serdiv_32s_0s_18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mult.sv&quot;:3:7:3:10|Synthesizing module mult in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = mult_19_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:859:13:859:29|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:859:13:859:29|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:859:13:859:29|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on mult_19_layer0 .......
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mult.sv&quot;:142:2:142:10|Pruning unused register word_op_q. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on mult_19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:17:7:17:18|Synthesizing module store_buffer in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = store_buffer_20_layer0
Running optimization stage 1 on store_buffer_20_layer0 .......
Finished optimization stage 1 on store_buffer_20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_unit.sv&quot;:16:7:16:16|Synthesizing module store_unit in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = store_unit_21_layer0
@W: CG879 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:896:17:896:24|Treating non-constant declarative assignment to variable addr_tmp as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:897:17:897:24|Treating non-constant declarative assignment to variable data_tmp as a regular assign based on type - value could be overwritten in later writes
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:13:7:13:13|Synthesizing module fifo_v3_amo_op_t_35 in library work.

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000001
	dtype=amo_op_t
	ADDR_DEPTH=32&apos;b00000000000000000000000000000001
	FifoDepth=32&apos;b00000000000000000000000000000001
   Generated name = fifo_v3_amo_op_t_35_0_32s_1s_1s_1s
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot;:21:7:21:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000001
	DATA_DEPTH=32&apos;b00000000000000000000000000000001
	DATA_WIDTH=32&apos;b00000000000000000000000001001000
   Generated name = AsyncDpRam_1s_1s_72s
Running optimization stage 1 on AsyncDpRam_1s_1s_72s .......
Finished optimization stage 1 on AsyncDpRam_1s_1s_72s (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
Running optimization stage 1 on fifo_v3_amo_op_t_35_0_32s_1s_1s_1s .......
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:134:4:134:12|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:134:4:134:12|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:134:4:134:12|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:134:4:134:12|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on fifo_v3_amo_op_t_35_0_32s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\amo_buffer.sv&quot;:17:7:17:16|Synthesizing module amo_buffer in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = amo_buffer_22_layer0
Running optimization stage 1 on amo_buffer_22_layer0 .......
Finished optimization stage 1 on amo_buffer_22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
Running optimization stage 1 on store_unit_21_layer0 .......
Finished optimization stage 1 on store_unit_21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:21:7:21:15|Synthesizing module load_unit in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	LDBUF_FALLTHROUGH=1&apos;b0
	REQ_ID_BITS=32&apos;b00000000000000000000000000000001
   Generated name = load_unit_0_1s_23_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:474:19:474:35|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:481:23:481:39|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv&quot;:25:7:25:9|Synthesizing module lzc in library work.

	WIDTH=32&apos;b00000000000000000000000000000010
	MODE=1&apos;b0
	CNT_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = lzc_2_0_1
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv&quot;:59:29:59:37|No assignment to bit 1 of sel_nodes
Running optimization stage 1 on lzc_2_0_1 .......
Finished optimization stage 1 on lzc_2_0_1 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
Running optimization stage 1 on load_unit_0_1s_23_layer0 .......
@W: CL118 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:472:11:472:14|Latch generated from always block for signal result_o[31:0]; possible missing assignment in an if or case statement.
@W: CL217 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:472:11:472:14|always_comb does not infer combinatorial logic
Finished optimization stage 1 on load_unit_0_1s_23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\shift_reg.sv&quot;:16:7:16:15|Synthesizing module shift_reg__internal_typedef_19_36 in library work.

	dtype=_internal_typedef_19
	Depth=32&apos;b00000000000000000000000000000001
   Generated name = shift_reg__internal_typedef_19_36_1s
Running optimization stage 1 on shift_reg__internal_typedef_19_36_1s .......
Finished optimization stage 1 on shift_reg__internal_typedef_19_36_1s (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\shift_reg.sv&quot;:16:7:16:15|Synthesizing module shift_reg__internal_typedef_20_37 in library work.

	dtype=_internal_typedef_20
	Depth=32&apos;b00000000000000000000000000000000
   Generated name = shift_reg__internal_typedef_20_37_0s
Running optimization stage 1 on shift_reg__internal_typedef_20_37_0s .......
Finished optimization stage 1 on shift_reg__internal_typedef_20_37_0s (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:26:7:26:16|Synthesizing module lsu_bypass in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = lsu_bypass_24_layer0
Running optimization stage 1 on lsu_bypass_24_layer0 .......
Finished optimization stage 1 on lsu_bypass_24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_store_unit.sv&quot;:16:7:16:21|Synthesizing module load_store_unit in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	ASID_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = load_store_unit_1s_25_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_store_unit.sv&quot;:438:39:438:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_store_unit.sv&quot;:443:39:443:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_store_unit.sv&quot;:452:36:452:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_store_unit.sv&quot;:457:36:457:61|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:27:7:27:19|Synthesizing module cva6_tlb_sv32 in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	TLB_ENTRIES=32&apos;b00000000000000000000000000000010
	ASID_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = cva6_tlb_sv32_2s_1s_26_layer0
Running optimization stage 1 on cva6_tlb_sv32_2s_1s_26_layer0 .......
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Optimizing register bit plru_tree_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Pruning register bit 1 of plru_tree_q[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Pruning register bits 8 to 1 of tags_q[0].asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Pruning register bits 8 to 1 of tags_q[1].asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on cva6_tlb_sv32_2s_1s_26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv&quot;:25:7:25:9|Synthesizing module lzc in library work.

	WIDTH=32&apos;b00000000000000000000000000000010
	MODE=1&apos;b0
	CNT_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = lzc_2s_0_1
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv&quot;:59:29:59:37|No assignment to bit 1 of sel_nodes
Running optimization stage 1 on lzc_2s_0_1 .......
Finished optimization stage 1 on lzc_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lfsr.sv&quot;:22:7:22:10|Synthesizing module lfsr in library work.

	LfsrWidth=32&apos;b00000000000000000000000000001000
	OutWidth=32&apos;b00000000000000000000000000000001
	RstVal=8&apos;b11111111
	CipherLayers=32&apos;b00000000000000000000000000000000
	CipherReg=1&apos;b1
	Masks=3904&apos;b0000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000001110010000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001111101000000000000000000000000000000000000000000000000000000001111111010000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000001100100101100000000000000000000000000000000000000000000000000001101100011110000000000000000000000000000000000000000000000000001001010010110000000000000000000000000000000000000000000000000001001001001011000000000000000000000000000000000000000000000000001000011010101110000000000000000000000000000000000000000000000001000011001111001000000000000000000000000000000000000000000000001000000110000111000000000000000000000000000000000000000000000001000000110110011010000000000000000000000000000000000000000000001000000001111111110000000000000000000000000000000000000000000001000000001111011100000000000000000000000000000000000000000000001000000000100101100100000000000000000000000000000000000000000001000000000011010101000000000000000000000000000000000000000000001000000000001001011001000000000000000000000000000000000000000001000000000001011100001110000000000000000000000000000000000000001000000000000010011110011000000000000000000000000000000000000001000000000000001110010110100000000000000000000000000000000000001000000000000000110101011100000000000000000000000000000000000001000000000000000100111100011000000000000000000000000000000000001000000000000000001011000001100000000000000000000000000000000001000000000000000001100100100100000000000000000000000000000000001000000000000000000010110110110000000000000000000000000000000001000000000000000000011101010011000000000000000000000000000000001000000000000000000000111101000110000000000000000000000000000001000000000000000000000101010111111000000000000000000000000000001000000000000000000000010000100001000000000000000000000000000001000000000000000000000010010001111100000000000000000000000000001000000000000000000000000011101001110000000000000000000000000001000000000000000000000000010101110100100000000000000000000000001000000000000000000000000001000011010100000000000000000000000001000000000000000000000000001001000010011000000000000000000000001000000000000000000000000000001110111111000000000000000000000001000000000000000000000000000010010001110110000000000000000000001000000000000000000000000000000100001110111000000000000000000001000000000000000000000000000000100001000110100000000000000000001000000000000000000000000000000001010111010010000000000000000001000000000000000000000000000000000111010011111000000000000000001000000000000000000000000000000000010001010011000000000000000001000000000000000000000000000000000011001000111100000000000000001000000000000000000000000000000000000100100001110000000000000001000000000000000000000000000000000000011111011001100000000000001000000000000000000000000000000000000001101011111010000000000001000000000000000000000000000000000000001011010100101000000000001000000000000000000000000000000000000000010110100101100000000001000000000000000000000000000000000000000010000101011110000000001000000000000000000000000000000000000000000110111011110000000001000000000000000000000000000000000000000000110000001101000000001000000000000000000000000000000000000000000001011011001010000001000000000000000000000000000000000000000000001000000101101000001000000000000000000000000000000000000000000000011001101010100001000000000000000000000000000000000000000000000100100110000010001000000000000000000000000000000000000000000000000111011110110001000000000000000000000000000000000000000000000000100110110001101000000000000000000000000000000000000000000000000001111110011011000000000000000000000000000000000000000000000000001100111100010
	Sbox4=64&apos;b0010000101110100100011111110001111011010000010011011011001011100
	Perm=384&apos;b111111101111011111001111111110101110011110001110111101101101011101001101111100101100011100001100111011101011011011001011111010101010011010001010111001101001011001001001111000101000011000001000110111100111010111000111110110100110010110000110110101100101010101000101110100100100010100000100110011100011010011000011110010100010010010000010110001100001010001000001110000100000010000000000
   Generated name = lfsr_8s_1s_255_0s_1_27_layer0
Running optimization stage 1 on lfsr_8s_1s_255_0s_1_27_layer0 .......
Finished optimization stage 1 on lfsr_8s_1s_255_0s_1_27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:20:7:20:26|Synthesizing module cva6_shared_tlb_sv32 in library work.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	SHARED_TLB_DEPTH=32&apos;b00000000000000000000000001000000
	SHARED_TLB_WAYS=32&apos;b00000000000000000000000000000010
	ASID_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = cva6_shared_tlb_sv32_64s_2s_1s_28_layer0
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\sram.sv&quot;:21:7:21:10|Synthesizing module sram in library work.

	DATA_WIDTH=32&apos;b00000000000000000000000000011110
	USER_WIDTH=32&apos;b00000000000000000000000000000001
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000001000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000001000
   Generated name = sram_30s_1s_0s_64s_none_0s_64s_64s_8s
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:28:7:28:21|Synthesizing module SyncSpRamBeNx64 in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000110
	DATA_DEPTH=32&apos;b00000000000000000000000001000000
	OUT_REGS=32&apos;b00000000000000000000000000000000
	SIM_INIT=32&apos;b00000000000000000000000000000001
	DATA_BYTES=32&apos;b00000000000000000000000000001000
   Generated name = SyncSpRamBeNx64_6_64s_0s_1s_8s
Running optimization stage 1 on SyncSpRamBeNx64_6_64s_0s_1s_8s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=64, width=8
Finished optimization stage 1 on SyncSpRamBeNx64_6_64s_0s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\tc_sram_fpga_wrapper.sv&quot;:10:7:10:21|Synthesizing module tc_sram_wrapper in library work.

	NumWords=32&apos;b00000000000000000000000001000000
	DataWidth=32&apos;b00000000000000000000000001000000
	ByteWidth=32&apos;b00000000000000000000000000001000
	NumPorts=32&apos;b00000000000000000000000000000001
	Latency=32&apos;b00000000000000000000000000000001
	SimInit=32&apos;b01101110011011110110111001100101
	PrintSimCfg=1&apos;b0
	AddrWidth=32&apos;b00000000000000000000000000000110
	BeWidth=32&apos;b00000000000000000000000000001000
	addr_t=_internal_typedef_49
	data_t=_internal_typedef_50
	be_t=_internal_typedef_51
   Generated name = tc_sram_wrapper_Z29_layer0
Running optimization stage 1 on tc_sram_wrapper_Z29_layer0 .......
Finished optimization stage 1 on tc_sram_wrapper_Z29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
Running optimization stage 1 on sram_30s_1s_0s_64s_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_30s_1s_0s_64s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
@N: CG364 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\sram.sv&quot;:21:7:21:10|Synthesizing module sram in library work.

	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	USER_WIDTH=32&apos;b00000000000000000000000000000001
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000001000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000001000
   Generated name = sram_32s_1s_0s_64s_none_0s_64s_64s_8s
Running optimization stage 1 on sram_32s_1s_0s_64s_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_32s_1s_0s_64s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 229MB)
Running optimization stage 1 on cva6_shared_tlb_sv32_64s_2s_1s_28_layer0 .......
Finished optimization stage 1 on cva6_shared_tlb_sv32_64s_2s_1s_28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)

Only the first 100 messages of id &apos;CG364&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CG364&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG364} -count unlimited&apos; in the Tcl shell.

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	PLEN=32&apos;b00000000000000000000000000100010
	PMP_LEN=32&apos;b00000000000000000000000000100000
	NR_ENTRIES=32&apos;b00000000000000000000000000000000
   Generated name = pmp_34s_32s_0_30_layer0
Running optimization stage 1 on pmp_34s_32s_0_30_layer0 .......
Finished optimization stage 1 on pmp_34s_32s_0_30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	ASID_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = cva6_ptw_sv32_1s_31_layer0
Running optimization stage 1 on cva6_ptw_sv32_1s_31_layer0 .......
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_ptw_sv32.sv&quot;:373:2:373:10|Optimizing register bit ptw_pptr_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_ptw_sv32.sv&quot;:373:2:373:10|Optimizing register bit ptw_pptr_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_ptw_sv32.sv&quot;:373:2:373:10|Pruning register bits 1 to 0 of ptw_pptr_q[33:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on cva6_ptw_sv32_1s_31_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	PLEN=32&apos;b00000000000000000000000000100010
	PMP_LEN=32&apos;b00000000000000000000000000100000
	NR_ENTRIES=32&apos;b00000000000000000000000000000000
   Generated name = pmp_34s_32s_0_32_layer0
Running optimization stage 1 on pmp_34s_32s_0_32_layer0 .......
Finished optimization stage 1 on pmp_34s_32s_0_32_layer0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 229MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	INSTR_TLB_ENTRIES=32&apos;b00000000000000000000000000000010
	DATA_TLB_ENTRIES=32&apos;b00000000000000000000000000000010
	ASID_WIDTH=32&apos;b00000000000000000000000000000001
	PPNWMin=32&apos;b00000000000000000000000000010101
   Generated name = cva6_mmu_sv32_2s_2s_1s_21s_33_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:299:12:299:37|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:325:14:325:39|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:342:39:342:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:456:16:456:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:472:16:472:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:497:16:497:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:503:16:503:41|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on cva6_mmu_sv32_2s_2s_1s_21s_33_layer0 .......
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:544:2:544:10|Pruning unused register dtlb_pte_q.v. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:544:2:544:10|Pruning unused register dtlb_pte_q.r. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:544:2:544:10|Pruning unused register dtlb_pte_q.x. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:544:2:544:10|Pruning unused register dtlb_pte_q.g. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:544:2:544:10|Pruning unused register dtlb_pte_q.a. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:544:2:544:10|Pruning unused register dtlb_pte_q.rsw[1:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on cva6_mmu_sv32_2s_2s_1s_21s_33_layer0 (CPU Time 0h:00m:00s, Memory Used current: 224MB peak: 229MB)
Running optimization stage 1 on load_store_unit_1s_25_layer0 .......
Finished optimization stage 1 on load_store_unit_1s_25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 224MB peak: 229MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	ASID_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = ex_stage_1s_34_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot;:226:23:226:48|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on ex_stage_1s_34_layer0 .......
Finished optimization stage 1 on ex_stage_1s_34_layer0 (CPU Time 0h:00m:00s, Memory Used current: 224MB peak: 229MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = commit_stage_35_layer0
Running optimization stage 1 on commit_stage_35_layer0 .......
Finished optimization stage 1 on commit_stage_35_layer0 (CPU Time 0h:00m:00s, Memory Used current: 224MB peak: 229MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	AsidWidth=32&apos;b00000000000000000000000000000001
	MHPMCounterNum=32&apos;b00000000000000000000000000000110
	IsaCode=32&apos;b01000000000101000001000100000001
   Generated name = csr_regfile_1s_6s_1075056897_36_layer0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:227:39:227:55|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:561:18:561:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:684:48:684:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:755:48:755:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1016:19:1016:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1035:19:1035:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1084:18:1084:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1092:18:1092:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1108:13:1108:38|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1113:20:1113:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1116:20:1116:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1120:13:1120:38|Repeat multiplier in concatenation evaluates to 0
@W: CG879 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:929:32:929:36|Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
Running optimization stage 1 on csr_regfile_1s_6s_1075056897_36_layer0 .......
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register fcsr_q.reserved[31:15]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register acc_cons_q[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register mstatus_q.uxl[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register mstatus_q.sxl[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register mstatus_q.wpri4[62:36]. Make sure that there are no unused intermediate registers.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[15].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[15].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[15].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[15].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[15].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[15].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[14].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[14].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[14].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[14].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[14].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[14].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[13].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[13].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[13].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[13].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[13].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[13].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[12].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[12].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[12].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[12].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[12].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[12].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[11].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[11].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[11].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[11].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[11].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[11].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[10].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[10].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[10].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[10].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[10].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[10].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[9].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[9].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[9].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[9].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[9].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[9].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[8].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[8].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[8].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[8].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[8].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[8].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[7].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[7].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[7].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[7].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[7].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[7].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[6].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[6].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[6].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[6].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[6].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[6].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[5].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[5].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[5].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[5].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[5].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[5].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[4].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[4].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[4].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[4].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[4].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[4].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[3].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[3].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[3].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[3].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[3].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[3].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[2].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[2].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[2].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[2].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[2].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[2].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[1].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[1].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[1].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[1].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[1].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[1].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[0].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[0].locked assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[0].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[0].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[0].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpcfg_q[0].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|All reachable assignments to pmpaddr_q[15][31:0] assign 0, register removed by optimization.

Only the first 100 messages of id &apos;CL207&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CL207&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CL207} -count unlimited&apos; in the Tcl shell.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 8 of mstatus_q.wpri3[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mstatus_q.wpri3[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mstatus_q.wpri3[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mstatus_q.wpri3[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mstatus_q.wpri3[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mstatus_q.wpri3[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mstatus_q.wpri3[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mstatus_q.wpri3[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mstatus_q.wpri3[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit dcsr_q.nmip to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit dcsr_q.stopcount to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit dcsr_q.stoptime to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.fflags[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.fflags[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.fflags[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.fflags[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.fflags[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.fprec[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.fprec[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.fprec[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.fprec[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.fprec[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.fprec[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.fprec[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.frm[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.frm[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit fcsr_q.frm[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mcountinhibit_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit medeleg_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mideleg_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mip_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mip_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mip_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mip_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mip_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mip_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mip_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mip_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Optimizing register bit mip_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id &apos;CL190&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CL190&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CL190} -count unlimited&apos; in the Tcl shell.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bits 31 to 12 of mip_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 10 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 8 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 6 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 4 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 2 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 0 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bits 31 to 16 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 14 of medeleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bits 11 to 9 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bits 7 to 4 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bits 2 to 1 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bits 31 to 10 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bits 8 to 6 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bits 4 to 2 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 0 of mideleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 1 of mcountinhibit_q[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 1 of stvec_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register mstatus_q.xs[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register mstatus_q.wpri3[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register dcsr_q.nmip. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register dcsr_q.stopcount. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register dcsr_q.stoptime. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register mstatus_q.fs[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register mstatus_q.vs[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register mstatus_q.wpri0. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register mstatus_q.wpri1. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register mstatus_q.wpri2. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register fcsr_q.frm[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register fcsr_q.fflags[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register fcsr_q.fprec[6:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on csr_regfile_1s_6s_1075056897_36_layer0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 248MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = controller_37_layer0
Running optimization stage 1 on controller_37_layer0 .......
Finished optimization stage 1 on controller_37_layer0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 248MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	RdTxId=2&apos;b00
   Generated name = cva6_icache_0s_38_layer0

	DATA_WIDTH=32&apos;b00000000000000000000000000010111
	USER_WIDTH=32&apos;b00000000000000000000000000000001
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000001000
   Generated name = sram_23s_1s_0s_256s_none_0s_64s_64s_8s

	ADDR_WIDTH=32&apos;b00000000000000000000000000001000
	DATA_DEPTH=32&apos;b00000000000000000000000100000000
	OUT_REGS=32&apos;b00000000000000000000000000000000
	SIM_INIT=32&apos;b00000000000000000000000000000001
	DATA_BYTES=32&apos;b00000000000000000000000000001000
   Generated name = SyncSpRamBeNx64_8_256s_0s_1s_8s
Running optimization stage 1 on SyncSpRamBeNx64_8_256s_0s_1s_8s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:89:21:89:36|Found RAM Mem_DP, depth=256, width=8
Finished optimization stage 1 on SyncSpRamBeNx64_8_256s_0s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)

	NumWords=32&apos;b00000000000000000000000100000000
	DataWidth=32&apos;b00000000000000000000000001000000
	ByteWidth=32&apos;b00000000000000000000000000001000
	NumPorts=32&apos;b00000000000000000000000000000001
	Latency=32&apos;b00000000000000000000000000000001
	SimInit=32&apos;b01101110011011110110111001100101
	PrintSimCfg=1&apos;b0
	AddrWidth=32&apos;b00000000000000000000000000001000
	BeWidth=32&apos;b00000000000000000000000000001000
	addr_t=_internal_typedef_49
	data_t=_internal_typedef_50
	be_t=_internal_typedef_51
   Generated name = tc_sram_wrapper_Z39_layer0
Running optimization stage 1 on tc_sram_wrapper_Z39_layer0 .......
Finished optimization stage 1 on tc_sram_wrapper_Z39_layer0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 1 on sram_23s_1s_0s_256s_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_23s_1s_0s_256s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)

	DATA_WIDTH=32&apos;b00000000000000000000000010000000
	USER_WIDTH=32&apos;b00000000000000000000000010000000
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000010000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000010000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000010000
   Generated name = sram_128s_128s_0s_256s_none_0s_128s_128s_16s
Running optimization stage 1 on sram_128s_128s_0s_256s_none_0s_128s_128s_16s .......
Finished optimization stage 1 on sram_128s_128s_0s_256s_none_0s_128s_128s_16s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 1 on cva6_icache_0s_38_layer0 .......
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Pruning register bits 1 to 0 of cl_offset_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on cva6_icache_0s_38_layer0 (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)

	WIDTH=32&apos;b00000000000000000000000000000100
	MODE=1&apos;b0
	CNT_WIDTH=32&apos;b00000000000000000000000000000010
   Generated name = lzc_4s_0_2
@W: CG134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\lzc.sv&quot;:59:29:59:37|No assignment to bit 3 of sel_nodes
Running optimization stage 1 on lzc_4s_0_2 .......
Finished optimization stage 1 on lzc_4s_0_2 (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)

	Seed=32&apos;b00000000000000000000000000000011
	MaxExp=32&apos;b00000000000000000000000000010000
	WIDTH=32&apos;b00000000000000000000000000010000
   Generated name = exp_backoff_3s_16s_16s
@W: CG390 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv&quot;:59:31:59:43|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on exp_backoff_3s_16s_16s .......
Finished optimization stage 1 on exp_backoff_3s_16s_16s (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	AmoTxId=2&apos;b01
	NumPorts=32&apos;b00000000000000000000000000000100
   Generated name = wt_dcache_missunit_1_4s_40_layer0
@W: CG1340 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:289:75:289:105|Index into variable amo_rtrn_mux could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on wt_dcache_missunit_1_4s_40_layer0 .......
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:584:2:584:10|Pruning unused register mshr_q.id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:584:2:584:10|Pruning unused register mshr_q.vld_bits[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:584:2:584:10|Pruning unused register mshr_q.size[2:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on wt_dcache_missunit_1_4s_40_layer0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 248MB)

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000000010
	DEPTH=32&apos;b00000000000000000000000000000100
	dtype=_internal_typedef_0
	ADDR_DEPTH=32&apos;b00000000000000000000000000000010
	FifoDepth=32&apos;b00000000000000000000000000000100
   Generated name = fifo_v3_0_2s_4s_2s_4s

	ADDR_WIDTH=32&apos;b00000000000000000000000000000010
	DATA_DEPTH=32&apos;b00000000000000000000000000000100
	DATA_WIDTH=32&apos;b00000000000000000000000000000010
   Generated name = AsyncDpRam_2s_4s_2s
Running optimization stage 1 on AsyncDpRam_2s_4s_2s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_2s (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 248MB)
Running optimization stage 1 on fifo_v3_0_2s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_0_2s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 248MB)

	NumIn=32&apos;b00000000000000000000000000000100
	DataWidth=32&apos;b00000000000000000000000000000001
	DataType=_internal_typedef_1
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b0
	LockIn=1&apos;b1
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000010
	idx_t=_internal_typedef_2
   Generated name = rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_2
Running optimization stage 1 on rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_2 .......
Finished optimization stage 1 on rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_2 (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 248MB)

	NumIn=32&apos;b00000000000000000000000000000010
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=wbuffer_t
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b0
	LockIn=1&apos;b1
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000001
	idx_t=_internal_typedef_130
   Generated name = rr_arb_tree_wbuffer_t_39_2s_32s_0_0_1_1_1__internal_typedef_130
Running optimization stage 1 on rr_arb_tree_wbuffer_t_39_2s_32s_0_0_1_1_1__internal_typedef_130 .......
Finished optimization stage 1 on rr_arb_tree_wbuffer_t_39_2s_32s_0_0_1_1_1__internal_typedef_130 (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 248MB)

	NumIn=32&apos;b00000000000000000000000000000010
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=wbuffer_t
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b0
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000001
	idx_t=_internal_typedef_132
   Generated name = rr_arb_tree_wbuffer_t_40_2s_32s_0_0_0_1_1__internal_typedef_132
Running optimization stage 1 on rr_arb_tree_wbuffer_t_40_2s_32s_0_0_0_1_1__internal_typedef_132 .......
Finished optimization stage 1 on rr_arb_tree_wbuffer_t_40_2s_32s_0_0_0_1_1__internal_typedef_132 (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 248MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
   Generated name = wt_dcache_wbuffer_41_layer0
Running optimization stage 1 on wt_dcache_wbuffer_41_layer0 .......
@W: CL208 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|All reachable assignments to bit 20 of rd_tag_q[21:0] assign 0, register removed by optimization.
@W: CL208 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|All reachable assignments to bit 21 of rd_tag_q[21:0] assign 0, register removed by optimization.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|Pruning unused register ni_pending_q[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|Pruning unused register wbuffer_q[0].user[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|Pruning unused register wbuffer_q[1].user[31:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on wt_dcache_wbuffer_41_layer0 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 248MB)

	NumIn=32&apos;b00000000000000000000000000000100
	DataWidth=32&apos;b00000000000000000000000000000001
	DataType=_internal_typedef_1
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b0
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000010
	idx_t=_internal_typedef_2
   Generated name = rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_2
Running optimization stage 1 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_2 .......
Finished optimization stage 1 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_2 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 248MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	NumPorts=32&apos;b00000000000000000000000000000100
	AXI_OFFSET_WIDTH=32&apos;b00000000000000000000000000000011
   Generated name = wt_dcache_mem_4s_3s_42_layer0

	DATA_WIDTH=32&apos;b00000000000000000000000001000000
	USER_WIDTH=32&apos;b00000000000000000000000001000000
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000001000
   Generated name = sram_64s_64s_0s_256s_none_0s_64s_64s_8s
Running optimization stage 1 on sram_64s_64s_0s_256s_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_64s_64s_0s_256s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 248MB)
Running optimization stage 1 on wt_dcache_mem_4s_3s_42_layer0 .......
@W: CL271 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:343:2:343:10|Pruning unused bits 1 to 0 of bank_off_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on wt_dcache_mem_4s_3s_42_layer0 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 248MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	NumPorts=32&apos;b00000000000000000000000000000100
	RdAmoTxId=2&apos;b01
   Generated name = wt_dcache_4s_1s_43_layer0

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	RdTxId=2&apos;b01
   Generated name = wt_dcache_ctrl_1_44_layer0
Running optimization stage 1 on wt_dcache_ctrl_1_44_layer0 .......
Finished optimization stage 1 on wt_dcache_ctrl_1_44_layer0 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 248MB)
Running optimization stage 1 on wt_dcache_4s_1s_43_layer0 .......
Finished optimization stage 1 on wt_dcache_4s_1s_43_layer0 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 248MB)

	NumIn=32&apos;b00000000000000000000000000000010
	DataWidth=32&apos;b00000000000000000000000000000001
	DataType=_internal_typedef_1
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b1
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000001
	idx_t=_internal_typedef_2
   Generated name = rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_2
Running optimization stage 1 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_2 .......
Finished optimization stage 1 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_2 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 248MB)

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000010
	dtype=icache_req_t
	ADDR_DEPTH=32&apos;b00000000000000000000000000000001
	FifoDepth=32&apos;b00000000000000000000000000000010
   Generated name = fifo_v3_icache_req_t_42_0_32s_2s_1s_2s

	ADDR_WIDTH=32&apos;b00000000000000000000000000000001
	DATA_DEPTH=32&apos;b00000000000000000000000000000010
	DATA_WIDTH=32&apos;b00000000000000000000000000100110
   Generated name = AsyncDpRam_1s_2s_38s
Running optimization stage 1 on AsyncDpRam_1s_2s_38s .......
Finished optimization stage 1 on AsyncDpRam_1s_2s_38s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 248MB)
Running optimization stage 1 on fifo_v3_icache_req_t_42_0_32s_2s_1s_2s .......
Finished optimization stage 1 on fifo_v3_icache_req_t_42_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 248MB)

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000010
	dtype=dcache_req_t
	ADDR_DEPTH=32&apos;b00000000000000000000000000000001
	FifoDepth=32&apos;b00000000000000000000000000000010
   Generated name = fifo_v3_dcache_req_t_43_0_32s_2s_1s_2s

	ADDR_WIDTH=32&apos;b00000000000000000000000000000001
	DATA_DEPTH=32&apos;b00000000000000000000000000000010
	DATA_WIDTH=32&apos;b00000000000000000000000001101111
   Generated name = AsyncDpRam_1s_2s_111s
Running optimization stage 1 on AsyncDpRam_1s_2s_111s .......
Finished optimization stage 1 on AsyncDpRam_1s_2s_111s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 248MB)
Running optimization stage 1 on fifo_v3_dcache_req_t_43_0_32s_2s_1s_2s .......
Finished optimization stage 1 on fifo_v3_dcache_req_t_43_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 248MB)

	FALL_THROUGH=1&apos;b1
	DATA_WIDTH=32&apos;b00000000000000000000000000000101
	DEPTH=32&apos;b00000000000000000000000000000100
	dtype=_internal_typedef_0
	ADDR_DEPTH=32&apos;b00000000000000000000000000000010
	FifoDepth=32&apos;b00000000000000000000000000000100
   Generated name = fifo_v3_1_5_4s_2s_4s

	ADDR_WIDTH=32&apos;b00000000000000000000000000000010
	DATA_DEPTH=32&apos;b00000000000000000000000000000100
	DATA_WIDTH=32&apos;b00000000000000000000000000000101
   Generated name = AsyncDpRam_2s_4s_5s
Running optimization stage 1 on AsyncDpRam_2s_4s_5s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_5s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 248MB)
Running optimization stage 1 on fifo_v3_1_5_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_1_5_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 248MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	AxiNumWords=32&apos;b00000000000000000000000000000010
	axi_req_t=_gen33
	axi_rsp_t=_gen34
	AddrIndex=32&apos;b00000000000000000000000000000001
   Generated name = axi_shim__gen33__gen34_44_2_1s_45_layer0
Running optimization stage 1 on axi_shim__gen33__gen34_44_2_1s_45_layer0 .......
Finished optimization stage 1 on axi_shim__gen33__gen34_44_2_1s_45_layer0 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 248MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	ReqFifoDepth=32&apos;b00000000000000000000000000000010
	MetaFifoDepth=32&apos;b00000000000000000000000000000100
	axi_req_t=_gen33
	axi_rsp_t=_gen34
	AxiNumWords=32&apos;b00000000000000000000000000000010
   Generated name = wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0
Running optimization stage 1 on wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0 .......
@W: CL177 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:231:22:231:25|Sharing sequential element axi_rd_req and merging axi_rd_lock. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Pruning unused register dcache_rd_shift_user_q[3][31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Pruning unused register icache_rd_shift_user_q[3][31:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 248MB)

	CVA6Cfg=6932&apos;b00000000000000000000000000000001000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000001000001000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000111
	NumPorts=32&apos;b00000000000000000000000000000100
	noc_req_t=_gen33
	noc_resp_t=_gen34
   Generated name = wt_cache_subsystem__gen33__gen34_38_4s__gen34_47_layer0
Running optimization stage 1 on wt_cache_subsystem__gen33__gen34_38_4s__gen34_47_layer0 .......
Finished optimization stage 1 on wt_cache_subsystem__gen33__gen34_38_4s__gen34_47_layer0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 248MB)
Running optimization stage 1 on cva6 .......
Finished optimization stage 1 on cva6 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 248MB)
Running optimization stage 2 on wt_cache_subsystem__gen33__gen34_38_4s__gen34_47_layer0 .......
Finished optimization stage 2 on wt_cache_subsystem__gen33__gen34_38_4s__gen34_47_layer0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 248MB)
Running optimization stage 2 on wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0 .......
@N: CL189 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Register bit dcache_rtrn_type_q[2] is always 0.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Pruning register bit 2 of dcache_rtrn_type_q[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:51:24:51:35|Input port bits 63 to 12 of inval_addr_i[63:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on axi_shim__gen33__gen34_44_2_1s_45_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv&quot;:286:2:286:10|Trying to extract state machine for register wr_state_q.
Extracted state machine for register wr_state_q
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv&quot;:66:20:66:29|Input port bits 135 to 104 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv&quot;:66:20:66:29|Input port bits 31 to 0 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on axi_shim__gen33__gen34_44_2_1s_45_layer0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_5s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot;:42:2:42:10|Found RAM mem, depth=4, width=5
Finished optimization stage 2 on AsyncDpRam_2s_4s_5s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on fifo_v3_1_5_4s_2s_4s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:24:18:24:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_1_5_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on AsyncDpRam_1s_2s_111s .......
Finished optimization stage 2 on AsyncDpRam_1s_2s_111s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on fifo_v3_dcache_req_t_43_0_32s_2s_1s_2s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:24:18:24:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_dcache_req_t_43_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on AsyncDpRam_1s_2s_38s .......
Finished optimization stage 2 on AsyncDpRam_1s_2s_38s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on fifo_v3_icache_req_t_42_0_32s_2s_1s_2s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:24:18:24:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_icache_req_t_42_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_2 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:93:30:93:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_2 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on wt_dcache_ctrl_1_44_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot;:253:2:253:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot;:27:25:27:34|Input port bits 74 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot;:27:25:27:34|Input port bits 9 to 5 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_dcache_ctrl_1_44_layer0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on wt_dcache_4s_1s_43_layer0 .......
Finished optimization stage 2 on wt_dcache_4s_1s_43_layer0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on sram_64s_64s_0s_256s_none_0s_64s_64s_8s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\sram.sv&quot;:34:41:34:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_64s_64s_0s_256s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on wt_dcache_mem_4s_3s_42_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:42:56:42:63|Input port bits 13 to 12 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:42:56:42:63|Input port bits 9 to 8 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:42:56:42:63|Input port bits 5 to 4 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:42:56:42:63|Input port bits 1 to 0 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:58:45:58:55|Input port bits 1 to 0 of wr_cl_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:68:42:68:49|Input port bits 1 to 0 of wr_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:74:44:74:57|Input port bits 125 to 122 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:74:44:74:57|Input port bits 117 to 111 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:74:44:74:57|Input port bits 14 to 11 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:74:44:74:57|Input port bits 6 to 0 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_dcache_mem_4s_3s_42_layer0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_2 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:93:30:93:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_2 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 248MB)
Running optimization stage 2 on wt_dcache_wbuffer_41_layer0 .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|Found RAM tx_stat_q, depth=4, width=1
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|Found RAM tx_stat_q, depth=4, width=4
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:65:25:65:34|Input port bits 98 to 97 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:65:25:65:34|Input port bits 42 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:65:25:65:34|Input port bit 9 of req_port_i[108:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:65:25:65:34|Input port bits 4 to 0 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:88:24:88:32|Input rd_data_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:89:39:89:51|Input rd_vld_bits_i is unused.
Finished optimization stage 2 on wt_dcache_wbuffer_41_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on rr_arb_tree_wbuffer_t_40_2s_32s_0_0_0_1_1__internal_typedef_132 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:93:30:93:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_wbuffer_t_40_2s_32s_0_0_0_1_1__internal_typedef_132 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on rr_arb_tree_wbuffer_t_39_2s_32s_0_0_1_1_1__internal_typedef_130 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:93:30:93:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_wbuffer_t_39_2s_32s_0_0_1_1_1__internal_typedef_130 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_2 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:93:30:93:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_2 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_2s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot;:42:2:42:10|Found RAM mem, depth=4, width=2
Finished optimization stage 2 on AsyncDpRam_2s_4s_2s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on fifo_v3_0_2s_4s_2s_4s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:24:18:24:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_0_2s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on wt_dcache_missunit_1_4s_40_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:584:2:584:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:36:20:36:28|Input port bits 127 to 98 of amo_req_i[134:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:36:20:36:28|Input port bits 63 to 32 of amo_req_i[134:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:55:55:55:64|Input port bits 105 to 102 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:55:55:55:64|Input port bits 71 to 68 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:55:55:55:64|Input port bits 37 to 34 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:55:55:55:64|Input port bits 3 to 0 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:70:24:70:33|Input port bits 6 to 3 of mem_rtrn_i[275:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_dcache_missunit_1_4s_40_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on exp_backoff_3s_16s_16s .......
Finished optimization stage 2 on exp_backoff_3s_16s_16s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on lzc_4s_0_2 .......
Finished optimization stage 2 on lzc_4s_0_2 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on sram_128s_128s_0s_256s_none_0s_128s_128s_16s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\sram.sv&quot;:34:41:34:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_128s_128s_0s_256s_none_0s_128s_128s_16s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on tc_sram_wrapper_Z39_layer0 .......
Finished optimization stage 2 on tc_sram_wrapper_Z39_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on SyncSpRamBeNx64_8_256s_0s_1s_8s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:38:32:38:38|Input Rst_RBI is unused.
Finished optimization stage 2 on SyncSpRamBeNx64_8_256s_0s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on sram_23s_1s_0s_256s_none_0s_64s_64s_8s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\sram.sv&quot;:34:41:34:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_23s_1s_0s_256s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 251MB)
Running optimization stage 2 on cva6_icache_0s_38_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:46:25:46:30|Input port bits 76 to 65 of areq_i[99:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:49:25:49:30|Input port bit 32 of dreq_i[35:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:53:25:53:34|Input port bits 6 to 3 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:53:25:53:34|Input port bits 1 to 0 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on cva6_icache_0s_38_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 260MB)
Running optimization stage 2 on cva6 .......
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:25:52:25:56|*Unassigned bits of rvfi_o[0].order[63:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:29:52:29:55|*Unassigned bits of rvfi_o[0].halt[0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:30:52:30:55|*Unassigned bits of rvfi_o[0].intr[0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:40:52:40:59|*Unassigned bits of rvfi_o[0].pc_wdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on cva6 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 260MB)
Running optimization stage 2 on controller_37_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\controller.sv&quot;:40:28:40:44|Input port bits 69 to 5 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\controller.sv&quot;:40:28:40:44|Input port bits 3 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\controller.sv&quot;:21:17:21:21|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\controller.sv&quot;:22:17:22:22|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\controller.sv&quot;:31:17:31:34|Input flush_dcache_ack_i is unused.
Finished optimization stage 2 on controller_37_layer0 (CPU Time 0h:00m:00s, Memory Used current: 250MB peak: 260MB)
Running optimization stage 2 on csr_regfile_1s_6s_1075056897_36_layer0 .......
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bits 31 to 12 of mie_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 10 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 8 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 6 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 4 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 2 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 0 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning unused register mstatus_q.sd. Make sure that there are no unused intermediate registers.
@W: CL279 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bits 8 to 2 of satp_q.asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Pruning register bit 1 of satp_q.asid[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:30:58:30:71|Input port bits 302 to 301 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:30:58:30:71|Input port bits 296 to 170 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:30:58:30:71|Input port bits 136 to 0 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:42:16:42:31|Input dirty_fp_state_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:43:34:43:51|Input csr_write_fflags_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:44:16:44:30|Input dirty_v_state_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:55:34:55:48|Input acc_fflags_ex_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:56:16:56:36|Input acc_fflags_ex_valid_i is unused.
Finished optimization stage 2 on csr_regfile_1s_6s_1075056897_36_layer0 (CPU Time 0h:00m:01s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on commit_stage_35_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\commit_stage.sv&quot;:29:58:29:71|Input port bits 288 to 279 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\commit_stage.sv&quot;:29:58:29:71|Input port bits 240 to 238 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\commit_stage.sv&quot;:29:58:29:71|Input port bits 172 to 1 of commit_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\commit_stage.sv&quot;:37:21:37:30|Input port bits 63 to 32 of amo_resp_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\commit_stage.sv&quot;:44:52:44:66|Input port bits 32 to 1 of csr_exception_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\commit_stage.sv&quot;:21:16:21:20|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\commit_stage.sv&quot;:22:16:22:21|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\commit_stage.sv&quot;:27:16:27:28|Input single_step_i is unused.
Finished optimization stage 2 on commit_stage_35_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on ex_stage_1s_34_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot;:29:34:29:49|Input port bits 31 to 1 of rs2_forwarding_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot;:86:17:86:25|*Unassigned bits of x_ready_o are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot;:92:17:92:22|*Unassigned bits of x_we_o are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot;:76:22:76:30|Input fpu_fmt_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot;:77:22:77:29|Input fpu_rm_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot;:78:22:78:30|Input fpu_frm_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot;:79:22:79:31|Input fpu_prec_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot;:85:16:85:24|Input x_valid_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot;:87:23:87:35|Input x_off_instr_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot;:94:34:94:45|Input cvxif_resp_i is unused.
Finished optimization stage 2 on ex_stage_1s_34_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on cva6_mmu_sv32_2s_2s_1s_21s_33_layer0 .......
Finished optimization stage 2 on cva6_mmu_sv32_2s_2s_1s_21s_33_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on pmp_34s_32s_0_32_layer0 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:22:27:22:32|Input addr_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:23:30:23:42|Input access_type_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:24:28:24:37|Input priv_lvl_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:26:36:26:46|Input conf_addr_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:27:33:27:38|Input conf_i is unused.
Finished optimization stage 2 on pmp_34s_32s_0_32_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on cva6_ptw_sv32_1s_31_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_ptw_sv32.sv&quot;:373:2:373:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_ptw_sv32.sv&quot;:47:26:47:35|Input port bit 64 of req_port_i[66:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_ptw_sv32.sv&quot;:47:26:47:35|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:837:35:837:44|*Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on cva6_ptw_sv32_1s_31_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on pmp_34s_32s_0_30_layer0 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:22:27:22:32|Input addr_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:23:30:23:42|Input access_type_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:24:28:24:37|Input priv_lvl_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:26:36:26:46|Input conf_addr_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\pmp\src\pmp.sv&quot;:27:33:27:38|Input conf_i is unused.
Finished optimization stage 2 on pmp_34s_32s_0_30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on sram_32s_1s_0s_64s_none_0s_64s_64s_8s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\sram.sv&quot;:34:41:34:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_32s_1s_0s_64s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on tc_sram_wrapper_Z29_layer0 .......
Finished optimization stage 2 on tc_sram_wrapper_Z29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on SyncSpRamBeNx64_6_64s_0s_1s_8s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\SyncSpRamBeNx64.sv&quot;:38:32:38:38|Input Rst_RBI is unused.
Finished optimization stage 2 on SyncSpRamBeNx64_6_64s_0s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on sram_30s_1s_0s_64s_none_0s_64s_64s_8s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\common\local\util\sram.sv&quot;:34:41:34:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_30s_1s_0s_64s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on cva6_shared_tlb_sv32_64s_2s_1s_28_layer0 .......
Finished optimization stage 2 on cva6_shared_tlb_sv32_64s_2s_1s_28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on lfsr_8s_1s_255_0s_1_27_layer0 .......
Finished optimization stage 2 on lfsr_8s_1s_255_0s_1_27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on lzc_2s_0_1 .......
Finished optimization stage 2 on lzc_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on cva6_tlb_sv32_2s_1s_26_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:38:28:38:35|Input port bits 40 to 33 of update_i[62:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:42:34:42:43|Input port bits 11 to 0 of lu_vaddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on cva6_tlb_sv32_2s_1s_26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on load_store_unit_1s_25_layer0 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_store_unit.sv&quot;:70:51:70:72|Input dcache_wbuffer_empty_i is unused.
Finished optimization stage 2 on load_store_unit_1s_25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on lsu_bypass_24_layer0 .......
Finished optimization stage 2 on lsu_bypass_24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on shift_reg__internal_typedef_20_37_0s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\shift_reg.sv&quot;:20:17:20:21|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\shift_reg.sv&quot;:21:17:21:22|Input rst_ni is unused.
Finished optimization stage 2 on shift_reg__internal_typedef_20_37_0s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on shift_reg__internal_typedef_19_36_1s .......
Finished optimization stage 2 on shift_reg__internal_typedef_19_36_1s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on lzc_2_0_1 .......
Finished optimization stage 2 on lzc_2_0_1 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on load_unit_0_1s_23_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:418:2:418:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0110
   0111
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:31:21:31:30|Input port bit 83 of lsu_ctrl_i[83:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:31:21:31:30|Input port bits 50 to 18 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:31:21:31:30|Input port bits 13 to 10 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:41:34:41:40|Input port bits 11 to 0 of paddr_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:51:25:51:34|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:837:35:837:44|*Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:44:37:44:46|Input dtlb_ppn_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:48:16:48:35|Input store_buffer_empty_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:49:36:49:51|Input commit_tran_id_i is unused.
Finished optimization stage 2 on load_unit_0_1s_23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on amo_buffer_22_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\amo_buffer.sv&quot;:32:33:32:42|Input port bits 63 to 0 of amo_resp_i[64:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on amo_buffer_22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on AsyncDpRam_1s_1s_72s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot;:35:34:35:42|Input RdAddr_DI is unused.
Finished optimization stage 2 on AsyncDpRam_1s_1s_72s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on fifo_v3_amo_op_t_35_0_32s_1s_1s_1s .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:24:18:24:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_amo_op_t_35_0_32s_1s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on store_unit_21_layer0 .......
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_unit.sv&quot;:29:21:29:30|Input port bit 83 of lsu_ctrl_i[83:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_unit.sv&quot;:29:21:29:30|Input port bit 50 of lsu_ctrl_i[83:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_unit.sv&quot;:29:21:29:30|Input port bits 13 to 10 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on store_unit_21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 301MB)
Running optimization stage 2 on store_buffer_20_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:30:25:30:37|Input port bits 2 to 0 of page_offset_i[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:48:26:48:35|Input port bits 65 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:837:35:837:44|*Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on store_buffer_20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on mult_19_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mult.sv&quot;:11:45:11:53|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mult.sv&quot;:11:45:11:53|Input port bits 33 to 2 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on mult_19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on serdiv_32s_0s_18_layer0 .......
@N: CL201 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on serdiv_32s_0s_18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on lzc_32s_4294967295s_5 .......
Finished optimization stage 2 on lzc_32s_4294967295s_5 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on multiplier_17_layer0 .......
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\multiplier.sv&quot;:37:6:37:12|*Unassigned bits of clmul_q[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\multiplier.sv&quot;:37:24:37:31|*Unassigned bits of clmulr_q[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on multiplier_17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on csr_buffer_16_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:26:20:26:28|Input port bits 109 to 98 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:26:20:26:28|Input port bits 65 to 46 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:26:20:26:28|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on csr_buffer_16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on branch_unit_15_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot;:21:32:21:40|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot;:21:32:21:40|Input port bits 65 to 34 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot;:21:32:21:40|Input port bits 1 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot;:18:16:18:20|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot;:19:16:19:21|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot;:20:16:20:27|Input debug_mode_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot;:24:38:24:47|Input fu_valid_i is unused.
Finished optimization stage 2 on branch_unit_15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on alu_14_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:28:25:28:33|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:28:25:28:33|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:26:25:26:29|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\alu.sv&quot;:27:25:27:30|Input rst_ni is unused.
Finished optimization stage 2 on alu_14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on issue_stage_1_4s_13_layer0 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_stage.sv&quot;:34:16:34:29|Input is_ctrl_flow_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_stage.sv&quot;:45:16:45:31|Input resolve_branch_i is unused.
Finished optimization stage 2 on issue_stage_1_4s_13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_12_layer0 .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:99:4:99:12|Found RAM regfile_ram_block[0].mem[0], depth=32, width=32
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:99:4:99:12|Found RAM regfile_ram_block[0].mem[0], depth=32, width=32
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:36:61:36:66|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:38:61:38:69|Input test_en_i is unused.
Finished optimization stage 2 on ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on issue_read_operands_rs3_len_t_34_rs3_len_t_11_layer0 .......
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:30:29:30:41|Input port bit 241 of issue_instr_i[334:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:30:29:30:41|Input port bits 237 to 174 of issue_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:30:29:30:41|Input port bits 136 to 0 of issue_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:41:20:41:24|Input rs3_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:42:16:42:26|Input rs3_valid_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:45:38:45:53|Input rd_clobber_fpr_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:64:16:64:26|Input fpu_ready_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:78:44:78:51|Input we_fpr_i is unused.
Finished optimization stage 2 on issue_read_operands_rs3_len_t_34_rs3_len_t_11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen32_33_5s_32s_1_1_0_1_3__internal_typedef_127 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:87:30:87:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:89:30:89:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:91:30:91:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen32_33_5s_32s_1_1_0_1_3__internal_typedef_127 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen31_32_5s_32s_1_1_0_1_3__internal_typedef_125 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:87:30:87:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:89:30:89:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:91:30:91:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen31_32_5s_32s_1_1_0_1_3__internal_typedef_125 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen30_31_5s_32s_1_1_0_1_3__internal_typedef_123 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:87:30:87:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:89:30:89:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:91:30:91:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen30_31_5s_32s_1_1_0_1_3__internal_typedef_123 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen29_30_5s_32s_1_1_0_1_3__internal_typedef_121 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:87:30:87:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:89:30:89:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:91:30:91:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen29_30_5s_32s_1_1_0_1_3__internal_typedef_121 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen28_29_5s_32s_1_1_0_1_3__internal_typedef_119 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:87:30:87:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:89:30:89:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:91:30:91:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen28_29_5s_32s_1_1_0_1_3__internal_typedef_119 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen27_28_5s_32s_1_1_0_1_3__internal_typedef_117 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:87:30:87:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:89:30:89:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:91:30:91:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen27_28_5s_32s_1_1_0_1_3__internal_typedef_117 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen26_27_5s_32s_1_1_0_1_3__internal_typedef_115 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:87:30:87:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:89:30:89:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:91:30:91:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen26_27_5s_32s_1_1_0_1_3__internal_typedef_115 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen25_26_5s_32s_1_1_0_1_3__internal_typedef_113 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:87:30:87:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:89:30:89:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:91:30:91:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen25_26_5s_32s_1_1_0_1_3__internal_typedef_113 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen24_25_5s_32s_1_1_0_1_3__internal_typedef_111 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:87:30:87:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:89:30:89:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:91:30:91:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen24_25_5s_32s_1_1_0_1_3__internal_typedef_111 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen23_24_5s_32s_1_1_0_1_3__internal_typedef_109 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:87:30:87:34|Input clk_i is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:89:30:89:35|Input rst_ni is unused.
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:91:30:91:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen23_24_5s_32s_1_1_0_1_3__internal_typedef_109 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen22_23_5s_32s_1_1_0_1_3__internal_typedef_107 .......
@N: CL159 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:87:30:87:34|Input clk_i is unused.

Only the first 100 messages of id &apos;CL159&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synlog\cva6_1_impl_1_compiler.srr -id CL159&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CL159} -count unlimited&apos; in the Tcl shell.
Finished optimization stage 2 on rr_arb_tree__gen22_23_5s_32s_1_1_0_1_3__internal_typedef_107 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen21_22_5s_32s_1_1_0_1_3__internal_typedef_105 .......
Finished optimization stage 2 on rr_arb_tree__gen21_22_5s_32s_1_1_0_1_3__internal_typedef_105 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen20_21_5s_32s_1_1_0_1_3__internal_typedef_103 .......
Finished optimization stage 2 on rr_arb_tree__gen20_21_5s_32s_1_1_0_1_3__internal_typedef_103 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen19_20_5s_32s_1_1_0_1_3__internal_typedef_101 .......
Finished optimization stage 2 on rr_arb_tree__gen19_20_5s_32s_1_1_0_1_3__internal_typedef_101 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen18_19_5s_32s_1_1_0_1_3__internal_typedef_99 .......
Finished optimization stage 2 on rr_arb_tree__gen18_19_5s_32s_1_1_0_1_3__internal_typedef_99 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen17_18_5s_32s_1_1_0_1_3__internal_typedef_97 .......
Finished optimization stage 2 on rr_arb_tree__gen17_18_5s_32s_1_1_0_1_3__internal_typedef_97 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen16_17_5s_32s_1_1_0_1_3__internal_typedef_95 .......
Finished optimization stage 2 on rr_arb_tree__gen16_17_5s_32s_1_1_0_1_3__internal_typedef_95 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen15_16_5s_32s_1_1_0_1_3__internal_typedef_93 .......
Finished optimization stage 2 on rr_arb_tree__gen15_16_5s_32s_1_1_0_1_3__internal_typedef_93 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen14_15_5s_32s_1_1_0_1_3__internal_typedef_91 .......
Finished optimization stage 2 on rr_arb_tree__gen14_15_5s_32s_1_1_0_1_3__internal_typedef_91 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen13_14_5s_32s_1_1_0_1_3__internal_typedef_89 .......
Finished optimization stage 2 on rr_arb_tree__gen13_14_5s_32s_1_1_0_1_3__internal_typedef_89 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen12_13_5s_32s_1_1_0_1_3__internal_typedef_87 .......
Finished optimization stage 2 on rr_arb_tree__gen12_13_5s_32s_1_1_0_1_3__internal_typedef_87 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen11_12_5s_32s_1_1_0_1_3__internal_typedef_85 .......
Finished optimization stage 2 on rr_arb_tree__gen11_12_5s_32s_1_1_0_1_3__internal_typedef_85 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen10_11_5s_32s_1_1_0_1_3__internal_typedef_83 .......
Finished optimization stage 2 on rr_arb_tree__gen10_11_5s_32s_1_1_0_1_3__internal_typedef_83 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen9_10_5s_32s_1_1_0_1_3__internal_typedef_81 .......
Finished optimization stage 2 on rr_arb_tree__gen9_10_5s_32s_1_1_0_1_3__internal_typedef_81 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen8_9_5s_32s_1_1_0_1_3__internal_typedef_79 .......
Finished optimization stage 2 on rr_arb_tree__gen8_9_5s_32s_1_1_0_1_3__internal_typedef_79 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen7_8_5s_32s_1_1_0_1_3__internal_typedef_77 .......
Finished optimization stage 2 on rr_arb_tree__gen7_8_5s_32s_1_1_0_1_3__internal_typedef_77 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen6_7_5s_32s_1_1_0_1_3__internal_typedef_75 .......
Finished optimization stage 2 on rr_arb_tree__gen6_7_5s_32s_1_1_0_1_3__internal_typedef_75 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen5_6_5s_32s_1_1_0_1_3__internal_typedef_73 .......
Finished optimization stage 2 on rr_arb_tree__gen5_6_5s_32s_1_1_0_1_3__internal_typedef_73 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen4_5_5s_32s_1_1_0_1_3__internal_typedef_71 .......
Finished optimization stage 2 on rr_arb_tree__gen4_5_5s_32s_1_1_0_1_3__internal_typedef_71 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen3_4_5s_32s_1_1_0_1_3__internal_typedef_69 .......
Finished optimization stage 2 on rr_arb_tree__gen3_4_5s_32s_1_1_0_1_3__internal_typedef_69 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen2_3_5s_32s_1_1_0_1_3__internal_typedef_67 .......
Finished optimization stage 2 on rr_arb_tree__gen2_3_5s_32s_1_1_0_1_3__internal_typedef_67 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on rr_arb_tree__gen1_2_5s_32s_1_1_0_1_3__internal_typedef_65 .......
Finished optimization stage 2 on rr_arb_tree__gen1_2_5s_32s_1_1_0_1_3__internal_typedef_65 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 301MB)
Running optimization stage 2 on scoreboard_rs3_len_t_1_1_4s_2s_10_layer0 .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Found RAM mem_q, depth=4, width=32
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:50:42:50:56|Input port bits 302 to 301 of decoded_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:60:35:60:51|Input port bits 69 to 37 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:60:35:60:51|Input port bits 4 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[0][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[1][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[2][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[3][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[4][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[5][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[6][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[7][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[8][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[9][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[10][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[11][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[12][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[13][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[14][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[15][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[16][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[17][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[18][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[19][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[20][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[21][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[22][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[23][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[24][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[25][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[26][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[27][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[28][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[29][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[30][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:29:63:29:78|*Unassigned bits of rd_clobber_fpr_o[31][3:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on scoreboard_rs3_len_t_1_1_4s_2s_10_layer0 (CPU Time 0h:00m:02s, Memory Used current: 293MB peak: 345MB)
Running optimization stage 2 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_2 .......
Finished optimization stage 2 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_2 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 345MB)
Running optimization stage 2 on id_stage_9_layer0 .......
Finished optimization stage 2 on id_stage_9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 345MB)
Running optimization stage 2 on decoder_8_layer0 .......
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:35:22:35:26|Input port bit 0 of irq_i[1:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bits 97 to 78 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 76 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 74 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 72 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 70 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 68 of irq_ctrl_i[97:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bits 66 to 46 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 44 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 42 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 40 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 38 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 36 of irq_ctrl_i[97:0] is unused

@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bits 34 to 14 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 12 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 10 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 8 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 6 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 4 of irq_ctrl_i[97:0] is unused

@W: CL247 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:36:21:36:30|Input port bit 2 of irq_ctrl_i[97:0] is unused

@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:711:18:711:26|*Unassigned bits of instruction_o.rs1_rdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:712:18:712:26|*Unassigned bits of instruction_o.rs2_rdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:713:28:713:35|*Unassigned bits of instruction_o.lsu_addr[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:714:32:714:40|*Unassigned bits of instruction_o.lsu_rmask[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:715:32:715:40|*Unassigned bits of instruction_o.lsu_wmask[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\include\ariane_pkg.sv&quot;:716:18:716:26|*Unassigned bits of instruction_o.lsu_wdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on decoder_8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)
Running optimization stage 2 on instr_scan_7_layer0 .......
Finished optimization stage 2 on instr_scan_7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)
Running optimization stage 2 on AsyncThreePortRam_7s_128_3s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv&quot;:45:2:45:10|Found RAM mem, depth=128, width=3
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncThreePortRam.sv&quot;:45:2:45:10|Found RAM mem, depth=128, width=3
Finished optimization stage 2 on AsyncThreePortRam_7s_128_3s (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)
Running optimization stage 2 on bht_128_2s_128_0s_1s_9s_6_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:29:74:29:78|Input port bits 31 to 9 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:29:74:29:78|Input port bits 1 to 0 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:30:74:30:85|Input port bits 32 to 10 of bht_update_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:30:74:30:85|Input port bits 2 to 1 of bht_update_i[33:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on bht_128_2s_128_0s_1s_9s_6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)
Running optimization stage 2 on SyncDpRam_5s_32s_33s_0s_1s .......
Finished optimization stage 2 on SyncDpRam_5s_32s_33s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)
Running optimization stage 2 on btb_32s_2s_32s_0s_1s_7s_8s_33s_5_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\btb.sv&quot;:37:34:37:38|Input port bits 31 to 7 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\btb.sv&quot;:37:34:37:38|Input port bits 1 to 0 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\btb.sv&quot;:38:35:38:46|Input port bits 63 to 39 of btb_update_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\btb.sv&quot;:38:35:38:46|Input port bits 33 to 32 of btb_update_i[64:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on btb_32s_2s_32s_0s_1s_7s_8s_33s_5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)
Running optimization stage 2 on ras_2_4_layer0 .......
Finished optimization stage 2 on ras_2_4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)
Running optimization stage 2 on frontend_3_layer0 .......
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:45:24:45:36|Input port bits 128 to 97 of icache_dreq_i[162:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:45:24:45:36|Input port bits 32 to 0 of icache_dreq_i[162:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on frontend_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_69s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot;:42:2:42:10|Found RAM mem, depth=4, width=69
Finished optimization stage 2 on AsyncDpRam_2s_4s_69s (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)
Running optimization stage 2 on fifo_v3__gen0_0_0_32s_4s_2s_4s .......
Finished optimization stage 2 on fifo_v3__gen0_0_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)
Running optimization stage 2 on instr_queue_2_layer0 .......
Finished optimization stage 2 on instr_queue_2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_32s .......
@N: CL134 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\AsyncDpRam.sv&quot;:42:2:42:10|Found RAM mem, depth=4, width=32
Finished optimization stage 2 on AsyncDpRam_2s_4s_32s (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)
Running optimization stage 2 on fifo_v3_0_32s_4s_2s_4s .......
Finished optimization stage 2 on fifo_v3_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)
Running optimization stage 2 on instr_realign_1_layer0 .......
@W: CL260 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:343:2:343:10|Pruning register bit 0 of unaligned_address_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on instr_realign_1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 288MB peak: 345MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:53s; Memory used current: 289MB peak: 345MB)


Process completed successfully.
# Fri Sep 20 14:22:52 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep 20 14:22:53 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synwork\cva6_1_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:55s; Memory used current: 32MB peak: 35MB)

Process took 0h:00m:56s realtime, 0h:00m:55s cputime

Process completed successfully.
# Fri Sep 20 14:22:54 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 155MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep 20 14:22:55 2024

###########################################################]
Premap Report

# Fri Sep 20 14:22:58 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Lattice Technology Pre-mapping, Version map202309lat, Build 101R, Built May 14 2024 08:42:08, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 214MB peak: 214MB)

Reading constraint file: C:\lscc\radiant\2024.1\scripts\tcl\flow\radiant_synplify_vars.tcl
@L: C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\cva6_1_impl_1_scck.rpt 
See clock summary report &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\cva6_1_impl_1_scck.rpt&quot;
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 263MB peak: 263MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 263MB peak: 264MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 266MB peak: 266MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 266MB peak: 268MB)

@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\btb.sv&quot;:55:9:55:16|Removing instance i_unread (in view: work.btb_32s_2s_32s_0s_1s_7s_8s_33s_5_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\bht.sv&quot;:44:9:44:16|Removing instance i_unread (in view: work.bht_128_2s_128_0s_1s_9s_6_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:404:9:404:27|Removing instance i_unread_instr_fifo (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:403:9:403:25|Removing instance i_unread_fifo_pos (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:402:9:402:20|Removing instance i_unread_lzc (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:401:9:401:28|Removing instance i_unread_branch_mask (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:400:9:400:29|Removing instance i_unread_address_fifo (in view: work.instr_queue_2_layer0(verilog)) because it does not drive other instances.
NConnInternalConnection caching is on
@N: FX493 |Applying initial value &quot;000000000000000000000000000000000000000000000000000000000000000000000000&quot; on instance mem\[0\][71:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value &quot;00000000000000000000000000000000000000&quot; on instance mem\[1\][37:0].
@N: FX493 |Applying initial value &quot;00000000000000000000000000000000000000&quot; on instance mem\[0\][37:0].
@N: FX493 |Applying initial value &quot;000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&quot; on instance mem\[1\][110:0].
@N: FX493 |Applying initial value &quot;000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&quot; on instance mem\[0\][110:0].

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 324MB peak: 325MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 324MB peak: 325MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 325MB peak: 325MB)

@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\id_stage.sv&quot;:133:2:133:10|Removing sequential instance id_stage_i.issue_q.sbe.ex.valid because it is equivalent to instance id_stage_i.issue_q.sbe.valid. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:112:8:112:19|Removing instance ldbuf_free_index_multi_gen\.lzc_windex_i (in view: work.load_unit_0_1s_23_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[0\]\.rsw[1:0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[0\]\.x (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[0\]\.v (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[0\]\.r (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[0\]\.a (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[1\]\.rsw[1:0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[1\]\.x (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[1\]\.v (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[1\]\.r (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[1\]\.a (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_ptw_sv32.sv&quot;:155:4:155:12|Removing instance i_pmp_ptw (in view: work.cva6_ptw_sv32_1s_31_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[0\]\.rsw[1:0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[0\]\.x (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[0\]\.w (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[0\]\.v (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[0\]\.r (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[0\]\.d (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[0\]\.a (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[1\]\.rsw[1:0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[1\]\.x (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[1\]\.w (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[1\]\.v (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[1\]\.r (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[1\]\.d (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:227:2:227:10|Removing sequential instance content_q\[1\]\.a (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:531:4:531:13|Removing instance i_pmp_data (in view: work.cva6_mmu_sv32_2s_2s_1s_21s_33_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:370:4:370:11|Removing instance i_pmp_if (in view: work.cva6_mmu_sv32_2s_2s_1s_21s_33_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_store_unit.sv&quot;:340:4:340:19|Removing instance i_pipe_reg_store (in view: work.load_store_unit_1s_25_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:397:4:397:12|Removing instance i_sel_rs3 (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:270:6:270:23|Removing instance gen_sel_clobbers\[0\]\.i_sel_gpr_clobbers (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) because it does not drive other instances.
@W: MO129 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:557:2:557:10|Sequential instance issue_stage_i.i_issue_read_operands.is_compressed_instr_o is reduced to a combinational gate by constant propagation.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:255:4:255:15|Removing instance i_lzc_rd_hit (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:247:4:247:20|Removing instance i_lzc_wbuffer_hit (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:225:10:225:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_lower (in view: work.rr_arb_tree_wbuffer_t_40_2s_32s_0_0_0_1_1__internal_typedef_132(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:216:10:216:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_upper (in view: work.rr_arb_tree_wbuffer_t_40_2s_32s_0_0_0_1_1__internal_typedef_132(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:225:10:225:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_lower (in view: work.rr_arb_tree_wbuffer_t_39_2s_32s_0_0_1_1_1__internal_typedef_130(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:216:10:216:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_upper (in view: work.rr_arb_tree_wbuffer_t_39_2s_32s_0_0_1_1_1__internal_typedef_130(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:382:4:382:12|Removing instance i_hit_lzc (in view: work.wt_dcache_wbuffer_41_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance dcache_rd_shift_user_q\[1\][31:0] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance dcache_rd_shift_user_q\[0\][31:0] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance dcache_rd_shift_user_q\[2\][31:0] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncdpram.sv&quot;:42:2:42:10|Removing sequential instance mem\[0\][105] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncdpram.sv&quot;:42:2:42:10|Removing sequential instance mem\[0\][6] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncdpram.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][105] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncdpram.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][6] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:225:10:225:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_lower (in view: work.rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_2(verilog)) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\rr_arb_tree.sv&quot;:216:10:216:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_upper (in view: work.rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_2(verilog)) because it does not drive other instances.
@W: MO129 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.inv_q is reduced to a combinational gate by constant propagation.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:423:4:423:12|Removing instance i_lzc_hit (in view: work.cva6_icache_0s_38_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance icache_rtrn_tid_q[1:0] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncdpram.sv&quot;:42:2:42:10|Removing sequential instance mem\[0\][37] (in view: work.AsyncDpRam_1s_2s_38s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncdpram.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][37] (in view: work.AsyncDpRam_1s_2s_38s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:134:4:134:12|Removing sequential instance write_pointer_q[1:0] (in view: work.fifo_v3_0_2s_4s_2s_4s_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:134:4:134:12|Removing sequential instance read_pointer_q[1:0] (in view: work.fifo_v3_0_2s_4s_2s_4s_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\fifo_v3.sv&quot;:157:10:157:17|Removing instance gen_fpga_queue\.fifo_ram (in view: work.fifo_v3_0_2s_4s_2s_4s_3(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance speculative_q (in view: work.frontend_3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance Mem_DP[32:0] (in view: work.SyncDpRam_5s_32s_33s_0s_1s(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\id_stage.sv&quot;:133:2:133:10|Removing sequential instance issue_q\.is_ctrl_flow (in view: work.id_stage_9_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance icache_rd_shift_user_q\[1\][31:0] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance icache_rd_shift_user_q\[0\][31:0] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 325MB peak: 326MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 325MB peak: 326MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 325MB peak: 326MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[3\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[0\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[1\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[2\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine state_q[2:0] (in view: work.serdiv_32s_0s_18_layer0(verilog))
original code -&gt; new code
   00 -&gt; 00
   01 -&gt; 01
   10 -&gt; 10
Encoding state machine state_q[6:0] (in view: work.cva6_ptw_sv32_1s_31_layer0(verilog))
original code -&gt; new code
   000 -&gt; 0000001
   001 -&gt; 0000010
   010 -&gt; 0000100
   011 -&gt; 0001000
   100 -&gt; 0010000
   101 -&gt; 0100000
   110 -&gt; 1000000
Encoding state machine state_q[6:0] (in view: work.load_unit_0_1s_23_layer0(verilog))
original code -&gt; new code
   0000 -&gt; 0000001
   0001 -&gt; 0000010
   0010 -&gt; 0000100
   0011 -&gt; 0001000
   0100 -&gt; 0010000
   0110 -&gt; 0100000
   0111 -&gt; 1000000
Encoding state machine state_q[5:0] (in view: work.cva6_icache_0s_38_layer0(verilog))
original code -&gt; new code
   000 -&gt; 000001
   001 -&gt; 000010
   010 -&gt; 000100
   011 -&gt; 001000
   100 -&gt; 010000
   101 -&gt; 100000
Encoding state machine state_q[6:0] (in view: work.wt_dcache_missunit_1_4s_40_layer0(verilog))
original code -&gt; new code
   000 -&gt; 0000001
   001 -&gt; 0000010
   010 -&gt; 0000100
   011 -&gt; 0001000
   100 -&gt; 0010000
   101 -&gt; 0100000
   110 -&gt; 1000000
Encoding state machine state_q[7:0] (in view: work.wt_dcache_ctrl_1_44_layer0_2(verilog))
original code -&gt; new code
   000 -&gt; 00000001
   001 -&gt; 00000010
   010 -&gt; 00000100
   011 -&gt; 00001000
   100 -&gt; 00010000
   101 -&gt; 00100000
   110 -&gt; 01000000
   111 -&gt; 10000000
Encoding state machine state_q[7:0] (in view: work.wt_dcache_ctrl_1_44_layer0_1(verilog))
original code -&gt; new code
   000 -&gt; 00000001
   001 -&gt; 00000010
   010 -&gt; 00000100
   011 -&gt; 00001000
   100 -&gt; 00010000
   101 -&gt; 00100000
   110 -&gt; 01000000
   111 -&gt; 10000000
Encoding state machine state_q[7:0] (in view: work.wt_dcache_ctrl_1_44_layer0_0(verilog))
original code -&gt; new code
   000 -&gt; 00000001
   001 -&gt; 00000010
   010 -&gt; 00000100
   011 -&gt; 00001000
   100 -&gt; 00010000
   101 -&gt; 00100000
   110 -&gt; 01000000
   111 -&gt; 10000000
Encoding state machine wr_state_q[4:0] (in view: work.axi_shim__gen33__gen34_44_2_1s_45_layer0(verilog))
original code -&gt; new code
   0000 -&gt; 00001
   0001 -&gt; 00010
   0010 -&gt; 00100
   0011 -&gt; 01000
   0100 -&gt; 10000

Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 335MB peak: 335MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 335MB peak: 335MB)

@N: FX1185 |Applying syn_allowed_resources blockrams=3 on compile point issue_stage_1_4s_13_layer0 
@N: FX1185 |Applying syn_allowed_resources blockrams=15 on compile point ex_stage_1s_34_layer0 
@N: FX1185 |Applying syn_allowed_resources blockrams=1 on compile point csr_regfile_1s_6s_1075056897_36_layer0 
@N: FX1185 |Applying syn_allowed_resources blockrams=41 on compile point wt_dcache_4s_1s_43_layer0 
@N: FX1184 |Applying syn_allowed_resources blockrams=990 on top level netlist cva6 

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 335MB peak: 336MB)



Clock Summary
******************

          Start                                                          Requested     Requested     Clock        Clock          Clock
Level     Clock                                                          Frequency     Period        Type         Group          Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       cva6|clk_i                                                     200.0 MHz     5.000         inferred     (multiple)     7259 
                                                                                                                                      
0 -       load_unit_0_1s_23_layer0|rdata_is_fp_signed_inferred_clock     200.0 MHz     5.000         inferred     (multiple)     32   
======================================================================================================================================



Clock Load Summary
***********************

                                                               Clock     Source                                                      Clock Pin                                                   Non-clock Pin     Non-clock Pin                                                
Clock                                                          Load      Pin                                                         Seq Example                                                 Seq Example       Comb Example                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cva6|clk_i                                                     7259      clk_i(port)                                                 gen_cache_wt\.i_cache_subsystem.i_adapter.amo_gen_r_q.C     -                 -                                                            
                                                                                                                                                                                                                                                                                
load_unit_0_1s_23_layer0|rdata_is_fp_signed_inferred_clock     32        ex_stage_i.lsu_i.i_load_unit.rdata_is_fp_signed.OUT(or)     ex_stage_i.lsu_i.i_load_unit.result_o[0].C                  -                 ex_stage_i.lsu_i.i_load_unit.un1_rdata_is_fp_signed.I[0](inv)
================================================================================================================================================================================================================================================================================

@W: MT530 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:343:2:343:10|Found inferred clock cva6|clk_i which controls 7259 sequential elements including i_frontend.i_instr_realign.unaligned_instr_q[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:472:11:472:14|Found inferred clock load_unit_0_1s_23_layer0|rdata_is_fp_signed_inferred_clock which controls 32 sequential elements including ex_stage_i.lsu_i.i_load_unit.result_o[31]. This clock has no specified timing constraint which may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 6399 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
0 instances converted, 32 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@KP:ckid0_0       clk_i               port                   6399       csr_regfile_i.dcache_q[0]
=================================================================================================
====================================================================================== Gated/Generated Clocks ======================================================================================
Clock Tree ID     Driving Element                                         Drive Element Type     Unconverted Fanout     Sample Instance                               Explanation                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       ex_stage_i.lsu_i.i_load_unit.rdata_is_fp_signed.OUT     or                     32                     ex_stage_i.lsu_i.i_load_unit.result_o[31]     Clock Optimization not enabled
====================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 321MB peak: 336MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 326MB peak: 336MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 332MB peak: 336MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 227MB peak: 336MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Fri Sep 20 14:23:02 2024

###########################################################]
Map &amp; Optimize Report

# Fri Sep 20 14:23:03 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202309lat, Build 101R, Built May 14 2024 08:42:08, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 200MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 200MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 200MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 200MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot;:253:2:253:10|Removing sequential instance state_q[4] (in view: work.wt_dcache_ctrl_1_44_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot;:253:2:253:10|Removing sequential instance state_q[3] (in view: work.wt_dcache_ctrl_1_44_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot;:253:2:253:10|Removing sequential instance state_q[0] (in view: work.wt_dcache_ctrl_1_44_layer0_2(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

@N: MF104 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_stage.sv&quot;:17:7:17:17|Found compile point of type hard on View view:work.issue_stage_1_4s_13_layer0(verilog) 
@N: MF104 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot;:17:7:17:14|Found compile point of type hard on View view:work.ex_stage_1s_34_layer0(verilog) 
@N: MF104 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:16:7:16:17|Found compile point of type hard on View view:work.csr_regfile_1s_6s_1075056897_36_layer0(verilog) 
@N: MF104 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv&quot;:16:7:16:15|Found compile point of type hard on View view:work.wt_dcache_4s_1s_43_layer0(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Fri Sep 20 14:23:04 2024
Mapping cva6 as a separate process
Mapping ex_stage_1s_34_layer0 as a separate process
Mapping issue_stage_1_4s_13_layer0 as a separate process
Mapping wt_dcache_4s_1s_43_layer0 as a separate process
MCP Status: 4 jobs running

@N: MF106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache.sv&quot;:16:7:16:15|Mapping Compile point view:work.wt_dcache_4s_1s_43_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 272MB peak: 273MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.trans_id[1:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.trans_id[1:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.data[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.data[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MF135 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|RAM gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_1[3:0] is 4 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 274MB peak: 274MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[33] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[32] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[2] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[1] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[0] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[33] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[32] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[2] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[1] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:235:2:235:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[0] (in view: work.cva6(verilog)) because it does not drive other instances.

Only the first 100 messages of id &apos;BN362&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\wt_dcache_4s_1s_43_layer0\wt_dcache_4s_1s_43_layer0.srr -id BN362&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN362} -count unlimited&apos; in the Tcl shell.
@W: BN161 :|Net N_2128 has multiple drivers .
@W: BN161 :|Net N_2130 has multiple drivers .
@W: BN161 :|Net N_2132 has multiple drivers .
@W: BN161 :|Net N_2134 has multiple drivers .
@W: BN161 :|Net N_2136 has multiple drivers .
@W: BN161 :|Net N_2138 has multiple drivers .
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:214:11:214:65|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:222:11:222:70|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:214:11:214:65|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:222:11:222:70|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:228:9:228:45|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:214:11:214:65|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:222:11:222:70|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:214:11:214:65|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:222:11:222:70|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@W: BN161 :|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un185_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un185_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net N_2570 has multiple drivers .
@W: BN161 :|Net N_2571 has multiple drivers .
@W: BN161 :|Net N_2572 has multiple drivers .
@W: BN161 :|Net N_2573 has multiple drivers .
@W: BN161 :|Net N_2574 has multiple drivers .
@W: BN161 :|Net N_2575 has multiple drivers .
@W: BN161 :|Net N_2576 has multiple drivers .
@W: BN161 :|Net N_2577 has multiple drivers .
@W: BN161 :|Net N_2578 has multiple drivers .
@W: BN161 :|Net N_2579 has multiple drivers .
@W: BN161 :|Net N_2580 has multiple drivers .
@W: BN161 :|Net N_2581 has multiple drivers .
@W: BN161 :|Net N_2582 has multiple drivers .
@W: BN161 :|Net N_2583 has multiple drivers .
@W: BN161 :|Net N_2584 has multiple drivers .
@W: BN161 :|Net N_2585 has multiple drivers .
@W: BN161 :|Net N_2586 has multiple drivers .
@W: BN161 :|Net N_2587 has multiple drivers .
@W: BN161 :|Net N_2588 has multiple drivers .
@W: BN161 :|Net N_2589 has multiple drivers .
@W: BN161 :|Net N_2590 has multiple drivers .
@W: BN161 :|Net N_2591 has multiple drivers .
@W: BN161 :|Net N_2592 has multiple drivers .
@W: BN161 :|Net N_2593 has multiple drivers .
@W: BN161 :|Net N_2594 has multiple drivers .
@W: BN161 :|Net N_2595 has multiple drivers .
@W: BN161 :|Net N_2596 has multiple drivers .
@W: BN161 :|Net N_2597 has multiple drivers .
@W: BN161 :|Net N_2598 has multiple drivers .
@W: BN161 :|Net N_2599 has multiple drivers .
@W: BN161 :|Net N_2600 has multiple drivers .
@W: BN161 :|Net N_2601 has multiple drivers .
@W: BN161 :|Net N_2602 has multiple drivers .
@W: BN161 :|Net N_2603 has multiple drivers .
@W: BN161 :|Net N_2604 has multiple drivers .
@W: BN161 :|Net N_2605 has multiple drivers .
@W: BN161 :|Net N_2606 has multiple drivers .
@W: BN161 :|Net N_2607 has multiple drivers .
@W: BN161 :|Net N_2608 has multiple drivers .
@W: BN161 :|Net N_2609 has multiple drivers .
@W: BN161 :|Net N_2610 has multiple drivers .
@W: BN161 :|Net N_2611 has multiple drivers .
@W: BN161 :|Net N_2612 has multiple drivers .
@W: BN161 :|Net N_2613 has multiple drivers .
@W: BN161 :|Net N_2614 has multiple drivers .
@W: BN161 :|Net N_2615 has multiple drivers .
@W: BN161 :|Net N_2616 has multiple drivers .
@W: BN161 :|Net N_2617 has multiple drivers .
@W: BN161 :|Net N_2618 has multiple drivers .
@W: BN161 :|Net N_2619 has multiple drivers .
@W: BN161 :|Net N_2620 has multiple drivers .
@W: BN161 :|Net N_2621 has multiple drivers .
@W: BN161 :|Net N_2622 has multiple drivers .
@W: BN161 :|Net N_2623 has multiple drivers .
@W: BN161 :|Net N_2624 has multiple drivers .
@W: BN161 :|Net N_2625 has multiple drivers .
@W: BN161 :|Net N_2626 has multiple drivers .
@W: BN161 :|Net N_2627 has multiple drivers .
@W: BN161 :|Net N_2628 has multiple drivers .
@W: BN161 :|Net N_2629 has multiple drivers .
@W: BN161 :|Net N_2630 has multiple drivers .
@W: BN161 :|Net N_2631 has multiple drivers .
@W: BN161 :|Net N_2632 has multiple drivers .
@W: BN161 :|Net N_2633 has multiple drivers .
@W: BN161 :|Net N_2634 has multiple drivers .
@W: BN161 :|Net N_2635 has multiple drivers .
@W: BN161 :|Net N_2636 has multiple drivers .
@W: BN161 :|Net N_2637 has multiple drivers .
@W: BN161 :|Net N_2638 has multiple drivers .
@W: BN161 :|Net N_2639 has multiple drivers .
@W: BN161 :|Net N_2640 has multiple drivers .
@W: BN161 :|Net N_2641 has multiple drivers .
@W: BN161 :|Net N_2642 has multiple drivers .
@W: BN161 :|Net N_2643 has multiple drivers .
@W: BN161 :|Net N_2644 has multiple drivers .
@W: BN161 :|Net N_2645 has multiple drivers .
@W: BN161 :|Net N_2646 has multiple drivers .
@W: BN161 :|Net N_2647 has multiple drivers .
@W: BN161 :|Net N_2648 has multiple drivers .
@W: BN161 :|Net N_2649 has multiple drivers .
@W: BN161 :|Net N_2650 has multiple drivers .
@W: BN161 :|Net N_2651 has multiple drivers .
@W: BN161 :|Net N_2652 has multiple drivers .
@W: BN161 :|Net N_2653 has multiple drivers .
@W: BN161 :|Net N_2654 has multiple drivers .
@W: BN161 :|Net N_2655 has multiple drivers .
@W: BN161 :|Net N_2656 has multiple drivers .
@W: BN161 :|Net N_2657 has multiple drivers .
@W: BN161 :|Net N_2658 has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\wt_dcache_4s_1s_43_layer0\wt_dcache_4s_1s_43_layer0.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot;:253:2:253:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].i_wt_dcache_ctrl.address_off_q[1] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].i_wt_dcache_ctrl.address_off_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:584:2:584:10|Found counter in view:work.wt_dcache_4s_1s_43_layer0(verilog) instance i_wt_dcache_missunit.cnt_q[7:0] 
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:236:28:236:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l0\.un18_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:236:28:236:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l1\.un38_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:236:28:236:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l2\.un58_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:236:28:236:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l3\.un78_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:224:39:224:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[0\]\.un7_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:224:39:224:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[1\]\.un17_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:224:39:224:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[2\]\.un27_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:224:39:224:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[3\]\.un37_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MO231 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\src\exp_backoff.sv&quot;:68:2:68:10|Found counter in view:work.exp_backoff_3s_16s_16s(verilog) instance cnt_q[15:0] 
@N: MF135 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|RAM gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[0] is 4 words by 1 bits.
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|Generating RAM tx_stat_q_1[3:0]
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:360:54:360:81|Found 8 by 8 bit equality operator (&apos;==&apos;) gen_flags\[0\]\.un3_inval_hit (in view: work.wt_dcache_wbuffer_41_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:360:54:360:81|Found 8 by 8 bit equality operator (&apos;==&apos;) gen_flags\[1\]\.un11_inval_hit (in view: work.wt_dcache_wbuffer_41_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:361:54:361:81|Found 8 by 8 bit equality operator (&apos;==&apos;) gen_flags\[0\]\.un6_inval_hit (in view: work.wt_dcache_wbuffer_41_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:361:54:361:81|Found 8 by 8 bit equality operator (&apos;==&apos;) gen_flags\[1\]\.un14_inval_hit (in view: work.wt_dcache_wbuffer_41_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:354:43:354:160|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_flags\[0\]\.un6_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer_41_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:354:43:354:160|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_flags\[1\]\.un14_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer_41_layer0(verilog))
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncdpram.sv&quot;:42:2:42:10|Generating RAM gen_fpga_queue\.fifo_ram.mem[1:0]
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_tag_srams\[1\]\.i_tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[22:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_tag_srams\[0\]\.i_tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[22:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_7[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_6[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_4[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_3[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_2[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_1[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[1\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_7[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_6[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_4[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_3[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_2[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_1[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[3\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_7[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_6[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_4[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_3[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_2[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_1[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[0\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_7[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_6[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_4[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_3[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_2[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_1[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_data_banks\[2\]\.i_data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP[7:0] (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:235:29:235:51|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_tag_cmpsel\[0\]\.un3_rd_hit_oh_o (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:235:29:235:51|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_tag_cmpsel\[1\]\.un9_rd_hit_oh_o (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:242:63:242:167|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_wbuffer_hit\[0\]\.un10_wbuffer_hit_oh (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:242:63:242:167|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_wbuffer_hit\[1\]\.un22_wbuffer_hit_oh (in view: work.wt_dcache_mem_4s_3s_42_layer0(verilog))
@N: MF794 |RAM tx_stat_q_1[3:0] required 8 registers during mapping 
@N: MF794 |RAM tx_stat_q[0] required 1 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 277MB peak: 277MB)


Finished factoring (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 300MB peak: 300MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram1_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[1].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram0_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[0].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram2_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[2].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:537:2:537:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram3_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[3].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 394MB peak: 414MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 394MB peak: 414MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 410MB peak: 414MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 410MB peak: 414MB)


Finished preparing to map (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:37s; Memory used current: 410MB peak: 414MB)


Finished technology mapping (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:39s; Memory used current: 432MB peak: 472MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:39s		    -7.87ns		2970 /      1299
   2		0h:00m:39s		    -7.87ns		2958 /      1299
   3		0h:00m:39s		    -7.87ns		2959 /      1299
   4		0h:00m:39s		    -7.95ns		2959 /      1299
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:285:2:285:10|Replicating instance issue_stage_i.i_issue_read_operands.lsu_valid_q (in view: work.cva6(verilog)) with 66 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Replicating instance csr_regfile_i.debug_mode_q (in view: work.cva6(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Replicating instance csr_regfile_i.priv_lvl_q[0] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_ctrl.sv&quot;:253:2:253:10|Replicating instance gen_rd_ports\[0\]\.i_wt_dcache_ctrl.state_q[1] (in view: work.wt_dcache_4s_1s_43_layer0(verilog)) with 24 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   5		0h:00m:41s		    -7.53ns		2977 /      1305

   6		0h:00m:41s		    -7.40ns		2979 /      1305
   7		0h:00m:41s		    -7.44ns		2983 /      1305

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:41s; Memory used current: 432MB peak: 472MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:42s; Memory used current: 432MB peak: 472MB)


Finished mapping wt_dcache_4s_1s_43_layer0
Mapping csr_regfile_1s_6s_1075056897_36_layer0 as a separate process
MCP Status: 4 jobs running

@N: MF106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ex_stage.sv&quot;:17:7:17:14|Mapping Compile point view:work.ex_stage_1s_34_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 278MB peak: 279MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_ex_stage_1s_34_layer0_verilog_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_ex_stage_1s_34_layer0_verilog_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: MO129 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_ptw_sv32.sv&quot;:373:2:373:10|Sequential instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_ptw.state_q[5] is reduced to a combinational gate by constant propagation.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.ex\.tval[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.bp\.predict_address[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.is_compressed (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs1_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs2_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.lsu_addr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.lsu_rmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.lsu_wmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.lsu_wdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.ex\.tval[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.bp\.predict_address[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.is_compressed (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs1_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs2_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.lsu_addr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.lsu_rmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.lsu_wmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.lsu_wdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.ex\.tval[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.bp\.predict_address[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.is_compressed (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs1_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs2_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.lsu_addr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.lsu_rmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.lsu_wmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.lsu_wdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.ex\.tval[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.is_compressed (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs1_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs2_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.lsu_addr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.lsu_rmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.lsu_wmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.lsu_wdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:595:13:595:16|ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:595:13:595:16|Found ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) with 150 words by 1 bit.
@W: BN161 :|Net N_18203 has multiple drivers .
@W: BN161 :|Net N_18206 has multiple drivers .
@W: BN161 :|Net N_18207 has multiple drivers .
@W: BN161 :|Net N_18212 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.csr_update$flush_o_2 has multiple drivers .

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 285MB peak: 285MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:584:2:584:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mshr_q\.paddr[1] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:584:2:584:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mshr_q\.paddr[0] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q[1] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q[0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[3] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[2] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[1] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN161 :|Net inp_1_sn[49] has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$valid_0_sqmuxa_183_0_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$valid_1_sqmuxa_184_0_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$valid_3_sqmuxa_0_sn has multiple drivers .
@W: BN161 :|Net inp_1_sn_0[49] has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$valid_0_sqmuxa_173_0_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$valid_1_sqmuxa_174_0_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$valid_3_sqmuxa_0_sn has multiple drivers .
@W: BN161 :|Net inp_1_sn_1[49] has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$valid_0_sqmuxa_188_0_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$valid_1_sqmuxa_189_0_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$valid_3_sqmuxa_0_sn has multiple drivers .
@W: BN161 :|Net inp_1_sn_2[49] has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$valid_0_sqmuxa_178_0_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$valid_1_sqmuxa_179_0_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$valid_3_sqmuxa_0_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$valid_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$cause_0_sqmuxa_153_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$cause_1_sqmuxa_185_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$valid_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$cause_0_sqmuxa_147_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$cause_1_sqmuxa_170_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$valid_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$cause_0_sqmuxa_149_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$cause_1_sqmuxa_175_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$valid_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$cause_0_sqmuxa_151_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$cause_1_sqmuxa_180_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$bp$predict_address_0_sqmuxa_98_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$bp$predict_address_0_sqmuxa_102_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$bp$predict_address_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$bp$predict_address_0_sqmuxa_108_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net inp_0[247] has multiple drivers .
@W: BN161 :|Net N_18282 has multiple drivers .
@W: BN161 :|Net N_18285 has multiple drivers .
@W: BN161 :|Net N_18287 has multiple drivers .
@W: BN161 :|Net N_18289 has multiple drivers .
@W: BN161 :|Net N_18291 has multiple drivers .
@W: BN161 :|Net N_18292 has multiple drivers .
@W: BN161 :|Net N_18301 has multiple drivers .
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:354:43:354:160|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[1\]\.un14_wbuffer_hit_oh (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:354:43:354:160|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[0\]\.un6_wbuffer_hit_oh (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:242:63:242:167|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un10_wbuffer_hit_oh (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:242:63:242:167|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un22_wbuffer_hit_oh (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:235:29:235:51|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_cmpsel\[1\]\.un9_rd_hit_oh_o (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:235:29:235:51|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_cmpsel\[0\]\.un3_rd_hit_oh_o (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:415:25:415:52|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:415:25:415:52|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[0\]\.un3_cl_hit (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:318:29:318:65|Found 5 by 5 bit equality operator (&apos;==&apos;) issue_stage_i.i_scoreboard.gen_rs_wb\[3\]\.un71_rs2_fwd_req (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:315:29:315:65|Found 5 by 5 bit equality operator (&apos;==&apos;) issue_stage_i.i_scoreboard.gen_rs_wb\[3\]\.un71_rs1_fwd_req (in view: work.cva6(verilog))
@W: BN161 :|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un185_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un185_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net N_19350 has multiple drivers .
@W: BN161 :|Net N_19351 has multiple drivers .
@W: BN161 :|Net N_19352 has multiple drivers .
@W: BN161 :|Net N_19353 has multiple drivers .
@W: BN161 :|Net N_19354 has multiple drivers .
@W: BN161 :|Net N_19355 has multiple drivers .
@W: BN161 :|Net N_19356 has multiple drivers .
@W: BN161 :|Net N_19357 has multiple drivers .
@W: BN161 :|Net N_19358 has multiple drivers .
@W: BN161 :|Net N_19359 has multiple drivers .
@W: BN161 :|Net N_19360 has multiple drivers .
@W: BN161 :|Net N_19361 has multiple drivers .
@W: BN161 :|Net N_19362 has multiple drivers .
@W: BN161 :|Net N_19363 has multiple drivers .
@W: BN161 :|Net N_19364 has multiple drivers .
@W: BN161 :|Net N_19365 has multiple drivers .
@W: BN161 :|Net N_19366 has multiple drivers .
@W: BN161 :|Net N_19367 has multiple drivers .
@W: BN161 :|Net N_19368 has multiple drivers .
@W: BN161 :|Net N_19369 has multiple drivers .
@W: BN161 :|Net N_19370 has multiple drivers .
@W: BN161 :|Net N_19371 has multiple drivers .
@W: BN161 :|Net N_19372 has multiple drivers .
@W: BN161 :|Net N_19373 has multiple drivers .
@W: BN161 :|Net N_19374 has multiple drivers .
@W: BN161 :|Net N_19375 has multiple drivers .
@W: BN161 :|Net N_19376 has multiple drivers .
@W: BN161 :|Net N_19377 has multiple drivers .
@W: BN161 :|Net N_19378 has multiple drivers .
@W: BN161 :|Net N_19379 has multiple drivers .
@W: BN161 :|Net N_19380 has multiple drivers .
@W: BN161 :|Net N_19381 has multiple drivers .
@W: BN161 :|Net N_19382 has multiple drivers .
@W: BN161 :|Net N_19383 has multiple drivers .
@W: BN161 :|Net N_19384 has multiple drivers .
@W: BN161 :|Net N_19385 has multiple drivers .
@W: BN161 :|Net N_19386 has multiple drivers .
@W: BN161 :|Net N_19387 has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\ex_stage_1s_34_layer0\ex_stage_1s_34_layer0.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot;:78:57:78:107|Found 32 by 32 bit equality operator (&apos;==&apos;) branch_unit_i.mispredict_handler\.un1_branch_predict_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MO231 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Found counter in view:work.serdiv_32s_0s_18_layer0(verilog) instance cnt_q[4:0] 
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:144:25:144:41|Found 32 by 32 bit equality operator (&apos;==&apos;) un2_ab_comp (in view: work.serdiv_32s_0s_18_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:110:29:110:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn0_match[0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:110:29:110:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn0_match[1] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:111:29:111:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn1_match[0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:111:29:111:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn1_match[1] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:81:99:81:121|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l0\.un1_lu_vaddr_i (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:81:99:81:121|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l1\.un1_lu_vaddr_i (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:82:31:82:53|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l0\.un1_lu_vaddr_i_1 (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:82:31:82:53|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l1\.un1_lu_vaddr_i_1 (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_1(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:110:29:110:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn0_match[0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:110:29:110:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn0_match[1] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:111:29:111:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn1_match[0] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:111:29:111:75|Found 10 by 10 bit equality operator (&apos;==&apos;) vaddr_vpn1_match[1] (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:81:99:81:121|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l0\.un1_lu_vaddr_i (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:81:99:81:121|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l1\.un1_lu_vaddr_i (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:82:31:82:53|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l0\.un1_lu_vaddr_i_1 (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:82:31:82:53|Found 10 by 10 bit equality operator (&apos;==&apos;) translation_l1\.un1_lu_vaddr_i_1 (in view: work.cva6_tlb_sv32_2s_1s_26_layer0_0(verilog))
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[12] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[13] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[14] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[15] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[16] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[17] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[18] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[19] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[20] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[21] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn0_q[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[22] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[23] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[24] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[25] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[26] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[27] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[28] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[29] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[30] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[31] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.vpn1_q[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_sram\[0\]\.tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[53:0] (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_sram\[1\]\.tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[53:0] (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Removing sequential instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[1].tag_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.RdData_DN[53:0] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].tag_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.RdData_DN[53:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Removing sequential instance gen_sram\[0\]\.tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.RdData_DN[53:0] (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:210:96:210:127|Found 10 by 10 bit equality operator (&apos;==&apos;) tag_comparison_l1\.un1_vpn1_q (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:210:96:210:127|Found 10 by 10 bit equality operator (&apos;==&apos;) tag_comparison_l0\.un1_vpn1_q (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:211:38:211:69|Found 10 by 10 bit equality operator (&apos;==&apos;) tag_comparison_l0\.un1_vpn0_q (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:211:38:211:69|Found 10 by 10 bit equality operator (&apos;==&apos;) tag_comparison_l1\.un1_vpn0_q (in view: work.cva6_shared_tlb_sv32_64s_2s_1s_28_layer0(verilog))
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:214:11:214:65|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l0\.un1_page_offset_i (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:222:11:222:70|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l1\.un1_page_offset_i_1 (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:222:11:222:70|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l2\.un1_page_offset_i_1 (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:222:11:222:70|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l3\.un1_page_offset_i_1 (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:222:11:222:70|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l0\.un1_page_offset_i_1 (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:228:9:228:45|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker\.un1_page_offset_i (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:214:11:214:65|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l1\.un1_page_offset_i (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:214:11:214:65|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l2\.un1_page_offset_i (in view: work.store_buffer_20_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:214:11:214:65|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l3\.un1_page_offset_i (in view: work.store_buffer_20_layer0(verilog))
@N: MF794 |RAM gen_sram\[0\]\.tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[53:0] required 98 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 301MB peak: 301MB)


Finished factoring (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 352MB peak: 352MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[0] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[1] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[2] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[3] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[4] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[5] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[6] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[7] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[8] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[9] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[10] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[11] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[12] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[13] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[14] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[15] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[16] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[17] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[18] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_shared_tlb_sv32.sv&quot;:232:2:232:10|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.dtlb_vpn_q[19] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.lsu_vaddr_q[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:144:2:144:10|Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[0].operation_0[11:0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[0].operation[11:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].trans_id_0[79:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].trans_id[79:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Removing sequential instance ex_stage_i.i_mult.i_div.res_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.res_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].trans_id_0[79:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].trans_id[79:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_unit.sv&quot;:282:2:282:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.st_data_q_0[31:0] because it is equivalent to instance ex_stage_i.lsu_i.i_store_unit.st_data_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:144:2:144:10|Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[1].operation_0[11:0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[1].operation[11:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_b_neg_one_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_neg_one_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_b_zero_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_zero_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Removing sequential instance ex_stage_i.i_mult.i_div.rem_sel_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.rem_sel_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:144:2:144:10|Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_1[0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:144:2:144:10|Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_0[0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_1 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_0 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\multiplier.sv&quot;:141:2:141:10|Removing sequential instance ex_stage_i.i_mult.i_multiplier.mult_valid_q_1 because it is equivalent to instance ex_stage_i.i_mult.i_multiplier.mult_valid_q_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\multiplier.sv&quot;:141:2:141:10|Removing sequential instance ex_stage_i.i_mult.i_multiplier.mult_valid_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_multiplier.mult_valid_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_a_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.op_a_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX493 |Applying initial value &quot;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0&quot; on instance lsu_i.i_store_unit.genblk1\.i_amo_buffer.i_amo_fifo.gen_fpga_queue\.fifo_ram.mem\[0\][33:2].
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[33] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[32] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[31] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[30] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[29] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[28] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[27] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[26] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[25] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[24] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[23] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[22] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[21] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[20] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[19] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[18] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[17] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[16] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[15] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[14] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[13] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[12] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[11] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[10] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[9] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[8] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[7] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[5] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[4] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance lsu_i.i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[3] (of type dffe). Initial value must be either 0 or 1.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 433MB peak: 460MB)

@N: FA113 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:148:20:148:76|Pipelining module add_out[31:0]. For more information, search for &quot;pipelining&quot; in Online Help.
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Pushed in register op_a_q[31:0].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:37s; Memory used current: 434MB peak: 460MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:49s; Memory used current: 451MB peak: 460MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:49s; Memory used current: 451MB peak: 460MB)

@N: FX211 |Packed ROM lsu_i.i_store_unit.amo_op_d_0[3:0] (7 input, 4 output) to Block SelectRAM 

Finished preparing to map (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:52s; Memory used current: 451MB peak: 460MB)


Finished technology mapping (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:58s; Memory used current: 484MB peak: 526MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:59s		   -13.45ns		7060 /      3708
   2		0h:00m:59s		   -13.24ns		7018 /      3708
   3		0h:00m:59s		   -12.63ns		7025 /      3708
   4		0h:01m:00s		   -12.62ns		7026 /      3708
   5		0h:01m:00s		   -12.57ns		7027 /      3708
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\][1] (in view: work.cva6(verilog)) with 107 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.valid (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.valid (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.valid (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\][0] (in view: work.cva6(verilog)) with 61 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.fu[1] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.fu[0] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.fu[3] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.fu[0] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.fu[1] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.fu[1] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.fu[2] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.fu[3] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.fu[2] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.fu[0] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.fu[2] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.fu[3] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.fu[2] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.fu[0] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.fu[1] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.fu[3] (in view: work.cva6(verilog)) with 32 loads 1 time to improve timing.
Timing driven replication report
Added 26 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   6		0h:01m:03s		   -12.64ns		7039 /      3734
   7		0h:01m:04s		   -12.46ns		7043 /      3734
   8		0h:01m:04s		   -11.60ns		7053 /      3734
   9		0h:01m:04s		   -11.18ns		7055 /      3734
  10		0h:01m:05s		   -11.87ns		7057 /      3734
  11		0h:01m:05s		   -11.67ns		7059 /      3734
  12		0h:01m:05s		   -11.43ns		7061 /      3734
  13		0h:01m:05s		   -11.51ns		7064 /      3734
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_1_rep1 (in view: work.cva6(verilog)) with 21 loads 2 times to improve timing.
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication


  14		0h:01m:06s		   -11.53ns		7052 /      3736
  15		0h:01m:06s		   -10.81ns		7058 /      3736
  16		0h:01m:06s		   -10.98ns		7062 /      3736
  17		0h:01m:06s		   -10.75ns		7065 /      3736
  18		0h:01m:06s		   -10.54ns		7071 /      3736
  19		0h:01m:07s		   -10.51ns		7082 /      3736
  20		0h:01m:07s		   -10.30ns		7089 /      3736
  21		0h:01m:08s		   -10.30ns		7090 /      3736
  22		0h:01m:08s		   -10.20ns		7091 /      3736
  23		0h:01m:08s		   -10.05ns		7093 /      3736
  24		0h:01m:09s		    -9.90ns		7094 /      3736
  25		0h:01m:10s		    -9.95ns		7107 /      3736
  26		0h:01m:10s		   -10.15ns		7109 /      3736
  27		0h:01m:11s		   -10.08ns		7110 /      3736
  28		0h:01m:11s		   -10.05ns		7112 /      3736

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:13s; CPU Time elapsed 0h:01m:12s; Memory used current: 498MB peak: 526MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance lsu_i.lsu_bypass_i.mem_q\[1\]\.operation[7] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance lsu_i.lsu_bypass_i.mem_q\[0\]\.operation[7] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance lsu_i.lsu_bypass_i.mem_q\[1\]\.fu[3] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance lsu_i.lsu_bypass_i.mem_q\[0\]\.fu[3] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance lsu_i.lsu_bypass_i.mem_q\[1\]\.overflow (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance lsu_i.lsu_bypass_i.mem_q\[0\]\.overflow (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_mmu_sv32.sv&quot;:544:2:544:10|Removing sequential instance lsu_i.gen_mmu_sv32\.i_cva6_mmu.misaligned_ex_q\.cause[0] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:144:2:144:10|Removing sequential instance lsu_i.i_load_unit.ldbuf_q\[0\]\.operation[7] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\load_unit.sv&quot;:144:2:144:10|Removing sequential instance lsu_i.i_load_unit.ldbuf_q\[1\]\.operation[7] (in view: work.ex_stage_1s_34_layer0(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:14s; Memory used current: 499MB peak: 526MB)


Finished mapping ex_stage_1s_34_layer0
MCP Status: 3 jobs running

@N: MF106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:16:7:16:17|Mapping Compile point view:work.csr_regfile_1s_6s_1075056897_36_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 279MB peak: 279MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile_1s_6s_1075056897_36_layer0_verilog_0_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile_1s_6s_1075056897_36_layer0_verilog_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.lsu_rmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.lsu_rmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.lsu_rmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.lsu_rmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.lsu_wmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.lsu_wdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.lsu_wmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.lsu_wdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.lsu_wmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.lsu_wdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.lsu_wmask[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.lsu_wdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.lsu_addr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.lsu_addr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.lsu_addr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.lsu_addr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs1_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs2_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs1_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs2_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs1_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs2_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs1_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs2_rdata[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:595:13:595:16|ROM csr_update\.flush_o_2 (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:595:13:595:16|Found ROM csr_update\.flush_o_2 (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) with 150 words by 1 bit.
@W: BN161 :|Net pc_commit[0] has multiple drivers .
@W: BN161 :|Net pc_commit[1] has multiple drivers .
@W: BN161 :|Net pc_commit[2] has multiple drivers .
@W: BN161 :|Net pc_commit[3] has multiple drivers .
@W: BN161 :|Net pc_commit[4] has multiple drivers .
@W: BN161 :|Net pc_commit[5] has multiple drivers .
@W: BN161 :|Net pc_commit[6] has multiple drivers .
@W: BN161 :|Net pc_commit[7] has multiple drivers .
@W: BN161 :|Net pc_commit[8] has multiple drivers .
@W: BN161 :|Net pc_commit[9] has multiple drivers .
@W: BN161 :|Net pc_commit[10] has multiple drivers .
@W: BN161 :|Net pc_commit[11] has multiple drivers .
@W: BN161 :|Net pc_commit[12] has multiple drivers .
@W: BN161 :|Net pc_commit[13] has multiple drivers .
@W: BN161 :|Net pc_commit[14] has multiple drivers .
@W: BN161 :|Net pc_commit[15] has multiple drivers .
@W: BN161 :|Net pc_commit[16] has multiple drivers .
@W: BN161 :|Net pc_commit[17] has multiple drivers .
@W: BN161 :|Net pc_commit[18] has multiple drivers .
@W: BN161 :|Net pc_commit[19] has multiple drivers .
@W: BN161 :|Net pc_commit[20] has multiple drivers .
@W: BN161 :|Net pc_commit[21] has multiple drivers .
@W: BN161 :|Net pc_commit[22] has multiple drivers .
@W: BN161 :|Net pc_commit[23] has multiple drivers .
@W: BN161 :|Net pc_commit[24] has multiple drivers .
@W: BN161 :|Net pc_commit[25] has multiple drivers .
@W: BN161 :|Net pc_commit[26] has multiple drivers .
@W: BN161 :|Net pc_commit[27] has multiple drivers .
@W: BN161 :|Net pc_commit[28] has multiple drivers .
@W: BN161 :|Net pc_commit[29] has multiple drivers .
@W: BN161 :|Net pc_commit[30] has multiple drivers .
@W: BN161 :|Net pc_commit[31] has multiple drivers .
@W: BN161 :|Net N_376 has multiple drivers .
@W: BN161 :|Net N_377 has multiple drivers .
@W: BN161 :|Net N_379 has multiple drivers .
@W: BN161 :|Net N_380 has multiple drivers .
@W: BN161 :|Net N_381 has multiple drivers .
@W: BN161 :|Net N_382 has multiple drivers .
@W: BN161 :|Net N_383 has multiple drivers .
@W: BN161 :|Net N_384 has multiple drivers .
@W: BN161 :|Net N_385 has multiple drivers .
@W: BN161 :|Net N_386 has multiple drivers .
@W: BN161 :|Net N_387 has multiple drivers .
@W: BN161 :|Net N_388 has multiple drivers .
@W: BN161 :|Net N_389 has multiple drivers .
@W: BN161 :|Net N_390 has multiple drivers .
@W: BN161 :|Net N_391 has multiple drivers .
@W: BN161 :|Net N_392 has multiple drivers .
@W: BN161 :|Net N_393 has multiple drivers .
@W: BN161 :|Net N_394 has multiple drivers .
@W: BN161 :|Net N_395 has multiple drivers .
@W: BN161 :|Net N_396 has multiple drivers .
@W: BN161 :|Net N_397 has multiple drivers .
@W: BN161 :|Net N_398 has multiple drivers .
@W: BN161 :|Net N_399 has multiple drivers .
@W: BN161 :|Net N_400 has multiple drivers .
@W: BN161 :|Net N_401 has multiple drivers .
@W: BN161 :|Net N_402 has multiple drivers .
@W: BN161 :|Net N_403 has multiple drivers .
@W: BN161 :|Net N_404 has multiple drivers .
@W: BN161 :|Net N_405 has multiple drivers .
@W: BN161 :|Net N_406 has multiple drivers .
@W: BN161 :|Net N_407 has multiple drivers .
@W: BN161 :|Net N_408 has multiple drivers .
@W: BN161 :|Net N_409 has multiple drivers .
@W: BN161 :|Net N_410 has multiple drivers .

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 282MB peak: 282MB)

@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$bp$predict_address_0_sqmuxa_108_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$bp$predict_address_0_sqmuxa_98_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$bp$predict_address_0_sqmuxa_102_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$bp$predict_address_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.lsu_exception_o$cause_cnst[3] has multiple drivers .
@W: BN161 :|Net N_25530 has multiple drivers .
@W: BN161 :|Net N_25534 has multiple drivers .
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:235:29:235:51|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_cmpsel\[0\]\.un3_rd_hit_oh_o (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:235:29:235:51|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_cmpsel\[1\]\.un9_rd_hit_oh_o (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:318:29:318:65|Found 5 by 5 bit equality operator (&apos;==&apos;) issue_stage_i.i_scoreboard.gen_rs_wb\[3\]\.un71_rs2_fwd_req (in view: work.cva6(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:315:29:315:65|Found 5 by 5 bit equality operator (&apos;==&apos;) issue_stage_i.i_scoreboard.gen_rs_wb\[3\]\.un71_rs1_fwd_req (in view: work.cva6(verilog))
@W: BN161 :|Net commit_stage_i.is_amo_1\.un185_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un185_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net N_26216 has multiple drivers .
@W: BN161 :|Net N_26217 has multiple drivers .
@W: BN161 :|Net N_26218 has multiple drivers .
@W: BN161 :|Net N_26219 has multiple drivers .
@W: BN161 :|Net N_26220 has multiple drivers .
@W: BN161 :|Net N_26221 has multiple drivers .
@W: BN161 :|Net N_26222 has multiple drivers .
@W: BN161 :|Net N_26223 has multiple drivers .
@W: BN161 :|Net N_26224 has multiple drivers .
@W: BN161 :|Net N_26225 has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\csr_regfile_1s_6s_1075056897_36_layer0\csr_regfile_1s_6s_1075056897_36_layer0.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.

Starting factoring (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 290MB peak: 290MB)


Finished factoring (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 320MB peak: 320MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Removing sequential instance csr_regfile_i.debug_mode_q_0 because it is equivalent to instance csr_regfile_i.debug_mode_q. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 399MB peak: 414MB)

@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[32] because it is equivalent to instance csr_regfile_i.instret_q_mod[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[32] because it is equivalent to instance csr_regfile_i.instret_q[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[33] because it is equivalent to instance csr_regfile_i.instret_q_mod[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[33] because it is equivalent to instance csr_regfile_i.instret_q[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[34] because it is equivalent to instance csr_regfile_i.instret_q_mod[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[34] because it is equivalent to instance csr_regfile_i.instret_q[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[35] because it is equivalent to instance csr_regfile_i.instret_q_mod[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[35] because it is equivalent to instance csr_regfile_i.instret_q[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[36] because it is equivalent to instance csr_regfile_i.instret_q_mod[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[36] because it is equivalent to instance csr_regfile_i.instret_q[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[37] because it is equivalent to instance csr_regfile_i.instret_q_mod[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[37] because it is equivalent to instance csr_regfile_i.instret_q[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[38] because it is equivalent to instance csr_regfile_i.instret_q_mod[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[38] because it is equivalent to instance csr_regfile_i.instret_q[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[39] because it is equivalent to instance csr_regfile_i.instret_q_mod[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[39] because it is equivalent to instance csr_regfile_i.instret_q[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[40] because it is equivalent to instance csr_regfile_i.instret_q_mod[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[40] because it is equivalent to instance csr_regfile_i.instret_q[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[41] because it is equivalent to instance csr_regfile_i.instret_q_mod[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[41] because it is equivalent to instance csr_regfile_i.instret_q[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[42] because it is equivalent to instance csr_regfile_i.instret_q_mod[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[42] because it is equivalent to instance csr_regfile_i.instret_q[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[43] because it is equivalent to instance csr_regfile_i.instret_q_mod[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[43] because it is equivalent to instance csr_regfile_i.instret_q[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[44] because it is equivalent to instance csr_regfile_i.instret_q_mod[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[44] because it is equivalent to instance csr_regfile_i.instret_q[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[45] because it is equivalent to instance csr_regfile_i.instret_q_mod[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[45] because it is equivalent to instance csr_regfile_i.instret_q[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[46] because it is equivalent to instance csr_regfile_i.instret_q_mod[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[46] because it is equivalent to instance csr_regfile_i.instret_q[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[47] because it is equivalent to instance csr_regfile_i.instret_q_mod[47]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[47] because it is equivalent to instance csr_regfile_i.instret_q[47]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[48] because it is equivalent to instance csr_regfile_i.instret_q_mod[48]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[48] because it is equivalent to instance csr_regfile_i.instret_q[48]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[49] because it is equivalent to instance csr_regfile_i.instret_q_mod[49]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[49] because it is equivalent to instance csr_regfile_i.instret_q[49]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[50] because it is equivalent to instance csr_regfile_i.instret_q_mod[50]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[50] because it is equivalent to instance csr_regfile_i.instret_q[50]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[51] because it is equivalent to instance csr_regfile_i.instret_q_mod[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[51] because it is equivalent to instance csr_regfile_i.instret_q[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[52] because it is equivalent to instance csr_regfile_i.instret_q_mod[52]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[52] because it is equivalent to instance csr_regfile_i.instret_q[52]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[53] because it is equivalent to instance csr_regfile_i.instret_q_mod[53]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[53] because it is equivalent to instance csr_regfile_i.instret_q[53]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[54] because it is equivalent to instance csr_regfile_i.instret_q_mod[54]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[54] because it is equivalent to instance csr_regfile_i.instret_q[54]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[55] because it is equivalent to instance csr_regfile_i.instret_q_mod[55]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[55] because it is equivalent to instance csr_regfile_i.instret_q[55]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[56] because it is equivalent to instance csr_regfile_i.instret_q_mod[56]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[56] because it is equivalent to instance csr_regfile_i.instret_q[56]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[57] because it is equivalent to instance csr_regfile_i.instret_q_mod[57]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[57] because it is equivalent to instance csr_regfile_i.instret_q[57]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[58] because it is equivalent to instance csr_regfile_i.instret_q_mod[58]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[58] because it is equivalent to instance csr_regfile_i.instret_q[58]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[59] because it is equivalent to instance csr_regfile_i.instret_q_mod[59]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[59] because it is equivalent to instance csr_regfile_i.instret_q[59]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[60] because it is equivalent to instance csr_regfile_i.instret_q_mod[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[60] because it is equivalent to instance csr_regfile_i.instret_q[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[61] because it is equivalent to instance csr_regfile_i.instret_q_mod[61]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[61] because it is equivalent to instance csr_regfile_i.instret_q[61]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[62] because it is equivalent to instance csr_regfile_i.instret_q_mod[62]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[62] because it is equivalent to instance csr_regfile_i.instret_q[62]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[63] because it is equivalent to instance csr_regfile_i.instret_q_mod[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[63] because it is equivalent to instance csr_regfile_i.instret_q[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[0] because it is equivalent to instance csr_regfile_i.instret_q_mod[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[0] because it is equivalent to instance csr_regfile_i.instret_q_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[1] because it is equivalent to instance csr_regfile_i.instret_q_mod[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[1] because it is equivalent to instance csr_regfile_i.instret_q_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[2] because it is equivalent to instance csr_regfile_i.instret_q_mod[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[2] because it is equivalent to instance csr_regfile_i.instret_q_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[3] because it is equivalent to instance csr_regfile_i.instret_q_mod[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[3] because it is equivalent to instance csr_regfile_i.instret_q_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[4] because it is equivalent to instance csr_regfile_i.instret_q_mod[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[4] because it is equivalent to instance csr_regfile_i.instret_q_0[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[5] because it is equivalent to instance csr_regfile_i.instret_q_mod[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[5] because it is equivalent to instance csr_regfile_i.instret_q_0[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[6] because it is equivalent to instance csr_regfile_i.instret_q_mod[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[6] because it is equivalent to instance csr_regfile_i.instret_q_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[7] because it is equivalent to instance csr_regfile_i.instret_q_mod[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[7] because it is equivalent to instance csr_regfile_i.instret_q_0[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[8] because it is equivalent to instance csr_regfile_i.instret_q_mod[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[8] because it is equivalent to instance csr_regfile_i.instret_q_0[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[9] because it is equivalent to instance csr_regfile_i.instret_q_mod[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[9] because it is equivalent to instance csr_regfile_i.instret_q_0[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[10] because it is equivalent to instance csr_regfile_i.instret_q_mod[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[10] because it is equivalent to instance csr_regfile_i.instret_q_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[11] because it is equivalent to instance csr_regfile_i.instret_q_mod[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[11] because it is equivalent to instance csr_regfile_i.instret_q_0[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[12] because it is equivalent to instance csr_regfile_i.instret_q_mod[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[12] because it is equivalent to instance csr_regfile_i.instret_q_0[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[13] because it is equivalent to instance csr_regfile_i.instret_q_mod[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[13] because it is equivalent to instance csr_regfile_i.instret_q_0[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[14] because it is equivalent to instance csr_regfile_i.instret_q_mod[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[14] because it is equivalent to instance csr_regfile_i.instret_q_0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[15] because it is equivalent to instance csr_regfile_i.instret_q_mod[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[15] because it is equivalent to instance csr_regfile_i.instret_q_0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[16] because it is equivalent to instance csr_regfile_i.instret_q_mod[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[16] because it is equivalent to instance csr_regfile_i.instret_q_0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod_0[17] because it is equivalent to instance csr_regfile_i.instret_q_mod[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id &apos;BN132&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\csr_regfile_1s_6s_1075056897_36_layer0\csr_regfile_1s_6s_1075056897_36_layer0.srr -id BN132&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN132} -count unlimited&apos; in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 403MB peak: 414MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:37s; Memory used current: 411MB peak: 414MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:37s; Memory used current: 412MB peak: 414MB)


Finished preparing to map (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:38s; Memory used current: 412MB peak: 414MB)


Finished technology mapping (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:40s; Memory used current: 440MB peak: 477MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:40s		    -9.93ns		4806 /      1445
   2		0h:00m:41s		    -9.93ns		4791 /      1445
   3		0h:00m:41s		    -9.50ns		4796 /      1445
   4		0h:00m:41s		    -9.28ns		4796 /      1445
   5		0h:00m:41s		    -9.28ns		4797 /      1445
   6		0h:00m:41s		    -9.28ns		4797 /      1445
   7		0h:00m:41s		    -9.28ns		4797 /      1445
   8		0h:00m:42s		    -9.23ns		4797 /      1445
   9		0h:00m:42s		    -9.23ns		4797 /      1445
  10		0h:00m:42s		    -9.23ns		4797 /      1445
  11		0h:00m:42s		    -9.23ns		4797 /      1445
  12		0h:00m:42s		    -9.23ns		4797 /      1445
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\][1] (in view: work.cva6(verilog)) with 292 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\][0] (in view: work.cva6(verilog)) with 150 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Replicating instance debug_mode_q (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) with 200 loads 3 times to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 9 LUTs via timing driven replication

  13		0h:00m:44s		    -8.90ns		4818 /      1454
  14		0h:00m:45s		    -8.34ns		4823 /      1454
  15		0h:00m:45s		    -8.24ns		4825 /      1454
  16		0h:00m:45s		    -8.19ns		4826 /      1454
  17		0h:00m:45s		    -8.01ns		4832 /      1454
  18		0h:00m:46s		    -7.80ns		4840 /      1454
  19		0h:00m:46s		    -7.87ns		4841 /      1454
  20		0h:00m:46s		    -7.76ns		4848 /      1454
  21		0h:00m:46s		    -7.78ns		4855 /      1454
  22		0h:00m:47s		    -7.93ns		4860 /      1454
  23		0h:00m:47s		    -8.05ns		4861 /      1454
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[1] (in view: work.cva6(verilog)) with 27 loads 2 times to improve timing.
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


  24		0h:00m:47s		    -7.70ns		4854 /      1456
  25		0h:00m:48s		    -7.92ns		4854 /      1456

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:48s; Memory used current: 440MB peak: 477MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:49s; Memory used current: 441MB peak: 477MB)


Finished mapping csr_regfile_1s_6s_1075056897_36_layer0
MCP Status: 2 jobs running

@N: MF106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_stage.sv&quot;:17:7:17:17|Mapping Compile point view:work.issue_stage_1_4s_13_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 273MB peak: 273MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.valid (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.valid (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\lsu_bypass.sv&quot;:108:2:108:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[3\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[2\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[1\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[0\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[3\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[3\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[3\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[2\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[2\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[2\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[1\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[1\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[1\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[0\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[0\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance mem_q\[0\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:595:13:595:16|ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:595:13:595:16|Found ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) with 150 words by 1 bit.
@W: BN161 :|Net N_16147 has multiple drivers .
@W: BN161 :|Net N_16150 has multiple drivers .
@W: BN161 :|Net N_16151 has multiple drivers .
@W: BN161 :|Net N_16156 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.csr_update$flush_o_2 has multiple drivers .
@N: MF135 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|RAM issue_stage_i.i_scoreboard.mem_q[334:303] is 4 words by 32 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 279MB peak: 279MB)

@W: BN161 :|Net ex_stage_i.alu_valid_i_sn has multiple drivers .
@W: BN161 :|Net ex_stage_i.flu_result_o9_sn has multiple drivers .
@W: BN161 :|Net ex_stage_i.flu_result_o10_sn has multiple drivers .
@W: BN161 :|Net N_16319 has multiple drivers .
@W: BN161 :|Net N_16323 has multiple drivers .
@W: BN161 :|Net N_16327 has multiple drivers .
@W: BN161 :|Net N_16329 has multiple drivers .
@W: BN161 :|Net N_16362 has multiple drivers .
@W: BN161 :|Net N_16363 has multiple drivers .
@W: BN161 :|Net N_16365 has multiple drivers .
@W: BN161 :|Net N_16366 has multiple drivers .
@W: BN161 :|Net N_16367 has multiple drivers .
@W: BN161 :|Net N_16368 has multiple drivers .
@W: BN161 :|Net N_16369 has multiple drivers .
@W: BN161 :|Net N_16370 has multiple drivers .
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot;:78:57:78:107|Found 32 by 32 bit equality operator (&apos;==&apos;) ex_stage_i.branch_unit_i.mispredict_handler\.un1_branch_predict_i_1 (in view: work.cva6(verilog))
@W: BN161 :|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un185_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un185_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_0 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_1 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_2 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_3 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_4 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_5 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_6 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_7 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_8 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_9 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_10 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_11 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_12 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_13 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_14 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_15 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_16 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_17 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_18 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_19 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_20 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_21 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_22 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_23 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_24 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_25 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_26 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_27 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_28 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_29 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_30 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_31 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_32 has multiple drivers .
@W: BN161 :|Net N_18259 has multiple drivers .
@W: BN161 :|Net N_18260 has multiple drivers .
@W: BN161 :|Net N_18261 has multiple drivers .
@W: BN161 :|Net N_18262 has multiple drivers .
@W: BN161 :|Net N_18263 has multiple drivers .
@W: BN161 :|Net N_18264 has multiple drivers .
@W: BN161 :|Net N_18265 has multiple drivers .
@W: BN161 :|Net N_18266 has multiple drivers .
@W: BN161 :|Net N_18267 has multiple drivers .
@W: BN161 :|Net N_18268 has multiple drivers .
@W: BN161 :|Net N_18269 has multiple drivers .
@W: BN161 :|Net N_18270 has multiple drivers .
@W: BN161 :|Net N_18271 has multiple drivers .
@W: BN161 :|Net N_18272 has multiple drivers .
@W: BN161 :|Net N_18273 has multiple drivers .
@W: BN161 :|Net N_18274 has multiple drivers .
@W: BN161 :|Net N_18275 has multiple drivers .
@W: BN161 :|Net N_18276 has multiple drivers .
@W: BN161 :|Net N_18277 has multiple drivers .
@W: BN161 :|Net N_18278 has multiple drivers .
@W: BN161 :|Net N_18279 has multiple drivers .
@W: BN161 :|Net N_18280 has multiple drivers .
@W: BN161 :|Net N_18281 has multiple drivers .
@W: BN161 :|Net N_18282 has multiple drivers .
@W: BN161 :|Net N_18283 has multiple drivers .
@W: BN161 :|Net N_18284 has multiple drivers .
@W: BN161 :|Net N_18285 has multiple drivers .
@W: BN161 :|Net N_18286 has multiple drivers .
@W: BN161 :|Net N_18287 has multiple drivers .
@W: BN161 :|Net N_18288 has multiple drivers .
@W: BN161 :|Net N_18289 has multiple drivers .
@W: BN161 :|Net N_18290 has multiple drivers .
@W: BN161 :|Net N_18291 has multiple drivers .
@W: BN161 :|Net N_18292 has multiple drivers .
@W: BN161 :|Net N_18293 has multiple drivers .
@W: BN161 :|Net N_18294 has multiple drivers .
@W: BN161 :|Net N_18295 has multiple drivers .
@W: BN161 :|Net N_18296 has multiple drivers .
@W: BN161 :|Net N_18297 has multiple drivers .
@W: BN161 :|Net N_18298 has multiple drivers .
@W: BN161 :|Net N_18299 has multiple drivers .
@W: BN161 :|Net N_18300 has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\issue_stage_1_4s_13_layer0\issue_stage_1_4s_13_layer0.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:99:4:99:12|Generating RAM i_issue_read_operands.gen_fpga_regfile\.i_ariane_regfile_fpga.regfile_ram_block\[0\]\.mem\[0\]_1[31:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\ariane_regfile_fpga.sv&quot;:99:4:99:12|Generating RAM i_issue_read_operands.gen_fpga_regfile\.i_ariane_regfile_fpga.regfile_ram_block\[0\]\.mem\[0\][31:0]
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:406:32:406:67|Found 5 by 5 bit equality operator (&apos;==&apos;) i_issue_read_operands.issue_scoreboard_l0\.un1_issue_instr_i (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Generating RAM mem_q[334:303]
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:315:29:315:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[0\]\.un8_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:315:29:315:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[1\]\.un29_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:315:29:315:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[2\]\.un50_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:315:29:315:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[3\]\.un71_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:318:29:318:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[0\]\.un8_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:318:29:318:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[1\]\.un29_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:318:29:318:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[2\]\.un50_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:318:29:318:65|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_wb\[3\]\.un71_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:330:47:330:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_entries\[2\]\.un97_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:330:47:330:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_entries\[3\]\.un103_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:327:47:327:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_entries\[1\]\.un91_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:327:47:327:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_entries\[2\]\.un97_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:327:47:327:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_entries\[3\]\.un103_rs1_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:330:47:330:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_rs_entries\[1\]\.un91_rs2_fwd_req (in view: work.scoreboard_rs3_len_t_1_1_4s_2s_10_layer0(verilog))
@N: MF794 |RAM mem_q[334:303] required 4 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:42s; Memory used current: 295MB peak: 295MB)


Finished factoring (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:44s; Memory used current: 311MB peak: 311MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\multiplier.sv&quot;:141:2:141:10|Removing sequential instance ex_stage_i.i_mult.i_multiplier.mult_valid_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_multiplier.mult_valid_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_a_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.op_a_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Removing sequential instance ex_stage_i.i_mult.i_div.res_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.res_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_b_neg_one_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_neg_one_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_b_zero_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_zero_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Removing sequential instance ex_stage_i.i_mult.i_div.rem_sel_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.rem_sel_q. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:51s; Memory used current: 418MB peak: 437MB)

@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.op[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[11] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[9] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[5] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[29] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[27] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[25] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[24] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[23] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[18] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[16] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[14] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[12] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[11] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[9] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[8] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[6] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[5] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[11] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[9] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[5] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[29] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[27] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[25] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[24] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[23] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[18] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[16] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[14] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[12] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[11] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[9] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[8] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[6] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[5] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.op[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FA113 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:148:20:148:76|Pipelining module add_out[31:0]. For more information, search for &quot;pipelining&quot; in Online Help.
@N: MF169 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\serdiv.sv&quot;:239:2:239:10|Pushed in register op_a_q[31:0].
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.op[7] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.op[7] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[10] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[1\]\.sbe\.ex\.cause[10] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[10] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[3\]\.sbe\.ex\.cause[10] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[3\]\.sbe\.fu[3] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[1\]\.sbe\.fu[3] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:56s; Memory used current: 420MB peak: 437MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:10s; Memory used current: 429MB peak: 437MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:11s; Memory used current: 430MB peak: 437MB)

@W: BN132 :|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[1].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_7[6] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[1].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_5[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[1].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_6[6] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[1].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_5[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[1].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_5[6] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[1].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_4[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].tag_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_7[6] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].tag_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_5[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].tag_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_6[6] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].tag_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_5[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].tag_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_5[6] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_7[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_7[6] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_5[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_6[6] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_5[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_5[6] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu_sv32.i_cva6_mmu.i_shared_tlb.gen_sram[0].pte_sram.gen_cut[0].i_tc_sram_wrapper.i_ram.Mem_DP_4[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished preparing to map (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:13s; Memory used current: 430MB peak: 437MB)


Finished technology mapping (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:18s; Memory used current: 471MB peak: 506MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:18s		   -11.76ns		7649 /      2766
   2		0h:01m:18s		   -11.76ns		7562 /      2766
   3		0h:01m:19s		   -11.02ns		7569 /      2766
   4		0h:01m:20s		   -11.06ns		7568 /      2766
   5		0h:01m:20s		   -11.06ns		7568 /      2766
   6		0h:01m:21s		   -11.06ns		7568 /      2766
   7		0h:01m:21s		   -11.06ns		7568 /      2766
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][1] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 554 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:68:2:68:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[5] (in view: work.cva6(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:68:2:68:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[7] (in view: work.cva6(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:68:2:68:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[3] (in view: work.cva6(verilog)) with 42 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:68:2:68:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[4] (in view: work.cva6(verilog)) with 86 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:68:2:68:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[1] (in view: work.cva6(verilog)) with 216 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:68:2:68:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[11] (in view: work.cva6(verilog)) with 34 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:68:2:68:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[0] (in view: work.cva6(verilog)) with 212 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.fu[1] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 37 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.fu[2] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 37 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.fu[0] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 36 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.fu[1] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 35 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.fu[0] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 35 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.fu[2] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 35 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[3\]\.sbe\.fu[1] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[1\]\.sbe\.fu[1] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[1\]\.sbe\.fu[0] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[3\]\.sbe\.fu[0] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[1\]\.sbe\.fu[2] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[3\]\.sbe\.fu[2] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:68:2:68:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[10] (in view: work.cva6(verilog)) with 28 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:68:2:68:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[2] (in view: work.cva6(verilog)) with 35 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][0] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 302 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:68:2:68:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[9] (in view: work.cva6(verilog)) with 137 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Replicating instance csr_regfile_i.debug_mode_q (in view: work.cva6(verilog)) with 19 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:68:2:68:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[6] (in view: work.cva6(verilog)) with 37 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_buffer.sv&quot;:68:2:68:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[8] (in view: work.cva6(verilog)) with 34 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.fu[3] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 36 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.fu[3] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 36 loads 1 time to improve timing.
Timing driven replication report
Added 50 Registers via timing driven replication
Added 9 LUTs via timing driven replication

   8		0h:01m:25s		   -10.16ns		7583 /      2816
   9		0h:01m:25s		    -9.70ns		7589 /      2816
  10		0h:01m:25s		    -9.78ns		7592 /      2816
  11		0h:01m:26s		    -9.42ns		7594 /      2816
  12		0h:01m:26s		    -9.42ns		7598 /      2816
  13		0h:01m:26s		    -9.30ns		7601 /      2816
  14		0h:01m:26s		    -9.16ns		7601 /      2816
  15		0h:01m:27s		    -9.00ns		7602 /      2816
  16		0h:01m:27s		    -8.96ns		7603 /      2816
  17		0h:01m:27s		    -8.50ns		7608 /      2816
  18		0h:01m:27s		    -8.59ns		7611 /      2816
  19		0h:01m:27s		    -8.51ns		7611 /      2816
  20		0h:01m:28s		    -8.54ns		7616 /      2816
  21		0h:01m:28s		    -8.46ns		7626 /      2816
  22		0h:01m:28s		    -8.30ns		7629 /      2816
  23		0h:01m:29s		    -8.21ns		7631 /      2816
  24		0h:01m:30s		    -8.28ns		7634 /      2816
  25		0h:01m:30s		    -8.21ns		7635 /      2816
  26		0h:01m:30s		    -8.13ns		7636 /      2816
  27		0h:01m:31s		    -8.12ns		7639 /      2816
  28		0h:01m:31s		    -8.04ns		7643 /      2816
  29		0h:01m:32s		    -8.06ns		7642 /      2816
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.commit_pointer_q\[0\]_fast[1] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 28 loads 2 times to improve timing.
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

  30		0h:01m:32s		    -8.04ns		7634 /      2818
  31		0h:01m:32s		    -8.80ns		7634 /      2818

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:34s; CPU Time elapsed 0h:01m:33s; Memory used current: 480MB peak: 506MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.fu[3] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.fu[3] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[6] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[7] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[8] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[12] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[14] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[16] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[18] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[23] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[24] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[25] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[27] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[29] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[30] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[6] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[7] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[8] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[12] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[14] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[16] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[18] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[23] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[24] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[25] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[27] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[29] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[30] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.fu_fast[3] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.fu_fast[3] (in view: work.issue_stage_1_4s_13_layer0(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:35s; CPU Time elapsed 0h:01m:34s; Memory used current: 482MB peak: 506MB)


Finished mapping issue_stage_1_4s_13_layer0
MCP Status: 1 jobs running

@N: MF106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Mapping Top level view:work.cva6(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 296MB peak: 297MB)

@W: MO197 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_ptw_sv32.sv&quot;:373:2:373:10|Removing FSM register lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_ptw.state_q[5] (in view view:work.ex_stage_1s_34_layer0(verilog)) because its output is a constant.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:1093:19:1093:22|ROM instruction_o\.op_20[5:0] (in view: work.decoder_8_layer0(verilog)) mapped in logic.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:532:19:532:22|ROM instruction_o\.op_14[6:0] (in view: work.decoder_8_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:532:19:532:22|Found ROM instruction_o\.op_14[6:0] (in view: work.decoder_8_layer0(verilog)) with 18 words by 7 bits.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:127:6:127:9|ROM decoder\.instruction_o\.use_pc_2 (in view: work.decoder_8_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:127:6:127:9|Found ROM decoder\.instruction_o\.use_pc_2 (in view: work.decoder_8_layer0(verilog)) with 21 words by 1 bit.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:1093:19:1093:22|ROM instruction_o\.op_20[5:0] (in view: work.decoder_8_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\decoder.sv&quot;:1093:19:1093:22|Found ROM instruction_o\.op_20[5:0] (in view: work.decoder_8_layer0(verilog)) with 11 words by 6 bits.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:595:13:595:16|ROM csr_update\.flush_o_2 (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:595:13:595:16|Found ROM csr_update\.flush_o_2 (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) with 150 words by 1 bit.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:235:31:235:35|ROM axi_wr_atop_2[4:0] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) mapped in logic.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:231:22:231:25|ROM p_axi_req\.axi_rd_lock_2[67:0] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:231:22:231:25|Found ROM p_axi_req\.axi_rd_lock_2[67:0] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) with 11 words by 68 bits.
@N: BZ173 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:235:31:235:35|ROM axi_wr_atop_2[4:0] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:235:31:235:35|Found ROM axi_wr_atop_2[4:0] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) with 11 words by 5 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 305MB peak: 305MB)

@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net commit_stage_i.is_amo_1\.un183_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net commit_stage_i.is_amo_1\.un185_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net commit_stage_i.is_amo_1\.un185_instr_0_is_amolto6 has multiple drivers .
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncdpram.sv&quot;:42:2:42:10|Generating RAM i_instr_queue.i_fifo_address.gen_fpga_queue\.fifo_ram.mem[31:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncdpram.sv&quot;:42:2:42:10|Generating RAM i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem[68:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncthreeportram.sv&quot;:45:2:45:10|Generating RAM bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_1[2:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncthreeportram.sv&quot;:45:2:45:10|Generating RAM bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem[2:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\btb.sv&quot;:121:8:121:16|Generating RAM btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[32:0]
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncthreeportram.sv&quot;:45:2:45:10|Removing sequential instance bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_1_ram_6 (in view: work.frontend_3_layer0(verilog)) of type view:lattice.SPR32X2(PRIM) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncthreeportram.sv&quot;:45:2:45:10|Removing sequential instance bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_1_ram_4 (in view: work.frontend_3_layer0(verilog)) of type view:lattice.SPR32X2(PRIM) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncthreeportram.sv&quot;:45:2:45:10|Removing sequential instance bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_1_ram_2 (in view: work.frontend_3_layer0(verilog)) of type view:lattice.SPR32X2(PRIM) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncthreeportram.sv&quot;:45:2:45:10|Removing sequential instance bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_1_ram_0 (in view: work.frontend_3_layer0(verilog)) of type view:lattice.SPR32X2(PRIM) because it does not drive other instances.
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:18:7:18:14|Net bht_gen\.un1_i_bht[0] has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:18:7:18:14|Net bht_gen\.un1_i_bht[1] has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:18:7:18:14|Net ANB0 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:18:7:18:14|Net bht_gen\.i_bht.gen_fpga_bht\.bht_ram_rdata_1[1] has multiple drivers .
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_scan.sv&quot;:47:40:47:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_instr_scan\[0\]\.i_instr_scan.un13_rvi_return_o (in view: work.frontend_3_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:327:47:327:71|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_entries\[3\]\.un103_rs1_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:327:47:327:71|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_entries\[2\]\.un97_rs1_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:327:47:327:71|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_entries\[1\]\.un91_rs1_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:315:29:315:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[3\]\.un71_rs1_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:315:29:315:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[2\]\.un50_rs1_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:315:29:315:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[1\]\.un29_rs1_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:315:29:315:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[0\]\.un8_rs1_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:330:47:330:71|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_entries\[1\]\.un91_rs2_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:318:29:318:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[3\]\.un71_rs2_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:318:29:318:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[2\]\.un50_rs2_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:318:29:318:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[1\]\.un29_rs2_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:318:29:318:65|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_wb\[0\]\.un8_rs2_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:330:47:330:71|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_entries\[3\]\.un103_rs2_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:330:47:330:71|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.gen_rs_entries\[2\]\.un97_rs2_fwd_req (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\issue_read_operands.sv&quot;:406:32:406:67|Found 5 by 5 bit equality operator (&apos;==&apos;) i_issue_read_operands.issue_scoreboard_l0\.un1_issue_instr_i (in view: work.issue_stage_1_4s_13_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:82:31:82:53|Found 10 by 10 bit equality operator (&apos;==&apos;) lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l0\.un1_lu_vaddr_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:81:99:81:121|Found 10 by 10 bit equality operator (&apos;==&apos;) lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:81:99:81:121|Found 10 by 10 bit equality operator (&apos;==&apos;) lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l0\.un1_lu_vaddr_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\mmu_sv32\cva6_tlb_sv32.sv&quot;:82:31:82:53|Found 10 by 10 bit equality operator (&apos;==&apos;) lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\branch_unit.sv&quot;:78:57:78:107|Found 32 by 32 bit equality operator (&apos;==&apos;) branch_unit_i.mispredict_handler\.un1_branch_predict_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:222:11:222:70|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:222:11:222:70|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:214:11:214:65|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:214:11:214:65|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:214:11:214:65|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:214:11:214:65|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:228:9:228:45|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker\.un1_page_offset_i (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:222:11:222:70|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\store_buffer.sv&quot;:222:11:222:70|Found 9 by 9 bit equality operator (&apos;==&apos;) lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i_1 (in view: work.ex_stage_1s_34_layer0(verilog))
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_sram\[1\]\.data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP[55:0] (in view: work.cva6_icache_0s_38_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_sram\[1\]\.data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_6[71:0] (in view: work.cva6_icache_0s_38_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_sram\[0\]\.data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP[55:0] (in view: work.cva6_icache_0s_38_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_sram\[0\]\.data_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_6[71:0] (in view: work.cva6_icache_0s_38_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_sram\[0\]\.tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[22:0] (in view: work.cva6_icache_0s_38_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: FX106 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|Using block RAM for single-port RAM
@W: FX107 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncsprambenx64.sv&quot;:64:4:64:12|RAM gen_sram\[1\]\.tag_sram.gen_cut\[0\]\.i_tc_sram_wrapper.i_ram.Mem_DP_5[22:0] (in view: work.cva6_icache_0s_38_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.
@N: MO231 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Found counter in view:work.cva6_icache_0s_38_layer0(verilog) instance flush_cnt_q[7:0] 
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance state_q[5] (in view: work.cva6_icache_0s_38_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:415:25:415:52|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_tag_cmpsel\[1\]\.un9_cl_hit (in view: work.cva6_icache_0s_38_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:415:25:415:52|Found 22 by 22 bit equality operator (&apos;==&apos;) gen_tag_cmpsel\[0\]\.un3_cl_hit (in view: work.cva6_icache_0s_38_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:224:39:224:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[0\]\.un7_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:224:39:224:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[1\]\.un17_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:224:39:224:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[2\]\.un27_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:224:39:224:140|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[3\]\.un37_mshr_rdrd_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:354:43:354:160|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_wbuffer.gen_flags\[1\]\.un14_wbuffer_hit_oh (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_wbuffer.sv&quot;:354:43:354:160|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_wbuffer.gen_flags\[0\]\.un6_wbuffer_hit_oh (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:235:29:235:51|Found 22 by 22 bit equality operator (&apos;==&apos;) i_wt_dcache_mem.gen_tag_cmpsel\[0\]\.un3_rd_hit_oh_o (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:242:63:242:167|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un22_wbuffer_hit_oh (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:242:63:242:167|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un10_wbuffer_hit_oh (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_mem.sv&quot;:235:29:235:51|Found 22 by 22 bit equality operator (&apos;==&apos;) i_wt_dcache_mem.gen_tag_cmpsel\[1\]\.un9_rd_hit_oh_o (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:236:28:236:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l3\.un78_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:236:28:236:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l2\.un58_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:236:28:236:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l1\.un38_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: MF179 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_dcache_missunit.sv&quot;:236:28:236:142|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l0\.un18_tx_rdwr_collision (in view: work.wt_dcache_4s_1s_43_layer0(verilog))
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance dcache_rtrn_inv_q\.idx[3] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance dcache_rtrn_inv_q\.idx[2] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance dcache_rtrn_inv_q\.idx[1] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\wt_axi_adapter.sv&quot;:587:2:587:10|Removing sequential instance dcache_rtrn_inv_q\.idx[0] (in view: work.wt_axi_adapter__gen33__gen34_41_2s_4s_2_46_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncdpram.sv&quot;:42:2:42:10|Generating RAM gen_fpga_queue\.fifo_ram.mem[1:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncdpram.sv&quot;:42:2:42:10|Generating RAM gen_fpga_queue\.fifo_ram.mem[1:0]
@N: FO126 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\asyncdpram.sv&quot;:42:2:42:10|Generating RAM gen_fpga_queue\.fifo_ram.mem[1:0]

Starting factoring (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:57s; Memory used current: 331MB peak: 331MB)


Finished factoring (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:02s; Memory used current: 360MB peak: 360MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_121 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_122 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_123 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_124 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_125 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_126 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_127 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_128 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_129 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_130 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_131 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_132 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_133 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_134 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_135 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_136 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_137 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_138 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_139 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_140 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_141 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_142 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_143 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_144 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_145 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_146 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_147 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_148 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_149 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_150 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_151 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_152 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_153 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_154 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_155 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_156 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_157 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_158 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_159 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_160 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_161 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_162 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_163 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_164 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_165 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_166 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_167 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_168 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_169 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_170 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_171 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_172 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_173 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_174 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_175 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_176 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_177 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_178 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_179 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_180 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_181 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_182 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_183 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_184 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_185 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_186 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_187 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_188 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_189 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_190 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_191 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_192 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_193 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_194 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_195 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_196 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_197 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_198 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_199 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_200 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_201 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_202 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_203 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_204 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_205 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_206 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_207 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_208 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_209 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_210 has multiple drivers .
@W: BN161 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cva6.sv&quot;:16:7:16:10|Net id_stage_i.N_211 has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\cva6\cva6.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv&quot;:286:2:286:10|Removing instance gen_cache_wt.i_cache_subsystem.i_adapter.i_axi_shim.wr_cnt_q[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_adapter.i_axi_shim.wr_state_q[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:431:4:431:12|Removing sequential instance i_frontend.i_instr_queue.gen_pc_q_without_C.pc_q_1[31:0] because it is equivalent to instance i_frontend.i_instr_queue.gen_pc_q_without_C.pc_q_0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\instr_queue.sv&quot;:431:4:431:12|Removing sequential instance i_frontend.i_instr_queue.gen_pc_q_without_C.pc_q_0[31:0] because it is equivalent to instance i_frontend.i_instr_queue.gen_pc_q_without_C.pc_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:343:2:343:10|Removing sequential instance i_frontend.i_instr_realign.unaligned_q_2 because it is equivalent to instance i_frontend.i_instr_realign.unaligned_q_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:343:2:343:10|Removing sequential instance i_frontend.i_instr_realign.unaligned_q_1 because it is equivalent to instance i_frontend.i_instr_realign.unaligned_q_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\instr_realign.sv&quot;:343:2:343:10|Removing sequential instance i_frontend.i_instr_realign.unaligned_q_0 because it is equivalent to instance i_frontend.i_instr_realign.unaligned_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.state_q_0[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.state_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\ras.sv&quot;:64:2:64:10|Removing sequential instance i_frontend.ras_gen.i_ras.stack_q[0].valid_0 because it is equivalent to instance i_frontend.ras_gen.i_ras.stack_q[0].valid. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.cl_offset_q_0[2] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.cl_offset_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[12] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[13] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[14] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[15] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[16] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[17] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[18] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[19] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[20] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[21] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[22] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[23] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[24] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[25] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[26] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[27] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_mod[31:0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_1_mod[31:0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[28] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[29] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[30] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[31] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.npc_rst_load_q_0 because it is equivalent to instance i_frontend.npc_rst_load_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_1[11:4] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[11:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[11:4] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q[11:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\ras.sv&quot;:64:2:64:10|Removing sequential instance i_frontend.ras_gen.i_ras.stack_q[0].ra_0[31:0] because it is equivalent to instance i_frontend.ras_gen.i_ras.stack_q[0].ra[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_1[31:1] because it is equivalent to instance i_frontend.icache_vaddr_q_0[31:1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0[31:1] because it is equivalent to instance i_frontend.icache_vaddr_q[31:1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.cmp_en_q_0 because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.cmp_en_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_29_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_30[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_30[31:0] because it is equivalent to instance i_frontend.icache_data_q_28[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_28[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_26_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_25_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_24_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_23_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_22_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_21_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_20_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_19_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_18_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_17_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_16_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_15_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_14_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_13_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_12_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_11_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_10_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_9_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_8_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_7_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_6_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_5_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_4_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_3_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_2_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_1_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_0_mod[31:0] because it is equivalent to instance i_frontend.icache_data_q_27[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_data_q_27[31:0] because it is equivalent to instance i_frontend.icache_data_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\fpga-support\rtl\syncdpram.sv&quot;:122:4:122:12|Removing sequential instance i_frontend.btb_gen.i_btb.gen_fpga_btb.gen_btb_ram[0].i_btb_ram.RdDataB_DN_0[32:0] because it is equivalent to instance i_frontend.btb_gen.i_btb.gen_fpga_btb.gen_btb_ram[0].i_btb_ram.RdDataB_DN[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[11] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[10] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[9] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[8] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[7] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[6] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[5] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[4] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[3] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[2] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\frontend\frontend.sv&quot;:373:2:373:10|Removing sequential instance i_frontend.icache_vaddr_q_0_mod[1] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[11] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[10] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[9] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[8] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[7] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[6] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[5] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\cva6_icache.sv&quot;:491:2:491:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0_mod[4] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv&quot;:286:2:286:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.i_axi_shim.wr_state_q[3] (in view: work.cva6(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:17s; Memory used current: 445MB peak: 474MB)

@N: BN362 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\axi_shim.sv&quot;:286:2:286:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.i_axi_shim.wr_state_q[4] (in view: work.cva6(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:01m:29s; CPU Time elapsed 0h:01m:28s; Memory used current: 452MB peak: 474MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:36s; Memory used current: 456MB peak: 474MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:37s; Memory used current: 456MB peak: 474MB)


Finished preparing to map (Real Time elapsed 0h:01m:41s; CPU Time elapsed 0h:01m:39s; Memory used current: 456MB peak: 474MB)


Finished technology mapping (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:44s; Memory used current: 544MB peak: 544MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:45s		   -12.16ns		11458 /      6632
   2		0h:01m:45s		   -11.94ns		11366 /      6632
   3		0h:01m:46s		   -11.55ns		11372 /      6632
   4		0h:01m:46s		   -11.55ns		11375 /      6632
   5		0h:01m:47s		   -11.55ns		11375 /      6632
   6		0h:01m:48s		   -11.55ns		11375 /      6632
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][1] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 297 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[1\]\.sbe\.fu[0] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[3\]\.sbe\.fu[0] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.fu[0] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.fu[0] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.fu[1] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.fu[1] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[3\]\.sbe\.fu[1] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[1\]\.sbe\.fu[1] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.fu[3] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[3\]\.sbe\.fu[3] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.fu[3] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[1\]\.sbe\.fu[3] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[3\]\.sbe\.fu[2] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.fu[2] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[1\]\.sbe\.fu[2] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.fu[2] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 32 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][0] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 149 loads 3 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Replicating instance debug_mode_q (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) with 51 loads 2 times to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[0\]\.sbe\.valid (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[1\]\.sbe\.valid (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[2\]\.sbe\.valid (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.mem_q\[3\]\.sbe\.valid (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 28 Registers via timing driven replication
Added 12 LUTs via timing driven replication

   7		0h:01m:51s		   -10.98ns		11398 /      6660
   8		0h:01m:52s		   -10.74ns		11402 /      6660
   9		0h:01m:52s		   -10.41ns		11406 /      6660
  10		0h:01m:52s		   -10.27ns		11407 /      6660
  11		0h:01m:53s		   -10.48ns		11408 /      6660
  12		0h:01m:53s		   -10.47ns		11413 /      6660
  13		0h:01m:53s		   -10.47ns		11414 /      6660
  14		0h:01m:53s		   -10.47ns		11415 /      6660
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Replicating instance priv_lvl_q[1] (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\csr_regfile.sv&quot;:1403:2:1403:10|Replicating instance priv_lvl_q[0] (in view: work.csr_regfile_1s_6s_1075056897_36_layer0(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :&quot;c:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\scoreboard.sv&quot;:419:2:419:10|Replicating instance i_scoreboard.commit_pointer_q\[0\]_fast[1] (in view: work.issue_stage_1_4s_13_layer0(verilog)) with 18 loads 2 times to improve timing.
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication


  15		0h:01m:53s		   -10.13ns		11406 /      6664
  16		0h:01m:54s		   -10.03ns		11411 /      6664
  17		0h:01m:54s		    -9.83ns		11413 /      6664
  18		0h:01m:54s		    -9.85ns		11420 /      6664
  19		0h:01m:55s		    -9.63ns		11422 /      6664
  20		0h:01m:55s		    -9.85ns		11423 /      6664
  21		0h:01m:55s		    -9.47ns		11426 /      6664
  22		0h:01m:55s		    -9.57ns		11426 /      6664
  23		0h:01m:56s		    -9.38ns		11428 /      6664
  24		0h:01m:56s		    -9.47ns		11429 /      6664
  25		0h:01m:56s		    -9.47ns		11429 /      6664
  26		0h:01m:57s		    -9.44ns		11430 /      6664
  27		0h:01m:57s		    -9.29ns		11431 /      6664
  28		0h:01m:57s		    -9.39ns		11434 /      6664
  29		0h:01m:57s		    -9.20ns		11436 /      6664
  30		0h:01m:58s		    -9.38ns		11444 /      6664
  31		0h:01m:58s		    -9.32ns		11445 /      6664
  32		0h:01m:59s		    -9.36ns		11447 /      6664
  33		0h:01m:59s		    -9.23ns		11449 /      6664

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:01s; CPU Time elapsed 0h:02m:00s; Memory used current: 544MB peak: 545MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:02m:02s; CPU Time elapsed 0h:02m:01s; Memory used current: 545MB peak: 545MB)


Finished mapping cva6
Multiprocessing finished at : Fri Sep 20 14:25:07 2024
Multiprocessing took 0h:02m:02s realtime, 0h:00m:02s cputime

Summary of Compile Points :
*************************** 
Name                                       Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
wt_dcache_4s_1s_43_layer0                  Mapped     No database     Fri Sep 20 14:23:05 2024     Fri Sep 20 14:23:48 2024     0h:00m:42s     0h:00m:42s     No            
ex_stage_1s_34_layer0                      Mapped     No database     Fri Sep 20 14:23:05 2024     Fri Sep 20 14:24:20 2024     0h:01m:14s     0h:01m:14s     No            
csr_regfile_1s_6s_1075056897_36_layer0     Mapped     No database     Fri Sep 20 14:23:49 2024     Fri Sep 20 14:24:39 2024     0h:00m:49s     0h:00m:49s     No            
issue_stage_1_4s_13_layer0                 Mapped     No database     Fri Sep 20 14:23:05 2024     Fri Sep 20 14:24:40 2024     0h:01m:35s     0h:01m:34s     No            
cva6                                       Mapped     No database     Fri Sep 20 14:23:04 2024     Fri Sep 20 14:25:07 2024     0h:02m:02s     0h:02m:01s     No            
============================================================================================================================================================================
Total number of compile points: 5
===================================

Links to Compile point Reports:
******************************
@L: &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\cva6\cva6.srr&quot;
@L: &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\issue_stage_1_4s_13_layer0\issue_stage_1_4s_13_layer0.srr&quot;
@L: &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\csr_regfile_1s_6s_1075056897_36_layer0\csr_regfile_1s_6s_1075056897_36_layer0.srr&quot;
@L: &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\ex_stage_1s_34_layer0\ex_stage_1s_34_layer0.srr&quot;
@L: &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\wt_dcache_4s_1s_43_layer0\wt_dcache_4s_1s_43_layer0.srr&quot;

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:02m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 317MB peak: 318MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:02m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 340MB peak: 340MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:02m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 341MB peak: 341MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:02m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 341MB peak: 342MB)


Start Writing Netlists (Real Time elapsed 0h:02m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 214MB peak: 342MB)

Writing Analyst data base C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\impl_1\synwork\cva6_1_impl_1_m.srm
Warning: Found 32 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_15
1) instance I_569.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_15 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_15
    input  pin ex_stage_i.I_569.lat/A
    instance   ex_stage_i.I_569.lat (cell LUT4)
    output pin ex_stage_i.I_569.lat/Z
    net        ex_stage_i.lat_15
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_14
2) instance I_570.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_14 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_14
    input  pin ex_stage_i.I_570.lat/A
    instance   ex_stage_i.I_570.lat (cell LUT4)
    output pin ex_stage_i.I_570.lat/Z
    net        ex_stage_i.lat_14
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_13
3) instance I_571.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_13 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_13
    input  pin ex_stage_i.I_571.lat/A
    instance   ex_stage_i.I_571.lat (cell LUT4)
    output pin ex_stage_i.I_571.lat/Z
    net        ex_stage_i.lat_13
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_12
4) instance I_572.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_12 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_12
    input  pin ex_stage_i.I_572.lat/A
    instance   ex_stage_i.I_572.lat (cell LUT4)
    output pin ex_stage_i.I_572.lat/Z
    net        ex_stage_i.lat_12
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_11
5) instance I_573.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_11 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_11
    input  pin ex_stage_i.I_573.lat/A
    instance   ex_stage_i.I_573.lat (cell LUT4)
    output pin ex_stage_i.I_573.lat/Z
    net        ex_stage_i.lat_11
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_10
6) instance I_574.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_10 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_10
    input  pin ex_stage_i.I_574.lat/A
    instance   ex_stage_i.I_574.lat (cell LUT4)
    output pin ex_stage_i.I_574.lat/Z
    net        ex_stage_i.lat_10
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_30
7) instance I_554.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_30 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_30
    input  pin ex_stage_i.I_554.lat/A
    instance   ex_stage_i.I_554.lat (cell LUT4)
    output pin ex_stage_i.I_554.lat/Z
    net        ex_stage_i.lat_30
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_29
8) instance I_555.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_29 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_29
    input  pin ex_stage_i.I_555.lat/A
    instance   ex_stage_i.I_555.lat (cell LUT4)
    output pin ex_stage_i.I_555.lat/Z
    net        ex_stage_i.lat_29
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_28
9) instance I_556.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_28 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_28
    input  pin ex_stage_i.I_556.lat/A
    instance   ex_stage_i.I_556.lat (cell LUT4)
    output pin ex_stage_i.I_556.lat/Z
    net        ex_stage_i.lat_28
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_27
10) instance I_557.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_27 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_27
    input  pin ex_stage_i.I_557.lat/A
    instance   ex_stage_i.I_557.lat (cell LUT4)
    output pin ex_stage_i.I_557.lat/Z
    net        ex_stage_i.lat_27
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_26
11) instance I_558.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_26 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_26
    input  pin ex_stage_i.I_558.lat/A
    instance   ex_stage_i.I_558.lat (cell LUT4)
    output pin ex_stage_i.I_558.lat/Z
    net        ex_stage_i.lat_26
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_25
12) instance I_559.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_25 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_25
    input  pin ex_stage_i.I_559.lat/A
    instance   ex_stage_i.I_559.lat (cell LUT4)
    output pin ex_stage_i.I_559.lat/Z
    net        ex_stage_i.lat_25
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_4
13) instance I_580.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_4 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_4
    input  pin ex_stage_i.I_580.lat/A
    instance   ex_stage_i.I_580.lat (cell LUT4)
    output pin ex_stage_i.I_580.lat/Z
    net        ex_stage_i.lat_4
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_3
14) instance I_581.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_3 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_3
    input  pin ex_stage_i.I_581.lat/A
    instance   ex_stage_i.I_581.lat (cell LUT4)
    output pin ex_stage_i.I_581.lat/Z
    net        ex_stage_i.lat_3
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_2
15) instance I_582.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_2 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_2
    input  pin ex_stage_i.I_582.lat/A
    instance   ex_stage_i.I_582.lat (cell LUT4)
    output pin ex_stage_i.I_582.lat/Z
    net        ex_stage_i.lat_2
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_1
16) instance I_583.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_1 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_1
    input  pin ex_stage_i.I_583.lat/A
    instance   ex_stage_i.I_583.lat (cell LUT4)
    output pin ex_stage_i.I_583.lat/Z
    net        ex_stage_i.lat_1
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_0
17) instance I_584.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_0 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_0
    input  pin ex_stage_i.I_584.lat/A
    instance   ex_stage_i.I_584.lat (cell LUT4)
    output pin ex_stage_i.I_584.lat/Z
    net        ex_stage_i.lat_0
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat
18) instance I_585.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat
    input  pin ex_stage_i.I_585.lat/A
    instance   ex_stage_i.I_585.lat (cell LUT4)
    output pin ex_stage_i.I_585.lat/Z
    net        ex_stage_i.lat
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_24
19) instance I_560.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_24 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_24
    input  pin ex_stage_i.I_560.lat/A
    instance   ex_stage_i.I_560.lat (cell LUT4)
    output pin ex_stage_i.I_560.lat/Z
    net        ex_stage_i.lat_24
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_23
20) instance I_561.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_23 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_23
    input  pin ex_stage_i.I_561.lat/A
    instance   ex_stage_i.I_561.lat (cell LUT4)
    output pin ex_stage_i.I_561.lat/Z
    net        ex_stage_i.lat_23
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_22
21) instance I_562.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_22 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_22
    input  pin ex_stage_i.I_562.lat/A
    instance   ex_stage_i.I_562.lat (cell LUT4)
    output pin ex_stage_i.I_562.lat/Z
    net        ex_stage_i.lat_22
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_21
22) instance I_563.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_21 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_21
    input  pin ex_stage_i.I_563.lat/A
    instance   ex_stage_i.I_563.lat (cell LUT4)
    output pin ex_stage_i.I_563.lat/Z
    net        ex_stage_i.lat_21
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_20
23) instance I_564.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_20 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_20
    input  pin ex_stage_i.I_564.lat/A
    instance   ex_stage_i.I_564.lat (cell LUT4)
    output pin ex_stage_i.I_564.lat/Z
    net        ex_stage_i.lat_20
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_19
24) instance I_565.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_19 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_19
    input  pin ex_stage_i.I_565.lat/A
    instance   ex_stage_i.I_565.lat (cell LUT4)
    output pin ex_stage_i.I_565.lat/Z
    net        ex_stage_i.lat_19
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_18
25) instance I_566.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_18 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_18
    input  pin ex_stage_i.I_566.lat/A
    instance   ex_stage_i.I_566.lat (cell LUT4)
    output pin ex_stage_i.I_566.lat/Z
    net        ex_stage_i.lat_18
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_17
26) instance I_567.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_17 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_17
    input  pin ex_stage_i.I_567.lat/A
    instance   ex_stage_i.I_567.lat (cell LUT4)
    output pin ex_stage_i.I_567.lat/Z
    net        ex_stage_i.lat_17
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_16
27) instance I_568.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_16 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_16
    input  pin ex_stage_i.I_568.lat/A
    instance   ex_stage_i.I_568.lat (cell LUT4)
    output pin ex_stage_i.I_568.lat/Z
    net        ex_stage_i.lat_16
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_9
28) instance I_575.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_9 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_9
    input  pin ex_stage_i.I_575.lat/A
    instance   ex_stage_i.I_575.lat (cell LUT4)
    output pin ex_stage_i.I_575.lat/Z
    net        ex_stage_i.lat_9
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_8
29) instance I_576.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_8 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_8
    input  pin ex_stage_i.I_576.lat/A
    instance   ex_stage_i.I_576.lat (cell LUT4)
    output pin ex_stage_i.I_576.lat/Z
    net        ex_stage_i.lat_8
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_7
30) instance I_577.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_7 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_7
    input  pin ex_stage_i.I_577.lat/A
    instance   ex_stage_i.I_577.lat (cell LUT4)
    output pin ex_stage_i.I_577.lat/Z
    net        ex_stage_i.lat_7
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_6
31) instance I_578.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_6 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_6
    input  pin ex_stage_i.I_578.lat/A
    instance   ex_stage_i.I_578.lat (cell LUT4)
    output pin ex_stage_i.I_578.lat/Z
    net        ex_stage_i.lat_6
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_5
32) instance I_579.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_5 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_5
    input  pin ex_stage_i.I_579.lat/A
    instance   ex_stage_i.I_579.lat (cell LUT4)
    output pin ex_stage_i.I_579.lat/Z
    net        ex_stage_i.lat_5
End of loops

Finished Writing Netlist Databases (Real Time elapsed 0h:02m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 314MB peak: 342MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:02m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 318MB peak: 342MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:02m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 308MB peak: 342MB)


Finished Writing Netlists (Real Time elapsed 0h:02m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 308MB peak: 342MB)


Start final timing analysis (Real Time elapsed 0h:02m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 306MB peak: 342MB)

Warning: Found 32 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_15
1) instance I_569.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_15 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_15
    input  pin ex_stage_i.I_569.lat/A
    instance   ex_stage_i.I_569.lat (cell LUT4)
    output pin ex_stage_i.I_569.lat/Z
    net        ex_stage_i.lat_15
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_14
2) instance I_570.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_14 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_14
    input  pin ex_stage_i.I_570.lat/A
    instance   ex_stage_i.I_570.lat (cell LUT4)
    output pin ex_stage_i.I_570.lat/Z
    net        ex_stage_i.lat_14
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_13
3) instance I_571.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_13 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_13
    input  pin ex_stage_i.I_571.lat/A
    instance   ex_stage_i.I_571.lat (cell LUT4)
    output pin ex_stage_i.I_571.lat/Z
    net        ex_stage_i.lat_13
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_12
4) instance I_572.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_12 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_12
    input  pin ex_stage_i.I_572.lat/A
    instance   ex_stage_i.I_572.lat (cell LUT4)
    output pin ex_stage_i.I_572.lat/Z
    net        ex_stage_i.lat_12
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_11
5) instance I_573.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_11 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_11
    input  pin ex_stage_i.I_573.lat/A
    instance   ex_stage_i.I_573.lat (cell LUT4)
    output pin ex_stage_i.I_573.lat/Z
    net        ex_stage_i.lat_11
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_10
6) instance I_574.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_10 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_10
    input  pin ex_stage_i.I_574.lat/A
    instance   ex_stage_i.I_574.lat (cell LUT4)
    output pin ex_stage_i.I_574.lat/Z
    net        ex_stage_i.lat_10
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_30
7) instance I_554.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_30 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_30
    input  pin ex_stage_i.I_554.lat/A
    instance   ex_stage_i.I_554.lat (cell LUT4)
    output pin ex_stage_i.I_554.lat/Z
    net        ex_stage_i.lat_30
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_29
8) instance I_555.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_29 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_29
    input  pin ex_stage_i.I_555.lat/A
    instance   ex_stage_i.I_555.lat (cell LUT4)
    output pin ex_stage_i.I_555.lat/Z
    net        ex_stage_i.lat_29
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_28
9) instance I_556.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_28 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_28
    input  pin ex_stage_i.I_556.lat/A
    instance   ex_stage_i.I_556.lat (cell LUT4)
    output pin ex_stage_i.I_556.lat/Z
    net        ex_stage_i.lat_28
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_27
10) instance I_557.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_27 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_27
    input  pin ex_stage_i.I_557.lat/A
    instance   ex_stage_i.I_557.lat (cell LUT4)
    output pin ex_stage_i.I_557.lat/Z
    net        ex_stage_i.lat_27
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_26
11) instance I_558.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_26 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_26
    input  pin ex_stage_i.I_558.lat/A
    instance   ex_stage_i.I_558.lat (cell LUT4)
    output pin ex_stage_i.I_558.lat/Z
    net        ex_stage_i.lat_26
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_25
12) instance I_559.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_25 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_25
    input  pin ex_stage_i.I_559.lat/A
    instance   ex_stage_i.I_559.lat (cell LUT4)
    output pin ex_stage_i.I_559.lat/Z
    net        ex_stage_i.lat_25
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_4
13) instance I_580.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_4 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_4
    input  pin ex_stage_i.I_580.lat/A
    instance   ex_stage_i.I_580.lat (cell LUT4)
    output pin ex_stage_i.I_580.lat/Z
    net        ex_stage_i.lat_4
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_3
14) instance I_581.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_3 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_3
    input  pin ex_stage_i.I_581.lat/A
    instance   ex_stage_i.I_581.lat (cell LUT4)
    output pin ex_stage_i.I_581.lat/Z
    net        ex_stage_i.lat_3
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_2
15) instance I_582.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_2 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_2
    input  pin ex_stage_i.I_582.lat/A
    instance   ex_stage_i.I_582.lat (cell LUT4)
    output pin ex_stage_i.I_582.lat/Z
    net        ex_stage_i.lat_2
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_1
16) instance I_583.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_1 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_1
    input  pin ex_stage_i.I_583.lat/A
    instance   ex_stage_i.I_583.lat (cell LUT4)
    output pin ex_stage_i.I_583.lat/Z
    net        ex_stage_i.lat_1
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_0
17) instance I_584.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_0 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_0
    input  pin ex_stage_i.I_584.lat/A
    instance   ex_stage_i.I_584.lat (cell LUT4)
    output pin ex_stage_i.I_584.lat/Z
    net        ex_stage_i.lat_0
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat
18) instance I_585.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat
    input  pin ex_stage_i.I_585.lat/A
    instance   ex_stage_i.I_585.lat (cell LUT4)
    output pin ex_stage_i.I_585.lat/Z
    net        ex_stage_i.lat
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_24
19) instance I_560.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_24 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_24
    input  pin ex_stage_i.I_560.lat/A
    instance   ex_stage_i.I_560.lat (cell LUT4)
    output pin ex_stage_i.I_560.lat/Z
    net        ex_stage_i.lat_24
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_23
20) instance I_561.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_23 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_23
    input  pin ex_stage_i.I_561.lat/A
    instance   ex_stage_i.I_561.lat (cell LUT4)
    output pin ex_stage_i.I_561.lat/Z
    net        ex_stage_i.lat_23
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_22
21) instance I_562.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_22 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_22
    input  pin ex_stage_i.I_562.lat/A
    instance   ex_stage_i.I_562.lat (cell LUT4)
    output pin ex_stage_i.I_562.lat/Z
    net        ex_stage_i.lat_22
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_21
22) instance I_563.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_21 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_21
    input  pin ex_stage_i.I_563.lat/A
    instance   ex_stage_i.I_563.lat (cell LUT4)
    output pin ex_stage_i.I_563.lat/Z
    net        ex_stage_i.lat_21
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_20
23) instance I_564.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_20 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_20
    input  pin ex_stage_i.I_564.lat/A
    instance   ex_stage_i.I_564.lat (cell LUT4)
    output pin ex_stage_i.I_564.lat/Z
    net        ex_stage_i.lat_20
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_19
24) instance I_565.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_19 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_19
    input  pin ex_stage_i.I_565.lat/A
    instance   ex_stage_i.I_565.lat (cell LUT4)
    output pin ex_stage_i.I_565.lat/Z
    net        ex_stage_i.lat_19
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_18
25) instance I_566.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_18 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_18
    input  pin ex_stage_i.I_566.lat/A
    instance   ex_stage_i.I_566.lat (cell LUT4)
    output pin ex_stage_i.I_566.lat/Z
    net        ex_stage_i.lat_18
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_17
26) instance I_567.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_17 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_17
    input  pin ex_stage_i.I_567.lat/A
    instance   ex_stage_i.I_567.lat (cell LUT4)
    output pin ex_stage_i.I_567.lat/Z
    net        ex_stage_i.lat_17
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_16
27) instance I_568.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_16 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_16
    input  pin ex_stage_i.I_568.lat/A
    instance   ex_stage_i.I_568.lat (cell LUT4)
    output pin ex_stage_i.I_568.lat/Z
    net        ex_stage_i.lat_16
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_9
28) instance I_575.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_9 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_9
    input  pin ex_stage_i.I_575.lat/A
    instance   ex_stage_i.I_575.lat (cell LUT4)
    output pin ex_stage_i.I_575.lat/Z
    net        ex_stage_i.lat_9
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_8
29) instance I_576.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_8 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_8
    input  pin ex_stage_i.I_576.lat/A
    instance   ex_stage_i.I_576.lat (cell LUT4)
    output pin ex_stage_i.I_576.lat/Z
    net        ex_stage_i.lat_8
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_7
30) instance I_577.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_7 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_7
    input  pin ex_stage_i.I_577.lat/A
    instance   ex_stage_i.I_577.lat (cell LUT4)
    output pin ex_stage_i.I_577.lat/Z
    net        ex_stage_i.lat_7
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_6
31) instance I_578.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_6 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_6
    input  pin ex_stage_i.I_578.lat/A
    instance   ex_stage_i.I_578.lat (cell LUT4)
    output pin ex_stage_i.I_578.lat/Z
    net        ex_stage_i.lat_6
@W: BN137 :|Found combinational loop during mapping at net ex_stage_i.lat_5
32) instance I_579.lat (in view: work.ex_stage_1s_34_layer0(verilog)), output net lat_5 (in view: work.ex_stage_1s_34_layer0(verilog))
    net        ex_stage_i.lat_5
    input  pin ex_stage_i.I_579.lat/A
    instance   ex_stage_i.I_579.lat (cell LUT4)
    output pin ex_stage_i.I_579.lat/Z
    net        ex_stage_i.lat_5
End of loops
@W: MT420 |Found inferred clock cva6|clk_i with period 5.00ns. Please declare a user-defined clock on port clk_i.
@W: MT420 |Found inferred clock load_unit_0_1s_23_layer0|rdata_is_fp_signed_inferred_clock with period 5.00ns. Please declare a user-defined clock on net ex_stage_i.lsu_i.i_load_unit.rdata_is_fp_signed.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Sep 20 14:25:13 2024
#


Top view:               cva6
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\lscc\radiant\2024.1\scripts\tcl\flow\radiant_synplify_vars.tcl
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -8.938

                                                               Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock                                                 Frequency     Frequency     Period        Period        Slack      Type         Group          
--------------------------------------------------------------------------------------------------------------------------------------------------------------
cva6|clk_i                                                     200.0 MHz     71.7 MHz      5.000         13.938        -8.938     inferred     (multiple)     
load_unit_0_1s_23_layer0|rdata_is_fp_signed_inferred_clock     200.0 MHz     NA            5.000         NA            NA         inferred     (multiple)     
System                                                         200.0 MHz     103.8 MHz     5.000         9.637         -4.637     system       system_clkgroup
==============================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
System      System      |  5.000       -4.637  |  No paths    -      |  No paths    -      |  No paths    -    
System      cva6|clk_i  |  5.000       -6.913  |  No paths    -      |  No paths    -      |  No paths    -    
cva6|clk_i  System      |  5.000       -8.104  |  No paths    -      |  No paths    -      |  No paths    -    
cva6|clk_i  cva6|clk_i  |  5.000       -8.938  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: &apos;No paths&apos; indicates there are no paths in the design for that pair of clock edges.
       &apos;Diff grp&apos; indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: cva6|clk_i
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                 Arrival           
Instance                                                          Reference      Type        Pin     Net                   Time        Slack 
                                                                  Clock                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[13]     cva6|clk_i     FD1P3DX     Q       dsp_join_kb_3[12]     1.039       -8.938
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[14]     cva6|clk_i     FD1P3DX     Q       dsp_join_kb_3[13]     1.039       -8.938
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[15]     cva6|clk_i     FD1P3DX     Q       dsp_join_kb_3[14]     1.039       -8.938
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0[12]       cva6|clk_i     FD1P3DX     Q       dsp_join_kb_3[11]     1.027       -8.926
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[23]     cva6|clk_i     FD1P3DX     Q       dsp_join_kb_3[22]     1.027       -8.926
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[24]     cva6|clk_i     FD1P3DX     Q       dsp_join_kb_3[23]     1.027       -8.926
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[25]     cva6|clk_i     FD1P3DX     Q       dsp_join_kb_3[24]     1.027       -8.926
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[22]     cva6|clk_i     FD1P3DX     Q       dsp_join_kb_3[21]     1.015       -8.914
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[16]     cva6|clk_i     FD1P3DX     Q       dsp_join_kb_3[15]     1.039       -8.877
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[17]     cva6|clk_i     FD1P3DX     Q       dsp_join_kb_3[16]     1.027       -8.865
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                           Required           
Instance                                                  Reference      Type        Pin     Net             Time         Slack 
                                                          Clock                                                                 
--------------------------------------------------------------------------------------------------------------------------------
i_frontend.npc_q[4]                                       cva6|clk_i     FD1P3DX     D       npc_d_m[4]      4.946        -8.938
i_frontend.npc_q[5]                                       cva6|clk_i     FD1P3DX     D       npc_d_m[5]      4.946        -8.938
i_frontend.npc_q[6]                                       cva6|clk_i     FD1P3DX     D       npc_d_m[6]      4.946        -8.938
i_frontend.npc_q[9]                                       cva6|clk_i     FD1P3DX     D       npc_d_m[9]      4.946        -8.938
i_frontend.npc_q[10]                                      cva6|clk_i     FD1P3DX     D       npc_d_m[10]     4.946        -8.938
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[30]     cva6|clk_i     FD1P3DX     D       pc_d[30]        4.946        -8.792
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[31]     cva6|clk_i     FD1P3DX     D       pc_d[31]        4.946        -8.792
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[28]     cva6|clk_i     FD1P3DX     D       pc_d[28]        4.946        -8.731
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[29]     cva6|clk_i     FD1P3DX     D       pc_d[29]        4.946        -8.731
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[26]     cva6|clk_i     FD1P3DX     D       pc_d[26]        4.946        -8.670
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      13.884
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.938

    Number of logic level(s):                22
    Starting point:                          gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[13] / Q
    Ending point:                            i_frontend.npc_q[4] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                Pin      Pin               Arrival      No. of    
Name                                                                                              Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[13]                                     FD1P3DX     Q        Out     1.039     1.039 r      -         
dsp_join_kb_3[12]                                                                                 Net         -        -       -         -            8         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0_RNO     LUT4        B        In      0.000     1.039 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0_RNO     LUT4        Z        Out     0.606     1.645 r      -         
un1_lu_vaddr_i_1_0_I_1_0_RNO                                                                      Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       A0       In      0.000     1.645 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       COUT     Out     0.900     2.545 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[1]                                                                  Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       CIN      In      0.000     2.545 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       COUT     Out     0.061     2.606 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[3]                                                                  Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       CIN      In      0.000     2.606 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       S1       Out     0.751     3.357 r      -         
un1_lu_vaddr_i_1                                                                                  Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        D        In      0.000     3.357 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        Z        Out     0.856     4.214 r      -         
a_0_sqmuxa                                                                                        Net         -        -       -         -            27        
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa_1_RNIU1MJA              LUT4        A        In      0.000     4.214 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa_1_RNIU1MJA              LUT4        Z        Out     0.856     5.070 f      -         
N_3_0                                                                                             Net         -        -       -         -            27        
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.content_q\[0\]\.ppn_RNI00IJC1[10]                LUT4        A        In      0.000     5.070 f      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.content_q\[0\]\.ppn_RNI00IJC1[10]                LUT4        Z        Out     0.708     5.778 r      -         
icache_areq_o[87]                                                                                 Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNINRSIH[10]                               LUT4        B        In      0.000     5.778 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNINRSIH[10]                               LUT4        Z        Out     0.738     6.516 r      -         
cl_tag_q_RNINRSIH[10]                                                                             Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0_RNO_0      LUT4        C        In      0.000     6.516 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0_RNO_0      LUT4        Z        Out     0.606     7.122 r      -         
un9_cl_hit_0_I_57_0_RNO_0                                                                         Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0            CCU2C       A1       In      0.000     7.122 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0            CCU2C       COUT     Out     0.900     8.022 r      -         
un9_cl_hit_0_data_tmp[5]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_21_0            CCU2C       CIN      In      0.000     8.022 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_21_0            CCU2C       COUT     Out     0.061     8.083 r      -         
un9_cl_hit_0_data_tmp[7]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_33_0            CCU2C       CIN      In      0.000     8.083 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_33_0            CCU2C       COUT     Out     0.061     8.144 r      -         
un9_cl_hit_0_data_tmp[9]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_9_0             CCU2C       CIN      In      0.000     8.144 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_9_0             CCU2C       S1       Out     0.481     8.625 r      -         
un9_cl_hit                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_sn                     LUT4        C        In      0.000     8.625 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_sn                     LUT4        Z        Out     0.390     9.015 f      -         
mem_data_req_o_1_sqmuxa_0_o2_sn                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_mb_mb                  LUT4        A        In      0.000     9.015 f      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_mb_mb                  LUT4        Z        Out     0.780     9.795 r      -         
N_768                                                                                             Net         -        -       -         -            7         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_o2_mb_mb               LUT4        A        In      0.000     9.795 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_o2_mb_mb               LUT4        Z        Out     0.738     10.533 r     -         
N_770                                                                                             Net         -        -       -         -            4         
i_frontend.npc_d_6_sqmuxa_0_1                                                                     LUT4        A        In      0.000     10.533 r     -         
i_frontend.npc_d_6_sqmuxa_0_1                                                                     LUT4        Z        Out     0.708     11.241 r     -         
npc_d_8_sqmuxa_2                                                                                  Net         -        -       -         -            3         
i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        A        In      0.000     11.241 r     -         
i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        Z        Out     0.866     12.108 r     -         
npc_d_6_sqmuxa_0                                                                                  Net         -        -       -         -            32        
i_frontend.npc_d_0_iv_1[4]                                                                        LUT4        C        In      0.000     12.108 r     -         
i_frontend.npc_d_0_iv_1[4]                                                                        LUT4        Z        Out     0.390     12.498 r     -         
npc_d_0_iv_1[4]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_d_0_iv_3[4]                                                                        LUT4        B        In      0.000     12.498 r     -         
i_frontend.npc_d_0_iv_3[4]                                                                        LUT4        Z        Out     0.390     12.888 r     -         
npc_d_0_iv_3[4]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_d_0_iv_4[4]                                                                        LUT4        B        In      0.000     12.888 r     -         
i_frontend.npc_d_0_iv_4[4]                                                                        LUT4        Z        Out     0.390     13.278 r     -         
npc_d_0_iv_4[4]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_q_RNO[4]                                                                           LUT4        A        In      0.000     13.278 r     -         
i_frontend.npc_q_RNO[4]                                                                           LUT4        Z        Out     0.606     13.884 r     -         
npc_d_m[4]                                                                                        Net         -        -       -         -            1         
i_frontend.npc_q[4]                                                                               FD1P3DX     D        In      0.000     13.884 r     -         
================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      13.884
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.938

    Number of logic level(s):                22
    Starting point:                          gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[14] / Q
    Ending point:                            i_frontend.npc_q[4] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                Pin      Pin               Arrival      No. of    
Name                                                                                              Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[14]                                     FD1P3DX     Q        Out     1.039     1.039 r      -         
dsp_join_kb_3[13]                                                                                 Net         -        -       -         -            8         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_RNO_0     LUT4        A        In      0.000     1.039 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_RNO_0     LUT4        Z        Out     0.606     1.645 r      -         
un1_lu_vaddr_i_1_0_I_1_RNO_0                                                                      Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       A1       In      0.000     1.645 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       COUT     Out     0.900     2.545 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[1]                                                                  Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       CIN      In      0.000     2.545 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       COUT     Out     0.061     2.606 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[3]                                                                  Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       CIN      In      0.000     2.606 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       S1       Out     0.751     3.357 r      -         
un1_lu_vaddr_i_1                                                                                  Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        D        In      0.000     3.357 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        Z        Out     0.856     4.214 r      -         
a_0_sqmuxa                                                                                        Net         -        -       -         -            27        
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa_1_RNIU1MJA              LUT4        A        In      0.000     4.214 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa_1_RNIU1MJA              LUT4        Z        Out     0.856     5.070 f      -         
N_3_0                                                                                             Net         -        -       -         -            27        
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.content_q\[0\]\.ppn_RNI00IJC1[10]                LUT4        A        In      0.000     5.070 f      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.content_q\[0\]\.ppn_RNI00IJC1[10]                LUT4        Z        Out     0.708     5.778 r      -         
icache_areq_o[87]                                                                                 Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNINRSIH[10]                               LUT4        B        In      0.000     5.778 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNINRSIH[10]                               LUT4        Z        Out     0.738     6.516 r      -         
cl_tag_q_RNINRSIH[10]                                                                             Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0_RNO_0      LUT4        C        In      0.000     6.516 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0_RNO_0      LUT4        Z        Out     0.606     7.122 r      -         
un9_cl_hit_0_I_57_0_RNO_0                                                                         Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0            CCU2C       A1       In      0.000     7.122 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0            CCU2C       COUT     Out     0.900     8.022 r      -         
un9_cl_hit_0_data_tmp[5]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_21_0            CCU2C       CIN      In      0.000     8.022 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_21_0            CCU2C       COUT     Out     0.061     8.083 r      -         
un9_cl_hit_0_data_tmp[7]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_33_0            CCU2C       CIN      In      0.000     8.083 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_33_0            CCU2C       COUT     Out     0.061     8.144 r      -         
un9_cl_hit_0_data_tmp[9]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_9_0             CCU2C       CIN      In      0.000     8.144 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_9_0             CCU2C       S1       Out     0.481     8.625 r      -         
un9_cl_hit                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_sn                     LUT4        C        In      0.000     8.625 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_sn                     LUT4        Z        Out     0.390     9.015 f      -         
mem_data_req_o_1_sqmuxa_0_o2_sn                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_mb_mb                  LUT4        A        In      0.000     9.015 f      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_mb_mb                  LUT4        Z        Out     0.780     9.795 r      -         
N_768                                                                                             Net         -        -       -         -            7         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_o2_mb_mb               LUT4        A        In      0.000     9.795 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_o2_mb_mb               LUT4        Z        Out     0.738     10.533 r     -         
N_770                                                                                             Net         -        -       -         -            4         
i_frontend.npc_d_6_sqmuxa_0_1                                                                     LUT4        A        In      0.000     10.533 r     -         
i_frontend.npc_d_6_sqmuxa_0_1                                                                     LUT4        Z        Out     0.708     11.241 r     -         
npc_d_8_sqmuxa_2                                                                                  Net         -        -       -         -            3         
i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        A        In      0.000     11.241 r     -         
i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        Z        Out     0.866     12.108 r     -         
npc_d_6_sqmuxa_0                                                                                  Net         -        -       -         -            32        
i_frontend.npc_d_0_iv_1[4]                                                                        LUT4        C        In      0.000     12.108 r     -         
i_frontend.npc_d_0_iv_1[4]                                                                        LUT4        Z        Out     0.390     12.498 r     -         
npc_d_0_iv_1[4]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_d_0_iv_3[4]                                                                        LUT4        B        In      0.000     12.498 r     -         
i_frontend.npc_d_0_iv_3[4]                                                                        LUT4        Z        Out     0.390     12.888 r     -         
npc_d_0_iv_3[4]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_d_0_iv_4[4]                                                                        LUT4        B        In      0.000     12.888 r     -         
i_frontend.npc_d_0_iv_4[4]                                                                        LUT4        Z        Out     0.390     13.278 r     -         
npc_d_0_iv_4[4]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_q_RNO[4]                                                                           LUT4        A        In      0.000     13.278 r     -         
i_frontend.npc_q_RNO[4]                                                                           LUT4        Z        Out     0.606     13.884 r     -         
npc_d_m[4]                                                                                        Net         -        -       -         -            1         
i_frontend.npc_q[4]                                                                               FD1P3DX     D        In      0.000     13.884 r     -         
================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      13.884
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.938

    Number of logic level(s):                22
    Starting point:                          gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[15] / Q
    Ending point:                            i_frontend.npc_q[4] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                Pin      Pin               Arrival      No. of    
Name                                                                                              Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[15]                                     FD1P3DX     Q        Out     1.039     1.039 r      -         
dsp_join_kb_3[14]                                                                                 Net         -        -       -         -            8         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_RNO_0     LUT4        B        In      0.000     1.039 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_RNO_0     LUT4        Z        Out     0.606     1.645 r      -         
un1_lu_vaddr_i_1_0_I_1_RNO_0                                                                      Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       A1       In      0.000     1.645 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       COUT     Out     0.900     2.545 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[1]                                                                  Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       CIN      In      0.000     2.545 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       COUT     Out     0.061     2.606 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[3]                                                                  Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       CIN      In      0.000     2.606 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       S1       Out     0.751     3.357 r      -         
un1_lu_vaddr_i_1                                                                                  Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        D        In      0.000     3.357 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        Z        Out     0.856     4.214 r      -         
a_0_sqmuxa                                                                                        Net         -        -       -         -            27        
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa_1_RNIU1MJA              LUT4        A        In      0.000     4.214 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa_1_RNIU1MJA              LUT4        Z        Out     0.856     5.070 f      -         
N_3_0                                                                                             Net         -        -       -         -            27        
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.content_q\[0\]\.ppn_RNI00IJC1[10]                LUT4        A        In      0.000     5.070 f      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.content_q\[0\]\.ppn_RNI00IJC1[10]                LUT4        Z        Out     0.708     5.778 r      -         
icache_areq_o[87]                                                                                 Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNINRSIH[10]                               LUT4        B        In      0.000     5.778 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNINRSIH[10]                               LUT4        Z        Out     0.738     6.516 r      -         
cl_tag_q_RNINRSIH[10]                                                                             Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0_RNO_0      LUT4        C        In      0.000     6.516 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0_RNO_0      LUT4        Z        Out     0.606     7.122 r      -         
un9_cl_hit_0_I_57_0_RNO_0                                                                         Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0            CCU2C       A1       In      0.000     7.122 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0            CCU2C       COUT     Out     0.900     8.022 r      -         
un9_cl_hit_0_data_tmp[5]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_21_0            CCU2C       CIN      In      0.000     8.022 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_21_0            CCU2C       COUT     Out     0.061     8.083 r      -         
un9_cl_hit_0_data_tmp[7]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_33_0            CCU2C       CIN      In      0.000     8.083 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_33_0            CCU2C       COUT     Out     0.061     8.144 r      -         
un9_cl_hit_0_data_tmp[9]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_9_0             CCU2C       CIN      In      0.000     8.144 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_9_0             CCU2C       S1       Out     0.481     8.625 r      -         
un9_cl_hit                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_sn                     LUT4        C        In      0.000     8.625 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_sn                     LUT4        Z        Out     0.390     9.015 f      -         
mem_data_req_o_1_sqmuxa_0_o2_sn                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_mb_mb                  LUT4        A        In      0.000     9.015 f      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_mb_mb                  LUT4        Z        Out     0.780     9.795 r      -         
N_768                                                                                             Net         -        -       -         -            7         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_o2_mb_mb               LUT4        A        In      0.000     9.795 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_o2_mb_mb               LUT4        Z        Out     0.738     10.533 r     -         
N_770                                                                                             Net         -        -       -         -            4         
i_frontend.npc_d_6_sqmuxa_0_1                                                                     LUT4        A        In      0.000     10.533 r     -         
i_frontend.npc_d_6_sqmuxa_0_1                                                                     LUT4        Z        Out     0.708     11.241 r     -         
npc_d_8_sqmuxa_2                                                                                  Net         -        -       -         -            3         
i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        A        In      0.000     11.241 r     -         
i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        Z        Out     0.866     12.108 r     -         
npc_d_6_sqmuxa_0                                                                                  Net         -        -       -         -            32        
i_frontend.npc_d_0_iv_1[4]                                                                        LUT4        C        In      0.000     12.108 r     -         
i_frontend.npc_d_0_iv_1[4]                                                                        LUT4        Z        Out     0.390     12.498 r     -         
npc_d_0_iv_1[4]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_d_0_iv_3[4]                                                                        LUT4        B        In      0.000     12.498 r     -         
i_frontend.npc_d_0_iv_3[4]                                                                        LUT4        Z        Out     0.390     12.888 r     -         
npc_d_0_iv_3[4]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_d_0_iv_4[4]                                                                        LUT4        B        In      0.000     12.888 r     -         
i_frontend.npc_d_0_iv_4[4]                                                                        LUT4        Z        Out     0.390     13.278 r     -         
npc_d_0_iv_4[4]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_q_RNO[4]                                                                           LUT4        A        In      0.000     13.278 r     -         
i_frontend.npc_q_RNO[4]                                                                           LUT4        Z        Out     0.606     13.884 r     -         
npc_d_m[4]                                                                                        Net         -        -       -         -            1         
i_frontend.npc_q[4]                                                                               FD1P3DX     D        In      0.000     13.884 r     -         
================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      13.884
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.938

    Number of logic level(s):                22
    Starting point:                          gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[13] / Q
    Ending point:                            i_frontend.npc_q[5] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                Pin      Pin               Arrival      No. of    
Name                                                                                              Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[13]                                     FD1P3DX     Q        Out     1.039     1.039 r      -         
dsp_join_kb_3[12]                                                                                 Net         -        -       -         -            8         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0_RNO     LUT4        B        In      0.000     1.039 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0_RNO     LUT4        Z        Out     0.606     1.645 r      -         
un1_lu_vaddr_i_1_0_I_1_0_RNO                                                                      Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       A0       In      0.000     1.645 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       COUT     Out     0.900     2.545 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[1]                                                                  Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       CIN      In      0.000     2.545 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       COUT     Out     0.061     2.606 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[3]                                                                  Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       CIN      In      0.000     2.606 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       S1       Out     0.751     3.357 r      -         
un1_lu_vaddr_i_1                                                                                  Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        D        In      0.000     3.357 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        Z        Out     0.856     4.214 r      -         
a_0_sqmuxa                                                                                        Net         -        -       -         -            27        
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa_1_RNIU1MJA              LUT4        A        In      0.000     4.214 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa_1_RNIU1MJA              LUT4        Z        Out     0.856     5.070 f      -         
N_3_0                                                                                             Net         -        -       -         -            27        
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.content_q\[0\]\.ppn_RNI00IJC1[10]                LUT4        A        In      0.000     5.070 f      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.content_q\[0\]\.ppn_RNI00IJC1[10]                LUT4        Z        Out     0.708     5.778 r      -         
icache_areq_o[87]                                                                                 Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNINRSIH[10]                               LUT4        B        In      0.000     5.778 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNINRSIH[10]                               LUT4        Z        Out     0.738     6.516 r      -         
cl_tag_q_RNINRSIH[10]                                                                             Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0_RNO_0      LUT4        C        In      0.000     6.516 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0_RNO_0      LUT4        Z        Out     0.606     7.122 r      -         
un9_cl_hit_0_I_57_0_RNO_0                                                                         Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0            CCU2C       A1       In      0.000     7.122 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0            CCU2C       COUT     Out     0.900     8.022 r      -         
un9_cl_hit_0_data_tmp[5]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_21_0            CCU2C       CIN      In      0.000     8.022 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_21_0            CCU2C       COUT     Out     0.061     8.083 r      -         
un9_cl_hit_0_data_tmp[7]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_33_0            CCU2C       CIN      In      0.000     8.083 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_33_0            CCU2C       COUT     Out     0.061     8.144 r      -         
un9_cl_hit_0_data_tmp[9]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_9_0             CCU2C       CIN      In      0.000     8.144 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_9_0             CCU2C       S1       Out     0.481     8.625 r      -         
un9_cl_hit                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_sn                     LUT4        C        In      0.000     8.625 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_sn                     LUT4        Z        Out     0.390     9.015 f      -         
mem_data_req_o_1_sqmuxa_0_o2_sn                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_mb_mb                  LUT4        A        In      0.000     9.015 f      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_mb_mb                  LUT4        Z        Out     0.780     9.795 r      -         
N_768                                                                                             Net         -        -       -         -            7         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_o2_mb_mb               LUT4        A        In      0.000     9.795 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_o2_mb_mb               LUT4        Z        Out     0.738     10.533 r     -         
N_770                                                                                             Net         -        -       -         -            4         
i_frontend.npc_d_6_sqmuxa_0_1                                                                     LUT4        A        In      0.000     10.533 r     -         
i_frontend.npc_d_6_sqmuxa_0_1                                                                     LUT4        Z        Out     0.708     11.241 r     -         
npc_d_8_sqmuxa_2                                                                                  Net         -        -       -         -            3         
i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        A        In      0.000     11.241 r     -         
i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        Z        Out     0.866     12.108 r     -         
npc_d_6_sqmuxa_0                                                                                  Net         -        -       -         -            32        
i_frontend.npc_d_0_iv_1[5]                                                                        LUT4        C        In      0.000     12.108 r     -         
i_frontend.npc_d_0_iv_1[5]                                                                        LUT4        Z        Out     0.390     12.498 r     -         
npc_d_0_iv_1[5]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_d_0_iv_3[5]                                                                        LUT4        B        In      0.000     12.498 r     -         
i_frontend.npc_d_0_iv_3[5]                                                                        LUT4        Z        Out     0.390     12.888 r     -         
npc_d_0_iv_3[5]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_d_0_iv_4[5]                                                                        LUT4        B        In      0.000     12.888 r     -         
i_frontend.npc_d_0_iv_4[5]                                                                        LUT4        Z        Out     0.390     13.278 r     -         
npc_d_0_iv_4[5]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_q_RNO[5]                                                                           LUT4        A        In      0.000     13.278 r     -         
i_frontend.npc_q_RNO[5]                                                                           LUT4        Z        Out     0.606     13.884 r     -         
npc_d_m[5]                                                                                        Net         -        -       -         -            1         
i_frontend.npc_q[5]                                                                               FD1P3DX     D        In      0.000     13.884 r     -         
================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      13.884
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.938

    Number of logic level(s):                22
    Starting point:                          gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[13] / Q
    Ending point:                            i_frontend.npc_q[6] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                Pin      Pin               Arrival      No. of    
Name                                                                                              Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q_0_0[13]                                     FD1P3DX     Q        Out     1.039     1.039 r      -         
dsp_join_kb_3[12]                                                                                 Net         -        -       -         -            8         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0_RNO     LUT4        B        In      0.000     1.039 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0_RNO     LUT4        Z        Out     0.606     1.645 r      -         
un1_lu_vaddr_i_1_0_I_1_0_RNO                                                                      Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       A0       In      0.000     1.645 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_1_0         CCU2C       COUT     Out     0.900     2.545 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[1]                                                                  Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       CIN      In      0.000     2.545 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_21_0        CCU2C       COUT     Out     0.061     2.606 r      -         
un1_lu_vaddr_i_1_0_data_tmp_0[3]                                                                  Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       CIN      In      0.000     2.606 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.translation_l1\.un1_lu_vaddr_i_1_0_I_9_0         CCU2C       S1       Out     0.751     3.357 r      -         
un1_lu_vaddr_i_1                                                                                  Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        D        In      0.000     3.357 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa                         LUT4        Z        Out     0.856     4.214 r      -         
a_0_sqmuxa                                                                                        Net         -        -       -         -            27        
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa_1_RNIU1MJA              LUT4        A        In      0.000     4.214 r      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.lu_content_o\.a_0_sqmuxa_1_RNIU1MJA              LUT4        Z        Out     0.856     5.070 f      -         
N_3_0                                                                                             Net         -        -       -         -            27        
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.content_q\[0\]\.ppn_RNI00IJC1[10]                LUT4        A        In      0.000     5.070 f      -         
ex_stage_i.lsu_i.gen_mmu_sv32\.i_cva6_mmu.i_itlb.content_q\[0\]\.ppn_RNI00IJC1[10]                LUT4        Z        Out     0.708     5.778 r      -         
icache_areq_o[87]                                                                                 Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNINRSIH[10]                               LUT4        B        In      0.000     5.778 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q_RNINRSIH[10]                               LUT4        Z        Out     0.738     6.516 r      -         
cl_tag_q_RNINRSIH[10]                                                                             Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0_RNO_0      LUT4        C        In      0.000     6.516 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0_RNO_0      LUT4        Z        Out     0.606     7.122 r      -         
un9_cl_hit_0_I_57_0_RNO_0                                                                         Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0            CCU2C       A1       In      0.000     7.122 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_57_0            CCU2C       COUT     Out     0.900     8.022 r      -         
un9_cl_hit_0_data_tmp[5]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_21_0            CCU2C       CIN      In      0.000     8.022 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_21_0            CCU2C       COUT     Out     0.061     8.083 r      -         
un9_cl_hit_0_data_tmp[7]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_33_0            CCU2C       CIN      In      0.000     8.083 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_33_0            CCU2C       COUT     Out     0.061     8.144 r      -         
un9_cl_hit_0_data_tmp[9]                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_9_0             CCU2C       CIN      In      0.000     8.144 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.gen_tag_cmpsel\[1\]\.un9_cl_hit_0_I_9_0             CCU2C       S1       Out     0.481     8.625 r      -         
un9_cl_hit                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_sn                     LUT4        C        In      0.000     8.625 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_sn                     LUT4        Z        Out     0.390     9.015 f      -         
mem_data_req_o_1_sqmuxa_0_o2_sn                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_mb_mb                  LUT4        A        In      0.000     9.015 f      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.mem_data_req_o_1_sqmuxa_0_o2_mb_mb                  LUT4        Z        Out     0.780     9.795 r      -         
N_768                                                                                             Net         -        -       -         -            7         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_o2_mb_mb               LUT4        A        In      0.000     9.795 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_o2_mb_mb               LUT4        Z        Out     0.738     10.533 r     -         
N_770                                                                                             Net         -        -       -         -            4         
i_frontend.npc_d_6_sqmuxa_0_1                                                                     LUT4        A        In      0.000     10.533 r     -         
i_frontend.npc_d_6_sqmuxa_0_1                                                                     LUT4        Z        Out     0.708     11.241 r     -         
npc_d_8_sqmuxa_2                                                                                  Net         -        -       -         -            3         
i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        A        In      0.000     11.241 r     -         
i_frontend.npc_d_6_sqmuxa_0                                                                       LUT4        Z        Out     0.866     12.108 r     -         
npc_d_6_sqmuxa_0                                                                                  Net         -        -       -         -            32        
i_frontend.npc_d_0_iv_1[6]                                                                        LUT4        C        In      0.000     12.108 r     -         
i_frontend.npc_d_0_iv_1[6]                                                                        LUT4        Z        Out     0.390     12.498 r     -         
npc_d_0_iv_1[6]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_d_0_iv_3[6]                                                                        LUT4        B        In      0.000     12.498 r     -         
i_frontend.npc_d_0_iv_3[6]                                                                        LUT4        Z        Out     0.390     12.888 r     -         
npc_d_0_iv_3[6]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_d_0_iv_4[6]                                                                        LUT4        B        In      0.000     12.888 r     -         
i_frontend.npc_d_0_iv_4[6]                                                                        LUT4        Z        Out     0.390     13.278 r     -         
npc_d_0_iv_4[6]                                                                                   Net         -        -       -         -            1         
i_frontend.npc_q_RNO[6]                                                                           LUT4        A        In      0.000     13.278 r     -         
i_frontend.npc_q_RNO[6]                                                                           LUT4        Z        Out     0.606     13.884 r     -         
npc_d_m[6]                                                                                        Net         -        -       -         -            1         
i_frontend.npc_q[6]                                                                               FD1P3DX     D        In      0.000     13.884 r     -         
================================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                  Arrival           
Instance                                                       Reference     Type        Pin     Net                     Time        Slack 
                                                               Clock                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.privilege_check\.scounteren_q_pmux_7_RNO         System        WIDEFN9     Z       N_1410                  0.000       -6.913
csr_regfile_i.privilege_check\.scounteren_q_pmux_7_RNO_0       System        WIDEFN9     Z       N_1413                  0.000       -6.913
csr_regfile_i.privilege_check\.scounteren_q_pmux_14_RNO        System        WIDEFN9     Z       N_1417                  0.000       -6.913
csr_regfile_i.privilege_check\.scounteren_q_pmux_14_RNO_0      System        WIDEFN9     Z       N_1420                  0.000       -6.913
csr_regfile_i.privilege_check\.scounteren_q_pmux_22_RNO        System        WIDEFN9     Z       N_1425                  0.000       -6.523
csr_regfile_i.privilege_check\.scounteren_q_pmux_22_RNO_0      System        WIDEFN9     Z       N_1428                  0.000       -6.523
csr_regfile_i.privilege_check\.scounteren_q_pmux_29_RNO        System        WIDEFN9     Z       N_1432                  0.000       -6.523
csr_regfile_i.privilege_check\.scounteren_q_pmux_29_RNO_0      System        WIDEFN9     Z       N_1435                  0.000       -6.523
issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.op_RNIGN4RF[1]     System        WIDEFN9     Z       commit_instr_o[290]     0.000       -6.439
issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.op_RNIORQ8C[2]     System        WIDEFN9     Z       commit_instr_o[291]     0.000       -6.439
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                       Required           
Instance                                                  Reference     Type        Pin     Net          Time         Slack 
                                                          Clock                                                             
----------------------------------------------------------------------------------------------------------------------------
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[30]     System        FD1P3DX     D       pc_d[30]     4.946        -6.913
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[31]     System        FD1P3DX     D       pc_d[31]     4.946        -6.913
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[28]     System        FD1P3DX     D       pc_d[28]     4.946        -6.852
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[29]     System        FD1P3DX     D       pc_d[29]     4.946        -6.852
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[26]     System        FD1P3DX     D       pc_d[26]     4.946        -6.791
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[27]     System        FD1P3DX     D       pc_d[27]     4.946        -6.791
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[24]     System        FD1P3DX     D       pc_d[24]     4.946        -6.730
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[25]     System        FD1P3DX     D       pc_d[25]     4.946        -6.730
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[22]     System        FD1P3DX     D       pc_d[22]     4.946        -6.669
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[23]     System        FD1P3DX     D       pc_d[23]     4.946        -6.669
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      11.859
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.913

    Number of logic level(s):                36
    Starting point:                          csr_regfile_i.privilege_check\.scounteren_q_pmux_7_RNO / Z
    Ending point:                            i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[31] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                  Pin      Pin               Arrival      No. of    
Name                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.privilege_check\.scounteren_q_pmux_7_RNO              WIDEFN9     Z        Out     0.000     0.000 r      -         
N_1410                                                              Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_7                  LUT4        A        In      0.000     0.000 r      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_7                  LUT4        Z        Out     0.390     0.390 r      -         
N_1414                                                              Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31_1               LUT4        A        In      0.000     0.390 r      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31_1               LUT4        Z        Out     0.390     0.780 f      -         
privilege_check\.scounteren_q_pmux_31_1                             Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31                 LUT4        D        In      0.000     0.780 f      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31                 LUT4        Z        Out     0.390     1.170 r      -         
privilege_check\.scounteren_q_pmux                                  Net         -        -       -         -            1         
csr_regfile_i.privilege_violation_iv_tz_1_0                         LUT4        D        In      0.000     1.170 r      -         
csr_regfile_i.privilege_violation_iv_tz_1_0                         LUT4        Z        Out     0.390     1.560 r      -         
privilege_violation_iv_tz_1_0                                       Net         -        -       -         -            1         
csr_regfile_i.privilege_violation_iv_tz                             LUT4        D        In      0.000     1.560 r      -         
csr_regfile_i.privilege_violation_iv_tz                             LUT4        Z        Out     0.762     2.322 f      -         
privilege_violation_tz                                              Net         -        -       -         -            5         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i_N_4L5        LUT4        D        In      0.000     2.322 f      -         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i_N_4L5        LUT4        Z        Out     0.390     2.712 r      -         
csr_exception_o\.cause_1_m26_0_N_5_mux_i_N_4L5                      Net         -        -       -         -            1         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i              LUT4        C        In      0.000     2.712 r      -         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i              LUT4        Z        Out     0.180     2.892 f      -         
csr_exception_o[0]                                                  Net         -        -       -         -            44        
commit_stage_i.N_320_i                                              LUT4        A        In      0.000     2.892 f      -         
commit_stage_i.N_320_i                                              LUT4        Z        Out     0.180     3.072 f      -         
N_320_i                                                             Net         -        -       -         -            19        
csr_regfile_i.csr_update\.un1_ex_i_2_29_RNIGTSGU3                   LUT4        B        In      0.000     3.072 f      -         
csr_regfile_i.csr_update\.un1_ex_i_2_29_RNIGTSGU3                   LUT4        Z        Out     0.390     3.462 r      -         
g0_i_1                                                              Net         -        -       -         -            1         
csr_regfile_i.commit_ack_i_RNIA3TKB4[0]                             LUT4        D        In      0.000     3.462 r      -         
csr_regfile_i.commit_ack_i_RNIA3TKB4[0]                             LUT4        Z        Out     0.738     4.200 f      -         
dcsr_d\.prv_2_sqmuxa_0                                              Net         -        -       -         -            4         
csr_regfile_i.ex_i_RNI499N3I[0]                                     LUT4        A        In      0.000     4.200 f      -         
csr_regfile_i.ex_i_RNI499N3I[0]                                     LUT4        Z        Out     0.180     4.380 r      -         
set_debug_pc_o                                                      Net         -        -       -         -            37        
controller_i.flush_ex_o_0_o3_0_o2                                   LUT4        D        In      0.000     4.380 r      -         
controller_i.flush_ex_o_0_o3_0_o2                                   LUT4        Z        Out     0.949     5.329 r      -         
flush_ctrl_ex                                                       Net         -        -       -         -            97        
ex_stage_i.alu_i.flu_trans_id_o_0[1]                                LUT4        B        In      0.000     5.329 r      -         
ex_stage_i.alu_i.flu_trans_id_o_0[1]                                LUT4        Z        Out     0.180     5.509 r      -         
flu_trans_id_o[1]                                                   Net         -        -       -         -            19        
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd_RNIP7CCD[1]          LUT4        C        In      0.000     5.509 r      -         
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd_RNIP7CCD[1]          LUT4        Z        Out     0.390     5.899 r      -         
un70_rs1_fwd_req_3_1[1]                                             Net         -        -       -         -            1         
issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd_RNIU9JNT[1]          LUT4        B        In      0.000     5.899 r      -         
issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd_RNIU9JNT[1]          LUT4        Z        Out     0.738     6.637 f      -         
un70_rs1_fwd_req[1]                                                 Net         -        -       -         -            4         
issue_stage_i.i_scoreboard.rs1_fwd_req_2[3]                         LUT4        C        In      0.000     6.637 f      -         
issue_stage_i.i_scoreboard.rs1_fwd_req_2[3]                         LUT4        Z        Out     0.738     7.375 r      -         
rs1_fwd_req_2[3]                                                    Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0              LUT4        C        In      0.000     7.375 r      -         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0              LUT4        Z        Out     0.738     8.113 r      -         
issue_ack_o16_s                                                     Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0_RNINFDU9     LUT4        D        In      0.000     8.113 r      -         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0_RNINFDU9     LUT4        Z        Out     0.180     8.293 r      -         
decoded_instr_ack_o                                                 Net         -        -       -         -            8         
id_stage_i.fetch_entry_ready_o_i_0                                  LUT4        D        In      0.000     8.293 r      -         
id_stage_i.fetch_entry_ready_o_i_0                                  LUT4        Z        Out     0.180     8.473 f      -         
N_8                                                                 Net         -        -       -         -            34        
i_frontend.i_instr_queue.pc_d_0_cry_0_0_RNO                         LUT4        A        In      0.000     8.473 f      -         
i_frontend.i_instr_queue.pc_d_0_cry_0_0_RNO                         LUT4        Z        Out     0.606     9.079 r      -         
pc_d_0_axb_0                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_0_0                             CCU2C       A0       In      0.000     9.079 r      -         
i_frontend.i_instr_queue.pc_d_0_cry_0_0                             CCU2C       COUT     Out     0.900     9.979 r      -         
pc_d_0_cry_1                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_2_0                             CCU2C       CIN      In      0.000     9.979 r      -         
i_frontend.i_instr_queue.pc_d_0_cry_2_0                             CCU2C       COUT     Out     0.061     10.040 r     -         
pc_d_0_cry_3                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_4_0                             CCU2C       CIN      In      0.000     10.040 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_4_0                             CCU2C       COUT     Out     0.061     10.101 r     -         
pc_d_0_cry_5                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_6_0                             CCU2C       CIN      In      0.000     10.101 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_6_0                             CCU2C       COUT     Out     0.061     10.162 r     -         
pc_d_0_cry_7                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_8_0                             CCU2C       CIN      In      0.000     10.162 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_8_0                             CCU2C       COUT     Out     0.061     10.223 r     -         
pc_d_0_cry_9                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_10_0                            CCU2C       CIN      In      0.000     10.223 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_10_0                            CCU2C       COUT     Out     0.061     10.284 r     -         
pc_d_0_cry_11                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_12_0                            CCU2C       CIN      In      0.000     10.284 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_12_0                            CCU2C       COUT     Out     0.061     10.345 r     -         
pc_d_0_cry_13                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_14_0                            CCU2C       CIN      In      0.000     10.345 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_14_0                            CCU2C       COUT     Out     0.061     10.406 r     -         
pc_d_0_cry_15                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_16_0                            CCU2C       CIN      In      0.000     10.406 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_16_0                            CCU2C       COUT     Out     0.061     10.467 r     -         
pc_d_0_cry_17                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_18_0                            CCU2C       CIN      In      0.000     10.467 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_18_0                            CCU2C       COUT     Out     0.061     10.528 r     -         
pc_d_0_cry_19                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_20_0                            CCU2C       CIN      In      0.000     10.528 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_20_0                            CCU2C       COUT     Out     0.061     10.589 r     -         
pc_d_0_cry_21                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_22_0                            CCU2C       CIN      In      0.000     10.589 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_22_0                            CCU2C       COUT     Out     0.061     10.650 r     -         
pc_d_0_cry_23                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_24_0                            CCU2C       CIN      In      0.000     10.650 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_24_0                            CCU2C       COUT     Out     0.061     10.711 r     -         
pc_d_0_cry_25                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_26_0                            CCU2C       CIN      In      0.000     10.711 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_26_0                            CCU2C       COUT     Out     0.061     10.772 r     -         
pc_d_0_cry_27                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_28_0                            CCU2C       CIN      In      0.000     10.772 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_28_0                            CCU2C       S1       Out     0.481     11.253 r     -         
pc_d_0[31]                                                          Net         -        -       -         -            1         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q_RNO[31]           LUT4        C        In      0.000     11.253 r     -         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q_RNO[31]           LUT4        Z        Out     0.606     11.859 r     -         
pc_d[31]                                                            Net         -        -       -         -            1         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[31]               FD1P3DX     D        In      0.000     11.859 r     -         
==================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      11.859
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.913

    Number of logic level(s):                36
    Starting point:                          csr_regfile_i.privilege_check\.scounteren_q_pmux_7_RNO_0 / Z
    Ending point:                            i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[31] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                  Pin      Pin               Arrival      No. of    
Name                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.privilege_check\.scounteren_q_pmux_7_RNO_0            WIDEFN9     Z        Out     0.000     0.000 r      -         
N_1413                                                              Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_7                  LUT4        B        In      0.000     0.000 r      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_7                  LUT4        Z        Out     0.390     0.390 r      -         
N_1414                                                              Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31_1               LUT4        A        In      0.000     0.390 r      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31_1               LUT4        Z        Out     0.390     0.780 f      -         
privilege_check\.scounteren_q_pmux_31_1                             Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31                 LUT4        D        In      0.000     0.780 f      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31                 LUT4        Z        Out     0.390     1.170 r      -         
privilege_check\.scounteren_q_pmux                                  Net         -        -       -         -            1         
csr_regfile_i.privilege_violation_iv_tz_1_0                         LUT4        D        In      0.000     1.170 r      -         
csr_regfile_i.privilege_violation_iv_tz_1_0                         LUT4        Z        Out     0.390     1.560 r      -         
privilege_violation_iv_tz_1_0                                       Net         -        -       -         -            1         
csr_regfile_i.privilege_violation_iv_tz                             LUT4        D        In      0.000     1.560 r      -         
csr_regfile_i.privilege_violation_iv_tz                             LUT4        Z        Out     0.762     2.322 f      -         
privilege_violation_tz                                              Net         -        -       -         -            5         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i_N_4L5        LUT4        D        In      0.000     2.322 f      -         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i_N_4L5        LUT4        Z        Out     0.390     2.712 r      -         
csr_exception_o\.cause_1_m26_0_N_5_mux_i_N_4L5                      Net         -        -       -         -            1         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i              LUT4        C        In      0.000     2.712 r      -         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i              LUT4        Z        Out     0.180     2.892 f      -         
csr_exception_o[0]                                                  Net         -        -       -         -            44        
commit_stage_i.N_320_i                                              LUT4        A        In      0.000     2.892 f      -         
commit_stage_i.N_320_i                                              LUT4        Z        Out     0.180     3.072 f      -         
N_320_i                                                             Net         -        -       -         -            19        
csr_regfile_i.csr_update\.un1_ex_i_2_29_RNIGTSGU3                   LUT4        B        In      0.000     3.072 f      -         
csr_regfile_i.csr_update\.un1_ex_i_2_29_RNIGTSGU3                   LUT4        Z        Out     0.390     3.462 r      -         
g0_i_1                                                              Net         -        -       -         -            1         
csr_regfile_i.commit_ack_i_RNIA3TKB4[0]                             LUT4        D        In      0.000     3.462 r      -         
csr_regfile_i.commit_ack_i_RNIA3TKB4[0]                             LUT4        Z        Out     0.738     4.200 f      -         
dcsr_d\.prv_2_sqmuxa_0                                              Net         -        -       -         -            4         
csr_regfile_i.ex_i_RNI499N3I[0]                                     LUT4        A        In      0.000     4.200 f      -         
csr_regfile_i.ex_i_RNI499N3I[0]                                     LUT4        Z        Out     0.180     4.380 r      -         
set_debug_pc_o                                                      Net         -        -       -         -            37        
controller_i.flush_ex_o_0_o3_0_o2                                   LUT4        D        In      0.000     4.380 r      -         
controller_i.flush_ex_o_0_o3_0_o2                                   LUT4        Z        Out     0.949     5.329 r      -         
flush_ctrl_ex                                                       Net         -        -       -         -            97        
ex_stage_i.alu_i.flu_trans_id_o_0[1]                                LUT4        B        In      0.000     5.329 r      -         
ex_stage_i.alu_i.flu_trans_id_o_0[1]                                LUT4        Z        Out     0.180     5.509 r      -         
flu_trans_id_o[1]                                                   Net         -        -       -         -            19        
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd_RNIP7CCD[1]          LUT4        C        In      0.000     5.509 r      -         
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd_RNIP7CCD[1]          LUT4        Z        Out     0.390     5.899 r      -         
un70_rs1_fwd_req_3_1[1]                                             Net         -        -       -         -            1         
issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd_RNIU9JNT[1]          LUT4        B        In      0.000     5.899 r      -         
issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd_RNIU9JNT[1]          LUT4        Z        Out     0.738     6.637 f      -         
un70_rs1_fwd_req[1]                                                 Net         -        -       -         -            4         
issue_stage_i.i_scoreboard.rs1_fwd_req_2[3]                         LUT4        C        In      0.000     6.637 f      -         
issue_stage_i.i_scoreboard.rs1_fwd_req_2[3]                         LUT4        Z        Out     0.738     7.375 r      -         
rs1_fwd_req_2[3]                                                    Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0              LUT4        C        In      0.000     7.375 r      -         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0              LUT4        Z        Out     0.738     8.113 r      -         
issue_ack_o16_s                                                     Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0_RNINFDU9     LUT4        D        In      0.000     8.113 r      -         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0_RNINFDU9     LUT4        Z        Out     0.180     8.293 r      -         
decoded_instr_ack_o                                                 Net         -        -       -         -            8         
id_stage_i.fetch_entry_ready_o_i_0                                  LUT4        D        In      0.000     8.293 r      -         
id_stage_i.fetch_entry_ready_o_i_0                                  LUT4        Z        Out     0.180     8.473 f      -         
N_8                                                                 Net         -        -       -         -            34        
i_frontend.i_instr_queue.pc_d_0_cry_0_0_RNO                         LUT4        A        In      0.000     8.473 f      -         
i_frontend.i_instr_queue.pc_d_0_cry_0_0_RNO                         LUT4        Z        Out     0.606     9.079 r      -         
pc_d_0_axb_0                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_0_0                             CCU2C       A0       In      0.000     9.079 r      -         
i_frontend.i_instr_queue.pc_d_0_cry_0_0                             CCU2C       COUT     Out     0.900     9.979 r      -         
pc_d_0_cry_1                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_2_0                             CCU2C       CIN      In      0.000     9.979 r      -         
i_frontend.i_instr_queue.pc_d_0_cry_2_0                             CCU2C       COUT     Out     0.061     10.040 r     -         
pc_d_0_cry_3                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_4_0                             CCU2C       CIN      In      0.000     10.040 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_4_0                             CCU2C       COUT     Out     0.061     10.101 r     -         
pc_d_0_cry_5                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_6_0                             CCU2C       CIN      In      0.000     10.101 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_6_0                             CCU2C       COUT     Out     0.061     10.162 r     -         
pc_d_0_cry_7                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_8_0                             CCU2C       CIN      In      0.000     10.162 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_8_0                             CCU2C       COUT     Out     0.061     10.223 r     -         
pc_d_0_cry_9                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_10_0                            CCU2C       CIN      In      0.000     10.223 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_10_0                            CCU2C       COUT     Out     0.061     10.284 r     -         
pc_d_0_cry_11                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_12_0                            CCU2C       CIN      In      0.000     10.284 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_12_0                            CCU2C       COUT     Out     0.061     10.345 r     -         
pc_d_0_cry_13                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_14_0                            CCU2C       CIN      In      0.000     10.345 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_14_0                            CCU2C       COUT     Out     0.061     10.406 r     -         
pc_d_0_cry_15                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_16_0                            CCU2C       CIN      In      0.000     10.406 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_16_0                            CCU2C       COUT     Out     0.061     10.467 r     -         
pc_d_0_cry_17                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_18_0                            CCU2C       CIN      In      0.000     10.467 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_18_0                            CCU2C       COUT     Out     0.061     10.528 r     -         
pc_d_0_cry_19                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_20_0                            CCU2C       CIN      In      0.000     10.528 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_20_0                            CCU2C       COUT     Out     0.061     10.589 r     -         
pc_d_0_cry_21                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_22_0                            CCU2C       CIN      In      0.000     10.589 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_22_0                            CCU2C       COUT     Out     0.061     10.650 r     -         
pc_d_0_cry_23                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_24_0                            CCU2C       CIN      In      0.000     10.650 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_24_0                            CCU2C       COUT     Out     0.061     10.711 r     -         
pc_d_0_cry_25                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_26_0                            CCU2C       CIN      In      0.000     10.711 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_26_0                            CCU2C       COUT     Out     0.061     10.772 r     -         
pc_d_0_cry_27                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_28_0                            CCU2C       CIN      In      0.000     10.772 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_28_0                            CCU2C       S1       Out     0.481     11.253 r     -         
pc_d_0[31]                                                          Net         -        -       -         -            1         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q_RNO[31]           LUT4        C        In      0.000     11.253 r     -         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q_RNO[31]           LUT4        Z        Out     0.606     11.859 r     -         
pc_d[31]                                                            Net         -        -       -         -            1         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[31]               FD1P3DX     D        In      0.000     11.859 r     -         
==================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      11.859
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.913

    Number of logic level(s):                36
    Starting point:                          csr_regfile_i.privilege_check\.scounteren_q_pmux_14_RNO / Z
    Ending point:                            i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[31] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                  Pin      Pin               Arrival      No. of    
Name                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.privilege_check\.scounteren_q_pmux_14_RNO             WIDEFN9     Z        Out     0.000     0.000 r      -         
N_1417                                                              Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_14                 LUT4        A        In      0.000     0.000 r      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_14                 LUT4        Z        Out     0.390     0.390 r      -         
N_1421                                                              Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31_1               LUT4        B        In      0.000     0.390 r      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31_1               LUT4        Z        Out     0.390     0.780 f      -         
privilege_check\.scounteren_q_pmux_31_1                             Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31                 LUT4        D        In      0.000     0.780 f      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31                 LUT4        Z        Out     0.390     1.170 r      -         
privilege_check\.scounteren_q_pmux                                  Net         -        -       -         -            1         
csr_regfile_i.privilege_violation_iv_tz_1_0                         LUT4        D        In      0.000     1.170 r      -         
csr_regfile_i.privilege_violation_iv_tz_1_0                         LUT4        Z        Out     0.390     1.560 r      -         
privilege_violation_iv_tz_1_0                                       Net         -        -       -         -            1         
csr_regfile_i.privilege_violation_iv_tz                             LUT4        D        In      0.000     1.560 r      -         
csr_regfile_i.privilege_violation_iv_tz                             LUT4        Z        Out     0.762     2.322 f      -         
privilege_violation_tz                                              Net         -        -       -         -            5         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i_N_4L5        LUT4        D        In      0.000     2.322 f      -         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i_N_4L5        LUT4        Z        Out     0.390     2.712 r      -         
csr_exception_o\.cause_1_m26_0_N_5_mux_i_N_4L5                      Net         -        -       -         -            1         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i              LUT4        C        In      0.000     2.712 r      -         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i              LUT4        Z        Out     0.180     2.892 f      -         
csr_exception_o[0]                                                  Net         -        -       -         -            44        
commit_stage_i.N_320_i                                              LUT4        A        In      0.000     2.892 f      -         
commit_stage_i.N_320_i                                              LUT4        Z        Out     0.180     3.072 f      -         
N_320_i                                                             Net         -        -       -         -            19        
csr_regfile_i.csr_update\.un1_ex_i_2_29_RNIGTSGU3                   LUT4        B        In      0.000     3.072 f      -         
csr_regfile_i.csr_update\.un1_ex_i_2_29_RNIGTSGU3                   LUT4        Z        Out     0.390     3.462 r      -         
g0_i_1                                                              Net         -        -       -         -            1         
csr_regfile_i.commit_ack_i_RNIA3TKB4[0]                             LUT4        D        In      0.000     3.462 r      -         
csr_regfile_i.commit_ack_i_RNIA3TKB4[0]                             LUT4        Z        Out     0.738     4.200 f      -         
dcsr_d\.prv_2_sqmuxa_0                                              Net         -        -       -         -            4         
csr_regfile_i.ex_i_RNI499N3I[0]                                     LUT4        A        In      0.000     4.200 f      -         
csr_regfile_i.ex_i_RNI499N3I[0]                                     LUT4        Z        Out     0.180     4.380 r      -         
set_debug_pc_o                                                      Net         -        -       -         -            37        
controller_i.flush_ex_o_0_o3_0_o2                                   LUT4        D        In      0.000     4.380 r      -         
controller_i.flush_ex_o_0_o3_0_o2                                   LUT4        Z        Out     0.949     5.329 r      -         
flush_ctrl_ex                                                       Net         -        -       -         -            97        
ex_stage_i.alu_i.flu_trans_id_o_0[1]                                LUT4        B        In      0.000     5.329 r      -         
ex_stage_i.alu_i.flu_trans_id_o_0[1]                                LUT4        Z        Out     0.180     5.509 r      -         
flu_trans_id_o[1]                                                   Net         -        -       -         -            19        
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd_RNIP7CCD[1]          LUT4        C        In      0.000     5.509 r      -         
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd_RNIP7CCD[1]          LUT4        Z        Out     0.390     5.899 r      -         
un70_rs1_fwd_req_3_1[1]                                             Net         -        -       -         -            1         
issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd_RNIU9JNT[1]          LUT4        B        In      0.000     5.899 r      -         
issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd_RNIU9JNT[1]          LUT4        Z        Out     0.738     6.637 f      -         
un70_rs1_fwd_req[1]                                                 Net         -        -       -         -            4         
issue_stage_i.i_scoreboard.rs1_fwd_req_2[3]                         LUT4        C        In      0.000     6.637 f      -         
issue_stage_i.i_scoreboard.rs1_fwd_req_2[3]                         LUT4        Z        Out     0.738     7.375 r      -         
rs1_fwd_req_2[3]                                                    Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0              LUT4        C        In      0.000     7.375 r      -         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0              LUT4        Z        Out     0.738     8.113 r      -         
issue_ack_o16_s                                                     Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0_RNINFDU9     LUT4        D        In      0.000     8.113 r      -         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0_RNINFDU9     LUT4        Z        Out     0.180     8.293 r      -         
decoded_instr_ack_o                                                 Net         -        -       -         -            8         
id_stage_i.fetch_entry_ready_o_i_0                                  LUT4        D        In      0.000     8.293 r      -         
id_stage_i.fetch_entry_ready_o_i_0                                  LUT4        Z        Out     0.180     8.473 f      -         
N_8                                                                 Net         -        -       -         -            34        
i_frontend.i_instr_queue.pc_d_0_cry_0_0_RNO                         LUT4        A        In      0.000     8.473 f      -         
i_frontend.i_instr_queue.pc_d_0_cry_0_0_RNO                         LUT4        Z        Out     0.606     9.079 r      -         
pc_d_0_axb_0                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_0_0                             CCU2C       A0       In      0.000     9.079 r      -         
i_frontend.i_instr_queue.pc_d_0_cry_0_0                             CCU2C       COUT     Out     0.900     9.979 r      -         
pc_d_0_cry_1                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_2_0                             CCU2C       CIN      In      0.000     9.979 r      -         
i_frontend.i_instr_queue.pc_d_0_cry_2_0                             CCU2C       COUT     Out     0.061     10.040 r     -         
pc_d_0_cry_3                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_4_0                             CCU2C       CIN      In      0.000     10.040 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_4_0                             CCU2C       COUT     Out     0.061     10.101 r     -         
pc_d_0_cry_5                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_6_0                             CCU2C       CIN      In      0.000     10.101 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_6_0                             CCU2C       COUT     Out     0.061     10.162 r     -         
pc_d_0_cry_7                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_8_0                             CCU2C       CIN      In      0.000     10.162 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_8_0                             CCU2C       COUT     Out     0.061     10.223 r     -         
pc_d_0_cry_9                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_10_0                            CCU2C       CIN      In      0.000     10.223 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_10_0                            CCU2C       COUT     Out     0.061     10.284 r     -         
pc_d_0_cry_11                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_12_0                            CCU2C       CIN      In      0.000     10.284 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_12_0                            CCU2C       COUT     Out     0.061     10.345 r     -         
pc_d_0_cry_13                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_14_0                            CCU2C       CIN      In      0.000     10.345 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_14_0                            CCU2C       COUT     Out     0.061     10.406 r     -         
pc_d_0_cry_15                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_16_0                            CCU2C       CIN      In      0.000     10.406 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_16_0                            CCU2C       COUT     Out     0.061     10.467 r     -         
pc_d_0_cry_17                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_18_0                            CCU2C       CIN      In      0.000     10.467 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_18_0                            CCU2C       COUT     Out     0.061     10.528 r     -         
pc_d_0_cry_19                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_20_0                            CCU2C       CIN      In      0.000     10.528 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_20_0                            CCU2C       COUT     Out     0.061     10.589 r     -         
pc_d_0_cry_21                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_22_0                            CCU2C       CIN      In      0.000     10.589 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_22_0                            CCU2C       COUT     Out     0.061     10.650 r     -         
pc_d_0_cry_23                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_24_0                            CCU2C       CIN      In      0.000     10.650 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_24_0                            CCU2C       COUT     Out     0.061     10.711 r     -         
pc_d_0_cry_25                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_26_0                            CCU2C       CIN      In      0.000     10.711 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_26_0                            CCU2C       COUT     Out     0.061     10.772 r     -         
pc_d_0_cry_27                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_28_0                            CCU2C       CIN      In      0.000     10.772 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_28_0                            CCU2C       S1       Out     0.481     11.253 r     -         
pc_d_0[31]                                                          Net         -        -       -         -            1         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q_RNO[31]           LUT4        C        In      0.000     11.253 r     -         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q_RNO[31]           LUT4        Z        Out     0.606     11.859 r     -         
pc_d[31]                                                            Net         -        -       -         -            1         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[31]               FD1P3DX     D        In      0.000     11.859 r     -         
==================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      11.859
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.913

    Number of logic level(s):                36
    Starting point:                          csr_regfile_i.privilege_check\.scounteren_q_pmux_14_RNO_0 / Z
    Ending point:                            i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[31] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                  Pin      Pin               Arrival      No. of    
Name                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.privilege_check\.scounteren_q_pmux_14_RNO_0           WIDEFN9     Z        Out     0.000     0.000 r      -         
N_1420                                                              Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_14                 LUT4        B        In      0.000     0.000 r      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_14                 LUT4        Z        Out     0.390     0.390 r      -         
N_1421                                                              Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31_1               LUT4        B        In      0.000     0.390 r      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31_1               LUT4        Z        Out     0.390     0.780 f      -         
privilege_check\.scounteren_q_pmux_31_1                             Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31                 LUT4        D        In      0.000     0.780 f      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31                 LUT4        Z        Out     0.390     1.170 r      -         
privilege_check\.scounteren_q_pmux                                  Net         -        -       -         -            1         
csr_regfile_i.privilege_violation_iv_tz_1_0                         LUT4        D        In      0.000     1.170 r      -         
csr_regfile_i.privilege_violation_iv_tz_1_0                         LUT4        Z        Out     0.390     1.560 r      -         
privilege_violation_iv_tz_1_0                                       Net         -        -       -         -            1         
csr_regfile_i.privilege_violation_iv_tz                             LUT4        D        In      0.000     1.560 r      -         
csr_regfile_i.privilege_violation_iv_tz                             LUT4        Z        Out     0.762     2.322 f      -         
privilege_violation_tz                                              Net         -        -       -         -            5         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i_N_4L5        LUT4        D        In      0.000     2.322 f      -         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i_N_4L5        LUT4        Z        Out     0.390     2.712 r      -         
csr_exception_o\.cause_1_m26_0_N_5_mux_i_N_4L5                      Net         -        -       -         -            1         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i              LUT4        C        In      0.000     2.712 r      -         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i              LUT4        Z        Out     0.180     2.892 f      -         
csr_exception_o[0]                                                  Net         -        -       -         -            44        
commit_stage_i.N_320_i                                              LUT4        A        In      0.000     2.892 f      -         
commit_stage_i.N_320_i                                              LUT4        Z        Out     0.180     3.072 f      -         
N_320_i                                                             Net         -        -       -         -            19        
csr_regfile_i.csr_update\.un1_ex_i_2_29_RNIGTSGU3                   LUT4        B        In      0.000     3.072 f      -         
csr_regfile_i.csr_update\.un1_ex_i_2_29_RNIGTSGU3                   LUT4        Z        Out     0.390     3.462 r      -         
g0_i_1                                                              Net         -        -       -         -            1         
csr_regfile_i.commit_ack_i_RNIA3TKB4[0]                             LUT4        D        In      0.000     3.462 r      -         
csr_regfile_i.commit_ack_i_RNIA3TKB4[0]                             LUT4        Z        Out     0.738     4.200 f      -         
dcsr_d\.prv_2_sqmuxa_0                                              Net         -        -       -         -            4         
csr_regfile_i.ex_i_RNI499N3I[0]                                     LUT4        A        In      0.000     4.200 f      -         
csr_regfile_i.ex_i_RNI499N3I[0]                                     LUT4        Z        Out     0.180     4.380 r      -         
set_debug_pc_o                                                      Net         -        -       -         -            37        
controller_i.flush_ex_o_0_o3_0_o2                                   LUT4        D        In      0.000     4.380 r      -         
controller_i.flush_ex_o_0_o3_0_o2                                   LUT4        Z        Out     0.949     5.329 r      -         
flush_ctrl_ex                                                       Net         -        -       -         -            97        
ex_stage_i.alu_i.flu_trans_id_o_0[1]                                LUT4        B        In      0.000     5.329 r      -         
ex_stage_i.alu_i.flu_trans_id_o_0[1]                                LUT4        Z        Out     0.180     5.509 r      -         
flu_trans_id_o[1]                                                   Net         -        -       -         -            19        
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd_RNIP7CCD[1]          LUT4        C        In      0.000     5.509 r      -         
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd_RNIP7CCD[1]          LUT4        Z        Out     0.390     5.899 r      -         
un70_rs1_fwd_req_3_1[1]                                             Net         -        -       -         -            1         
issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd_RNIU9JNT[1]          LUT4        B        In      0.000     5.899 r      -         
issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd_RNIU9JNT[1]          LUT4        Z        Out     0.738     6.637 f      -         
un70_rs1_fwd_req[1]                                                 Net         -        -       -         -            4         
issue_stage_i.i_scoreboard.rs1_fwd_req_2[3]                         LUT4        C        In      0.000     6.637 f      -         
issue_stage_i.i_scoreboard.rs1_fwd_req_2[3]                         LUT4        Z        Out     0.738     7.375 r      -         
rs1_fwd_req_2[3]                                                    Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0              LUT4        C        In      0.000     7.375 r      -         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0              LUT4        Z        Out     0.738     8.113 r      -         
issue_ack_o16_s                                                     Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0_RNINFDU9     LUT4        D        In      0.000     8.113 r      -         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0_RNINFDU9     LUT4        Z        Out     0.180     8.293 r      -         
decoded_instr_ack_o                                                 Net         -        -       -         -            8         
id_stage_i.fetch_entry_ready_o_i_0                                  LUT4        D        In      0.000     8.293 r      -         
id_stage_i.fetch_entry_ready_o_i_0                                  LUT4        Z        Out     0.180     8.473 f      -         
N_8                                                                 Net         -        -       -         -            34        
i_frontend.i_instr_queue.pc_d_0_cry_0_0_RNO                         LUT4        A        In      0.000     8.473 f      -         
i_frontend.i_instr_queue.pc_d_0_cry_0_0_RNO                         LUT4        Z        Out     0.606     9.079 r      -         
pc_d_0_axb_0                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_0_0                             CCU2C       A0       In      0.000     9.079 r      -         
i_frontend.i_instr_queue.pc_d_0_cry_0_0                             CCU2C       COUT     Out     0.900     9.979 r      -         
pc_d_0_cry_1                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_2_0                             CCU2C       CIN      In      0.000     9.979 r      -         
i_frontend.i_instr_queue.pc_d_0_cry_2_0                             CCU2C       COUT     Out     0.061     10.040 r     -         
pc_d_0_cry_3                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_4_0                             CCU2C       CIN      In      0.000     10.040 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_4_0                             CCU2C       COUT     Out     0.061     10.101 r     -         
pc_d_0_cry_5                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_6_0                             CCU2C       CIN      In      0.000     10.101 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_6_0                             CCU2C       COUT     Out     0.061     10.162 r     -         
pc_d_0_cry_7                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_8_0                             CCU2C       CIN      In      0.000     10.162 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_8_0                             CCU2C       COUT     Out     0.061     10.223 r     -         
pc_d_0_cry_9                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_10_0                            CCU2C       CIN      In      0.000     10.223 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_10_0                            CCU2C       COUT     Out     0.061     10.284 r     -         
pc_d_0_cry_11                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_12_0                            CCU2C       CIN      In      0.000     10.284 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_12_0                            CCU2C       COUT     Out     0.061     10.345 r     -         
pc_d_0_cry_13                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_14_0                            CCU2C       CIN      In      0.000     10.345 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_14_0                            CCU2C       COUT     Out     0.061     10.406 r     -         
pc_d_0_cry_15                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_16_0                            CCU2C       CIN      In      0.000     10.406 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_16_0                            CCU2C       COUT     Out     0.061     10.467 r     -         
pc_d_0_cry_17                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_18_0                            CCU2C       CIN      In      0.000     10.467 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_18_0                            CCU2C       COUT     Out     0.061     10.528 r     -         
pc_d_0_cry_19                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_20_0                            CCU2C       CIN      In      0.000     10.528 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_20_0                            CCU2C       COUT     Out     0.061     10.589 r     -         
pc_d_0_cry_21                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_22_0                            CCU2C       CIN      In      0.000     10.589 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_22_0                            CCU2C       COUT     Out     0.061     10.650 r     -         
pc_d_0_cry_23                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_24_0                            CCU2C       CIN      In      0.000     10.650 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_24_0                            CCU2C       COUT     Out     0.061     10.711 r     -         
pc_d_0_cry_25                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_26_0                            CCU2C       CIN      In      0.000     10.711 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_26_0                            CCU2C       COUT     Out     0.061     10.772 r     -         
pc_d_0_cry_27                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_28_0                            CCU2C       CIN      In      0.000     10.772 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_28_0                            CCU2C       S1       Out     0.481     11.253 r     -         
pc_d_0[31]                                                          Net         -        -       -         -            1         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q_RNO[31]           LUT4        C        In      0.000     11.253 r     -         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q_RNO[31]           LUT4        Z        Out     0.606     11.859 r     -         
pc_d[31]                                                            Net         -        -       -         -            1         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[31]               FD1P3DX     D        In      0.000     11.859 r     -         
==================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      11.859
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.913

    Number of logic level(s):                36
    Starting point:                          csr_regfile_i.privilege_check\.scounteren_q_pmux_7_RNO / Z
    Ending point:                            i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[31] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                  Pin      Pin               Arrival      No. of    
Name                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.privilege_check\.scounteren_q_pmux_7_RNO              WIDEFN9     Z        Out     0.000     0.000 r      -         
N_1410                                                              Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_7                  LUT4        A        In      0.000     0.000 r      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_7                  LUT4        Z        Out     0.390     0.390 r      -         
N_1414                                                              Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31_1               LUT4        A        In      0.000     0.390 r      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31_1               LUT4        Z        Out     0.390     0.780 f      -         
privilege_check\.scounteren_q_pmux_31_1                             Net         -        -       -         -            1         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31                 LUT4        D        In      0.000     0.780 f      -         
csr_regfile_i.privilege_check\.scounteren_q_pmux_31                 LUT4        Z        Out     0.390     1.170 r      -         
privilege_check\.scounteren_q_pmux                                  Net         -        -       -         -            1         
csr_regfile_i.privilege_violation_iv_tz_1_0                         LUT4        D        In      0.000     1.170 r      -         
csr_regfile_i.privilege_violation_iv_tz_1_0                         LUT4        Z        Out     0.390     1.560 r      -         
privilege_violation_iv_tz_1_0                                       Net         -        -       -         -            1         
csr_regfile_i.privilege_violation_iv_tz                             LUT4        D        In      0.000     1.560 r      -         
csr_regfile_i.privilege_violation_iv_tz                             LUT4        Z        Out     0.762     2.322 f      -         
privilege_violation_tz                                              Net         -        -       -         -            5         
csr_regfile_i.csr_exception_o\.cause_1_m26_0tt_m1_e                 LUT4        B        In      0.000     2.322 f      -         
csr_regfile_i.csr_exception_o\.cause_1_m26_0tt_m1_e                 LUT4        Z        Out     0.390     2.712 r      -         
csr_exception_o\.cause_1_m26_0tt_N_3_mux                            Net         -        -       -         -            1         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i              LUT4        D        In      0.000     2.712 r      -         
csr_regfile_i.csr_exception_o\.cause_1_m26_0_N_5_mux_i              LUT4        Z        Out     0.180     2.892 f      -         
csr_exception_o[0]                                                  Net         -        -       -         -            44        
commit_stage_i.N_320_i                                              LUT4        A        In      0.000     2.892 f      -         
commit_stage_i.N_320_i                                              LUT4        Z        Out     0.180     3.072 f      -         
N_320_i                                                             Net         -        -       -         -            19        
csr_regfile_i.csr_update\.un1_ex_i_2_29_RNIGTSGU3                   LUT4        B        In      0.000     3.072 f      -         
csr_regfile_i.csr_update\.un1_ex_i_2_29_RNIGTSGU3                   LUT4        Z        Out     0.390     3.462 r      -         
g0_i_1                                                              Net         -        -       -         -            1         
csr_regfile_i.commit_ack_i_RNIA3TKB4[0]                             LUT4        D        In      0.000     3.462 r      -         
csr_regfile_i.commit_ack_i_RNIA3TKB4[0]                             LUT4        Z        Out     0.738     4.200 f      -         
dcsr_d\.prv_2_sqmuxa_0                                              Net         -        -       -         -            4         
csr_regfile_i.ex_i_RNI499N3I[0]                                     LUT4        A        In      0.000     4.200 f      -         
csr_regfile_i.ex_i_RNI499N3I[0]                                     LUT4        Z        Out     0.180     4.380 r      -         
set_debug_pc_o                                                      Net         -        -       -         -            37        
controller_i.flush_ex_o_0_o3_0_o2                                   LUT4        D        In      0.000     4.380 r      -         
controller_i.flush_ex_o_0_o3_0_o2                                   LUT4        Z        Out     0.949     5.329 r      -         
flush_ctrl_ex                                                       Net         -        -       -         -            97        
ex_stage_i.alu_i.flu_trans_id_o_0[1]                                LUT4        B        In      0.000     5.329 r      -         
ex_stage_i.alu_i.flu_trans_id_o_0[1]                                LUT4        Z        Out     0.180     5.509 r      -         
flu_trans_id_o[1]                                                   Net         -        -       -         -            19        
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd_RNIP7CCD[1]          LUT4        C        In      0.000     5.509 r      -         
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd_RNIP7CCD[1]          LUT4        Z        Out     0.390     5.899 r      -         
un70_rs1_fwd_req_3_1[1]                                             Net         -        -       -         -            1         
issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd_RNIU9JNT[1]          LUT4        B        In      0.000     5.899 r      -         
issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd_RNIU9JNT[1]          LUT4        Z        Out     0.738     6.637 f      -         
un70_rs1_fwd_req[1]                                                 Net         -        -       -         -            4         
issue_stage_i.i_scoreboard.rs1_fwd_req_2[3]                         LUT4        C        In      0.000     6.637 f      -         
issue_stage_i.i_scoreboard.rs1_fwd_req_2[3]                         LUT4        Z        Out     0.738     7.375 r      -         
rs1_fwd_req_2[3]                                                    Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0              LUT4        C        In      0.000     7.375 r      -         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0              LUT4        Z        Out     0.738     8.113 r      -         
issue_ack_o16_s                                                     Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0_RNINFDU9     LUT4        D        In      0.000     8.113 r      -         
issue_stage_i.i_issue_read_operands.stall_1_sqmuxa_c_0_RNINFDU9     LUT4        Z        Out     0.180     8.293 r      -         
decoded_instr_ack_o                                                 Net         -        -       -         -            8         
id_stage_i.fetch_entry_ready_o_i_0                                  LUT4        D        In      0.000     8.293 r      -         
id_stage_i.fetch_entry_ready_o_i_0                                  LUT4        Z        Out     0.180     8.473 f      -         
N_8                                                                 Net         -        -       -         -            34        
i_frontend.i_instr_queue.pc_d_0_cry_0_0_RNO                         LUT4        A        In      0.000     8.473 f      -         
i_frontend.i_instr_queue.pc_d_0_cry_0_0_RNO                         LUT4        Z        Out     0.606     9.079 r      -         
pc_d_0_axb_0                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_0_0                             CCU2C       A0       In      0.000     9.079 r      -         
i_frontend.i_instr_queue.pc_d_0_cry_0_0                             CCU2C       COUT     Out     0.900     9.979 r      -         
pc_d_0_cry_1                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_2_0                             CCU2C       CIN      In      0.000     9.979 r      -         
i_frontend.i_instr_queue.pc_d_0_cry_2_0                             CCU2C       COUT     Out     0.061     10.040 r     -         
pc_d_0_cry_3                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_4_0                             CCU2C       CIN      In      0.000     10.040 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_4_0                             CCU2C       COUT     Out     0.061     10.101 r     -         
pc_d_0_cry_5                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_6_0                             CCU2C       CIN      In      0.000     10.101 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_6_0                             CCU2C       COUT     Out     0.061     10.162 r     -         
pc_d_0_cry_7                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_8_0                             CCU2C       CIN      In      0.000     10.162 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_8_0                             CCU2C       COUT     Out     0.061     10.223 r     -         
pc_d_0_cry_9                                                        Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_10_0                            CCU2C       CIN      In      0.000     10.223 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_10_0                            CCU2C       COUT     Out     0.061     10.284 r     -         
pc_d_0_cry_11                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_12_0                            CCU2C       CIN      In      0.000     10.284 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_12_0                            CCU2C       COUT     Out     0.061     10.345 r     -         
pc_d_0_cry_13                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_14_0                            CCU2C       CIN      In      0.000     10.345 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_14_0                            CCU2C       COUT     Out     0.061     10.406 r     -         
pc_d_0_cry_15                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_16_0                            CCU2C       CIN      In      0.000     10.406 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_16_0                            CCU2C       COUT     Out     0.061     10.467 r     -         
pc_d_0_cry_17                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_18_0                            CCU2C       CIN      In      0.000     10.467 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_18_0                            CCU2C       COUT     Out     0.061     10.528 r     -         
pc_d_0_cry_19                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_20_0                            CCU2C       CIN      In      0.000     10.528 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_20_0                            CCU2C       COUT     Out     0.061     10.589 r     -         
pc_d_0_cry_21                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_22_0                            CCU2C       CIN      In      0.000     10.589 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_22_0                            CCU2C       COUT     Out     0.061     10.650 r     -         
pc_d_0_cry_23                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_24_0                            CCU2C       CIN      In      0.000     10.650 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_24_0                            CCU2C       COUT     Out     0.061     10.711 r     -         
pc_d_0_cry_25                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_26_0                            CCU2C       CIN      In      0.000     10.711 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_26_0                            CCU2C       COUT     Out     0.061     10.772 r     -         
pc_d_0_cry_27                                                       Net         -        -       -         -            1         
i_frontend.i_instr_queue.pc_d_0_cry_28_0                            CCU2C       CIN      In      0.000     10.772 r     -         
i_frontend.i_instr_queue.pc_d_0_cry_28_0                            CCU2C       S1       Out     0.481     11.253 r     -         
pc_d_0[31]                                                          Net         -        -       -         -            1         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q_RNO[31]           LUT4        C        In      0.000     11.253 r     -         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q_RNO[31]           LUT4        Z        Out     0.606     11.859 r     -         
pc_d[31]                                                            Net         -        -       -         -            1         
i_frontend.i_instr_queue.gen_pc_q_without_C\.pc_q[31]               FD1P3DX     D        In      0.000     11.859 r     -         
==================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:02m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 315MB peak: 342MB)


Finished timing report (Real Time elapsed 0h:02m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 315MB peak: 342MB)

---------------------------------------
Resource Usage Report
Part: lav_at_e70es1lfg676c-1


Register bits: 5501 of 397440 (1%)
I/O cells:       1176
Block Rams : 43 of 990 (4%)

DSP primitives:       4 of 5400 (0%)

Details:
CCU2C:          592
DPR16X4A:       39
DPR32X2:        57
FD1P3BX:        51
FD1P3DX:        5028
FD1P3IX:        421
GSRA:           1
IB:             148
IFD1P3BX:       1
INV:            25
LUT4:           10620
OB:             1028
PDPSC32K:       42
SP16KA:         1
SPR32X2:        4
VHI:            154
VLO:            154
WIDEFN9:        1728
MULT18X18A:     2
MULTADDSUB18X18A: 2

Resource Usage inside macros:
Registers: 0
LUTs: 0
EBRs: 0
DSPs: 0
Distributed RAMs: 0
Carry Chains: 0
Blackboxes: 0

Mapping Summary:
Total number of registers: 5501 + 0 = 5501 of 397440 (1.38%)
Total number of LUTs: 10620 + 0 = 10620 
Total number of EBRs: 43 + 0 = 43 of 990 (4.34%)
Total number of DSPs: 4 + 0 = 4 of 1800 (0.22%)
Total number of Distributed RAMs: 100 + 0 = 100 
Total number of Carry Chains: 592 + 0 = 592 
Total number of BlackBoxes: 309 + 0 = 309 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:02m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 136MB peak: 342MB)

Process took 0h:02m:11s realtime, 0h:00m:10s cputime
# Fri Sep 20 14:25:14 2024

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

