Analysis & Synthesis report for Mul_CIC
Mon Dec 25 14:14:47 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: Top-level Entity: |Mul_CIC
 17. Parameter Settings for User Entity Instance: Clk_Div:u4|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: Isop:u5
 19. Parameter Settings for User Entity Instance: uart_tx:u8
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: HalfBand:u6|lpm_mult:Mult4
 22. Parameter Settings for Inferred Entity Instance: HalfBand:u6|lpm_mult:Mult0
 23. Parameter Settings for Inferred Entity Instance: HalfBand:u6|lpm_mult:Mult1
 24. Parameter Settings for Inferred Entity Instance: HalfBand:u6|lpm_mult:Mult3
 25. Parameter Settings for Inferred Entity Instance: HalfBand:u6|lpm_mult:Mult2
 26. altpll Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "Clk_Div:u4"
 29. SignalTap II Logic Analyzer Settings
 30. Elapsed Time Per Partition
 31. Connections to In-System Debugging Instance "auto_signaltap_0"
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 25 14:14:47 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; Mul_CIC                                     ;
; Top-level Entity Name              ; Mul_CIC                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,783                                       ;
;     Total combinational functions  ; 2,892                                       ;
;     Dedicated logic registers      ; 3,103                                       ;
; Total registers                    ; 3103                                        ;
; Total pins                         ; 5                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 19,968                                      ;
; Embedded Multiplier 9-bit elements ; 30                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F23I7      ;                    ;
; Top-level entity name                                                      ; Mul_CIC            ; Mul_CIC            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; ../Rtl/uart_tx.v                 ; yes             ; User Verilog HDL File        ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Rtl/uart_tx.v                      ;         ;
; ../Rtl/In_Convert.v              ; yes             ; User Verilog HDL File        ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Rtl/In_Convert.v                   ;         ;
; ../Rtl/HalfBand.v                ; yes             ; User Verilog HDL File        ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Rtl/HalfBand.v                     ;         ;
; ../Rtl/Isop.v                    ; yes             ; User Verilog HDL File        ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Rtl/Isop.v                         ;         ;
; ../Rtl/Mul_CIC.v                 ; yes             ; User Verilog HDL File        ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Rtl/Mul_CIC.v                      ;         ;
; ../Rtl/Decimate.v                ; yes             ; User Verilog HDL File        ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Rtl/Decimate.v                     ;         ;
; ../Rtl/Comb.v                    ; yes             ; User Verilog HDL File        ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Rtl/Comb.v                         ;         ;
; ../Rtl/Integrated.v              ; yes             ; User Verilog HDL File        ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Rtl/Integrated.v                   ;         ;
; Clk_Div.v                        ; yes             ; User Wizard-Generated File   ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/Clk_Div.v              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                            ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                     ;         ;
; db/clk_div_altpll.v              ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/clk_div_altpll.v    ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                     ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                   ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                      ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                                      ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                            ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                         ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                          ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                ;         ;
; sld_gap_detector.vhd             ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                          ;         ;
; db/altsyncram_o124.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/altsyncram_o124.tdf ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                                          ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                                        ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                                           ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                   ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                                        ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                           ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                          ;         ;
; db/mux_ssc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/mux_ssc.tdf         ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                                        ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/declut.inc                                            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                       ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/decode_dvf.tdf      ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                                       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                                          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                       ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                               ;         ;
; db/cntr_8ii.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/cntr_8ii.tdf        ;         ;
; db/cmpr_ugc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/cmpr_ugc.tdf        ;         ;
; db/cntr_i6j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/cntr_i6j.tdf        ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/cntr_egi.tdf        ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/cmpr_qgc.tdf        ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/cntr_23j.tdf        ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/cmpr_ngc.tdf        ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                        ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                           ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                          ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                          ;         ;
; db/mult_r9t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/mult_r9t.tdf        ;         ;
; db/mult_d8t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/mult_d8t.tdf        ;         ;
; db/mult_h8t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/mult_h8t.tdf        ;         ;
; db/mult_0at.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/mult_0at.tdf        ;         ;
; db/mult_s9t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/db/mult_s9t.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 4,783               ;
;                                             ;                     ;
; Total combinational functions               ; 2892                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 524                 ;
;     -- 3 input functions                    ; 1345                ;
;     -- <=2 input functions                  ; 1023                ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 1512                ;
;     -- arithmetic mode                      ; 1380                ;
;                                             ;                     ;
; Total registers                             ; 3103                ;
;     -- Dedicated logic registers            ; 3103                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 5                   ;
; Total memory bits                           ; 19968               ;
; Embedded Multiplier 9-bit elements          ; 30                  ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; Decimate:u2|rdy_tem ;
; Maximum fan-out                             ; 1902                ;
; Total fan-out                               ; 20664               ;
; Average fan-out                             ; 3.33                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Mul_CIC                                                                                                ; 2892 (1)          ; 3103 (0)     ; 19968       ; 30           ; 0       ; 15        ; 5    ; 0            ; |Mul_CIC                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Clk_Div:u4|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|Clk_Div:u4                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|Clk_Div:u4|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; work         ;
;          |Clk_Div_altpll:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|Clk_Div:u4|altpll:altpll_component|Clk_Div_altpll:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;    |Comb:u3|                                                                                            ; 528 (528)         ; 308 (308)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|Comb:u3                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |Decimate:u2|                                                                                        ; 9 (9)             ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|Decimate:u2                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |HalfBand:u6|                                                                                        ; 672 (332)         ; 156 (156)    ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |Mul_CIC|HalfBand:u6                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 64 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Mul_CIC|HalfBand:u6|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                            ; work         ;
;          |mult_d8t:auto_generated|                                                                      ; 64 (64)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Mul_CIC|HalfBand:u6|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                                                                                                                                                    ; work         ;
;       |lpm_mult:Mult1|                                                                                  ; 66 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Mul_CIC|HalfBand:u6|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                            ; work         ;
;          |mult_h8t:auto_generated|                                                                      ; 66 (66)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Mul_CIC|HalfBand:u6|lpm_mult:Mult1|mult_h8t:auto_generated                                                                                                                                                                                                                                                                                    ; work         ;
;       |lpm_mult:Mult2|                                                                                  ; 68 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Mul_CIC|HalfBand:u6|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                            ; work         ;
;          |mult_s9t:auto_generated|                                                                      ; 68 (68)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Mul_CIC|HalfBand:u6|lpm_mult:Mult2|mult_s9t:auto_generated                                                                                                                                                                                                                                                                                    ; work         ;
;       |lpm_mult:Mult3|                                                                                  ; 70 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Mul_CIC|HalfBand:u6|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                            ; work         ;
;          |mult_0at:auto_generated|                                                                      ; 70 (70)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Mul_CIC|HalfBand:u6|lpm_mult:Mult3|mult_0at:auto_generated                                                                                                                                                                                                                                                                                    ; work         ;
;       |lpm_mult:Mult4|                                                                                  ; 72 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Mul_CIC|HalfBand:u6|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                            ; work         ;
;          |mult_r9t:auto_generated|                                                                      ; 72 (72)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Mul_CIC|HalfBand:u6|lpm_mult:Mult4|mult_r9t:auto_generated                                                                                                                                                                                                                                                                                    ; work         ;
;    |In_Convert:u7|                                                                                      ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|In_Convert:u7                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |Integrated:u1|                                                                                      ; 528 (528)         ; 264 (264)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|Integrated:u1                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |Isop:u5|                                                                                            ; 228 (228)         ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|Isop:u5                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 121 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 120 (82)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 804 (1)           ; 2143 (310)   ; 19968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 803 (0)           ; 1833 (0)     ; 19968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 803 (86)          ; 1833 (694)   ; 19968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 19968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_o124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 19968       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 62 (62)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 365 (2)           ; 796 (5)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 310 (0)           ; 775 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 465 (465)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 310 (0)           ; 310 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 53 (53)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 221 (9)           ; 206 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_8ii:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ii:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 156 (156)         ; 156 (156)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mul_CIC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 156          ; 128          ; 156          ; 19968 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 15          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 30          ;
; Signed Embedded Multipliers           ; 5           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 10          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |Mul_CIC|Clk_Div:u4 ; D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/Clk_Div.v ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; uart_tx:u8|work_en                      ; Stuck at GND due to stuck port data_in      ;
; uart_tx:u8|baud_cnt[0..12]              ; Stuck at GND due to stuck port data_in      ;
; uart_tx:u8|bit_flag                     ; Stuck at GND due to stuck port data_in      ;
; uart_tx:u8|tx                           ; Stuck at VCC due to stuck port clock_enable ;
; uart_tx:u8|send_cnt[1..3]               ; Lost fanout                                 ;
; uart_tx:u8|times[0..2]                  ; Lost fanout                                 ;
; uart_tx:u8|send_cnt[0]                  ; Lost fanout                                 ;
; uart_tx:u8|bit_cnt[0..5]                ; Merged with uart_tx:u8|bit_cnt[6]           ;
; uart_tx:u8|bit_cnt[6]                   ; Lost fanout                                 ;
; uart_tx:u8|times[3]                     ; Lost fanout                                 ;
; Isop:u5|delay1[44..46]                  ; Merged with Isop:u5|delay1[43]              ;
; Isop:u5|delay2[44..46]                  ; Merged with Isop:u5|delay2[43]              ;
; HalfBand:u6|Xin_Reg[12][0]              ; Merged with HalfBand:u6|Xin_Reg[10][0]      ;
; HalfBand:u6|Xin_Reg[14][0]              ; Merged with HalfBand:u6|Xin_Reg[10][0]      ;
; HalfBand:u6|Xin_Reg[16][0]              ; Merged with HalfBand:u6|Xin_Reg[10][0]      ;
; HalfBand:u6|Xin_Reg[18][0]              ; Merged with HalfBand:u6|Xin_Reg[10][0]      ;
; HalfBand:u6|Xin_Reg[2][0]               ; Merged with HalfBand:u6|Xin_Reg[10][0]      ;
; HalfBand:u6|Xin_Reg[4][0]               ; Merged with HalfBand:u6|Xin_Reg[10][0]      ;
; HalfBand:u6|Xin_Reg[6][0]               ; Merged with HalfBand:u6|Xin_Reg[10][0]      ;
; HalfBand:u6|Xin_Reg[8][0]               ; Merged with HalfBand:u6|Xin_Reg[10][0]      ;
; HalfBand:u6|Xin_Reg[9][0]               ; Merged with HalfBand:u6|Xin_Reg[10][0]      ;
; HalfBand:u6|Xin_Reg[12][1]              ; Merged with HalfBand:u6|Xin_Reg[10][1]      ;
; HalfBand:u6|Xin_Reg[14][1]              ; Merged with HalfBand:u6|Xin_Reg[10][1]      ;
; HalfBand:u6|Xin_Reg[16][1]              ; Merged with HalfBand:u6|Xin_Reg[10][1]      ;
; HalfBand:u6|Xin_Reg[18][1]              ; Merged with HalfBand:u6|Xin_Reg[10][1]      ;
; HalfBand:u6|Xin_Reg[2][1]               ; Merged with HalfBand:u6|Xin_Reg[10][1]      ;
; HalfBand:u6|Xin_Reg[4][1]               ; Merged with HalfBand:u6|Xin_Reg[10][1]      ;
; HalfBand:u6|Xin_Reg[6][1]               ; Merged with HalfBand:u6|Xin_Reg[10][1]      ;
; HalfBand:u6|Xin_Reg[8][1]               ; Merged with HalfBand:u6|Xin_Reg[10][1]      ;
; HalfBand:u6|Xin_Reg[9][1]               ; Merged with HalfBand:u6|Xin_Reg[10][1]      ;
; HalfBand:u6|Xin_Reg[12][2]              ; Merged with HalfBand:u6|Xin_Reg[10][2]      ;
; HalfBand:u6|Xin_Reg[14][2]              ; Merged with HalfBand:u6|Xin_Reg[10][2]      ;
; HalfBand:u6|Xin_Reg[16][2]              ; Merged with HalfBand:u6|Xin_Reg[10][2]      ;
; HalfBand:u6|Xin_Reg[18][2]              ; Merged with HalfBand:u6|Xin_Reg[10][2]      ;
; HalfBand:u6|Xin_Reg[2][2]               ; Merged with HalfBand:u6|Xin_Reg[10][2]      ;
; HalfBand:u6|Xin_Reg[4][2]               ; Merged with HalfBand:u6|Xin_Reg[10][2]      ;
; HalfBand:u6|Xin_Reg[6][2]               ; Merged with HalfBand:u6|Xin_Reg[10][2]      ;
; HalfBand:u6|Xin_Reg[8][2]               ; Merged with HalfBand:u6|Xin_Reg[10][2]      ;
; HalfBand:u6|Xin_Reg[9][2]               ; Merged with HalfBand:u6|Xin_Reg[10][2]      ;
; HalfBand:u6|Xin_Reg[12][3]              ; Merged with HalfBand:u6|Xin_Reg[10][3]      ;
; HalfBand:u6|Xin_Reg[14][3]              ; Merged with HalfBand:u6|Xin_Reg[10][3]      ;
; HalfBand:u6|Xin_Reg[16][3]              ; Merged with HalfBand:u6|Xin_Reg[10][3]      ;
; HalfBand:u6|Xin_Reg[18][3]              ; Merged with HalfBand:u6|Xin_Reg[10][3]      ;
; HalfBand:u6|Xin_Reg[2][3]               ; Merged with HalfBand:u6|Xin_Reg[10][3]      ;
; HalfBand:u6|Xin_Reg[4][3]               ; Merged with HalfBand:u6|Xin_Reg[10][3]      ;
; HalfBand:u6|Xin_Reg[6][3]               ; Merged with HalfBand:u6|Xin_Reg[10][3]      ;
; HalfBand:u6|Xin_Reg[8][3]               ; Merged with HalfBand:u6|Xin_Reg[10][3]      ;
; HalfBand:u6|Xin_Reg[9][3]               ; Merged with HalfBand:u6|Xin_Reg[10][3]      ;
; HalfBand:u6|Xin_Reg[12][4]              ; Merged with HalfBand:u6|Xin_Reg[10][4]      ;
; HalfBand:u6|Xin_Reg[14][4]              ; Merged with HalfBand:u6|Xin_Reg[10][4]      ;
; HalfBand:u6|Xin_Reg[16][4]              ; Merged with HalfBand:u6|Xin_Reg[10][4]      ;
; HalfBand:u6|Xin_Reg[18][4]              ; Merged with HalfBand:u6|Xin_Reg[10][4]      ;
; HalfBand:u6|Xin_Reg[2][4]               ; Merged with HalfBand:u6|Xin_Reg[10][4]      ;
; HalfBand:u6|Xin_Reg[4][4]               ; Merged with HalfBand:u6|Xin_Reg[10][4]      ;
; HalfBand:u6|Xin_Reg[6][4]               ; Merged with HalfBand:u6|Xin_Reg[10][4]      ;
; HalfBand:u6|Xin_Reg[8][4]               ; Merged with HalfBand:u6|Xin_Reg[10][4]      ;
; HalfBand:u6|Xin_Reg[9][4]               ; Merged with HalfBand:u6|Xin_Reg[10][4]      ;
; HalfBand:u6|Xin_Reg[12][5]              ; Merged with HalfBand:u6|Xin_Reg[10][5]      ;
; HalfBand:u6|Xin_Reg[14][5]              ; Merged with HalfBand:u6|Xin_Reg[10][5]      ;
; HalfBand:u6|Xin_Reg[16][5]              ; Merged with HalfBand:u6|Xin_Reg[10][5]      ;
; HalfBand:u6|Xin_Reg[18][5]              ; Merged with HalfBand:u6|Xin_Reg[10][5]      ;
; HalfBand:u6|Xin_Reg[2][5]               ; Merged with HalfBand:u6|Xin_Reg[10][5]      ;
; HalfBand:u6|Xin_Reg[4][5]               ; Merged with HalfBand:u6|Xin_Reg[10][5]      ;
; HalfBand:u6|Xin_Reg[6][5]               ; Merged with HalfBand:u6|Xin_Reg[10][5]      ;
; HalfBand:u6|Xin_Reg[8][5]               ; Merged with HalfBand:u6|Xin_Reg[10][5]      ;
; HalfBand:u6|Xin_Reg[9][5]               ; Merged with HalfBand:u6|Xin_Reg[10][5]      ;
; HalfBand:u6|Xin_Reg[12][6]              ; Merged with HalfBand:u6|Xin_Reg[10][6]      ;
; HalfBand:u6|Xin_Reg[14][6]              ; Merged with HalfBand:u6|Xin_Reg[10][6]      ;
; HalfBand:u6|Xin_Reg[16][6]              ; Merged with HalfBand:u6|Xin_Reg[10][6]      ;
; HalfBand:u6|Xin_Reg[18][6]              ; Merged with HalfBand:u6|Xin_Reg[10][6]      ;
; HalfBand:u6|Xin_Reg[2][6]               ; Merged with HalfBand:u6|Xin_Reg[10][6]      ;
; HalfBand:u6|Xin_Reg[4][6]               ; Merged with HalfBand:u6|Xin_Reg[10][6]      ;
; HalfBand:u6|Xin_Reg[6][6]               ; Merged with HalfBand:u6|Xin_Reg[10][6]      ;
; HalfBand:u6|Xin_Reg[8][6]               ; Merged with HalfBand:u6|Xin_Reg[10][6]      ;
; HalfBand:u6|Xin_Reg[9][6]               ; Merged with HalfBand:u6|Xin_Reg[10][6]      ;
; HalfBand:u6|Xin_Reg[12][7]              ; Merged with HalfBand:u6|Xin_Reg[10][7]      ;
; HalfBand:u6|Xin_Reg[14][7]              ; Merged with HalfBand:u6|Xin_Reg[10][7]      ;
; HalfBand:u6|Xin_Reg[16][7]              ; Merged with HalfBand:u6|Xin_Reg[10][7]      ;
; HalfBand:u6|Xin_Reg[18][7]              ; Merged with HalfBand:u6|Xin_Reg[10][7]      ;
; HalfBand:u6|Xin_Reg[2][7]               ; Merged with HalfBand:u6|Xin_Reg[10][7]      ;
; HalfBand:u6|Xin_Reg[4][7]               ; Merged with HalfBand:u6|Xin_Reg[10][7]      ;
; HalfBand:u6|Xin_Reg[6][7]               ; Merged with HalfBand:u6|Xin_Reg[10][7]      ;
; HalfBand:u6|Xin_Reg[8][7]               ; Merged with HalfBand:u6|Xin_Reg[10][7]      ;
; HalfBand:u6|Xin_Reg[9][7]               ; Merged with HalfBand:u6|Xin_Reg[10][7]      ;
; HalfBand:u6|Xin_Reg[12][8]              ; Merged with HalfBand:u6|Xin_Reg[10][8]      ;
; HalfBand:u6|Xin_Reg[14][8]              ; Merged with HalfBand:u6|Xin_Reg[10][8]      ;
; HalfBand:u6|Xin_Reg[16][8]              ; Merged with HalfBand:u6|Xin_Reg[10][8]      ;
; HalfBand:u6|Xin_Reg[18][8]              ; Merged with HalfBand:u6|Xin_Reg[10][8]      ;
; HalfBand:u6|Xin_Reg[2][8]               ; Merged with HalfBand:u6|Xin_Reg[10][8]      ;
; HalfBand:u6|Xin_Reg[4][8]               ; Merged with HalfBand:u6|Xin_Reg[10][8]      ;
; HalfBand:u6|Xin_Reg[6][8]               ; Merged with HalfBand:u6|Xin_Reg[10][8]      ;
; HalfBand:u6|Xin_Reg[8][8]               ; Merged with HalfBand:u6|Xin_Reg[10][8]      ;
; HalfBand:u6|Xin_Reg[9][8]               ; Merged with HalfBand:u6|Xin_Reg[10][8]      ;
; HalfBand:u6|Xin_Reg[12][9]              ; Merged with HalfBand:u6|Xin_Reg[10][9]      ;
; HalfBand:u6|Xin_Reg[14][9]              ; Merged with HalfBand:u6|Xin_Reg[10][9]      ;
; HalfBand:u6|Xin_Reg[16][9]              ; Merged with HalfBand:u6|Xin_Reg[10][9]      ;
; HalfBand:u6|Xin_Reg[18][9]              ; Merged with HalfBand:u6|Xin_Reg[10][9]      ;
; HalfBand:u6|Xin_Reg[2][9]               ; Merged with HalfBand:u6|Xin_Reg[10][9]      ;
; HalfBand:u6|Xin_Reg[4][9]               ; Merged with HalfBand:u6|Xin_Reg[10][9]      ;
; HalfBand:u6|Xin_Reg[6][9]               ; Merged with HalfBand:u6|Xin_Reg[10][9]      ;
; HalfBand:u6|Xin_Reg[8][9]               ; Merged with HalfBand:u6|Xin_Reg[10][9]      ;
; HalfBand:u6|Xin_Reg[9][9]               ; Merged with HalfBand:u6|Xin_Reg[10][9]      ;
; HalfBand:u6|Xin_Reg[12][10]             ; Merged with HalfBand:u6|Xin_Reg[10][10]     ;
; HalfBand:u6|Xin_Reg[14][10]             ; Merged with HalfBand:u6|Xin_Reg[10][10]     ;
; HalfBand:u6|Xin_Reg[16][10]             ; Merged with HalfBand:u6|Xin_Reg[10][10]     ;
; HalfBand:u6|Xin_Reg[18][10]             ; Merged with HalfBand:u6|Xin_Reg[10][10]     ;
; HalfBand:u6|Xin_Reg[2][10]              ; Merged with HalfBand:u6|Xin_Reg[10][10]     ;
; HalfBand:u6|Xin_Reg[4][10]              ; Merged with HalfBand:u6|Xin_Reg[10][10]     ;
; HalfBand:u6|Xin_Reg[6][10]              ; Merged with HalfBand:u6|Xin_Reg[10][10]     ;
; HalfBand:u6|Xin_Reg[8][10]              ; Merged with HalfBand:u6|Xin_Reg[10][10]     ;
; HalfBand:u6|Xin_Reg[9][10]              ; Merged with HalfBand:u6|Xin_Reg[10][10]     ;
; HalfBand:u6|Xin_Reg[12][11]             ; Merged with HalfBand:u6|Xin_Reg[10][11]     ;
; HalfBand:u6|Xin_Reg[14][11]             ; Merged with HalfBand:u6|Xin_Reg[10][11]     ;
; HalfBand:u6|Xin_Reg[16][11]             ; Merged with HalfBand:u6|Xin_Reg[10][11]     ;
; HalfBand:u6|Xin_Reg[18][11]             ; Merged with HalfBand:u6|Xin_Reg[10][11]     ;
; HalfBand:u6|Xin_Reg[2][11]              ; Merged with HalfBand:u6|Xin_Reg[10][11]     ;
; HalfBand:u6|Xin_Reg[4][11]              ; Merged with HalfBand:u6|Xin_Reg[10][11]     ;
; HalfBand:u6|Xin_Reg[6][11]              ; Merged with HalfBand:u6|Xin_Reg[10][11]     ;
; HalfBand:u6|Xin_Reg[8][11]              ; Merged with HalfBand:u6|Xin_Reg[10][11]     ;
; HalfBand:u6|Xin_Reg[9][11]              ; Merged with HalfBand:u6|Xin_Reg[10][11]     ;
; HalfBand:u6|Xin_Reg[12][12]             ; Merged with HalfBand:u6|Xin_Reg[10][12]     ;
; HalfBand:u6|Xin_Reg[14][12]             ; Merged with HalfBand:u6|Xin_Reg[10][12]     ;
; HalfBand:u6|Xin_Reg[16][12]             ; Merged with HalfBand:u6|Xin_Reg[10][12]     ;
; HalfBand:u6|Xin_Reg[18][12]             ; Merged with HalfBand:u6|Xin_Reg[10][12]     ;
; HalfBand:u6|Xin_Reg[2][12]              ; Merged with HalfBand:u6|Xin_Reg[10][12]     ;
; HalfBand:u6|Xin_Reg[4][12]              ; Merged with HalfBand:u6|Xin_Reg[10][12]     ;
; HalfBand:u6|Xin_Reg[6][12]              ; Merged with HalfBand:u6|Xin_Reg[10][12]     ;
; HalfBand:u6|Xin_Reg[8][12]              ; Merged with HalfBand:u6|Xin_Reg[10][12]     ;
; HalfBand:u6|Xin_Reg[9][12]              ; Merged with HalfBand:u6|Xin_Reg[10][12]     ;
; HalfBand:u6|Xin_Reg[12][13]             ; Merged with HalfBand:u6|Xin_Reg[10][13]     ;
; HalfBand:u6|Xin_Reg[14][13]             ; Merged with HalfBand:u6|Xin_Reg[10][13]     ;
; HalfBand:u6|Xin_Reg[16][13]             ; Merged with HalfBand:u6|Xin_Reg[10][13]     ;
; HalfBand:u6|Xin_Reg[18][13]             ; Merged with HalfBand:u6|Xin_Reg[10][13]     ;
; HalfBand:u6|Xin_Reg[2][13]              ; Merged with HalfBand:u6|Xin_Reg[10][13]     ;
; HalfBand:u6|Xin_Reg[4][13]              ; Merged with HalfBand:u6|Xin_Reg[10][13]     ;
; HalfBand:u6|Xin_Reg[6][13]              ; Merged with HalfBand:u6|Xin_Reg[10][13]     ;
; HalfBand:u6|Xin_Reg[8][13]              ; Merged with HalfBand:u6|Xin_Reg[10][13]     ;
; HalfBand:u6|Xin_Reg[9][13]              ; Merged with HalfBand:u6|Xin_Reg[10][13]     ;
; HalfBand:u6|Xin_Reg[12][14]             ; Merged with HalfBand:u6|Xin_Reg[10][14]     ;
; HalfBand:u6|Xin_Reg[14][14]             ; Merged with HalfBand:u6|Xin_Reg[10][14]     ;
; HalfBand:u6|Xin_Reg[16][14]             ; Merged with HalfBand:u6|Xin_Reg[10][14]     ;
; HalfBand:u6|Xin_Reg[18][14]             ; Merged with HalfBand:u6|Xin_Reg[10][14]     ;
; HalfBand:u6|Xin_Reg[2][14]              ; Merged with HalfBand:u6|Xin_Reg[10][14]     ;
; HalfBand:u6|Xin_Reg[4][14]              ; Merged with HalfBand:u6|Xin_Reg[10][14]     ;
; HalfBand:u6|Xin_Reg[6][14]              ; Merged with HalfBand:u6|Xin_Reg[10][14]     ;
; HalfBand:u6|Xin_Reg[8][14]              ; Merged with HalfBand:u6|Xin_Reg[10][14]     ;
; HalfBand:u6|Xin_Reg[9][14]              ; Merged with HalfBand:u6|Xin_Reg[10][14]     ;
; HalfBand:u6|Xin_Reg[12][15]             ; Merged with HalfBand:u6|Xin_Reg[10][15]     ;
; HalfBand:u6|Xin_Reg[14][15]             ; Merged with HalfBand:u6|Xin_Reg[10][15]     ;
; HalfBand:u6|Xin_Reg[16][15]             ; Merged with HalfBand:u6|Xin_Reg[10][15]     ;
; HalfBand:u6|Xin_Reg[18][15]             ; Merged with HalfBand:u6|Xin_Reg[10][15]     ;
; HalfBand:u6|Xin_Reg[2][15]              ; Merged with HalfBand:u6|Xin_Reg[10][15]     ;
; HalfBand:u6|Xin_Reg[4][15]              ; Merged with HalfBand:u6|Xin_Reg[10][15]     ;
; HalfBand:u6|Xin_Reg[6][15]              ; Merged with HalfBand:u6|Xin_Reg[10][15]     ;
; HalfBand:u6|Xin_Reg[8][15]              ; Merged with HalfBand:u6|Xin_Reg[10][15]     ;
; HalfBand:u6|Xin_Reg[9][15]              ; Merged with HalfBand:u6|Xin_Reg[10][15]     ;
; HalfBand:u6|Xin_Reg[12][16]             ; Merged with HalfBand:u6|Xin_Reg[10][16]     ;
; HalfBand:u6|Xin_Reg[14][16]             ; Merged with HalfBand:u6|Xin_Reg[10][16]     ;
; HalfBand:u6|Xin_Reg[16][16]             ; Merged with HalfBand:u6|Xin_Reg[10][16]     ;
; HalfBand:u6|Xin_Reg[18][16]             ; Merged with HalfBand:u6|Xin_Reg[10][16]     ;
; HalfBand:u6|Xin_Reg[2][16]              ; Merged with HalfBand:u6|Xin_Reg[10][16]     ;
; HalfBand:u6|Xin_Reg[4][16]              ; Merged with HalfBand:u6|Xin_Reg[10][16]     ;
; HalfBand:u6|Xin_Reg[6][16]              ; Merged with HalfBand:u6|Xin_Reg[10][16]     ;
; HalfBand:u6|Xin_Reg[8][16]              ; Merged with HalfBand:u6|Xin_Reg[10][16]     ;
; HalfBand:u6|Xin_Reg[9][16]              ; Merged with HalfBand:u6|Xin_Reg[10][16]     ;
; HalfBand:u6|Xin_Reg[12][17]             ; Merged with HalfBand:u6|Xin_Reg[10][17]     ;
; HalfBand:u6|Xin_Reg[14][17]             ; Merged with HalfBand:u6|Xin_Reg[10][17]     ;
; HalfBand:u6|Xin_Reg[16][17]             ; Merged with HalfBand:u6|Xin_Reg[10][17]     ;
; HalfBand:u6|Xin_Reg[18][17]             ; Merged with HalfBand:u6|Xin_Reg[10][17]     ;
; HalfBand:u6|Xin_Reg[2][17]              ; Merged with HalfBand:u6|Xin_Reg[10][17]     ;
; HalfBand:u6|Xin_Reg[4][17]              ; Merged with HalfBand:u6|Xin_Reg[10][17]     ;
; HalfBand:u6|Xin_Reg[6][17]              ; Merged with HalfBand:u6|Xin_Reg[10][17]     ;
; HalfBand:u6|Xin_Reg[8][17]              ; Merged with HalfBand:u6|Xin_Reg[10][17]     ;
; HalfBand:u6|Xin_Reg[9][17]              ; Merged with HalfBand:u6|Xin_Reg[10][17]     ;
; HalfBand:u6|Xin_Reg[12][18]             ; Merged with HalfBand:u6|Xin_Reg[10][18]     ;
; HalfBand:u6|Xin_Reg[14][18]             ; Merged with HalfBand:u6|Xin_Reg[10][18]     ;
; HalfBand:u6|Xin_Reg[16][18]             ; Merged with HalfBand:u6|Xin_Reg[10][18]     ;
; HalfBand:u6|Xin_Reg[18][18]             ; Merged with HalfBand:u6|Xin_Reg[10][18]     ;
; HalfBand:u6|Xin_Reg[2][18]              ; Merged with HalfBand:u6|Xin_Reg[10][18]     ;
; HalfBand:u6|Xin_Reg[4][18]              ; Merged with HalfBand:u6|Xin_Reg[10][18]     ;
; HalfBand:u6|Xin_Reg[6][18]              ; Merged with HalfBand:u6|Xin_Reg[10][18]     ;
; HalfBand:u6|Xin_Reg[8][18]              ; Merged with HalfBand:u6|Xin_Reg[10][18]     ;
; HalfBand:u6|Xin_Reg[9][18]              ; Merged with HalfBand:u6|Xin_Reg[10][18]     ;
; HalfBand:u6|Xin_Reg[12][19]             ; Merged with HalfBand:u6|Xin_Reg[10][19]     ;
; HalfBand:u6|Xin_Reg[14][19]             ; Merged with HalfBand:u6|Xin_Reg[10][19]     ;
; HalfBand:u6|Xin_Reg[16][19]             ; Merged with HalfBand:u6|Xin_Reg[10][19]     ;
; HalfBand:u6|Xin_Reg[18][19]             ; Merged with HalfBand:u6|Xin_Reg[10][19]     ;
; HalfBand:u6|Xin_Reg[2][19]              ; Merged with HalfBand:u6|Xin_Reg[10][19]     ;
; HalfBand:u6|Xin_Reg[4][19]              ; Merged with HalfBand:u6|Xin_Reg[10][19]     ;
; HalfBand:u6|Xin_Reg[6][19]              ; Merged with HalfBand:u6|Xin_Reg[10][19]     ;
; HalfBand:u6|Xin_Reg[8][19]              ; Merged with HalfBand:u6|Xin_Reg[10][19]     ;
; HalfBand:u6|Xin_Reg[9][19]              ; Merged with HalfBand:u6|Xin_Reg[10][19]     ;
; HalfBand:u6|Xin_Reg[12][20]             ; Merged with HalfBand:u6|Xin_Reg[10][20]     ;
; HalfBand:u6|Xin_Reg[14][20]             ; Merged with HalfBand:u6|Xin_Reg[10][20]     ;
; HalfBand:u6|Xin_Reg[16][20]             ; Merged with HalfBand:u6|Xin_Reg[10][20]     ;
; HalfBand:u6|Xin_Reg[18][20]             ; Merged with HalfBand:u6|Xin_Reg[10][20]     ;
; HalfBand:u6|Xin_Reg[2][20]              ; Merged with HalfBand:u6|Xin_Reg[10][20]     ;
; HalfBand:u6|Xin_Reg[4][20]              ; Merged with HalfBand:u6|Xin_Reg[10][20]     ;
; HalfBand:u6|Xin_Reg[6][20]              ; Merged with HalfBand:u6|Xin_Reg[10][20]     ;
; HalfBand:u6|Xin_Reg[8][20]              ; Merged with HalfBand:u6|Xin_Reg[10][20]     ;
; HalfBand:u6|Xin_Reg[9][20]              ; Merged with HalfBand:u6|Xin_Reg[10][20]     ;
; HalfBand:u6|Xin_Reg[12][21]             ; Merged with HalfBand:u6|Xin_Reg[10][21]     ;
; HalfBand:u6|Xin_Reg[14][21]             ; Merged with HalfBand:u6|Xin_Reg[10][21]     ;
; HalfBand:u6|Xin_Reg[16][21]             ; Merged with HalfBand:u6|Xin_Reg[10][21]     ;
; HalfBand:u6|Xin_Reg[18][21]             ; Merged with HalfBand:u6|Xin_Reg[10][21]     ;
; HalfBand:u6|Xin_Reg[2][21]              ; Merged with HalfBand:u6|Xin_Reg[10][21]     ;
; HalfBand:u6|Xin_Reg[4][21]              ; Merged with HalfBand:u6|Xin_Reg[10][21]     ;
; HalfBand:u6|Xin_Reg[6][21]              ; Merged with HalfBand:u6|Xin_Reg[10][21]     ;
; HalfBand:u6|Xin_Reg[8][21]              ; Merged with HalfBand:u6|Xin_Reg[10][21]     ;
; HalfBand:u6|Xin_Reg[9][21]              ; Merged with HalfBand:u6|Xin_Reg[10][21]     ;
; HalfBand:u6|Xin_Reg[12][22]             ; Merged with HalfBand:u6|Xin_Reg[10][22]     ;
; HalfBand:u6|Xin_Reg[14][22]             ; Merged with HalfBand:u6|Xin_Reg[10][22]     ;
; HalfBand:u6|Xin_Reg[16][22]             ; Merged with HalfBand:u6|Xin_Reg[10][22]     ;
; HalfBand:u6|Xin_Reg[18][22]             ; Merged with HalfBand:u6|Xin_Reg[10][22]     ;
; HalfBand:u6|Xin_Reg[2][22]              ; Merged with HalfBand:u6|Xin_Reg[10][22]     ;
; HalfBand:u6|Xin_Reg[4][22]              ; Merged with HalfBand:u6|Xin_Reg[10][22]     ;
; HalfBand:u6|Xin_Reg[6][22]              ; Merged with HalfBand:u6|Xin_Reg[10][22]     ;
; HalfBand:u6|Xin_Reg[8][22]              ; Merged with HalfBand:u6|Xin_Reg[10][22]     ;
; HalfBand:u6|Xin_Reg[9][22]              ; Merged with HalfBand:u6|Xin_Reg[10][22]     ;
; HalfBand:u6|Xin_Reg[12][23]             ; Merged with HalfBand:u6|Xin_Reg[10][23]     ;
; HalfBand:u6|Xin_Reg[14][23]             ; Merged with HalfBand:u6|Xin_Reg[10][23]     ;
; HalfBand:u6|Xin_Reg[16][23]             ; Merged with HalfBand:u6|Xin_Reg[10][23]     ;
; HalfBand:u6|Xin_Reg[18][23]             ; Merged with HalfBand:u6|Xin_Reg[10][23]     ;
; HalfBand:u6|Xin_Reg[2][23]              ; Merged with HalfBand:u6|Xin_Reg[10][23]     ;
; HalfBand:u6|Xin_Reg[4][23]              ; Merged with HalfBand:u6|Xin_Reg[10][23]     ;
; HalfBand:u6|Xin_Reg[6][23]              ; Merged with HalfBand:u6|Xin_Reg[10][23]     ;
; HalfBand:u6|Xin_Reg[8][23]              ; Merged with HalfBand:u6|Xin_Reg[10][23]     ;
; HalfBand:u6|Xin_Reg[9][23]              ; Merged with HalfBand:u6|Xin_Reg[10][23]     ;
; HalfBand:u6|Xin_Reg[12][24]             ; Merged with HalfBand:u6|Xin_Reg[10][24]     ;
; HalfBand:u6|Xin_Reg[14][24]             ; Merged with HalfBand:u6|Xin_Reg[10][24]     ;
; HalfBand:u6|Xin_Reg[16][24]             ; Merged with HalfBand:u6|Xin_Reg[10][24]     ;
; HalfBand:u6|Xin_Reg[18][24]             ; Merged with HalfBand:u6|Xin_Reg[10][24]     ;
; HalfBand:u6|Xin_Reg[2][24]              ; Merged with HalfBand:u6|Xin_Reg[10][24]     ;
; HalfBand:u6|Xin_Reg[4][24]              ; Merged with HalfBand:u6|Xin_Reg[10][24]     ;
; HalfBand:u6|Xin_Reg[6][24]              ; Merged with HalfBand:u6|Xin_Reg[10][24]     ;
; HalfBand:u6|Xin_Reg[8][24]              ; Merged with HalfBand:u6|Xin_Reg[10][24]     ;
; HalfBand:u6|Xin_Reg[9][24]              ; Merged with HalfBand:u6|Xin_Reg[10][24]     ;
; HalfBand:u6|Xin_Reg[12][25]             ; Merged with HalfBand:u6|Xin_Reg[10][25]     ;
; HalfBand:u6|Xin_Reg[14][25]             ; Merged with HalfBand:u6|Xin_Reg[10][25]     ;
; HalfBand:u6|Xin_Reg[16][25]             ; Merged with HalfBand:u6|Xin_Reg[10][25]     ;
; HalfBand:u6|Xin_Reg[18][25]             ; Merged with HalfBand:u6|Xin_Reg[10][25]     ;
; HalfBand:u6|Xin_Reg[2][25]              ; Merged with HalfBand:u6|Xin_Reg[10][25]     ;
; HalfBand:u6|Xin_Reg[4][25]              ; Merged with HalfBand:u6|Xin_Reg[10][25]     ;
; HalfBand:u6|Xin_Reg[6][25]              ; Merged with HalfBand:u6|Xin_Reg[10][25]     ;
; HalfBand:u6|Xin_Reg[8][25]              ; Merged with HalfBand:u6|Xin_Reg[10][25]     ;
; HalfBand:u6|Xin_Reg[9][25]              ; Merged with HalfBand:u6|Xin_Reg[10][25]     ;
; HalfBand:u6|Xin_Reg[12][26]             ; Merged with HalfBand:u6|Xin_Reg[10][26]     ;
; HalfBand:u6|Xin_Reg[14][26]             ; Merged with HalfBand:u6|Xin_Reg[10][26]     ;
; HalfBand:u6|Xin_Reg[16][26]             ; Merged with HalfBand:u6|Xin_Reg[10][26]     ;
; HalfBand:u6|Xin_Reg[18][26]             ; Merged with HalfBand:u6|Xin_Reg[10][26]     ;
; HalfBand:u6|Xin_Reg[2][26]              ; Merged with HalfBand:u6|Xin_Reg[10][26]     ;
; HalfBand:u6|Xin_Reg[4][26]              ; Merged with HalfBand:u6|Xin_Reg[10][26]     ;
; HalfBand:u6|Xin_Reg[6][26]              ; Merged with HalfBand:u6|Xin_Reg[10][26]     ;
; HalfBand:u6|Xin_Reg[8][26]              ; Merged with HalfBand:u6|Xin_Reg[10][26]     ;
; HalfBand:u6|Xin_Reg[9][26]              ; Merged with HalfBand:u6|Xin_Reg[10][26]     ;
; HalfBand:u6|Xin_Reg[12][27]             ; Merged with HalfBand:u6|Xin_Reg[10][27]     ;
; HalfBand:u6|Xin_Reg[14][27]             ; Merged with HalfBand:u6|Xin_Reg[10][27]     ;
; HalfBand:u6|Xin_Reg[16][27]             ; Merged with HalfBand:u6|Xin_Reg[10][27]     ;
; HalfBand:u6|Xin_Reg[18][27]             ; Merged with HalfBand:u6|Xin_Reg[10][27]     ;
; HalfBand:u6|Xin_Reg[2][27]              ; Merged with HalfBand:u6|Xin_Reg[10][27]     ;
; HalfBand:u6|Xin_Reg[4][27]              ; Merged with HalfBand:u6|Xin_Reg[10][27]     ;
; HalfBand:u6|Xin_Reg[6][27]              ; Merged with HalfBand:u6|Xin_Reg[10][27]     ;
; HalfBand:u6|Xin_Reg[8][27]              ; Merged with HalfBand:u6|Xin_Reg[10][27]     ;
; HalfBand:u6|Xin_Reg[9][27]              ; Merged with HalfBand:u6|Xin_Reg[10][27]     ;
; HalfBand:u6|Xin_Reg[12][28]             ; Merged with HalfBand:u6|Xin_Reg[10][28]     ;
; HalfBand:u6|Xin_Reg[14][28]             ; Merged with HalfBand:u6|Xin_Reg[10][28]     ;
; HalfBand:u6|Xin_Reg[16][28]             ; Merged with HalfBand:u6|Xin_Reg[10][28]     ;
; HalfBand:u6|Xin_Reg[18][28]             ; Merged with HalfBand:u6|Xin_Reg[10][28]     ;
; HalfBand:u6|Xin_Reg[2][28]              ; Merged with HalfBand:u6|Xin_Reg[10][28]     ;
; HalfBand:u6|Xin_Reg[4][28]              ; Merged with HalfBand:u6|Xin_Reg[10][28]     ;
; HalfBand:u6|Xin_Reg[6][28]              ; Merged with HalfBand:u6|Xin_Reg[10][28]     ;
; HalfBand:u6|Xin_Reg[8][28]              ; Merged with HalfBand:u6|Xin_Reg[10][28]     ;
; HalfBand:u6|Xin_Reg[9][28]              ; Merged with HalfBand:u6|Xin_Reg[10][28]     ;
; HalfBand:u6|Xin_Reg[12][29]             ; Merged with HalfBand:u6|Xin_Reg[10][29]     ;
; HalfBand:u6|Xin_Reg[14][29]             ; Merged with HalfBand:u6|Xin_Reg[10][29]     ;
; HalfBand:u6|Xin_Reg[16][29]             ; Merged with HalfBand:u6|Xin_Reg[10][29]     ;
; HalfBand:u6|Xin_Reg[18][29]             ; Merged with HalfBand:u6|Xin_Reg[10][29]     ;
; HalfBand:u6|Xin_Reg[2][29]              ; Merged with HalfBand:u6|Xin_Reg[10][29]     ;
; HalfBand:u6|Xin_Reg[4][29]              ; Merged with HalfBand:u6|Xin_Reg[10][29]     ;
; HalfBand:u6|Xin_Reg[6][29]              ; Merged with HalfBand:u6|Xin_Reg[10][29]     ;
; HalfBand:u6|Xin_Reg[8][29]              ; Merged with HalfBand:u6|Xin_Reg[10][29]     ;
; HalfBand:u6|Xin_Reg[9][29]              ; Merged with HalfBand:u6|Xin_Reg[10][29]     ;
; HalfBand:u6|Xin_Reg[12][30]             ; Merged with HalfBand:u6|Xin_Reg[10][30]     ;
; HalfBand:u6|Xin_Reg[14][30]             ; Merged with HalfBand:u6|Xin_Reg[10][30]     ;
; HalfBand:u6|Xin_Reg[16][30]             ; Merged with HalfBand:u6|Xin_Reg[10][30]     ;
; HalfBand:u6|Xin_Reg[18][30]             ; Merged with HalfBand:u6|Xin_Reg[10][30]     ;
; HalfBand:u6|Xin_Reg[2][30]              ; Merged with HalfBand:u6|Xin_Reg[10][30]     ;
; HalfBand:u6|Xin_Reg[4][30]              ; Merged with HalfBand:u6|Xin_Reg[10][30]     ;
; HalfBand:u6|Xin_Reg[6][30]              ; Merged with HalfBand:u6|Xin_Reg[10][30]     ;
; HalfBand:u6|Xin_Reg[8][30]              ; Merged with HalfBand:u6|Xin_Reg[10][30]     ;
; HalfBand:u6|Xin_Reg[9][30]              ; Merged with HalfBand:u6|Xin_Reg[10][30]     ;
; HalfBand:u6|Xin_Reg[12][31]             ; Merged with HalfBand:u6|Xin_Reg[10][31]     ;
; HalfBand:u6|Xin_Reg[14][31]             ; Merged with HalfBand:u6|Xin_Reg[10][31]     ;
; HalfBand:u6|Xin_Reg[16][31]             ; Merged with HalfBand:u6|Xin_Reg[10][31]     ;
; HalfBand:u6|Xin_Reg[18][31]             ; Merged with HalfBand:u6|Xin_Reg[10][31]     ;
; HalfBand:u6|Xin_Reg[2][31]              ; Merged with HalfBand:u6|Xin_Reg[10][31]     ;
; HalfBand:u6|Xin_Reg[4][31]              ; Merged with HalfBand:u6|Xin_Reg[10][31]     ;
; HalfBand:u6|Xin_Reg[6][31]              ; Merged with HalfBand:u6|Xin_Reg[10][31]     ;
; HalfBand:u6|Xin_Reg[8][31]              ; Merged with HalfBand:u6|Xin_Reg[10][31]     ;
; HalfBand:u6|Xin_Reg[9][31]              ; Merged with HalfBand:u6|Xin_Reg[10][31]     ;
; HalfBand:u6|Xin_Reg[12][32]             ; Merged with HalfBand:u6|Xin_Reg[10][32]     ;
; HalfBand:u6|Xin_Reg[14][32]             ; Merged with HalfBand:u6|Xin_Reg[10][32]     ;
; HalfBand:u6|Xin_Reg[16][32]             ; Merged with HalfBand:u6|Xin_Reg[10][32]     ;
; HalfBand:u6|Xin_Reg[18][32]             ; Merged with HalfBand:u6|Xin_Reg[10][32]     ;
; HalfBand:u6|Xin_Reg[2][32]              ; Merged with HalfBand:u6|Xin_Reg[10][32]     ;
; HalfBand:u6|Xin_Reg[4][32]              ; Merged with HalfBand:u6|Xin_Reg[10][32]     ;
; HalfBand:u6|Xin_Reg[6][32]              ; Merged with HalfBand:u6|Xin_Reg[10][32]     ;
; HalfBand:u6|Xin_Reg[8][32]              ; Merged with HalfBand:u6|Xin_Reg[10][32]     ;
; HalfBand:u6|Xin_Reg[9][32]              ; Merged with HalfBand:u6|Xin_Reg[10][32]     ;
; HalfBand:u6|Xin_Reg[12][33]             ; Merged with HalfBand:u6|Xin_Reg[10][33]     ;
; HalfBand:u6|Xin_Reg[14][33]             ; Merged with HalfBand:u6|Xin_Reg[10][33]     ;
; HalfBand:u6|Xin_Reg[16][33]             ; Merged with HalfBand:u6|Xin_Reg[10][33]     ;
; HalfBand:u6|Xin_Reg[18][33]             ; Merged with HalfBand:u6|Xin_Reg[10][33]     ;
; HalfBand:u6|Xin_Reg[2][33]              ; Merged with HalfBand:u6|Xin_Reg[10][33]     ;
; HalfBand:u6|Xin_Reg[4][33]              ; Merged with HalfBand:u6|Xin_Reg[10][33]     ;
; HalfBand:u6|Xin_Reg[6][33]              ; Merged with HalfBand:u6|Xin_Reg[10][33]     ;
; HalfBand:u6|Xin_Reg[8][33]              ; Merged with HalfBand:u6|Xin_Reg[10][33]     ;
; HalfBand:u6|Xin_Reg[9][33]              ; Merged with HalfBand:u6|Xin_Reg[10][33]     ;
; HalfBand:u6|Xin_Reg[12][34]             ; Merged with HalfBand:u6|Xin_Reg[10][34]     ;
; HalfBand:u6|Xin_Reg[14][34]             ; Merged with HalfBand:u6|Xin_Reg[10][34]     ;
; HalfBand:u6|Xin_Reg[16][34]             ; Merged with HalfBand:u6|Xin_Reg[10][34]     ;
; HalfBand:u6|Xin_Reg[18][34]             ; Merged with HalfBand:u6|Xin_Reg[10][34]     ;
; HalfBand:u6|Xin_Reg[2][34]              ; Merged with HalfBand:u6|Xin_Reg[10][34]     ;
; HalfBand:u6|Xin_Reg[4][34]              ; Merged with HalfBand:u6|Xin_Reg[10][34]     ;
; HalfBand:u6|Xin_Reg[6][34]              ; Merged with HalfBand:u6|Xin_Reg[10][34]     ;
; HalfBand:u6|Xin_Reg[8][34]              ; Merged with HalfBand:u6|Xin_Reg[10][34]     ;
; HalfBand:u6|Xin_Reg[9][34]              ; Merged with HalfBand:u6|Xin_Reg[10][34]     ;
; HalfBand:u6|Xin_Reg[12][35]             ; Merged with HalfBand:u6|Xin_Reg[10][35]     ;
; HalfBand:u6|Xin_Reg[14][35]             ; Merged with HalfBand:u6|Xin_Reg[10][35]     ;
; HalfBand:u6|Xin_Reg[16][35]             ; Merged with HalfBand:u6|Xin_Reg[10][35]     ;
; HalfBand:u6|Xin_Reg[18][35]             ; Merged with HalfBand:u6|Xin_Reg[10][35]     ;
; HalfBand:u6|Xin_Reg[2][35]              ; Merged with HalfBand:u6|Xin_Reg[10][35]     ;
; HalfBand:u6|Xin_Reg[4][35]              ; Merged with HalfBand:u6|Xin_Reg[10][35]     ;
; HalfBand:u6|Xin_Reg[6][35]              ; Merged with HalfBand:u6|Xin_Reg[10][35]     ;
; HalfBand:u6|Xin_Reg[8][35]              ; Merged with HalfBand:u6|Xin_Reg[10][35]     ;
; HalfBand:u6|Xin_Reg[9][35]              ; Merged with HalfBand:u6|Xin_Reg[10][35]     ;
; HalfBand:u6|Xin_Reg[12][36]             ; Merged with HalfBand:u6|Xin_Reg[10][36]     ;
; HalfBand:u6|Xin_Reg[14][36]             ; Merged with HalfBand:u6|Xin_Reg[10][36]     ;
; HalfBand:u6|Xin_Reg[16][36]             ; Merged with HalfBand:u6|Xin_Reg[10][36]     ;
; HalfBand:u6|Xin_Reg[18][36]             ; Merged with HalfBand:u6|Xin_Reg[10][36]     ;
; HalfBand:u6|Xin_Reg[2][36]              ; Merged with HalfBand:u6|Xin_Reg[10][36]     ;
; HalfBand:u6|Xin_Reg[4][36]              ; Merged with HalfBand:u6|Xin_Reg[10][36]     ;
; HalfBand:u6|Xin_Reg[6][36]              ; Merged with HalfBand:u6|Xin_Reg[10][36]     ;
; HalfBand:u6|Xin_Reg[8][36]              ; Merged with HalfBand:u6|Xin_Reg[10][36]     ;
; HalfBand:u6|Xin_Reg[9][36]              ; Merged with HalfBand:u6|Xin_Reg[10][36]     ;
; HalfBand:u6|Xin_Reg[12][37]             ; Merged with HalfBand:u6|Xin_Reg[10][37]     ;
; HalfBand:u6|Xin_Reg[14][37]             ; Merged with HalfBand:u6|Xin_Reg[10][37]     ;
; HalfBand:u6|Xin_Reg[16][37]             ; Merged with HalfBand:u6|Xin_Reg[10][37]     ;
; HalfBand:u6|Xin_Reg[18][37]             ; Merged with HalfBand:u6|Xin_Reg[10][37]     ;
; HalfBand:u6|Xin_Reg[2][37]              ; Merged with HalfBand:u6|Xin_Reg[10][37]     ;
; HalfBand:u6|Xin_Reg[4][37]              ; Merged with HalfBand:u6|Xin_Reg[10][37]     ;
; HalfBand:u6|Xin_Reg[6][37]              ; Merged with HalfBand:u6|Xin_Reg[10][37]     ;
; HalfBand:u6|Xin_Reg[8][37]              ; Merged with HalfBand:u6|Xin_Reg[10][37]     ;
; HalfBand:u6|Xin_Reg[9][37]              ; Merged with HalfBand:u6|Xin_Reg[10][37]     ;
; HalfBand:u6|Xin_Reg[12][38]             ; Merged with HalfBand:u6|Xin_Reg[10][38]     ;
; HalfBand:u6|Xin_Reg[14][38]             ; Merged with HalfBand:u6|Xin_Reg[10][38]     ;
; HalfBand:u6|Xin_Reg[16][38]             ; Merged with HalfBand:u6|Xin_Reg[10][38]     ;
; HalfBand:u6|Xin_Reg[18][38]             ; Merged with HalfBand:u6|Xin_Reg[10][38]     ;
; HalfBand:u6|Xin_Reg[2][38]              ; Merged with HalfBand:u6|Xin_Reg[10][38]     ;
; HalfBand:u6|Xin_Reg[4][38]              ; Merged with HalfBand:u6|Xin_Reg[10][38]     ;
; HalfBand:u6|Xin_Reg[6][38]              ; Merged with HalfBand:u6|Xin_Reg[10][38]     ;
; HalfBand:u6|Xin_Reg[8][38]              ; Merged with HalfBand:u6|Xin_Reg[10][38]     ;
; HalfBand:u6|Xin_Reg[9][38]              ; Merged with HalfBand:u6|Xin_Reg[10][38]     ;
; HalfBand:u6|Xin_Reg[12][39]             ; Merged with HalfBand:u6|Xin_Reg[10][39]     ;
; HalfBand:u6|Xin_Reg[14][39]             ; Merged with HalfBand:u6|Xin_Reg[10][39]     ;
; HalfBand:u6|Xin_Reg[16][39]             ; Merged with HalfBand:u6|Xin_Reg[10][39]     ;
; HalfBand:u6|Xin_Reg[18][39]             ; Merged with HalfBand:u6|Xin_Reg[10][39]     ;
; HalfBand:u6|Xin_Reg[2][39]              ; Merged with HalfBand:u6|Xin_Reg[10][39]     ;
; HalfBand:u6|Xin_Reg[4][39]              ; Merged with HalfBand:u6|Xin_Reg[10][39]     ;
; HalfBand:u6|Xin_Reg[6][39]              ; Merged with HalfBand:u6|Xin_Reg[10][39]     ;
; HalfBand:u6|Xin_Reg[8][39]              ; Merged with HalfBand:u6|Xin_Reg[10][39]     ;
; HalfBand:u6|Xin_Reg[9][39]              ; Merged with HalfBand:u6|Xin_Reg[10][39]     ;
; HalfBand:u6|Xin_Reg[12][40]             ; Merged with HalfBand:u6|Xin_Reg[10][40]     ;
; HalfBand:u6|Xin_Reg[14][40]             ; Merged with HalfBand:u6|Xin_Reg[10][40]     ;
; HalfBand:u6|Xin_Reg[16][40]             ; Merged with HalfBand:u6|Xin_Reg[10][40]     ;
; HalfBand:u6|Xin_Reg[18][40]             ; Merged with HalfBand:u6|Xin_Reg[10][40]     ;
; HalfBand:u6|Xin_Reg[2][40]              ; Merged with HalfBand:u6|Xin_Reg[10][40]     ;
; HalfBand:u6|Xin_Reg[4][40]              ; Merged with HalfBand:u6|Xin_Reg[10][40]     ;
; HalfBand:u6|Xin_Reg[6][40]              ; Merged with HalfBand:u6|Xin_Reg[10][40]     ;
; HalfBand:u6|Xin_Reg[8][40]              ; Merged with HalfBand:u6|Xin_Reg[10][40]     ;
; HalfBand:u6|Xin_Reg[9][40]              ; Merged with HalfBand:u6|Xin_Reg[10][40]     ;
; HalfBand:u6|Xin_Reg[12][41]             ; Merged with HalfBand:u6|Xin_Reg[10][41]     ;
; HalfBand:u6|Xin_Reg[14][41]             ; Merged with HalfBand:u6|Xin_Reg[10][41]     ;
; HalfBand:u6|Xin_Reg[16][41]             ; Merged with HalfBand:u6|Xin_Reg[10][41]     ;
; HalfBand:u6|Xin_Reg[18][41]             ; Merged with HalfBand:u6|Xin_Reg[10][41]     ;
; HalfBand:u6|Xin_Reg[2][41]              ; Merged with HalfBand:u6|Xin_Reg[10][41]     ;
; HalfBand:u6|Xin_Reg[4][41]              ; Merged with HalfBand:u6|Xin_Reg[10][41]     ;
; HalfBand:u6|Xin_Reg[6][41]              ; Merged with HalfBand:u6|Xin_Reg[10][41]     ;
; HalfBand:u6|Xin_Reg[8][41]              ; Merged with HalfBand:u6|Xin_Reg[10][41]     ;
; HalfBand:u6|Xin_Reg[9][41]              ; Merged with HalfBand:u6|Xin_Reg[10][41]     ;
; HalfBand:u6|Xin_Reg[12][42]             ; Merged with HalfBand:u6|Xin_Reg[10][42]     ;
; HalfBand:u6|Xin_Reg[14][42]             ; Merged with HalfBand:u6|Xin_Reg[10][42]     ;
; HalfBand:u6|Xin_Reg[16][42]             ; Merged with HalfBand:u6|Xin_Reg[10][42]     ;
; HalfBand:u6|Xin_Reg[18][42]             ; Merged with HalfBand:u6|Xin_Reg[10][42]     ;
; HalfBand:u6|Xin_Reg[2][42]              ; Merged with HalfBand:u6|Xin_Reg[10][42]     ;
; HalfBand:u6|Xin_Reg[4][42]              ; Merged with HalfBand:u6|Xin_Reg[10][42]     ;
; HalfBand:u6|Xin_Reg[6][42]              ; Merged with HalfBand:u6|Xin_Reg[10][42]     ;
; HalfBand:u6|Xin_Reg[8][42]              ; Merged with HalfBand:u6|Xin_Reg[10][42]     ;
; HalfBand:u6|Xin_Reg[9][42]              ; Merged with HalfBand:u6|Xin_Reg[10][42]     ;
; HalfBand:u6|Xin_Reg[12][43]             ; Merged with HalfBand:u6|Xin_Reg[10][43]     ;
; HalfBand:u6|Xin_Reg[14][43]             ; Merged with HalfBand:u6|Xin_Reg[10][43]     ;
; HalfBand:u6|Xin_Reg[16][43]             ; Merged with HalfBand:u6|Xin_Reg[10][43]     ;
; HalfBand:u6|Xin_Reg[18][43]             ; Merged with HalfBand:u6|Xin_Reg[10][43]     ;
; HalfBand:u6|Xin_Reg[2][43]              ; Merged with HalfBand:u6|Xin_Reg[10][43]     ;
; HalfBand:u6|Xin_Reg[4][43]              ; Merged with HalfBand:u6|Xin_Reg[10][43]     ;
; HalfBand:u6|Xin_Reg[6][43]              ; Merged with HalfBand:u6|Xin_Reg[10][43]     ;
; HalfBand:u6|Xin_Reg[8][43]              ; Merged with HalfBand:u6|Xin_Reg[10][43]     ;
; HalfBand:u6|Xin_Reg[9][43]              ; Merged with HalfBand:u6|Xin_Reg[10][43]     ;
; HalfBand:u6|Xin_Reg[10][45]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[10][46]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[12][44]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[12][45]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[12][46]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[14][44]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[14][45]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[14][46]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[16][44]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[16][45]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[16][46]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[18][44]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[18][45]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[18][46]             ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[2][44]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[2][45]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[2][46]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[4][44]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[4][45]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[4][46]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[6][44]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[6][45]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[6][46]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[8][44]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[8][45]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[8][46]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[9][44]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[9][45]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[9][46]              ; Merged with HalfBand:u6|Xin_Reg[10][44]     ;
; HalfBand:u6|Xin_Reg[0][45]              ; Merged with HalfBand:u6|Xin_Reg[0][44]      ;
; HalfBand:u6|Xin_Reg[0][46]              ; Merged with HalfBand:u6|Xin_Reg[0][44]      ;
; Total Number of Removed Registers = 464 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+---------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name       ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+---------------------+---------------------------+-------------------------------------------------------------------------------------+
; uart_tx:u8|work_en  ; Stuck at GND              ; uart_tx:u8|baud_cnt[12], uart_tx:u8|baud_cnt[11], uart_tx:u8|baud_cnt[10],          ;
;                     ; due to stuck port data_in ; uart_tx:u8|baud_cnt[9], uart_tx:u8|baud_cnt[8], uart_tx:u8|baud_cnt[7],             ;
;                     ;                           ; uart_tx:u8|baud_cnt[6], uart_tx:u8|baud_cnt[5], uart_tx:u8|baud_cnt[4],             ;
;                     ;                           ; uart_tx:u8|baud_cnt[3], uart_tx:u8|baud_cnt[2], uart_tx:u8|baud_cnt[1],             ;
;                     ;                           ; uart_tx:u8|baud_cnt[0], uart_tx:u8|bit_flag, uart_tx:u8|tx, uart_tx:u8|send_cnt[3], ;
;                     ;                           ; uart_tx:u8|send_cnt[2], uart_tx:u8|send_cnt[1], uart_tx:u8|send_cnt[0]              ;
; uart_tx:u8|times[2] ; Lost Fanouts              ; uart_tx:u8|bit_cnt[6], uart_tx:u8|times[3]                                          ;
+---------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3103  ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 62    ;
; Number of registers using Asynchronous Clear ; 1628  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1328  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; Total number of inverted registers = 11                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mul_CIC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mul_CIC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Mul_CIC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |Mul_CIC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Mul_CIC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Mul_CIC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Mul_CIC ;
+----------------+----------------------------+---------------------------+
; Parameter Name ; Value                      ; Type                      ;
+----------------+----------------------------+---------------------------+
; UART_BPS       ; 00111110100000000000       ; Unsigned Binary           ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary           ;
+----------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clk_Div:u4|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------+
; Parameter Name                ; Value                     ; Type                ;
+-------------------------------+---------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped             ;
; PLL_TYPE                      ; AUTO                      ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clk_Div ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped             ;
; SCAN_CHAIN                    ; LONG                      ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped             ;
; LOCK_HIGH                     ; 1                         ; Untyped             ;
; LOCK_LOW                      ; 1                         ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped             ;
; SKIP_VCO                      ; OFF                       ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped             ;
; BANDWIDTH                     ; 0                         ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped             ;
; DOWN_SPREAD                   ; 0                         ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 32                        ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK0_DIVIDE_BY                ; 3125                      ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped             ;
; DPA_DIVIDER                   ; 0                         ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped             ;
; VCO_MIN                       ; 0                         ; Untyped             ;
; VCO_MAX                       ; 0                         ; Untyped             ;
; VCO_CENTER                    ; 0                         ; Untyped             ;
; PFD_MIN                       ; 0                         ; Untyped             ;
; PFD_MAX                       ; 0                         ; Untyped             ;
; M_INITIAL                     ; 0                         ; Untyped             ;
; M                             ; 0                         ; Untyped             ;
; N                             ; 1                         ; Untyped             ;
; M2                            ; 1                         ; Untyped             ;
; N2                            ; 1                         ; Untyped             ;
; SS                            ; 1                         ; Untyped             ;
; C0_HIGH                       ; 0                         ; Untyped             ;
; C1_HIGH                       ; 0                         ; Untyped             ;
; C2_HIGH                       ; 0                         ; Untyped             ;
; C3_HIGH                       ; 0                         ; Untyped             ;
; C4_HIGH                       ; 0                         ; Untyped             ;
; C5_HIGH                       ; 0                         ; Untyped             ;
; C6_HIGH                       ; 0                         ; Untyped             ;
; C7_HIGH                       ; 0                         ; Untyped             ;
; C8_HIGH                       ; 0                         ; Untyped             ;
; C9_HIGH                       ; 0                         ; Untyped             ;
; C0_LOW                        ; 0                         ; Untyped             ;
; C1_LOW                        ; 0                         ; Untyped             ;
; C2_LOW                        ; 0                         ; Untyped             ;
; C3_LOW                        ; 0                         ; Untyped             ;
; C4_LOW                        ; 0                         ; Untyped             ;
; C5_LOW                        ; 0                         ; Untyped             ;
; C6_LOW                        ; 0                         ; Untyped             ;
; C7_LOW                        ; 0                         ; Untyped             ;
; C8_LOW                        ; 0                         ; Untyped             ;
; C9_LOW                        ; 0                         ; Untyped             ;
; C0_INITIAL                    ; 0                         ; Untyped             ;
; C1_INITIAL                    ; 0                         ; Untyped             ;
; C2_INITIAL                    ; 0                         ; Untyped             ;
; C3_INITIAL                    ; 0                         ; Untyped             ;
; C4_INITIAL                    ; 0                         ; Untyped             ;
; C5_INITIAL                    ; 0                         ; Untyped             ;
; C6_INITIAL                    ; 0                         ; Untyped             ;
; C7_INITIAL                    ; 0                         ; Untyped             ;
; C8_INITIAL                    ; 0                         ; Untyped             ;
; C9_INITIAL                    ; 0                         ; Untyped             ;
; C0_MODE                       ; BYPASS                    ; Untyped             ;
; C1_MODE                       ; BYPASS                    ; Untyped             ;
; C2_MODE                       ; BYPASS                    ; Untyped             ;
; C3_MODE                       ; BYPASS                    ; Untyped             ;
; C4_MODE                       ; BYPASS                    ; Untyped             ;
; C5_MODE                       ; BYPASS                    ; Untyped             ;
; C6_MODE                       ; BYPASS                    ; Untyped             ;
; C7_MODE                       ; BYPASS                    ; Untyped             ;
; C8_MODE                       ; BYPASS                    ; Untyped             ;
; C9_MODE                       ; BYPASS                    ; Untyped             ;
; C0_PH                         ; 0                         ; Untyped             ;
; C1_PH                         ; 0                         ; Untyped             ;
; C2_PH                         ; 0                         ; Untyped             ;
; C3_PH                         ; 0                         ; Untyped             ;
; C4_PH                         ; 0                         ; Untyped             ;
; C5_PH                         ; 0                         ; Untyped             ;
; C6_PH                         ; 0                         ; Untyped             ;
; C7_PH                         ; 0                         ; Untyped             ;
; C8_PH                         ; 0                         ; Untyped             ;
; C9_PH                         ; 0                         ; Untyped             ;
; L0_HIGH                       ; 1                         ; Untyped             ;
; L1_HIGH                       ; 1                         ; Untyped             ;
; G0_HIGH                       ; 1                         ; Untyped             ;
; G1_HIGH                       ; 1                         ; Untyped             ;
; G2_HIGH                       ; 1                         ; Untyped             ;
; G3_HIGH                       ; 1                         ; Untyped             ;
; E0_HIGH                       ; 1                         ; Untyped             ;
; E1_HIGH                       ; 1                         ; Untyped             ;
; E2_HIGH                       ; 1                         ; Untyped             ;
; E3_HIGH                       ; 1                         ; Untyped             ;
; L0_LOW                        ; 1                         ; Untyped             ;
; L1_LOW                        ; 1                         ; Untyped             ;
; G0_LOW                        ; 1                         ; Untyped             ;
; G1_LOW                        ; 1                         ; Untyped             ;
; G2_LOW                        ; 1                         ; Untyped             ;
; G3_LOW                        ; 1                         ; Untyped             ;
; E0_LOW                        ; 1                         ; Untyped             ;
; E1_LOW                        ; 1                         ; Untyped             ;
; E2_LOW                        ; 1                         ; Untyped             ;
; E3_LOW                        ; 1                         ; Untyped             ;
; L0_INITIAL                    ; 1                         ; Untyped             ;
; L1_INITIAL                    ; 1                         ; Untyped             ;
; G0_INITIAL                    ; 1                         ; Untyped             ;
; G1_INITIAL                    ; 1                         ; Untyped             ;
; G2_INITIAL                    ; 1                         ; Untyped             ;
; G3_INITIAL                    ; 1                         ; Untyped             ;
; E0_INITIAL                    ; 1                         ; Untyped             ;
; E1_INITIAL                    ; 1                         ; Untyped             ;
; E2_INITIAL                    ; 1                         ; Untyped             ;
; E3_INITIAL                    ; 1                         ; Untyped             ;
; L0_MODE                       ; BYPASS                    ; Untyped             ;
; L1_MODE                       ; BYPASS                    ; Untyped             ;
; G0_MODE                       ; BYPASS                    ; Untyped             ;
; G1_MODE                       ; BYPASS                    ; Untyped             ;
; G2_MODE                       ; BYPASS                    ; Untyped             ;
; G3_MODE                       ; BYPASS                    ; Untyped             ;
; E0_MODE                       ; BYPASS                    ; Untyped             ;
; E1_MODE                       ; BYPASS                    ; Untyped             ;
; E2_MODE                       ; BYPASS                    ; Untyped             ;
; E3_MODE                       ; BYPASS                    ; Untyped             ;
; L0_PH                         ; 0                         ; Untyped             ;
; L1_PH                         ; 0                         ; Untyped             ;
; G0_PH                         ; 0                         ; Untyped             ;
; G1_PH                         ; 0                         ; Untyped             ;
; G2_PH                         ; 0                         ; Untyped             ;
; G3_PH                         ; 0                         ; Untyped             ;
; E0_PH                         ; 0                         ; Untyped             ;
; E1_PH                         ; 0                         ; Untyped             ;
; E2_PH                         ; 0                         ; Untyped             ;
; E3_PH                         ; 0                         ; Untyped             ;
; M_PH                          ; 0                         ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped             ;
; CLK0_COUNTER                  ; G0                        ; Untyped             ;
; CLK1_COUNTER                  ; G0                        ; Untyped             ;
; CLK2_COUNTER                  ; G0                        ; Untyped             ;
; CLK3_COUNTER                  ; G0                        ; Untyped             ;
; CLK4_COUNTER                  ; G0                        ; Untyped             ;
; CLK5_COUNTER                  ; G0                        ; Untyped             ;
; CLK6_COUNTER                  ; E0                        ; Untyped             ;
; CLK7_COUNTER                  ; E1                        ; Untyped             ;
; CLK8_COUNTER                  ; E2                        ; Untyped             ;
; CLK9_COUNTER                  ; E3                        ; Untyped             ;
; L0_TIME_DELAY                 ; 0                         ; Untyped             ;
; L1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G0_TIME_DELAY                 ; 0                         ; Untyped             ;
; G1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G2_TIME_DELAY                 ; 0                         ; Untyped             ;
; G3_TIME_DELAY                 ; 0                         ; Untyped             ;
; E0_TIME_DELAY                 ; 0                         ; Untyped             ;
; E1_TIME_DELAY                 ; 0                         ; Untyped             ;
; E2_TIME_DELAY                 ; 0                         ; Untyped             ;
; E3_TIME_DELAY                 ; 0                         ; Untyped             ;
; M_TIME_DELAY                  ; 0                         ; Untyped             ;
; N_TIME_DELAY                  ; 0                         ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped             ;
; ENABLE0_COUNTER               ; L0                        ; Untyped             ;
; ENABLE1_COUNTER               ; L0                        ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped             ;
; LOOP_FILTER_C                 ; 5                         ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped             ;
; VCO_POST_SCALE                ; 0                         ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped             ;
; M_TEST_SOURCE                 ; 5                         ; Untyped             ;
; C0_TEST_SOURCE                ; 5                         ; Untyped             ;
; C1_TEST_SOURCE                ; 5                         ; Untyped             ;
; C2_TEST_SOURCE                ; 5                         ; Untyped             ;
; C3_TEST_SOURCE                ; 5                         ; Untyped             ;
; C4_TEST_SOURCE                ; 5                         ; Untyped             ;
; C5_TEST_SOURCE                ; 5                         ; Untyped             ;
; C6_TEST_SOURCE                ; 5                         ; Untyped             ;
; C7_TEST_SOURCE                ; 5                         ; Untyped             ;
; C8_TEST_SOURCE                ; 5                         ; Untyped             ;
; C9_TEST_SOURCE                ; 5                         ; Untyped             ;
; CBXI_PARAMETER                ; Clk_Div_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped             ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE      ;
+-------------------------------+---------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: Isop:u5 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; c              ; 1010  ; Unsigned Binary             ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:u8       ;
+----------------+----------------------------+-----------------+
; Parameter Name ; Value                      ; Type            ;
+----------------+----------------------------+-----------------+
; UART_BPS       ; 00111110100000000000       ; Unsigned Binary ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 155                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 155                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 25292                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 47933                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 487                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_mode                      ; PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HalfBand:u6|lpm_mult:Mult4         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 46           ; Untyped             ;
; LPM_WIDTHB                                     ; 15           ; Untyped             ;
; LPM_WIDTHP                                     ; 61           ; Untyped             ;
; LPM_WIDTHR                                     ; 61           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_r9t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HalfBand:u6|lpm_mult:Mult0         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 46           ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 53           ; Untyped             ;
; LPM_WIDTHR                                     ; 53           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_d8t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HalfBand:u6|lpm_mult:Mult1         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 46           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 55           ; Untyped             ;
; LPM_WIDTHR                                     ; 55           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_h8t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HalfBand:u6|lpm_mult:Mult3         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 46           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 59           ; Untyped             ;
; LPM_WIDTHR                                     ; 59           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_0at     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HalfBand:u6|lpm_mult:Mult2         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 46           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 57           ; Untyped             ;
; LPM_WIDTHR                                     ; 57           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_s9t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; Clk_Div:u4|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 5                          ;
; Entity Instance                       ; HalfBand:u6|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 46                         ;
;     -- LPM_WIDTHB                     ; 15                         ;
;     -- LPM_WIDTHP                     ; 61                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; HalfBand:u6|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 46                         ;
;     -- LPM_WIDTHB                     ; 7                          ;
;     -- LPM_WIDTHP                     ; 53                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; HalfBand:u6|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 46                         ;
;     -- LPM_WIDTHB                     ; 9                          ;
;     -- LPM_WIDTHP                     ; 55                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; HalfBand:u6|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 46                         ;
;     -- LPM_WIDTHB                     ; 13                         ;
;     -- LPM_WIDTHP                     ; 59                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; HalfBand:u6|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 46                         ;
;     -- LPM_WIDTHB                     ; 11                         ;
;     -- LPM_WIDTHP                     ; 57                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clk_Div:u4"                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 155                 ; 155              ; 128          ; 1        ; input port             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                ;
+-------------------------------------+---------------+-----------+----------------+-------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection     ; Details                                                                                                                                                        ;
+-------------------------------------+---------------+-----------+----------------+-------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Comb:u3|Yout[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~2        ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~2        ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~23       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~23       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~26       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~26       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~29       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~29       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~32       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~32       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~35       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~35       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~38       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~38       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[16]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~41       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[16]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~41       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[17]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~44       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[17]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~44       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[18]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~47       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[18]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~47       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[19]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~50       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[19]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~50       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~51       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~51       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[20]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~54       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[20]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~54       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[21]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~57       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[21]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~57       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[22]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~60       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[22]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~60       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[23]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~63       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[23]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~63       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[24]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~66       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[24]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~66       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[25]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~69       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[25]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~69       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[26]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~72       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[26]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~72       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[27]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~75       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[27]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~75       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[28]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~78       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[28]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~78       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[29]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~81       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[29]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~81       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~82       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~82       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[30]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~85       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[30]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~85       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[31]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~88       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[31]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~88       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[32]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~91       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[32]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~91       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[33]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~94       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[33]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~94       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[34]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~97       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[34]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~97       ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[35]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~100      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[35]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~100      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[36]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~103      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[36]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~103      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[37]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~106      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[37]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~106      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[38]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~109      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[38]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~109      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[39]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~112      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[39]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~112      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~113      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~113      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[40]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~116      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[40]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~116      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[41]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~119      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[41]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~119      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[42]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~122      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[42]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~122      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[43]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~125      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[43]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~125      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~126      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~126      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~127      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~127      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~128      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~128      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~129      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~129      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~130      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~130      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~131      ; N/A                                                                                                                                                            ;
; Comb:u3|Yout[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comb:u3|Add5~131      ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[0]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[0]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[10] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[10] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[11] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[11] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[12] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[12] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[13] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[13] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[14] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[14] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[15]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[15] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[15]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[15] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[16]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[16] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[16]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[16] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[17]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[17] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[17]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[17] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[18]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[18] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[18]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[18] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[19]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[19] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[19]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[19] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[1]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[1]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[20]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[20] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[20]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[20] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[21]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[21] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[21]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[21] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[22]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[22] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[22]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[22] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[23]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[23] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[23]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[23] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[24]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[24] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[24]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[24] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[25]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[25] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[25]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[25] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[26]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[26] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[26]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[26] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[27]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[27] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[27]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[27] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[28]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[28] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[28]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[28] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[29]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[29] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[29]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[29] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[2]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[2]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[30]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[30] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[30]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[30] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[31]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[31] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[31]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[31] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[32]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[32] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[32]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[32] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[33]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[33] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[33]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[33] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[34]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[34] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[34]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[34] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[35]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[35] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[35]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[35] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[36]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[36] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[36]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[36] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[37]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[37] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[37]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[37] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[38]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[38] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[38]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[38] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[39]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[39] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[39]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[39] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[3]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[3]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[40]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[40] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[40]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[40] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[41]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[41] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[41]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[41] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[42]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[42] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[42]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[42] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[43]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[43] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[43]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[43] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[44]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[44] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[44]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[44] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[45]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[45] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[45]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[45] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[46]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[46] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[46]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[46] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[47]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[47] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[47]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[47] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[48]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[48] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[48]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[48] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[49]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[49] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[49]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[49] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[4]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[4]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[50]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[50] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[50]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[50] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[51]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[51] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[51]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[51] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[52]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[52] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[52]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[52] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[53]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[53] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[53]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[53] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[54]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[54] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[54]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[54] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[55]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[55] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[55]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[55] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[56]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[56] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[56]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[56] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[57]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[57] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[57]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[57] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[58]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[58] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[58]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[58] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[59]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[59] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[59]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[59] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[5]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[5]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[60]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[60] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[60]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[60] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[61]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[61] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[61]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[61] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[62]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[62] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[62]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[62] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[63]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[63] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[63]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[63] ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[6]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[6]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[7]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[7]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[8]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[8]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[9]  ; N/A                                                                                                                                                            ;
; HalfBand:u6|HBout[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HalfBand:u6|HBout[9]  ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~4        ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~4        ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~5        ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~5        ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~6        ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~6        ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~7        ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~7        ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~8        ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~8        ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~9        ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~9        ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~10       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~10       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[16]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~11       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[16]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~11       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[17]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~12       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[17]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~12       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[18]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~13       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[18]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~13       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[19]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~14       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[19]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~14       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~15       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~15       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[20]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~16       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[20]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~16       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[21]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~17       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[21]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~17       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[22]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~18       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[22]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~18       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[23]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~19       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[23]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~19       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[24]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~20       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[24]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~20       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[25]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~21       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[25]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~21       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[26]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~22       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[26]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~22       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[27]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~23       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[27]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~23       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[28]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~24       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[28]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~24       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[29]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~25       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[29]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~25       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~26       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~26       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[30]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~27       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[30]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~27       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[31]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~28       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[31]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~28       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[32]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~29       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[32]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~29       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[33]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~30       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[33]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~30       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[34]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~31       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[34]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~31       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[35]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~32       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[35]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~32       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[36]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~33       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[36]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~33       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[37]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~34       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[37]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~34       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[38]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~35       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[38]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~35       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[39]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~36       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[39]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~36       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~37       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~37       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[40]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~38       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[40]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~38       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[41]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~39       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[41]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~39       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[42]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~40       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[42]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~40       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[43]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~41       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[43]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~41       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[44]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~42       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[44]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~42       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[45]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~42       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[45]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~42       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[46]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~42       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[46]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~42       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~43       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~43       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~44       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~44       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~45       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~45       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~46       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~46       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~47       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~47       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~48       ; N/A                                                                                                                                                            ;
; Isop:u5|IsopOut[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Isop:u5|Add2~48       ; N/A                                                                                                                                                            ;
; auto_stp_external_storage_qualifier ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rdy                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Decimate:u2|rdy_tem   ; N/A                                                                                                                                                            ;
+-------------------------------------+---------------+-----------+----------------+-------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Dec 25 14:14:38 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mul_CIC -c Mul_CIC
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/act_mulcic_isop_hb/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/act_mulcic_isop_hb/rtl/in_convert.v
    Info (12023): Found entity 1: In_Convert
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/act_mulcic_isop_hb/rtl/halfband.v
    Info (12023): Found entity 1: HalfBand
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/act_mulcic_isop_hb/rtl/isop.v
    Info (12023): Found entity 1: Isop
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/act_mulcic_isop_hb/sim/tb_mul_cic.v
    Info (12023): Found entity 1: tb_Mul_CIC
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/act_mulcic_isop_hb/rtl/mul_cic.v
    Info (12023): Found entity 1: Mul_CIC
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/act_mulcic_isop_hb/rtl/decimate.v
    Info (12023): Found entity 1: Decimate
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/act_mulcic_isop_hb/rtl/comb.v
    Info (12023): Found entity 1: Comb
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/act_mulcic_isop_hb/rtl/integrated.v
    Info (12023): Found entity 1: Integrated
Info (12021): Found 1 design units, including 1 entities, in source file clk_div.v
    Info (12023): Found entity 1: Clk_Div
Warning (10236): Verilog HDL Implicit Net warning at Mul_CIC.v(104): created implicit net for "Fo_flag"
Info (12127): Elaborating entity "Mul_CIC" for the top level hierarchy
Info (12128): Elaborating entity "Integrated" for hierarchy "Integrated:u1"
Warning (10036): Verilog HDL or VHDL warning at Integrated.v(25): object "temp" assigned a value but never read
Info (12128): Elaborating entity "Decimate" for hierarchy "Decimate:u2"
Warning (10230): Verilog HDL assignment warning at Decimate.v(47): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "Comb" for hierarchy "Comb:u3"
Info (12128): Elaborating entity "Clk_Div" for hierarchy "Clk_Div:u4"
Info (12128): Elaborating entity "altpll" for hierarchy "Clk_Div:u4|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Clk_Div:u4|altpll:altpll_component"
Info (12133): Instantiated megafunction "Clk_Div:u4|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "32"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clk_Div"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_div_altpll.v
    Info (12023): Found entity 1: Clk_Div_altpll
Info (12128): Elaborating entity "Clk_Div_altpll" for hierarchy "Clk_Div:u4|altpll:altpll_component|Clk_Div_altpll:auto_generated"
Info (12128): Elaborating entity "Isop" for hierarchy "Isop:u5"
Warning (10036): Verilog HDL or VHDL warning at Isop.v(30): object "test1" assigned a value but never read
Info (12128): Elaborating entity "HalfBand" for hierarchy "HalfBand:u6"
Warning (10230): Verilog HDL assignment warning at HalfBand.v(34): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at HalfBand.v(45): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at HalfBand.v(50): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at HalfBand.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "In_Convert" for hierarchy "In_Convert:u7"
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:u8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o124.tdf
    Info (12023): Found entity 1: altsyncram_o124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8ii.tdf
    Info (12023): Found entity 1: cntr_8ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (278001): Inferred 5 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "HalfBand:u6|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "HalfBand:u6|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "HalfBand:u6|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "HalfBand:u6|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "HalfBand:u6|Mult2"
Info (12130): Elaborated megafunction instantiation "HalfBand:u6|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "HalfBand:u6|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "46"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "61"
    Info (12134): Parameter "LPM_WIDTHR" = "61"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_r9t.tdf
    Info (12023): Found entity 1: mult_r9t
Info (12130): Elaborated megafunction instantiation "HalfBand:u6|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "HalfBand:u6|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "46"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "53"
    Info (12134): Parameter "LPM_WIDTHR" = "53"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_d8t.tdf
    Info (12023): Found entity 1: mult_d8t
Info (12130): Elaborated megafunction instantiation "HalfBand:u6|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "HalfBand:u6|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "46"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "55"
    Info (12134): Parameter "LPM_WIDTHR" = "55"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h8t.tdf
    Info (12023): Found entity 1: mult_h8t
Info (12130): Elaborated megafunction instantiation "HalfBand:u6|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "HalfBand:u6|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "46"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "59"
    Info (12134): Parameter "LPM_WIDTHR" = "59"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0at.tdf
    Info (12023): Found entity 1: mult_0at
Info (12130): Elaborated megafunction instantiation "HalfBand:u6|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "HalfBand:u6|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "46"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "57"
    Info (12134): Parameter "LPM_WIDTHR" = "57"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_s9t.tdf
    Info (12023): Found entity 1: mult_s9t
Info (13014): Ignored 790 buffer(s)
    Info (13019): Ignored 790 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "tx" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/output_files/Mul_CIC.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 311 of its 312 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5571 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 5374 logic cells
    Info (21064): Implemented 156 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 30 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Mon Dec 25 14:14:47 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/Act_MulCIC_Isop_HB/Quartus_Prj/output_files/Mul_CIC.map.smsg.


