Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:46:50 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 227 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 95 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.843     -469.786                    126                  749        0.188        0.000                      0                  749        3.000        0.000                       0                   509  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -6.843     -469.786                    126                  749        0.188        0.000                      0                  749        3.000        0.000                       0                   509  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          126  Failing Endpoints,  Worst Slack       -6.843ns,  Total Violation     -469.786ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.843ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.821ns  (logic 8.716ns (63.065%)  route 5.105ns (36.935%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y45         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[31]/Q
                         net (fo=3, routed)           0.801     2.292    fsm1/fsm1_out[31]
    SLICE_X25Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.416 r  fsm1/x_addr0[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.407     2.824    fsm1/x_addr0[3]_INST_0_i_15_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  fsm1/x_addr0[3]_INST_0_i_9/O
                         net (fo=2, routed)           0.877     3.825    fsm1/x_addr0[3]_INST_0_i_9_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.949 f  fsm1/tmp_addr0[3]_INST_0_i_7/O
                         net (fo=132, routed)         0.996     4.944    fsm0/out_reg[31]_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.068 r  fsm0/out__0_i_15/O
                         net (fo=1, routed)           0.529     5.597    mult0/mult0_left[2]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.633 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.635    mult0/out__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.153 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.691    11.844    mult0/out__1_n_105
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.968 r  mult0/out_carry_i_3__3/O
                         net (fo=1, routed)           0.000    11.968    mult0/out_carry_i_3__3_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.501 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.501    mult0/out_carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.618 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.618    mult0/out_carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.837 r  mult0/out_carry__1/O[0]
                         net (fo=2, routed)           0.463    13.300    fsm0/out__3[8]
    SLICE_X33Y41         LUT5 (Prop_lut5_I4_O)        0.295    13.595 r  fsm0/out_carry__5_i_4/O
                         net (fo=1, routed)           0.339    13.934    add0/add0_left[24]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.460 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.460    add0/out_carry__5_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.794 r  add0/out_carry__6/O[1]
                         net (fo=1, routed)           0.000    14.794    tmpWrite10/add0_out[29]
    SLICE_X35Y43         FDRE                                         r  tmpWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=508, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X35Y43         FDRE                                         r  tmpWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.794    
  -------------------------------------------------------------------
                         slack                                 -6.843    

Slack (VIOLATED) :        -6.822ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.800ns  (logic 8.695ns (63.009%)  route 5.105ns (36.991%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y45         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[31]/Q
                         net (fo=3, routed)           0.801     2.292    fsm1/fsm1_out[31]
    SLICE_X25Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.416 r  fsm1/x_addr0[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.407     2.824    fsm1/x_addr0[3]_INST_0_i_15_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  fsm1/x_addr0[3]_INST_0_i_9/O
                         net (fo=2, routed)           0.877     3.825    fsm1/x_addr0[3]_INST_0_i_9_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.949 f  fsm1/tmp_addr0[3]_INST_0_i_7/O
                         net (fo=132, routed)         0.996     4.944    fsm0/out_reg[31]_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.068 r  fsm0/out__0_i_15/O
                         net (fo=1, routed)           0.529     5.597    mult0/mult0_left[2]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.633 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.635    mult0/out__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.153 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.691    11.844    mult0/out__1_n_105
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.968 r  mult0/out_carry_i_3__3/O
                         net (fo=1, routed)           0.000    11.968    mult0/out_carry_i_3__3_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.501 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.501    mult0/out_carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.618 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.618    mult0/out_carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.837 r  mult0/out_carry__1/O[0]
                         net (fo=2, routed)           0.463    13.300    fsm0/out__3[8]
    SLICE_X33Y41         LUT5 (Prop_lut5_I4_O)        0.295    13.595 r  fsm0/out_carry__5_i_4/O
                         net (fo=1, routed)           0.339    13.934    add0/add0_left[24]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.460 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.460    add0/out_carry__5_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.773 r  add0/out_carry__6/O[3]
                         net (fo=1, routed)           0.000    14.773    tmpWrite10/add0_out[31]
    SLICE_X35Y43         FDRE                                         r  tmpWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=508, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X35Y43         FDRE                                         r  tmpWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                 -6.822    

Slack (VIOLATED) :        -6.748ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.726ns  (logic 8.621ns (62.810%)  route 5.105ns (37.190%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y45         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[31]/Q
                         net (fo=3, routed)           0.801     2.292    fsm1/fsm1_out[31]
    SLICE_X25Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.416 r  fsm1/x_addr0[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.407     2.824    fsm1/x_addr0[3]_INST_0_i_15_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  fsm1/x_addr0[3]_INST_0_i_9/O
                         net (fo=2, routed)           0.877     3.825    fsm1/x_addr0[3]_INST_0_i_9_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.949 f  fsm1/tmp_addr0[3]_INST_0_i_7/O
                         net (fo=132, routed)         0.996     4.944    fsm0/out_reg[31]_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.068 r  fsm0/out__0_i_15/O
                         net (fo=1, routed)           0.529     5.597    mult0/mult0_left[2]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.633 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.635    mult0/out__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.153 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.691    11.844    mult0/out__1_n_105
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.968 r  mult0/out_carry_i_3__3/O
                         net (fo=1, routed)           0.000    11.968    mult0/out_carry_i_3__3_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.501 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.501    mult0/out_carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.618 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.618    mult0/out_carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.837 r  mult0/out_carry__1/O[0]
                         net (fo=2, routed)           0.463    13.300    fsm0/out__3[8]
    SLICE_X33Y41         LUT5 (Prop_lut5_I4_O)        0.295    13.595 r  fsm0/out_carry__5_i_4/O
                         net (fo=1, routed)           0.339    13.934    add0/add0_left[24]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.460 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.460    add0/out_carry__5_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.699 r  add0/out_carry__6/O[2]
                         net (fo=1, routed)           0.000    14.699    tmpWrite10/add0_out[30]
    SLICE_X35Y43         FDRE                                         r  tmpWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=508, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X35Y43         FDRE                                         r  tmpWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.699    
  -------------------------------------------------------------------
                         slack                                 -6.748    

Slack (VIOLATED) :        -6.732ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.710ns  (logic 8.605ns (62.766%)  route 5.105ns (37.234%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y45         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[31]/Q
                         net (fo=3, routed)           0.801     2.292    fsm1/fsm1_out[31]
    SLICE_X25Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.416 r  fsm1/x_addr0[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.407     2.824    fsm1/x_addr0[3]_INST_0_i_15_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  fsm1/x_addr0[3]_INST_0_i_9/O
                         net (fo=2, routed)           0.877     3.825    fsm1/x_addr0[3]_INST_0_i_9_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.949 f  fsm1/tmp_addr0[3]_INST_0_i_7/O
                         net (fo=132, routed)         0.996     4.944    fsm0/out_reg[31]_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.068 r  fsm0/out__0_i_15/O
                         net (fo=1, routed)           0.529     5.597    mult0/mult0_left[2]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.633 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.635    mult0/out__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.153 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.691    11.844    mult0/out__1_n_105
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.968 r  mult0/out_carry_i_3__3/O
                         net (fo=1, routed)           0.000    11.968    mult0/out_carry_i_3__3_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.501 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.501    mult0/out_carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.618 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.618    mult0/out_carry__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.837 r  mult0/out_carry__1/O[0]
                         net (fo=2, routed)           0.463    13.300    fsm0/out__3[8]
    SLICE_X33Y41         LUT5 (Prop_lut5_I4_O)        0.295    13.595 r  fsm0/out_carry__5_i_4/O
                         net (fo=1, routed)           0.339    13.934    add0/add0_left[24]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.460 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.460    add0/out_carry__5_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.683 r  add0/out_carry__6/O[0]
                         net (fo=1, routed)           0.000    14.683    tmpWrite10/add0_out[28]
    SLICE_X35Y43         FDRE                                         r  tmpWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=508, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X35Y43         FDRE                                         r  tmpWrite10/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                 -6.732    

Slack (VIOLATED) :        -6.726ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.704ns  (logic 8.599ns (62.750%)  route 5.105ns (37.250%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y45         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[31]/Q
                         net (fo=3, routed)           0.801     2.292    fsm1/fsm1_out[31]
    SLICE_X25Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.416 r  fsm1/x_addr0[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.407     2.824    fsm1/x_addr0[3]_INST_0_i_15_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  fsm1/x_addr0[3]_INST_0_i_9/O
                         net (fo=2, routed)           0.877     3.825    fsm1/x_addr0[3]_INST_0_i_9_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.949 f  fsm1/tmp_addr0[3]_INST_0_i_7/O
                         net (fo=132, routed)         0.996     4.944    fsm0/out_reg[31]_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.068 r  fsm0/out__0_i_15/O
                         net (fo=1, routed)           0.529     5.597    mult0/mult0_left[2]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.633 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.635    mult0/out__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.153 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.691    11.844    mult0/out__1_n_105
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.968 r  mult0/out_carry_i_3__3/O
                         net (fo=1, routed)           0.000    11.968    mult0/out_carry_i_3__3_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.501 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.501    mult0/out_carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.720 r  mult0/out_carry__0/O[0]
                         net (fo=2, routed)           0.463    13.183    fsm0/out__3[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.295    13.478 r  fsm0/out_carry__4_i_4/O
                         net (fo=1, routed)           0.339    13.817    add0/add0_left[20]
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.343 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.343    add0/out_carry__4_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.677 r  add0/out_carry__5/O[1]
                         net (fo=1, routed)           0.000    14.677    tmpWrite10/add0_out[25]
    SLICE_X35Y42         FDRE                                         r  tmpWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=508, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X35Y42         FDRE                                         r  tmpWrite10/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.677    
  -------------------------------------------------------------------
                         slack                                 -6.726    

Slack (VIOLATED) :        -6.705ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.683ns  (logic 8.578ns (62.693%)  route 5.105ns (37.307%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y45         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[31]/Q
                         net (fo=3, routed)           0.801     2.292    fsm1/fsm1_out[31]
    SLICE_X25Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.416 r  fsm1/x_addr0[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.407     2.824    fsm1/x_addr0[3]_INST_0_i_15_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  fsm1/x_addr0[3]_INST_0_i_9/O
                         net (fo=2, routed)           0.877     3.825    fsm1/x_addr0[3]_INST_0_i_9_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.949 f  fsm1/tmp_addr0[3]_INST_0_i_7/O
                         net (fo=132, routed)         0.996     4.944    fsm0/out_reg[31]_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.068 r  fsm0/out__0_i_15/O
                         net (fo=1, routed)           0.529     5.597    mult0/mult0_left[2]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.633 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.635    mult0/out__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.153 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.691    11.844    mult0/out__1_n_105
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.968 r  mult0/out_carry_i_3__3/O
                         net (fo=1, routed)           0.000    11.968    mult0/out_carry_i_3__3_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.501 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.501    mult0/out_carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.720 r  mult0/out_carry__0/O[0]
                         net (fo=2, routed)           0.463    13.183    fsm0/out__3[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.295    13.478 r  fsm0/out_carry__4_i_4/O
                         net (fo=1, routed)           0.339    13.817    add0/add0_left[20]
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.343 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.343    add0/out_carry__4_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.656 r  add0/out_carry__5/O[3]
                         net (fo=1, routed)           0.000    14.656    tmpWrite10/add0_out[27]
    SLICE_X35Y42         FDRE                                         r  tmpWrite10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=508, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X35Y42         FDRE                                         r  tmpWrite10/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                 -6.705    

Slack (VIOLATED) :        -6.631ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.609ns  (logic 8.504ns (62.490%)  route 5.105ns (37.510%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y45         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[31]/Q
                         net (fo=3, routed)           0.801     2.292    fsm1/fsm1_out[31]
    SLICE_X25Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.416 r  fsm1/x_addr0[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.407     2.824    fsm1/x_addr0[3]_INST_0_i_15_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  fsm1/x_addr0[3]_INST_0_i_9/O
                         net (fo=2, routed)           0.877     3.825    fsm1/x_addr0[3]_INST_0_i_9_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.949 f  fsm1/tmp_addr0[3]_INST_0_i_7/O
                         net (fo=132, routed)         0.996     4.944    fsm0/out_reg[31]_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.068 r  fsm0/out__0_i_15/O
                         net (fo=1, routed)           0.529     5.597    mult0/mult0_left[2]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.633 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.635    mult0/out__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.153 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.691    11.844    mult0/out__1_n_105
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.968 r  mult0/out_carry_i_3__3/O
                         net (fo=1, routed)           0.000    11.968    mult0/out_carry_i_3__3_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.501 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.501    mult0/out_carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.720 r  mult0/out_carry__0/O[0]
                         net (fo=2, routed)           0.463    13.183    fsm0/out__3[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.295    13.478 r  fsm0/out_carry__4_i_4/O
                         net (fo=1, routed)           0.339    13.817    add0/add0_left[20]
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.343 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.343    add0/out_carry__4_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.582 r  add0/out_carry__5/O[2]
                         net (fo=1, routed)           0.000    14.582    tmpWrite10/add0_out[26]
    SLICE_X35Y42         FDRE                                         r  tmpWrite10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=508, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X35Y42         FDRE                                         r  tmpWrite10/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.582    
  -------------------------------------------------------------------
                         slack                                 -6.631    

Slack (VIOLATED) :        -6.615ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.593ns  (logic 8.488ns (62.446%)  route 5.105ns (37.554%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y45         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[31]/Q
                         net (fo=3, routed)           0.801     2.292    fsm1/fsm1_out[31]
    SLICE_X25Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.416 r  fsm1/x_addr0[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.407     2.824    fsm1/x_addr0[3]_INST_0_i_15_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  fsm1/x_addr0[3]_INST_0_i_9/O
                         net (fo=2, routed)           0.877     3.825    fsm1/x_addr0[3]_INST_0_i_9_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.949 f  fsm1/tmp_addr0[3]_INST_0_i_7/O
                         net (fo=132, routed)         0.996     4.944    fsm0/out_reg[31]_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.068 r  fsm0/out__0_i_15/O
                         net (fo=1, routed)           0.529     5.597    mult0/mult0_left[2]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.633 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.635    mult0/out__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.153 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.691    11.844    mult0/out__1_n_105
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.968 r  mult0/out_carry_i_3__3/O
                         net (fo=1, routed)           0.000    11.968    mult0/out_carry_i_3__3_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.501 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.501    mult0/out_carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.720 r  mult0/out_carry__0/O[0]
                         net (fo=2, routed)           0.463    13.183    fsm0/out__3[4]
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.295    13.478 r  fsm0/out_carry__4_i_4/O
                         net (fo=1, routed)           0.339    13.817    add0/add0_left[20]
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.343 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.343    add0/out_carry__4_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.566 r  add0/out_carry__5/O[0]
                         net (fo=1, routed)           0.000    14.566    tmpWrite10/add0_out[24]
    SLICE_X35Y42         FDRE                                         r  tmpWrite10/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=508, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X35Y42         FDRE                                         r  tmpWrite10/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.566    
  -------------------------------------------------------------------
                         slack                                 -6.615    

Slack (VIOLATED) :        -6.523ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.548ns  (logic 8.457ns (62.423%)  route 5.091ns (37.577%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.973     0.973    fsm1/clk
    SLICE_X29Y48         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.909     2.338    fsm1/fsm1_out[28]
    SLICE_X26Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.462 r  fsm1/x_addr0[3]_INST_0_i_16/O
                         net (fo=2, routed)           0.586     3.049    fsm1/x_addr0[3]_INST_0_i_16_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.173 f  fsm1/x_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.332     3.505    fsm1/x_addr0[3]_INST_0_i_10_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.629 r  fsm1/x_addr0[3]_INST_0_i_2/O
                         net (fo=188, routed)         0.965     4.594    fsm0/out_reg[31]_1
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124     4.718 r  fsm0/out__0_i_3__0/O
                         net (fo=1, routed)           0.518     5.236    mult1/mult1_left[14]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.272 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.274    mult1/out__0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    10.792 r  mult1/out__1/P[4]
                         net (fo=2, routed)           0.912    11.705    mult1/out__1_n_101
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124    11.829 r  mult1/out_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    11.829    mult1/out_carry__0_i_3__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.379 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.379    mult1/out_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.493 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.493    mult1/out_carry__1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.715 r  mult1/out_carry__2/O[0]
                         net (fo=2, routed)           0.344    13.059    fsm0/out__3_0[12]
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.299    13.358 r  fsm0/out_carry__6_i_3__0/O
                         net (fo=1, routed)           0.521    13.879    add1/add1_left[28]
    SLICE_X32Y48         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    14.521 r  add1/out_carry__6/O[3]
                         net (fo=1, routed)           0.000    14.521    yWrite10/add1_out[31]
    SLICE_X32Y48         FDRE                                         r  yWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=508, unset)          0.924     7.924    yWrite10/clk
    SLICE_X32Y48         FDRE                                         r  yWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.109     7.998    yWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.521    
  -------------------------------------------------------------------
                         slack                                 -6.523    

Slack (VIOLATED) :        -6.490ns  (required time - arrival time)
  Source:                 fsm1/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.468ns  (logic 8.361ns (62.080%)  route 5.107ns (37.920%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y45         FDRE                                         r  fsm1/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[31]/Q
                         net (fo=3, routed)           0.801     2.292    fsm1/fsm1_out[31]
    SLICE_X25Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.416 r  fsm1/x_addr0[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.407     2.824    fsm1/x_addr0[3]_INST_0_i_15_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  fsm1/x_addr0[3]_INST_0_i_9/O
                         net (fo=2, routed)           0.877     3.825    fsm1/x_addr0[3]_INST_0_i_9_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.949 f  fsm1/tmp_addr0[3]_INST_0_i_7/O
                         net (fo=132, routed)         0.996     4.944    fsm0/out_reg[31]_0
    SLICE_X33Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.068 r  fsm0/out__0_i_15/O
                         net (fo=1, routed)           0.529     5.597    mult0/mult0_left[2]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     9.633 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.635    mult0/out__0_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.153 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.691    11.844    mult0/out__1_n_105
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.968 r  mult0/out_carry_i_3__3/O
                         net (fo=1, routed)           0.000    11.968    mult0/out_carry_i_3__3_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.611 r  mult0/out_carry/O[3]
                         net (fo=2, routed)           0.467    13.078    fsm0/out__3[3]
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.307    13.385 r  fsm0/out_carry__3_i_1/O
                         net (fo=1, routed)           0.337    13.722    add0/add0_left[19]
    SLICE_X35Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.107 r  add0/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.107    add0/out_carry__3_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.441 r  add0/out_carry__4/O[1]
                         net (fo=1, routed)           0.000    14.441    tmpWrite10/add0_out[21]
    SLICE_X35Y41         FDRE                                         r  tmpWrite10/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=508, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X35Y41         FDRE                                         r  tmpWrite10/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.441    
  -------------------------------------------------------------------
                         slack                                 -6.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 y_i0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.252ns (73.447%)  route 0.091ns (26.553%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.410     0.410    y_i0/clk
    SLICE_X33Y45         FDRE                                         r  y_i0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  y_i0/out_reg[17]/Q
                         net (fo=1, routed)           0.091     0.642    fsm0/out_reg[19]_6
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.687 r  fsm0/out_carry__3_i_7__1/O
                         net (fo=1, routed)           0.000     0.687    add1/out_reg[19][1]
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.753 r  add1/out_carry__3/O[1]
                         net (fo=1, routed)           0.000     0.753    yWrite10/add1_out[17]
    SLICE_X32Y45         FDRE                                         r  yWrite10/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.432     0.432    yWrite10/clk
    SLICE_X32Y45         FDRE                                         r  yWrite10/out_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.134     0.566    yWrite10/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 i0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.410     0.410    i0/clk
    SLICE_X30Y50         FDRE                                         r  i0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  i0/out_reg[2]/Q
                         net (fo=6, routed)           0.087     0.645    i0/Q[2]
    SLICE_X30Y50         LUT6 (Prop_lut6_I5_O)        0.098     0.743 r  i0/out[3]_i_2__1/O
                         net (fo=1, routed)           0.000     0.743    i0/i0_in[3]
    SLICE_X30Y50         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.432     0.432    i0/clk
    SLICE_X30Y50         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.121     0.553    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tmp_i0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.272ns (83.924%)  route 0.052ns (16.076%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.410     0.410    tmp_i0/clk
    SLICE_X34Y38         FDRE                                         r  tmp_i0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  tmp_i0/out_reg[11]/Q
                         net (fo=1, routed)           0.052     0.626    fsm0/out_reg[11]_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.671 r  fsm0/out_carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     0.671    add0/out_reg[11][3]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.734 r  add0/out_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.734    tmpWrite10/add0_out[11]
    SLICE_X35Y38         FDRE                                         r  tmpWrite10/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.432     0.432    tmpWrite10/clk
    SLICE_X35Y38         FDRE                                         r  tmpWrite10/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.105     0.537    tmpWrite10/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tmp_i0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.279ns (84.519%)  route 0.051ns (15.481%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.410     0.410    tmp_i0/clk
    SLICE_X34Y38         FDRE                                         r  tmp_i0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  tmp_i0/out_reg[8]/Q
                         net (fo=1, routed)           0.051     0.625    fsm0/out_reg[11]_3
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.670 r  fsm0/out_carry__1_i_8__0/O
                         net (fo=1, routed)           0.000     0.670    add0/out_reg[11][0]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.740 r  add0/out_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.740    tmpWrite10/add0_out[8]
    SLICE_X35Y38         FDRE                                         r  tmpWrite10/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.432     0.432    tmpWrite10/clk
    SLICE_X35Y38         FDRE                                         r  tmpWrite10/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.105     0.537    tmpWrite10/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 tmp_i0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.410     0.410    tmp_i0/clk
    SLICE_X34Y36         FDRE                                         r  tmp_i0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  tmp_i0/out_reg[3]/Q
                         net (fo=1, routed)           0.082     0.656    fsm0/out_reg[3]_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.701 r  fsm0/out_carry_i_5__0/O
                         net (fo=1, routed)           0.000     0.701    add0/S[3]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.764 r  add0/out_carry/O[3]
                         net (fo=1, routed)           0.000     0.764    tmpWrite10/add0_out[3]
    SLICE_X35Y36         FDRE                                         r  tmpWrite10/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.432     0.432    tmpWrite10/clk
    SLICE_X35Y36         FDRE                                         r  tmpWrite10/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.105     0.537    tmpWrite10/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 y_i0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.273ns (71.027%)  route 0.111ns (28.973%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.410     0.410    y_i0/clk
    SLICE_X34Y44         FDRE                                         r  y_i0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  y_i0/out_reg[11]/Q
                         net (fo=1, routed)           0.111     0.685    fsm0/out_reg[11]_4
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.730 r  fsm0/out_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     0.730    add1/out_reg[11][3]
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.794 r  add1/out_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.794    yWrite10/add1_out[11]
    SLICE_X32Y43         FDRE                                         r  yWrite10/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.432     0.432    yWrite10/clk
    SLICE_X32Y43         FDRE                                         r  yWrite10/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.134     0.566    yWrite10/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.410     0.410    j0/clk
    SLICE_X34Y53         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j0/out_reg[0]/Q
                         net (fo=7, routed)           0.175     0.749    j0/j0_out[0]
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.043     0.792 r  j0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.792    j0/out[1]_i_1_n_0
    SLICE_X34Y53         FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.432     0.432    j0/clk
    SLICE_X34Y53         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.131     0.563    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 j0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.410     0.410    j0/clk
    SLICE_X36Y53         FDRE                                         r  j0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j0/out_reg[2]/Q
                         net (fo=5, routed)           0.175     0.749    j0/j0_out[2]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.043     0.792 r  j0/out[3]_i_3__2/O
                         net (fo=1, routed)           0.000     0.792    j0/out[3]_i_3__2_n_0
    SLICE_X36Y53         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.432     0.432    j0/clk
    SLICE_X36Y53         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.131     0.563    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tmp_i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.279ns (77.263%)  route 0.082ns (22.737%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.410     0.410    tmp_i0/clk
    SLICE_X34Y36         FDRE                                         r  tmp_i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  tmp_i0/out_reg[0]/Q
                         net (fo=1, routed)           0.082     0.656    fsm0/out_reg[3]_3
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.701 r  fsm0/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     0.701    add0/S[0]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.771 r  add0/out_carry/O[0]
                         net (fo=1, routed)           0.000     0.771    tmpWrite10/add0_out[0]
    SLICE_X35Y36         FDRE                                         r  tmpWrite10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.432     0.432    tmpWrite10/clk
    SLICE_X35Y36         FDRE                                         r  tmpWrite10/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.105     0.537    tmpWrite10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tmp_i0/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.279ns (77.263%)  route 0.082ns (22.737%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.410     0.410    tmp_i0/clk
    SLICE_X34Y39         FDRE                                         r  tmp_i0/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  tmp_i0/out_reg[12]/Q
                         net (fo=1, routed)           0.082     0.656    fsm0/out_reg[15]_3
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.045     0.701 r  fsm0/out_carry__2_i_8__0/O
                         net (fo=1, routed)           0.000     0.701    add0/out_reg[15][0]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.771 r  add0/out_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.771    tmpWrite10/add0_out[12]
    SLICE_X35Y39         FDRE                                         r  tmpWrite10/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.432     0.432    tmpWrite10/clk
    SLICE_X35Y39         FDRE                                         r  tmpWrite10/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     0.537    tmpWrite10/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X32Y40  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y42  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y42  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y44  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y44  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X41Y43  ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y43  ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y44  ARead00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X39Y45  ARead00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y50  ARead00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y40  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y42  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y42  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y44  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y44  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y43  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y43  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y44  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y45  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y50  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y40  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y42  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y42  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y44  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y44  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y43  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y43  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y44  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y45  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y50  ARead00/out_reg[18]/C



