/*
 * Device Tree Source for OMAP24xx clock data
 *
 * Copyright (C) 2014 Texas Instruments, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
<<<<<<< HEAD
&scrm_clocks {
	mcbsp1_mux_fck: mcbsp1_mux_fck {
=======
&scm_clocks {
	mcbsp1_mux_fck: mcbsp1_mux_fck@4 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_96m_ck>, <&mcbsp_clks>;
		ti,bit-shift = <2>;
<<<<<<< HEAD
		reg = <0x0274>;
=======
		reg = <0x4>;
>>>>>>> v4.9.227
	};

	mcbsp1_fck: mcbsp1_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&mcbsp1_gate_fck>, <&mcbsp1_mux_fck>;
	};

<<<<<<< HEAD
	mcbsp2_mux_fck: mcbsp2_mux_fck {
=======
	mcbsp2_mux_fck: mcbsp2_mux_fck@4 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_96m_ck>, <&mcbsp_clks>;
		ti,bit-shift = <6>;
<<<<<<< HEAD
		reg = <0x0274>;
=======
		reg = <0x4>;
>>>>>>> v4.9.227
	};

	mcbsp2_fck: mcbsp2_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&mcbsp2_gate_fck>, <&mcbsp2_mux_fck>;
	};
};

&prcm_clocks {
	func_32k_ck: func_32k_ck {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <32768>;
	};

	secure_32k_ck: secure_32k_ck {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <32768>;
	};

	virt_12m_ck: virt_12m_ck {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <12000000>;
	};

	virt_13m_ck: virt_13m_ck {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <13000000>;
	};

	virt_19200000_ck: virt_19200000_ck {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <19200000>;
	};

	virt_26m_ck: virt_26m_ck {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <26000000>;
	};

<<<<<<< HEAD
	aplls_clkin_ck: aplls_clkin_ck {
=======
	aplls_clkin_ck: aplls_clkin_ck@540 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,mux-clock";
		clocks = <&virt_19200000_ck>, <&virt_26m_ck>, <&virt_13m_ck>, <&virt_12m_ck>;
		ti,bit-shift = <23>;
		reg = <0x0540>;
	};

	aplls_clkin_x2_ck: aplls_clkin_x2_ck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&aplls_clkin_ck>;
		clock-mult = <2>;
		clock-div = <1>;
	};

<<<<<<< HEAD
	osc_ck: osc_ck {
=======
	osc_ck: osc_ck@60 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,mux-clock";
		clocks = <&aplls_clkin_ck>, <&aplls_clkin_x2_ck>;
		ti,bit-shift = <6>;
		reg = <0x0060>;
		ti,index-starts-at-one;
	};

<<<<<<< HEAD
	sys_ck: sys_ck {
=======
	sys_ck: sys_ck@60 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,divider-clock";
		clocks = <&osc_ck>;
		ti,bit-shift = <6>;
		ti,max-div = <3>;
		reg = <0x0060>;
		ti,index-starts-at-one;
	};

	alt_ck: alt_ck {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <54000000>;
	};

	mcbsp_clks: mcbsp_clks {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <0x0>;
	};

<<<<<<< HEAD
	dpll_ck: dpll_ck {
=======
	dpll_ck: dpll_ck@500 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap2-dpll-core-clock";
		clocks = <&sys_ck>, <&sys_ck>;
		reg = <0x0500>, <0x0540>;
	};

<<<<<<< HEAD
	apll96_ck: apll96_ck {
=======
	apll96_ck: apll96_ck@500 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap2-apll-clock";
		clocks = <&sys_ck>;
		ti,bit-shift = <2>;
		ti,idlest-shift = <8>;
		ti,clock-frequency = <96000000>;
		reg = <0x0500>, <0x0530>, <0x0520>;
	};

<<<<<<< HEAD
	apll54_ck: apll54_ck {
=======
	apll54_ck: apll54_ck@500 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap2-apll-clock";
		clocks = <&sys_ck>;
		ti,bit-shift = <6>;
		ti,idlest-shift = <9>;
		ti,clock-frequency = <54000000>;
		reg = <0x0500>, <0x0530>, <0x0520>;
	};

<<<<<<< HEAD
	func_54m_ck: func_54m_ck {
=======
	func_54m_ck: func_54m_ck@540 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,mux-clock";
		clocks = <&apll54_ck>, <&alt_ck>;
		ti,bit-shift = <5>;
		reg = <0x0540>;
	};

	core_ck: core_ck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&dpll_ck>;
		clock-mult = <1>;
		clock-div = <1>;
	};

<<<<<<< HEAD
	func_96m_ck: func_96m_ck {
=======
	func_96m_ck: func_96m_ck@540 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
	};

	apll96_d2_ck: apll96_d2_ck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&apll96_ck>;
		clock-mult = <1>;
		clock-div = <2>;
	};

<<<<<<< HEAD
	func_48m_ck: func_48m_ck {
=======
	func_48m_ck: func_48m_ck@540 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,mux-clock";
		clocks = <&apll96_d2_ck>, <&alt_ck>;
		ti,bit-shift = <3>;
		reg = <0x0540>;
	};

	func_12m_ck: func_12m_ck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&func_48m_ck>;
		clock-mult = <1>;
		clock-div = <4>;
	};

<<<<<<< HEAD
	sys_clkout_src_gate: sys_clkout_src_gate {
=======
	sys_clkout_src_gate: sys_clkout_src_gate@70 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-no-wait-gate-clock";
		clocks = <&core_ck>;
		ti,bit-shift = <7>;
		reg = <0x0070>;
	};

<<<<<<< HEAD
	sys_clkout_src_mux: sys_clkout_src_mux {
=======
	sys_clkout_src_mux: sys_clkout_src_mux@70 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&core_ck>, <&sys_ck>, <&func_96m_ck>, <&func_54m_ck>;
		reg = <0x0070>;
	};

	sys_clkout_src: sys_clkout_src {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&sys_clkout_src_gate>, <&sys_clkout_src_mux>;
	};

<<<<<<< HEAD
	sys_clkout: sys_clkout {
=======
	sys_clkout: sys_clkout@70 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,divider-clock";
		clocks = <&sys_clkout_src>;
		ti,bit-shift = <3>;
		ti,max-div = <64>;
		reg = <0x0070>;
		ti,index-power-of-two;
	};

<<<<<<< HEAD
	emul_ck: emul_ck {
=======
	emul_ck: emul_ck@78 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,gate-clock";
		clocks = <&func_54m_ck>;
		ti,bit-shift = <0>;
		reg = <0x0078>;
	};

<<<<<<< HEAD
	mpu_ck: mpu_ck {
=======
	mpu_ck: mpu_ck@140 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,divider-clock";
		clocks = <&core_ck>;
		ti,max-div = <31>;
		reg = <0x0140>;
		ti,index-starts-at-one;
	};

<<<<<<< HEAD
	dsp_gate_fck: dsp_gate_fck {
=======
	dsp_gate_fck: dsp_gate_fck@800 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&core_ck>;
		ti,bit-shift = <0>;
		reg = <0x0800>;
	};

<<<<<<< HEAD
	dsp_div_fck: dsp_div_fck {
=======
	dsp_div_fck: dsp_div_fck@840 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-divider-clock";
		clocks = <&core_ck>;
		reg = <0x0840>;
	};

	dsp_fck: dsp_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&dsp_gate_fck>, <&dsp_div_fck>;
	};

<<<<<<< HEAD
	core_l3_ck: core_l3_ck {
=======
	core_l3_ck: core_l3_ck@240 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,divider-clock";
		clocks = <&core_ck>;
		ti,max-div = <31>;
		reg = <0x0240>;
		ti,index-starts-at-one;
	};

<<<<<<< HEAD
	gfx_3d_gate_fck: gfx_3d_gate_fck {
=======
	gfx_3d_gate_fck: gfx_3d_gate_fck@300 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&core_l3_ck>;
		ti,bit-shift = <2>;
		reg = <0x0300>;
	};

<<<<<<< HEAD
	gfx_3d_div_fck: gfx_3d_div_fck {
=======
	gfx_3d_div_fck: gfx_3d_div_fck@340 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-divider-clock";
		clocks = <&core_l3_ck>;
		ti,max-div = <4>;
		reg = <0x0340>;
		ti,index-starts-at-one;
	};

	gfx_3d_fck: gfx_3d_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gfx_3d_gate_fck>, <&gfx_3d_div_fck>;
	};

<<<<<<< HEAD
	gfx_2d_gate_fck: gfx_2d_gate_fck {
=======
	gfx_2d_gate_fck: gfx_2d_gate_fck@300 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&core_l3_ck>;
		ti,bit-shift = <1>;
		reg = <0x0300>;
	};

<<<<<<< HEAD
	gfx_2d_div_fck: gfx_2d_div_fck {
=======
	gfx_2d_div_fck: gfx_2d_div_fck@340 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-divider-clock";
		clocks = <&core_l3_ck>;
		ti,max-div = <4>;
		reg = <0x0340>;
		ti,index-starts-at-one;
	};

	gfx_2d_fck: gfx_2d_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gfx_2d_gate_fck>, <&gfx_2d_div_fck>;
	};

<<<<<<< HEAD
	gfx_ick: gfx_ick {
=======
	gfx_ick: gfx_ick@310 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&core_l3_ck>;
		ti,bit-shift = <0>;
		reg = <0x0310>;
	};

<<<<<<< HEAD
	l4_ck: l4_ck {
=======
	l4_ck: l4_ck@240 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,divider-clock";
		clocks = <&core_l3_ck>;
		ti,bit-shift = <5>;
		ti,max-div = <3>;
		reg = <0x0240>;
		ti,index-starts-at-one;
	};

<<<<<<< HEAD
	dss_ick: dss_ick {
=======
	dss_ick: dss_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-no-wait-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <0>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	dss1_gate_fck: dss1_gate_fck {
=======
	dss1_gate_fck: dss1_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-no-wait-gate-clock";
		clocks = <&core_ck>;
		ti,bit-shift = <0>;
		reg = <0x0200>;
	};

	core_d2_ck: core_d2_ck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&core_ck>;
		clock-mult = <1>;
		clock-div = <2>;
	};

	core_d3_ck: core_d3_ck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&core_ck>;
		clock-mult = <1>;
		clock-div = <3>;
	};

	core_d4_ck: core_d4_ck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&core_ck>;
		clock-mult = <1>;
		clock-div = <4>;
	};

	core_d5_ck: core_d5_ck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&core_ck>;
		clock-mult = <1>;
		clock-div = <5>;
	};

	core_d6_ck: core_d6_ck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&core_ck>;
		clock-mult = <1>;
		clock-div = <6>;
	};

	dummy_ck: dummy_ck {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <0>;
	};

	core_d8_ck: core_d8_ck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&core_ck>;
		clock-mult = <1>;
		clock-div = <8>;
	};

	core_d9_ck: core_d9_ck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&core_ck>;
		clock-mult = <1>;
		clock-div = <9>;
	};

	core_d12_ck: core_d12_ck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&core_ck>;
		clock-mult = <1>;
		clock-div = <12>;
	};

	core_d16_ck: core_d16_ck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&core_ck>;
		clock-mult = <1>;
		clock-div = <16>;
	};

<<<<<<< HEAD
	dss1_mux_fck: dss1_mux_fck {
=======
	dss1_mux_fck: dss1_mux_fck@240 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&sys_ck>, <&core_ck>, <&core_d2_ck>, <&core_d3_ck>, <&core_d4_ck>, <&core_d5_ck>, <&core_d6_ck>, <&core_d8_ck>, <&core_d9_ck>, <&core_d12_ck>, <&core_d16_ck>;
		ti,bit-shift = <8>;
		reg = <0x0240>;
	};

	dss1_fck: dss1_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&dss1_gate_fck>, <&dss1_mux_fck>;
	};

<<<<<<< HEAD
	dss2_gate_fck: dss2_gate_fck {
=======
	dss2_gate_fck: dss2_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-no-wait-gate-clock";
		clocks = <&func_48m_ck>;
		ti,bit-shift = <1>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	dss2_mux_fck: dss2_mux_fck {
=======
	dss2_mux_fck: dss2_mux_fck@240 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&sys_ck>, <&func_48m_ck>;
		ti,bit-shift = <13>;
		reg = <0x0240>;
	};

	dss2_fck: dss2_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&dss2_gate_fck>, <&dss2_mux_fck>;
	};

<<<<<<< HEAD
	dss_54m_fck: dss_54m_fck {
=======
	dss_54m_fck: dss_54m_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&func_54m_ck>;
		ti,bit-shift = <2>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	ssi_ssr_sst_gate_fck: ssi_ssr_sst_gate_fck {
=======
	ssi_ssr_sst_gate_fck: ssi_ssr_sst_gate_fck@204 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&core_ck>;
		ti,bit-shift = <1>;
		reg = <0x0204>;
	};

<<<<<<< HEAD
	ssi_ssr_sst_div_fck: ssi_ssr_sst_div_fck {
=======
	ssi_ssr_sst_div_fck: ssi_ssr_sst_div_fck@240 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-divider-clock";
		clocks = <&core_ck>;
		ti,bit-shift = <20>;
		reg = <0x0240>;
	};

	ssi_ssr_sst_fck: ssi_ssr_sst_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&ssi_ssr_sst_gate_fck>, <&ssi_ssr_sst_div_fck>;
	};

<<<<<<< HEAD
	usb_l4_gate_ick: usb_l4_gate_ick {
=======
	usb_l4_gate_ick: usb_l4_gate_ick@214 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-interface-clock";
		clocks = <&core_l3_ck>;
		ti,bit-shift = <0>;
		reg = <0x0214>;
	};

<<<<<<< HEAD
	usb_l4_div_ick: usb_l4_div_ick {
=======
	usb_l4_div_ick: usb_l4_div_ick@240 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-divider-clock";
		clocks = <&core_l3_ck>;
		ti,bit-shift = <25>;
		reg = <0x0240>;
		ti,dividers = <0>, <1>, <2>, <0>, <4>;
	};

	usb_l4_ick: usb_l4_ick {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&usb_l4_gate_ick>, <&usb_l4_div_ick>;
	};

<<<<<<< HEAD
	ssi_l4_ick: ssi_l4_ick {
=======
	ssi_l4_ick: ssi_l4_ick@214 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <1>;
		reg = <0x0214>;
	};

<<<<<<< HEAD
	gpt1_ick: gpt1_ick {
=======
	gpt1_ick: gpt1_ick@410 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&sys_ck>;
		ti,bit-shift = <0>;
		reg = <0x0410>;
	};

<<<<<<< HEAD
	gpt1_gate_fck: gpt1_gate_fck {
=======
	gpt1_gate_fck: gpt1_gate_fck@400 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <0>;
		reg = <0x0400>;
	};

<<<<<<< HEAD
	gpt1_mux_fck: gpt1_mux_fck {
=======
	gpt1_mux_fck: gpt1_mux_fck@440 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
		reg = <0x0440>;
	};

	gpt1_fck: gpt1_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gpt1_gate_fck>, <&gpt1_mux_fck>;
	};

<<<<<<< HEAD
	gpt2_ick: gpt2_ick {
=======
	gpt2_ick: gpt2_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <4>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	gpt2_gate_fck: gpt2_gate_fck {
=======
	gpt2_gate_fck: gpt2_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <4>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	gpt2_mux_fck: gpt2_mux_fck {
=======
	gpt2_mux_fck: gpt2_mux_fck@244 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
		ti,bit-shift = <2>;
		reg = <0x0244>;
	};

	gpt2_fck: gpt2_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gpt2_gate_fck>, <&gpt2_mux_fck>;
	};

<<<<<<< HEAD
	gpt3_ick: gpt3_ick {
=======
	gpt3_ick: gpt3_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <5>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	gpt3_gate_fck: gpt3_gate_fck {
=======
	gpt3_gate_fck: gpt3_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <5>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	gpt3_mux_fck: gpt3_mux_fck {
=======
	gpt3_mux_fck: gpt3_mux_fck@244 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
		ti,bit-shift = <4>;
		reg = <0x0244>;
	};

	gpt3_fck: gpt3_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gpt3_gate_fck>, <&gpt3_mux_fck>;
	};

<<<<<<< HEAD
	gpt4_ick: gpt4_ick {
=======
	gpt4_ick: gpt4_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <6>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	gpt4_gate_fck: gpt4_gate_fck {
=======
	gpt4_gate_fck: gpt4_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <6>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	gpt4_mux_fck: gpt4_mux_fck {
=======
	gpt4_mux_fck: gpt4_mux_fck@244 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
		ti,bit-shift = <6>;
		reg = <0x0244>;
	};

	gpt4_fck: gpt4_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gpt4_gate_fck>, <&gpt4_mux_fck>;
	};

<<<<<<< HEAD
	gpt5_ick: gpt5_ick {
=======
	gpt5_ick: gpt5_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <7>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	gpt5_gate_fck: gpt5_gate_fck {
=======
	gpt5_gate_fck: gpt5_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <7>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	gpt5_mux_fck: gpt5_mux_fck {
=======
	gpt5_mux_fck: gpt5_mux_fck@244 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
		ti,bit-shift = <8>;
		reg = <0x0244>;
	};

	gpt5_fck: gpt5_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gpt5_gate_fck>, <&gpt5_mux_fck>;
	};

<<<<<<< HEAD
	gpt6_ick: gpt6_ick {
=======
	gpt6_ick: gpt6_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <8>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	gpt6_gate_fck: gpt6_gate_fck {
=======
	gpt6_gate_fck: gpt6_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <8>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	gpt6_mux_fck: gpt6_mux_fck {
=======
	gpt6_mux_fck: gpt6_mux_fck@244 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
		ti,bit-shift = <10>;
		reg = <0x0244>;
	};

	gpt6_fck: gpt6_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gpt6_gate_fck>, <&gpt6_mux_fck>;
	};

<<<<<<< HEAD
	gpt7_ick: gpt7_ick {
=======
	gpt7_ick: gpt7_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <9>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	gpt7_gate_fck: gpt7_gate_fck {
=======
	gpt7_gate_fck: gpt7_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <9>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	gpt7_mux_fck: gpt7_mux_fck {
=======
	gpt7_mux_fck: gpt7_mux_fck@244 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
		ti,bit-shift = <12>;
		reg = <0x0244>;
	};

	gpt7_fck: gpt7_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gpt7_gate_fck>, <&gpt7_mux_fck>;
	};

<<<<<<< HEAD
	gpt8_ick: gpt8_ick {
=======
	gpt8_ick: gpt8_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <10>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	gpt8_gate_fck: gpt8_gate_fck {
=======
	gpt8_gate_fck: gpt8_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <10>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	gpt8_mux_fck: gpt8_mux_fck {
=======
	gpt8_mux_fck: gpt8_mux_fck@244 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
		ti,bit-shift = <14>;
		reg = <0x0244>;
	};

	gpt8_fck: gpt8_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gpt8_gate_fck>, <&gpt8_mux_fck>;
	};

<<<<<<< HEAD
	gpt9_ick: gpt9_ick {
=======
	gpt9_ick: gpt9_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <11>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	gpt9_gate_fck: gpt9_gate_fck {
=======
	gpt9_gate_fck: gpt9_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <11>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	gpt9_mux_fck: gpt9_mux_fck {
=======
	gpt9_mux_fck: gpt9_mux_fck@244 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
		ti,bit-shift = <16>;
		reg = <0x0244>;
	};

	gpt9_fck: gpt9_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gpt9_gate_fck>, <&gpt9_mux_fck>;
	};

<<<<<<< HEAD
	gpt10_ick: gpt10_ick {
=======
	gpt10_ick: gpt10_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <12>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	gpt10_gate_fck: gpt10_gate_fck {
=======
	gpt10_gate_fck: gpt10_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <12>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	gpt10_mux_fck: gpt10_mux_fck {
=======
	gpt10_mux_fck: gpt10_mux_fck@244 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
		ti,bit-shift = <18>;
		reg = <0x0244>;
	};

	gpt10_fck: gpt10_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gpt10_gate_fck>, <&gpt10_mux_fck>;
	};

<<<<<<< HEAD
	gpt11_ick: gpt11_ick {
=======
	gpt11_ick: gpt11_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <13>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	gpt11_gate_fck: gpt11_gate_fck {
=======
	gpt11_gate_fck: gpt11_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <13>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	gpt11_mux_fck: gpt11_mux_fck {
=======
	gpt11_mux_fck: gpt11_mux_fck@244 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
		ti,bit-shift = <20>;
		reg = <0x0244>;
	};

	gpt11_fck: gpt11_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gpt11_gate_fck>, <&gpt11_mux_fck>;
	};

<<<<<<< HEAD
	gpt12_ick: gpt12_ick {
=======
	gpt12_ick: gpt12_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <14>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	gpt12_gate_fck: gpt12_gate_fck {
=======
	gpt12_gate_fck: gpt12_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <14>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	gpt12_mux_fck: gpt12_mux_fck {
=======
	gpt12_mux_fck: gpt12_mux_fck@244 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-mux-clock";
		clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
		ti,bit-shift = <22>;
		reg = <0x0244>;
	};

	gpt12_fck: gpt12_fck {
		#clock-cells = <0>;
		compatible = "ti,composite-clock";
		clocks = <&gpt12_gate_fck>, <&gpt12_mux_fck>;
	};

<<<<<<< HEAD
	mcbsp1_ick: mcbsp1_ick {
=======
	mcbsp1_ick: mcbsp1_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <15>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	mcbsp1_gate_fck: mcbsp1_gate_fck {
=======
	mcbsp1_gate_fck: mcbsp1_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&mcbsp_clks>;
		ti,bit-shift = <15>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	mcbsp2_ick: mcbsp2_ick {
=======
	mcbsp2_ick: mcbsp2_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <16>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	mcbsp2_gate_fck: mcbsp2_gate_fck {
=======
	mcbsp2_gate_fck: mcbsp2_gate_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,composite-gate-clock";
		clocks = <&mcbsp_clks>;
		ti,bit-shift = <16>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	mcspi1_ick: mcspi1_ick {
=======
	mcspi1_ick: mcspi1_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <17>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	mcspi1_fck: mcspi1_fck {
=======
	mcspi1_fck: mcspi1_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&func_48m_ck>;
		ti,bit-shift = <17>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	mcspi2_ick: mcspi2_ick {
=======
	mcspi2_ick: mcspi2_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <18>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	mcspi2_fck: mcspi2_fck {
=======
	mcspi2_fck: mcspi2_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&func_48m_ck>;
		ti,bit-shift = <18>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	uart1_ick: uart1_ick {
=======
	uart1_ick: uart1_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <21>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	uart1_fck: uart1_fck {
=======
	uart1_fck: uart1_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&func_48m_ck>;
		ti,bit-shift = <21>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	uart2_ick: uart2_ick {
=======
	uart2_ick: uart2_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <22>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	uart2_fck: uart2_fck {
=======
	uart2_fck: uart2_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&func_48m_ck>;
		ti,bit-shift = <22>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	uart3_ick: uart3_ick {
=======
	uart3_ick: uart3_ick@214 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <2>;
		reg = <0x0214>;
	};

<<<<<<< HEAD
	uart3_fck: uart3_fck {
=======
	uart3_fck: uart3_fck@204 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&func_48m_ck>;
		ti,bit-shift = <2>;
		reg = <0x0204>;
	};

<<<<<<< HEAD
	gpios_ick: gpios_ick {
=======
	gpios_ick: gpios_ick@410 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&sys_ck>;
		ti,bit-shift = <2>;
		reg = <0x0410>;
	};

<<<<<<< HEAD
	gpios_fck: gpios_fck {
=======
	gpios_fck: gpios_fck@400 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <2>;
		reg = <0x0400>;
	};

<<<<<<< HEAD
	mpu_wdt_ick: mpu_wdt_ick {
=======
	mpu_wdt_ick: mpu_wdt_ick@410 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&sys_ck>;
		ti,bit-shift = <3>;
		reg = <0x0410>;
	};

<<<<<<< HEAD
	mpu_wdt_fck: mpu_wdt_fck {
=======
	mpu_wdt_fck: mpu_wdt_fck@400 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <3>;
		reg = <0x0400>;
	};

<<<<<<< HEAD
	sync_32k_ick: sync_32k_ick {
=======
	sync_32k_ick: sync_32k_ick@410 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&sys_ck>;
		ti,bit-shift = <1>;
		reg = <0x0410>;
	};

<<<<<<< HEAD
	wdt1_ick: wdt1_ick {
=======
	wdt1_ick: wdt1_ick@410 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&sys_ck>;
		ti,bit-shift = <4>;
		reg = <0x0410>;
	};

<<<<<<< HEAD
	omapctrl_ick: omapctrl_ick {
=======
	omapctrl_ick: omapctrl_ick@410 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&sys_ck>;
		ti,bit-shift = <5>;
		reg = <0x0410>;
	};

<<<<<<< HEAD
	cam_fck: cam_fck {
=======
	cam_fck: cam_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,gate-clock";
		clocks = <&func_96m_ck>;
		ti,bit-shift = <31>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	cam_ick: cam_ick {
=======
	cam_ick: cam_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-no-wait-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <31>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	mailboxes_ick: mailboxes_ick {
=======
	mailboxes_ick: mailboxes_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <30>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	wdt4_ick: wdt4_ick {
=======
	wdt4_ick: wdt4_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <29>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	wdt4_fck: wdt4_fck {
=======
	wdt4_fck: wdt4_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&func_32k_ck>;
		ti,bit-shift = <29>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	mspro_ick: mspro_ick {
=======
	mspro_ick: mspro_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <27>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	mspro_fck: mspro_fck {
=======
	mspro_fck: mspro_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&func_96m_ck>;
		ti,bit-shift = <27>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	fac_ick: fac_ick {
=======
	fac_ick: fac_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <25>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	fac_fck: fac_fck {
=======
	fac_fck: fac_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&func_12m_ck>;
		ti,bit-shift = <25>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	hdq_ick: hdq_ick {
=======
	hdq_ick: hdq_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <23>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	hdq_fck: hdq_fck {
=======
	hdq_fck: hdq_fck@200 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&func_12m_ck>;
		ti,bit-shift = <23>;
		reg = <0x0200>;
	};

<<<<<<< HEAD
	i2c1_ick: i2c1_ick {
=======
	i2c1_ick: i2c1_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <19>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	i2c2_ick: i2c2_ick {
=======
	i2c2_ick: i2c2_ick@210 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <20>;
		reg = <0x0210>;
	};

<<<<<<< HEAD
	gpmc_fck: gpmc_fck {
=======
	gpmc_fck: gpmc_fck@238 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,fixed-factor-clock";
		clocks = <&core_l3_ck>;
		ti,clock-div = <1>;
		ti,autoidle-shift = <1>;
		reg = <0x0238>;
		ti,clock-mult = <1>;
	};

	sdma_fck: sdma_fck {
		#clock-cells = <0>;
		compatible = "fixed-factor-clock";
		clocks = <&core_l3_ck>;
		clock-mult = <1>;
		clock-div = <1>;
	};

<<<<<<< HEAD
	sdma_ick: sdma_ick {
=======
	sdma_ick: sdma_ick@238 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,fixed-factor-clock";
		clocks = <&core_l3_ck>;
		ti,clock-div = <1>;
		ti,autoidle-shift = <0>;
		reg = <0x0238>;
		ti,clock-mult = <1>;
	};

<<<<<<< HEAD
	sdrc_ick: sdrc_ick {
=======
	sdrc_ick: sdrc_ick@238 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,fixed-factor-clock";
		clocks = <&core_l3_ck>;
		ti,clock-div = <1>;
		ti,autoidle-shift = <2>;
		reg = <0x0238>;
		ti,clock-mult = <1>;
	};

<<<<<<< HEAD
	des_ick: des_ick {
=======
	des_ick: des_ick@21c {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <0>;
		reg = <0x021c>;
	};

<<<<<<< HEAD
	sha_ick: sha_ick {
=======
	sha_ick: sha_ick@21c {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <1>;
		reg = <0x021c>;
	};

<<<<<<< HEAD
	rng_ick: rng_ick {
=======
	rng_ick: rng_ick@21c {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <2>;
		reg = <0x021c>;
	};

<<<<<<< HEAD
	aes_ick: aes_ick {
=======
	aes_ick: aes_ick@21c {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <3>;
		reg = <0x021c>;
	};

<<<<<<< HEAD
	pka_ick: pka_ick {
=======
	pka_ick: pka_ick@21c {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,omap3-interface-clock";
		clocks = <&l4_ck>;
		ti,bit-shift = <4>;
		reg = <0x021c>;
	};

<<<<<<< HEAD
	usb_fck: usb_fck {
=======
	usb_fck: usb_fck@204 {
>>>>>>> v4.9.227
		#clock-cells = <0>;
		compatible = "ti,wait-gate-clock";
		clocks = <&func_48m_ck>;
		ti,bit-shift = <0>;
		reg = <0x0204>;
	};
};
