// Seed: 1549361859
`define pp_0 0
`timescale 1 ps / 1ps
module module_0;
  logic id_0 = (1);
  always @(posedge id_0 or posedge 1) begin
    id_0 = 1;
  end
  logic id_1;
  assign id_0 = id_1;
  assign id_0 = id_1;
  genvar id_2;
  logic id_3;
  assign id_3 = 1;
endmodule
