// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module synth_top_dotProduct (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_id_address0,
        x_0_id_ce0,
        x_0_id_q0,
        x_1_id_address0,
        x_1_id_ce0,
        x_1_id_q0,
        x_2_id_address0,
        x_2_id_ce0,
        x_2_id_q0,
        x_3_id_address0,
        x_3_id_ce0,
        x_3_id_q0,
        x_0_value_address0,
        x_0_value_ce0,
        x_0_value_q0,
        x_1_value_address0,
        x_1_value_ce0,
        x_1_value_q0,
        x_2_value_address0,
        x_2_value_ce0,
        x_2_value_q0,
        x_3_value_address0,
        x_3_value_ce0,
        x_3_value_q0,
        sizeX,
        sizeY,
        y_0_id_address0,
        y_0_id_ce0,
        y_0_id_q0,
        y_1_id_address0,
        y_1_id_ce0,
        y_1_id_q0,
        y_2_id_address0,
        y_2_id_ce0,
        y_2_id_q0,
        y_3_id_address0,
        y_3_id_ce0,
        y_3_id_q0,
        y_0_value_address0,
        y_0_value_ce0,
        y_0_value_q0,
        y_1_value_address0,
        y_1_value_ce0,
        y_1_value_q0,
        y_2_value_address0,
        y_2_value_ce0,
        y_2_value_q0,
        y_3_value_address0,
        y_3_value_ce0,
        y_3_value_q0,
        xindex,
        yindex,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 19'b1;
parameter    ap_ST_st2_fsm_1 = 19'b10;
parameter    ap_ST_st3_fsm_2 = 19'b100;
parameter    ap_ST_st4_fsm_3 = 19'b1000;
parameter    ap_ST_st5_fsm_4 = 19'b10000;
parameter    ap_ST_st6_fsm_5 = 19'b100000;
parameter    ap_ST_st7_fsm_6 = 19'b1000000;
parameter    ap_ST_st8_fsm_7 = 19'b10000000;
parameter    ap_ST_st9_fsm_8 = 19'b100000000;
parameter    ap_ST_st10_fsm_9 = 19'b1000000000;
parameter    ap_ST_st11_fsm_10 = 19'b10000000000;
parameter    ap_ST_st12_fsm_11 = 19'b100000000000;
parameter    ap_ST_st13_fsm_12 = 19'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 19'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 19'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 19'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 19'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 19'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 19'b1000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv13_32 = 13'b110010;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] x_0_id_address0;
output   x_0_id_ce0;
input  [31:0] x_0_id_q0;
output  [8:0] x_1_id_address0;
output   x_1_id_ce0;
input  [31:0] x_1_id_q0;
output  [8:0] x_2_id_address0;
output   x_2_id_ce0;
input  [31:0] x_2_id_q0;
output  [8:0] x_3_id_address0;
output   x_3_id_ce0;
input  [31:0] x_3_id_q0;
output  [8:0] x_0_value_address0;
output   x_0_value_ce0;
input  [63:0] x_0_value_q0;
output  [8:0] x_1_value_address0;
output   x_1_value_ce0;
input  [63:0] x_1_value_q0;
output  [8:0] x_2_value_address0;
output   x_2_value_ce0;
input  [63:0] x_2_value_q0;
output  [8:0] x_3_value_address0;
output   x_3_value_ce0;
input  [63:0] x_3_value_q0;
input  [31:0] sizeX;
input  [31:0] sizeY;
output  [9:0] y_0_id_address0;
output   y_0_id_ce0;
input  [31:0] y_0_id_q0;
output  [9:0] y_1_id_address0;
output   y_1_id_ce0;
input  [31:0] y_1_id_q0;
output  [9:0] y_2_id_address0;
output   y_2_id_ce0;
input  [31:0] y_2_id_q0;
output  [9:0] y_3_id_address0;
output   y_3_id_ce0;
input  [31:0] y_3_id_q0;
output  [9:0] y_0_value_address0;
output   y_0_value_ce0;
input  [63:0] y_0_value_q0;
output  [9:0] y_1_value_address0;
output   y_1_value_ce0;
input  [63:0] y_1_value_q0;
output  [9:0] y_2_value_address0;
output   y_2_value_ce0;
input  [63:0] y_2_value_q0;
output  [9:0] y_3_value_address0;
output   y_3_value_ce0;
input  [63:0] y_3_value_q0;
input  [5:0] xindex;
input  [5:0] yindex;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg x_0_id_ce0;
reg x_1_id_ce0;
reg x_2_id_ce0;
reg x_3_id_ce0;
reg x_0_value_ce0;
reg x_1_value_ce0;
reg x_2_value_ce0;
reg x_3_value_ce0;
reg y_0_id_ce0;
reg y_1_id_ce0;
reg y_2_id_ce0;
reg y_3_id_ce0;
reg y_0_value_ce0;
reg y_1_value_ce0;
reg y_2_value_ce0;
reg y_3_value_ce0;
reg[63:0] ap_return;
(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm = 19'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_37;
wire   [32:0] tmp_14_cast_fu_458_p1;
reg   [32:0] tmp_14_cast_reg_759;
wire   [0:0] or_cond_fu_442_p2;
wire   [32:0] tmp_16_cast_fu_472_p1;
reg   [32:0] tmp_16_cast_reg_764;
wire   [1:0] tmp_13_fu_501_p1;
reg   [1:0] tmp_13_reg_772;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_149;
wire   [0:0] tmp_18_fu_486_p2;
wire   [1:0] tmp_25_fu_536_p1;
reg   [1:0] tmp_25_reg_799;
wire   [31:0] a1_fu_593_p3;
reg   [31:0] a1_reg_866;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_196;
wire   [31:0] a2_fu_632_p3;
reg   [31:0] a2_reg_872;
wire   [63:0] x_value_load_phi_fu_656_p3;
reg   [63:0] x_value_load_phi_reg_878;
wire   [63:0] y_value_load_phi_fu_680_p3;
reg   [63:0] y_value_load_phi_reg_883;
wire   [0:0] tmp_21_fu_688_p2;
reg   [0:0] tmp_21_reg_888;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_211;
wire   [31:0] p1_2_fu_724_p3;
reg   [31:0] p1_2_reg_893;
wire   [31:0] p2_2_fu_732_p3;
reg   [31:0] p2_2_reg_898;
wire   [63:0] grp_fu_426_p2;
reg   [63:0] tmp_23_reg_903;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_224;
wire   [31:0] t1_fu_415_p1;
reg   [31:0] t1_reg_908;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_236;
wire   [63:0] tmp_24_fu_418_p1;
reg   [63:0] tmp_24_reg_913;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_246;
wire   [63:0] grp_fu_421_p2;
reg   [63:0] dot_2_reg_918;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_256;
wire   [63:0] dot_1_fu_740_p3;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_266;
reg   [31:0] p1_reg_366;
reg   [31:0] p2_reg_378;
reg   [63:0] dot_reg_390;
reg   [63:0] p_0_reg_402;
wire  signed [63:0] tmp_7_fu_515_p1;
wire  signed [63:0] tmp_8_fu_550_p1;
wire   [63:0] t1_fu_415_p0;
wire   [31:0] tmp_24_fu_418_p0;
wire   [63:0] grp_fu_421_p0;
wire   [63:0] grp_fu_421_p1;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_293;
wire   [63:0] grp_fu_426_p0;
wire   [63:0] grp_fu_426_p1;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_302;
wire   [0:0] tmp_fu_430_p2;
wire   [0:0] tmp_s_fu_436_p2;
wire   [5:0] tmp_14_fu_452_p0;
wire   [12:0] tmp_14_fu_452_p2;
wire   [5:0] tmp_15_fu_466_p0;
wire   [12:0] tmp_15_fu_466_p2;
wire   [0:0] tmp_16_fu_476_p2;
wire   [0:0] tmp_17_fu_481_p2;
wire  signed [32:0] tmp_20_cast_cast_fu_492_p1;
wire  signed [32:0] sum_fu_496_p2;
wire   [4:0] tmp_12_fu_505_p4;
wire  signed [32:0] tmp_21_cast_cast_fu_527_p1;
wire  signed [32:0] sum1_fu_531_p2;
wire   [4:0] tmp_20_fu_540_p4;
wire   [0:0] sel_tmp_fu_562_p2;
wire   [0:0] sel_tmp2_fu_575_p2;
wire   [31:0] sel_tmp1_fu_567_p3;
wire   [0:0] sel_tmp4_fu_588_p2;
wire   [31:0] sel_tmp3_fu_580_p3;
wire   [0:0] sel_tmp6_fu_601_p2;
wire   [0:0] sel_tmp8_fu_614_p2;
wire   [31:0] sel_tmp7_fu_606_p3;
wire   [0:0] sel_tmp5_fu_627_p2;
wire   [31:0] sel_tmp9_fu_619_p3;
wire   [63:0] sel_tmp10_fu_640_p3;
wire   [63:0] sel_tmp11_fu_648_p3;
wire   [63:0] sel_tmp12_fu_664_p3;
wire   [63:0] sel_tmp13_fu_672_p3;
wire   [0:0] tmp_22_fu_692_p2;
wire   [31:0] p1_3_fu_702_p2;
wire   [31:0] p2_3_fu_696_p2;
wire   [31:0] p1_1_fu_708_p3;
wire   [31:0] p2_1_fu_716_p3;
wire    grp_fu_421_ce;
wire    grp_fu_426_ce;
reg   [63:0] ap_return_preg = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_514;
reg   [18:0] ap_NS_fsm;
wire   [12:0] tmp_14_fu_452_p00;
wire   [12:0] tmp_15_fu_466_p00;


synth_top_fptrunc_64ns_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
synth_top_fptrunc_64ns_32_1_U0(
    .din0( t1_fu_415_p0 ),
    .dout( t1_fu_415_p1 )
);

synth_top_fpext_32ns_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
synth_top_fpext_32ns_64_1_U1(
    .din0( tmp_24_fu_418_p0 ),
    .dout( tmp_24_fu_418_p1 )
);

synth_top_dadd_64ns_64ns_64_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
synth_top_dadd_64ns_64ns_64_5_full_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_421_p0 ),
    .din1( grp_fu_421_p1 ),
    .ce( grp_fu_421_ce ),
    .dout( grp_fu_421_p2 )
);

synth_top_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
synth_top_dmul_64ns_64ns_64_6_max_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_426_p0 ),
    .din1( grp_fu_426_p1 ),
    .ce( grp_fu_426_ce ),
    .dout( grp_fu_426_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_return_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_return_preg
    if (ap_rst == 1'b1) begin
        ap_return_preg <= ap_const_lv64_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
            ap_return_preg <= p_0_reg_402;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (or_cond_fu_442_p2 == ap_const_lv1_0))) begin
        dot_reg_390 <= ap_const_lv64_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dot_reg_390 <= dot_1_fu_740_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (or_cond_fu_442_p2 == ap_const_lv1_0))) begin
        p1_reg_366 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        p1_reg_366 <= p1_2_reg_893;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (or_cond_fu_442_p2 == ap_const_lv1_0))) begin
        p2_reg_378 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        p2_reg_378 <= p2_2_reg_898;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == tmp_18_fu_486_p2))) begin
        p_0_reg_402 <= dot_reg_390;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ~(or_cond_fu_442_p2 == ap_const_lv1_0))) begin
        p_0_reg_402 <= ap_const_lv64_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        a1_reg_866 <= a1_fu_593_p3;
        a2_reg_872 <= a2_fu_632_p3;
        x_value_load_phi_reg_878 <= x_value_load_phi_fu_656_p3;
        y_value_load_phi_reg_883 <= y_value_load_phi_fu_680_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == tmp_21_reg_888) & (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        dot_2_reg_918 <= grp_fu_421_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        p1_2_reg_893 <= p1_2_fu_724_p3;
        p2_2_reg_898 <= p2_2_fu_732_p3;
        tmp_21_reg_888 <= tmp_21_fu_688_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == tmp_21_reg_888) & (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        t1_reg_908 <= t1_fu_415_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == tmp_18_fu_486_p2))) begin
        tmp_13_reg_772 <= tmp_13_fu_501_p1;
        tmp_25_reg_799 <= tmp_25_fu_536_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (or_cond_fu_442_p2 == ap_const_lv1_0))) begin
        tmp_14_cast_reg_759[12 : 1] <= tmp_14_cast_fu_458_p1[12 : 1];
        tmp_16_cast_reg_764[12 : 1] <= tmp_16_cast_fu_472_p1[12 : 1];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ~(ap_const_lv1_0 == tmp_21_reg_888))) begin
        tmp_23_reg_903 <= grp_fu_426_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == tmp_21_reg_888) & (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        tmp_24_reg_913 <= tmp_24_fu_418_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st19_fsm_18)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st19_fsm_18)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_return assign process. ///
always @ (p_0_reg_402 or ap_return_preg or ap_sig_cseq_ST_st19_fsm_18)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        ap_return = p_0_reg_402;
    end else begin
        ap_return = ap_return_preg;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_224)
begin
    if (ap_sig_bdd_224) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_236)
begin
    if (ap_sig_bdd_236) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_11 assign process. ///
always @ (ap_sig_bdd_246)
begin
    if (ap_sig_bdd_246) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st13_fsm_12 assign process. ///
always @ (ap_sig_bdd_293)
begin
    if (ap_sig_bdd_293) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st17_fsm_16 assign process. ///
always @ (ap_sig_bdd_256)
begin
    if (ap_sig_bdd_256) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st18_fsm_17 assign process. ///
always @ (ap_sig_bdd_266)
begin
    if (ap_sig_bdd_266) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st19_fsm_18 assign process. ///
always @ (ap_sig_bdd_514)
begin
    if (ap_sig_bdd_514) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_37)
begin
    if (ap_sig_bdd_37) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_149)
begin
    if (ap_sig_bdd_149) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_196)
begin
    if (ap_sig_bdd_196) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_211)
begin
    if (ap_sig_bdd_211) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_302)
begin
    if (ap_sig_bdd_302) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// x_0_id_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        x_0_id_ce0 = ap_const_logic_1;
    end else begin
        x_0_id_ce0 = ap_const_logic_0;
    end
end

/// x_0_value_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        x_0_value_ce0 = ap_const_logic_1;
    end else begin
        x_0_value_ce0 = ap_const_logic_0;
    end
end

/// x_1_id_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        x_1_id_ce0 = ap_const_logic_1;
    end else begin
        x_1_id_ce0 = ap_const_logic_0;
    end
end

/// x_1_value_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        x_1_value_ce0 = ap_const_logic_1;
    end else begin
        x_1_value_ce0 = ap_const_logic_0;
    end
end

/// x_2_id_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        x_2_id_ce0 = ap_const_logic_1;
    end else begin
        x_2_id_ce0 = ap_const_logic_0;
    end
end

/// x_2_value_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        x_2_value_ce0 = ap_const_logic_1;
    end else begin
        x_2_value_ce0 = ap_const_logic_0;
    end
end

/// x_3_id_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        x_3_id_ce0 = ap_const_logic_1;
    end else begin
        x_3_id_ce0 = ap_const_logic_0;
    end
end

/// x_3_value_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        x_3_value_ce0 = ap_const_logic_1;
    end else begin
        x_3_value_ce0 = ap_const_logic_0;
    end
end

/// y_0_id_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        y_0_id_ce0 = ap_const_logic_1;
    end else begin
        y_0_id_ce0 = ap_const_logic_0;
    end
end

/// y_0_value_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        y_0_value_ce0 = ap_const_logic_1;
    end else begin
        y_0_value_ce0 = ap_const_logic_0;
    end
end

/// y_1_id_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        y_1_id_ce0 = ap_const_logic_1;
    end else begin
        y_1_id_ce0 = ap_const_logic_0;
    end
end

/// y_1_value_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        y_1_value_ce0 = ap_const_logic_1;
    end else begin
        y_1_value_ce0 = ap_const_logic_0;
    end
end

/// y_2_id_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        y_2_id_ce0 = ap_const_logic_1;
    end else begin
        y_2_id_ce0 = ap_const_logic_0;
    end
end

/// y_2_value_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        y_2_value_ce0 = ap_const_logic_1;
    end else begin
        y_2_value_ce0 = ap_const_logic_0;
    end
end

/// y_3_id_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        y_3_id_ce0 = ap_const_logic_1;
    end else begin
        y_3_id_ce0 = ap_const_logic_0;
    end
end

/// y_3_value_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        y_3_value_ce0 = ap_const_logic_1;
    end else begin
        y_3_value_ce0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or or_cond_fu_442_p2 or tmp_18_fu_486_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~(ap_start == ap_const_logic_0) & (or_cond_fu_442_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~(ap_start == ap_const_logic_0) & ~(or_cond_fu_442_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((ap_const_lv1_0 == tmp_18_fu_486_p2)) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a1_fu_593_p3 = ((sel_tmp4_fu_588_p2[0:0]===1'b1)? x_2_id_q0: sel_tmp3_fu_580_p3);
assign a2_fu_632_p3 = ((sel_tmp5_fu_627_p2[0:0]===1'b1)? y_2_id_q0: sel_tmp9_fu_619_p3);

/// ap_sig_bdd_149 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_149 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_196 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_196 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_211 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_211 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_224 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_224 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_236 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_236 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_246 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_246 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_256 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_256 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_266 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_266 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_293 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_293 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_302 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_302 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_37 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_37 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_514 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_514 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end
assign dot_1_fu_740_p3 = ((tmp_21_reg_888[0:0]===1'b1)? dot_2_reg_918: dot_reg_390);
assign grp_fu_421_ce = ap_const_logic_1;
assign grp_fu_421_p0 = dot_reg_390;
assign grp_fu_421_p1 = tmp_24_reg_913;
assign grp_fu_426_ce = ap_const_logic_1;
assign grp_fu_426_p0 = x_value_load_phi_reg_878;
assign grp_fu_426_p1 = y_value_load_phi_reg_883;
assign or_cond_fu_442_p2 = (tmp_fu_430_p2 | tmp_s_fu_436_p2);
assign p1_1_fu_708_p3 = ((tmp_22_fu_692_p2[0:0]===1'b1)? p1_reg_366: p1_3_fu_702_p2);
assign p1_2_fu_724_p3 = ((tmp_21_fu_688_p2[0:0]===1'b1)? p1_3_fu_702_p2: p1_1_fu_708_p3);
assign p1_3_fu_702_p2 = (ap_const_lv32_1 + p1_reg_366);
assign p2_1_fu_716_p3 = ((tmp_22_fu_692_p2[0:0]===1'b1)? p2_3_fu_696_p2: p2_reg_378);
assign p2_2_fu_732_p3 = ((tmp_21_fu_688_p2[0:0]===1'b1)? p2_3_fu_696_p2: p2_1_fu_716_p3);
assign p2_3_fu_696_p2 = (ap_const_lv32_1 + p2_reg_378);
assign sel_tmp10_fu_640_p3 = ((sel_tmp_fu_562_p2[0:0]===1'b1)? x_0_value_q0: x_3_value_q0);
assign sel_tmp11_fu_648_p3 = ((sel_tmp2_fu_575_p2[0:0]===1'b1)? x_1_value_q0: sel_tmp10_fu_640_p3);
assign sel_tmp12_fu_664_p3 = ((sel_tmp6_fu_601_p2[0:0]===1'b1)? y_0_value_q0: y_3_value_q0);
assign sel_tmp13_fu_672_p3 = ((sel_tmp8_fu_614_p2[0:0]===1'b1)? y_1_value_q0: sel_tmp12_fu_664_p3);
assign sel_tmp1_fu_567_p3 = ((sel_tmp_fu_562_p2[0:0]===1'b1)? x_0_id_q0: x_3_id_q0);
assign sel_tmp2_fu_575_p2 = (tmp_13_reg_772 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp3_fu_580_p3 = ((sel_tmp2_fu_575_p2[0:0]===1'b1)? x_1_id_q0: sel_tmp1_fu_567_p3);
assign sel_tmp4_fu_588_p2 = (tmp_13_reg_772 == ap_const_lv2_2? 1'b1: 1'b0);
assign sel_tmp5_fu_627_p2 = (tmp_25_reg_799 == ap_const_lv2_2? 1'b1: 1'b0);
assign sel_tmp6_fu_601_p2 = (tmp_25_reg_799 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp7_fu_606_p3 = ((sel_tmp6_fu_601_p2[0:0]===1'b1)? y_0_id_q0: y_3_id_q0);
assign sel_tmp8_fu_614_p2 = (tmp_25_reg_799 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp9_fu_619_p3 = ((sel_tmp8_fu_614_p2[0:0]===1'b1)? y_1_id_q0: sel_tmp7_fu_606_p3);
assign sel_tmp_fu_562_p2 = (tmp_13_reg_772 == ap_const_lv2_0? 1'b1: 1'b0);
assign sum1_fu_531_p2 = ($signed(tmp_16_cast_reg_764) + $signed(tmp_21_cast_cast_fu_527_p1));
assign sum_fu_496_p2 = ($signed(tmp_14_cast_reg_759) + $signed(tmp_20_cast_cast_fu_492_p1));
assign t1_fu_415_p0 = tmp_23_reg_903;
assign tmp_12_fu_505_p4 = {{sum_fu_496_p2[ap_const_lv32_6 : ap_const_lv32_2]}};
assign tmp_13_fu_501_p1 = sum_fu_496_p2[1:0];
assign tmp_14_cast_fu_458_p1 = tmp_14_fu_452_p2;
assign tmp_14_fu_452_p0 = tmp_14_fu_452_p00;
assign tmp_14_fu_452_p00 = xindex;
assign tmp_14_fu_452_p2 = (tmp_14_fu_452_p0 * $signed('h32));
assign tmp_15_fu_466_p0 = tmp_15_fu_466_p00;
assign tmp_15_fu_466_p00 = yindex;
assign tmp_15_fu_466_p2 = (tmp_15_fu_466_p0 * $signed('h32));
assign tmp_16_cast_fu_472_p1 = tmp_15_fu_466_p2;
assign tmp_16_fu_476_p2 = ($signed(p1_reg_366) < $signed(sizeX)? 1'b1: 1'b0);
assign tmp_17_fu_481_p2 = ($signed(p2_reg_378) < $signed(sizeY)? 1'b1: 1'b0);
assign tmp_18_fu_486_p2 = (tmp_16_fu_476_p2 & tmp_17_fu_481_p2);
assign tmp_20_cast_cast_fu_492_p1 = $signed(p1_reg_366);
assign tmp_20_fu_540_p4 = {{sum1_fu_531_p2[ap_const_lv32_6 : ap_const_lv32_2]}};
assign tmp_21_cast_cast_fu_527_p1 = $signed(p2_reg_378);
assign tmp_21_fu_688_p2 = (a1_reg_866 == a2_reg_872? 1'b1: 1'b0);
assign tmp_22_fu_692_p2 = ($signed(a1_reg_866) > $signed(a2_reg_872)? 1'b1: 1'b0);
assign tmp_24_fu_418_p0 = t1_reg_908;
assign tmp_25_fu_536_p1 = sum1_fu_531_p2[1:0];
assign tmp_7_fu_515_p1 = $signed(tmp_12_fu_505_p4);
assign tmp_8_fu_550_p1 = $signed(tmp_20_fu_540_p4);
assign tmp_fu_430_p2 = (sizeX == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_s_fu_436_p2 = (sizeY == ap_const_lv32_0? 1'b1: 1'b0);
assign x_0_id_address0 = tmp_7_fu_515_p1;
assign x_0_value_address0 = tmp_7_fu_515_p1;
assign x_1_id_address0 = tmp_7_fu_515_p1;
assign x_1_value_address0 = tmp_7_fu_515_p1;
assign x_2_id_address0 = tmp_7_fu_515_p1;
assign x_2_value_address0 = tmp_7_fu_515_p1;
assign x_3_id_address0 = tmp_7_fu_515_p1;
assign x_3_value_address0 = tmp_7_fu_515_p1;
assign x_value_load_phi_fu_656_p3 = ((sel_tmp4_fu_588_p2[0:0]===1'b1)? x_2_value_q0: sel_tmp11_fu_648_p3);
assign y_0_id_address0 = tmp_8_fu_550_p1;
assign y_0_value_address0 = tmp_8_fu_550_p1;
assign y_1_id_address0 = tmp_8_fu_550_p1;
assign y_1_value_address0 = tmp_8_fu_550_p1;
assign y_2_id_address0 = tmp_8_fu_550_p1;
assign y_2_value_address0 = tmp_8_fu_550_p1;
assign y_3_id_address0 = tmp_8_fu_550_p1;
assign y_3_value_address0 = tmp_8_fu_550_p1;
assign y_value_load_phi_fu_680_p3 = ((sel_tmp5_fu_627_p2[0:0]===1'b1)? y_2_value_q0: sel_tmp13_fu_672_p3);
always @ (posedge ap_clk)
begin
    tmp_14_cast_reg_759[0] <= 1'b0;
    tmp_14_cast_reg_759[32:13] <= 20'b00000000000000000000;
    tmp_16_cast_reg_764[0] <= 1'b0;
    tmp_16_cast_reg_764[32:13] <= 20'b00000000000000000000;
end



endmodule //synth_top_dotProduct

