Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue May 14 11:18:42 2024
| Host         : WD850X2TB running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -file ./results/utilization.rpt
| Design       : top
| Device       : xcau15p-ffvb676-2-i
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 6085 |     0 |          0 |     77760 |  7.83 |
|   LUT as Logic             | 4806 |     0 |          0 |     77760 |  6.18 |
|   LUT as Memory            | 1279 |     0 |          0 |     40320 |  3.17 |
|     LUT as Distributed RAM | 1160 |     0 |            |           |       |
|     LUT as Shift Register  |  119 |     0 |            |           |       |
| CLB Registers              | 7865 |     0 |          0 |    155520 |  5.06 |
|   Register as Flip Flop    | 7864 |     0 |          0 |    155520 |  5.06 |
|   Register as Latch        |    0 |     0 |          0 |    155520 |  0.00 |
|   Register as AND/OR       |    1 |     0 |          0 |    155520 | <0.01 |
| CARRY8                     |   21 |     0 |          0 |      9720 |  0.22 |
| F7 Muxes                   |  173 |     0 |          0 |     38880 |  0.44 |
| F8 Muxes                   |   32 |     0 |          0 |     19440 |  0.16 |
| F9 Muxes                   |    0 |     0 |          0 |      9720 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 6     |          Yes |           - |          Set |
| 134   |          Yes |           - |        Reset |
| 345   |          Yes |         Set |            - |
| 7379  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1317 |     0 |          0 |      9720 | 13.55 |
|   CLBL                                     |  696 |     0 |            |           |       |
|   CLBM                                     |  621 |     0 |            |           |       |
| LUT as Logic                               | 4806 |     0 |          0 |     77760 |  6.18 |
|   using O5 output only                     |  353 |       |            |           |       |
|   using O6 output only                     | 2832 |       |            |           |       |
|   using O5 and O6                          | 1621 |       |            |           |       |
| LUT as Memory                              | 1279 |     0 |          0 |     40320 |  3.17 |
|   LUT as Distributed RAM                   | 1160 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        | 1160 |       |            |           |       |
|   LUT as Shift Register                    |  119 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   85 |       |            |           |       |
|     using O5 and O6                        |   34 |       |            |           |       |
| CLB Registers                              | 7865 |     0 |          0 |    155520 |  5.06 |
|   Register driven from within the CLB      | 4787 |       |            |           |       |
|   Register driven from outside the CLB     | 3078 |       |            |           |       |
|     LUT in front of the register is unused | 2373 |       |            |           |       |
|     LUT in front of the register is used   |  705 |       |            |           |       |
| Unique Control Sets                        |  564 |       |          0 |     19440 |  2.90 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   12 |     0 |          0 |       144 |  8.33 |
|   RAMB36/FIFO*    |   12 |     0 |          0 |       144 |  8.33 |
|     RAMB36E2 only |   12 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       288 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       576 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    7 |     7 |          0 |       228 |  3.07 |
| HPIOB_M          |    1 |     1 |          0 |        72 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        72 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    1 |     1 |          0 |        36 |  2.78 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    1 |     1 |          0 |        36 |  2.78 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    3 |     3 |          0 |        12 | 25.00 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        72 |  1.39 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        36 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       192 |  1.56 |
|   BUFGCE             |    3 |     0 |          0 |        84 |  3.57 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        12 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| FDRE      | 7379 |            Register |
| RAMD32    | 2014 |                 CLB |
| LUT6      | 1926 |                 CLB |
| LUT3      | 1616 |                 CLB |
| LUT5      | 1085 |                 CLB |
| LUT4      |  934 |                 CLB |
| LUT2      |  573 |                 CLB |
| FDSE      |  345 |            Register |
| RAMS32    |  306 |                 CLB |
| LUT1      |  293 |                 CLB |
| MUXF7     |  173 |                 CLB |
| SRL16E    |  146 |                 CLB |
| FDCE      |  134 |            Register |
| MUXF8     |   32 |                 CLB |
| CARRY8    |   21 |                 CLB |
| RAMB36E2  |   12 |            BLOCKRAM |
| SRLC16E   |    7 |                 CLB |
| FDPE      |    6 |            Register |
| OBUF      |    3 |                 I/O |
| IBUFCTRL  |    3 |              Others |
| BUFGCE    |    3 |               Clock |
| INBUF     |    2 |                 I/O |
| DIFFINBUF |    1 |                 I/O |
| BSCANE2   |    1 |       Configuration |
| AND2B1L   |    1 |              Others |
+-----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


