;redcode
;assert 1
	SPL 0, <-332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #11, -990
	SUB -127, <100
	SUB @0, @12
	SLT 121, 70
	SUB @0, @12
	SUB @0, @12
	SPL 0, -33
	ADD <1, <-1
	SUB @-127, 100
	JMP 300, 90
	CMP @127, 106
	JMP 300, 90
	CMP 210, 700
	SUB #0, -33
	SUB <1, <-1
	ADD <1, <-1
	SUB #270, <800
	ADD <1, <-1
	ADD <1, <-1
	SUB @121, 106
	SUB @121, 106
	SUB <1, <-1
	SUB <1, <-1
	CMP -207, <-120
	SUB #13, 0
	MOV -7, <-20
	CMP 700, 200
	SUB @0, @12
	CMP #0, -33
	SLT 121, 70
	CMP #0, -33
	SPL 0, -33
	SUB -127, 100
	SUB @0, @12
	DJN -1, @-20
	CMP #0, -33
	SPL 0, <-330
	SPL 0, <-330
	JMZ 0, -39
	SUB #72, @0
	SPL 0, <-332
	CMP -207, <-120
	ADD #270, <1
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
