// Seed: 3893110586
module module_0 (
    input id_0,
    output id_1,
    output logic id_2
    , id_4,
    output logic id_3
);
  assign id_1 = id_0;
  logic   id_5;
  logic   id_6;
  integer id_7;
  type_13 id_8 (
      1,
      1,
      1'b0,
      1,
      id_2,
      id_7
  );
  always @(posedge id_8) id_7 = id_7;
endmodule
