

================================================================
== Vitis HLS Report for 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol'
================================================================
* Date:           Wed Nov  8 15:31:10 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.176 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_wait_for_eol  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     50|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       4|     52|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_phi_mux_axi_last_4_phi_fu_102_p4  |   9|          2|    1|          2|
    |ap_phi_mux_eol_2_phi_fu_113_p4       |   9|          2|    1|          2|
    |axi_data_4_out                       |  14|          3|   40|        120|
    |s_axis_video_TDATA_blk_n             |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  50|         11|   44|        128|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  1|   0|    1|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |axi_last_4_reg_99  |  1|   0|    1|          0|
    |eol_2_reg_110      |  1|   0|    1|          0|
    +-------------------+---+----+-----+-----------+
    |Total              |  4|   0|    4|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol|  return value|
|s_axis_video_TVALID    |   in|    1|        axis|                           s_axis_video_V_data_V|       pointer|
|s_axis_video_TDATA     |   in|   40|        axis|                           s_axis_video_V_data_V|       pointer|
|axi_data_3_reload      |   in|   40|     ap_none|                               axi_data_3_reload|        scalar|
|select_ln188           |   in|    1|     ap_none|                                    select_ln188|        scalar|
|eol_reload             |   in|    1|     ap_none|                                      eol_reload|        scalar|
|s_axis_video_TREADY    |  out|    1|        axis|                           s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST     |   in|    1|        axis|                           s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP     |   in|    5|        axis|                           s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB     |   in|    5|        axis|                           s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER     |   in|    1|        axis|                           s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST     |   in|    1|        axis|                           s_axis_video_V_last_V|       pointer|
|s_axis_video_TID       |   in|    1|        axis|                             s_axis_video_V_id_V|       pointer|
|axi_data_4_out         |  out|   40|      ap_vld|                                  axi_data_4_out|       pointer|
|axi_data_4_out_ap_vld  |  out|    1|      ap_vld|                                  axi_data_4_out|       pointer|
|axi_last_4_out         |  out|    1|      ap_vld|                                  axi_last_4_out|       pointer|
|axi_last_4_out_ap_vld  |  out|    1|      ap_vld|                                  axi_last_4_out|       pointer|
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+

