/* 
(C) Yeyong Pang 2014 http://yeyongpang.cnblogs.com

Filename    : DWT.v
Compiler    : Quartus II 13.0.0 Build 153 & Modelsim-Altera Starter 10.1d
Description : Test Bench & Sample Solution of Discrete Walsh Transform Processor in Verilog
Release     : 18/06/2014 1.0
*/

This is the sample solution for 2014 summer course 'Reconfigurable Computing' Tut3

/src/.. source file for DWT
/imp/.. Quartus II project files and Quartus II settings
/doc/.. documents
/sim/.. Modelsim test bench, users can simply type 'do sim.do' and check the result
/ip/..  Altera IP, primitives
/bak/.. Users can simply ignore this

If there is any question, please contact yeyongpang@126.com

