{
  "Top": "SjpegFdctC_simple",
  "RtlTop": "SjpegFdctC_simple",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1219",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "SjpegFdctC_simple",
    "Version": "1.0",
    "DisplayName": "Sjpegfdctc_simple",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/fdct_simple.cc"],
    "Vhdl": [
      "impl\/vhdl\/ColumnDct.vhd",
      "impl\/vhdl\/RowDct.vhd",
      "impl\/vhdl\/SjpegFdctC_simplebkb.vhd",
      "impl\/vhdl\/SjpegFdctC_simplecud.vhd",
      "impl\/vhdl\/SjpegFdctC_simpledEe.vhd",
      "impl\/vhdl\/SjpegFdctC_simpleeOg.vhd",
      "impl\/vhdl\/SjpegFdctC_simplefYi.vhd",
      "impl\/vhdl\/SjpegFdctC_simpleg8j.vhd",
      "impl\/vhdl\/SjpegFdctC_simplehbi.vhd",
      "impl\/vhdl\/SjpegFdctC_simpleibs.vhd",
      "impl\/vhdl\/SjpegFdctC_simplejbC.vhd",
      "impl\/vhdl\/SjpegFdctC_simplekbM.vhd",
      "impl\/vhdl\/SjpegFdctC_simplelbW.vhd",
      "impl\/vhdl\/SjpegFdctC_simplemb6.vhd",
      "impl\/vhdl\/SjpegFdctC_simplencg.vhd",
      "impl\/vhdl\/SjpegFdctC_simpleocq.vhd",
      "impl\/vhdl\/SjpegFdctC_simplepcA.vhd",
      "impl\/vhdl\/SjpegFdctC_simpleqcK.vhd",
      "impl\/vhdl\/SjpegFdctC_simple.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ColumnDct.v",
      "impl\/verilog\/RowDct.v",
      "impl\/verilog\/SjpegFdctC_simplebkb.v",
      "impl\/verilog\/SjpegFdctC_simplecud.v",
      "impl\/verilog\/SjpegFdctC_simpledEe.v",
      "impl\/verilog\/SjpegFdctC_simpleeOg.v",
      "impl\/verilog\/SjpegFdctC_simplefYi.v",
      "impl\/verilog\/SjpegFdctC_simpleg8j.v",
      "impl\/verilog\/SjpegFdctC_simplehbi.v",
      "impl\/verilog\/SjpegFdctC_simpleibs.v",
      "impl\/verilog\/SjpegFdctC_simplejbC.v",
      "impl\/verilog\/SjpegFdctC_simplekbM.v",
      "impl\/verilog\/SjpegFdctC_simplelbW.v",
      "impl\/verilog\/SjpegFdctC_simplemb6.v",
      "impl\/verilog\/SjpegFdctC_simplencg.v",
      "impl\/verilog\/SjpegFdctC_simpleocq.v",
      "impl\/verilog\/SjpegFdctC_simplepcA.v",
      "impl\/verilog\/SjpegFdctC_simpleqcK.v",
      "impl\/verilog\/SjpegFdctC_simple.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "coeffs_address0": {
      "type": "data",
      "dir": "out",
      "width": "9",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "9"
        }}
    },
    "coeffs_address1": {
      "type": "data",
      "dir": "out",
      "width": "9",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "9"
        }}
    },
    "coeffs_d0": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "coeffs_d1": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "coeffs_q0": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "coeffs_q1": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "num_blocks": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "coeffs_address0": {
      "dir": "out",
      "width": "9"
    },
    "coeffs_ce0": {
      "dir": "out",
      "width": "1"
    },
    "coeffs_we0": {
      "dir": "out",
      "width": "1"
    },
    "coeffs_d0": {
      "dir": "out",
      "width": "16"
    },
    "coeffs_q0": {
      "dir": "in",
      "width": "16"
    },
    "coeffs_address1": {
      "dir": "out",
      "width": "9"
    },
    "coeffs_ce1": {
      "dir": "out",
      "width": "1"
    },
    "coeffs_we1": {
      "dir": "out",
      "width": "1"
    },
    "coeffs_d1": {
      "dir": "out",
      "width": "16"
    },
    "coeffs_q1": {
      "dir": "in",
      "width": "16"
    },
    "num_blocks": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "coeffs_d0": {
      "interfaceRef": "coeffs_d0",
      "dir": "out",
      "dataWidth": "16",
      "busTypeRef": "ap_memory",
      "arraySize": "384",
      "handshakeRef": "ap_none"
    },
    "coeffs_q0": {
      "interfaceRef": "coeffs_q0",
      "dir": "in",
      "dataWidth": "16",
      "busTypeRef": "ap_memory",
      "arraySize": "384",
      "handshakeRef": "ap_none"
    },
    "coeffs_d1": {
      "interfaceRef": "coeffs_d1",
      "dir": "out",
      "dataWidth": "16",
      "busTypeRef": "ap_memory",
      "arraySize": "384",
      "handshakeRef": "ap_none"
    },
    "coeffs_q1": {
      "interfaceRef": "coeffs_q1",
      "dir": "in",
      "dataWidth": "16",
      "busTypeRef": "ap_memory",
      "arraySize": "384",
      "handshakeRef": "ap_none"
    },
    "num_blocks": {
      "interfaceRef": "num_blocks",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "SjpegFdctC_simple",
      "Instances": [
        {
          "ModuleName": "ColumnDct",
          "InstanceName": "grp_ColumnDct_fu_109"
        },
        {
          "ModuleName": "RowDct",
          "InstanceName": "grp_RowDct_fu_117"
        }
      ]
    },
    "Metrics": {
      "ColumnDct": {
        "Latency": {
          "LatencyBest": "113",
          "LatencyAvg": "113",
          "LatencyWorst": "113",
          "PipelineII": "113",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.61"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "8",
            "Latency": "112",
            "PipelineII": "",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP48E": "8",
          "FF": "694",
          "LUT": "1163",
          "BRAM_18K": "0"
        }
      },
      "RowDct": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.40"
        },
        "Area": {
          "DSP48E": "22",
          "FF": "980",
          "LUT": "621",
          "BRAM_18K": "0"
        }
      },
      "SjpegFdctC_simple": {
        "Latency": {
          "LatencyBest": "1219",
          "LatencyAvg": "1219",
          "LatencyWorst": "1219",
          "PipelineII": "1220",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.40"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "6",
            "Latency": "1218",
            "PipelineII": "",
            "PipelineDepth": "203"
          }],
        "Area": {
          "DSP48E": "30",
          "FF": "1770",
          "LUT": "2351",
          "BRAM_18K": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-04-22 19:55:07 -0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
