# Riscv-pipelined-cpu
A 5-stage pipelined RISCV_CPU core with basic instruction support, which is written in Verilog. This includes a testbench and simulation setup.
