# 4x4 bit multiplier 7nm layout

The project is for building a 4x4 bit multiplier and completing the schematic and layout to simulate the result. The schematic is composed of of 2 bits full adder and 4 bits full adder. The total cells are about 140 cells.

#### 1.1  2 bits full adder schematic

![2 bits full adder](https://github.com/yichienchiang/4x4-bit-multiplier/blob/46c924045640fca186353208d163074b5854d7b9/2baddersc.PNG)

#### 1.2  2 bits full adder layout

![4 bits full adder layout](https://github.com/yichienchiang/4x4-bit-multiplier/blob/802555034fb5d7a1414f5f500d06dbae0d12c58f/2badder.PNG)

#### 2.1  4 bits full adder schematic

![2 bits full adder](https://github.com/yichienchiang/4x4-bit-multiplier/blob/46c924045640fca186353208d163074b5854d7b9/fulladdersc.PNG)

#### 2.2  4 bits full adder layout

![4 bits full adder layout](https://github.com/yichienchiang/4x4-bit-multiplier/blob/46c924045640fca186353208d163074b5854d7b9/fulladder.PNG)

#### 3.1  4x4 bit mutiplier schematic

![4x4 bit mutiplier](https://github.com/yichienchiang/4x4-bit-multiplier/blob/e5857cfbdff1214a168073b123e764642fc69753/2.PNG)

#### 3.2 4x4 bit mutiplier layout

![4x4 bit mutiplier layout](https://github.com/yichienchiang/4x4-bit-multiplier/blob/e5857cfbdff1214a168073b123e764642fc69753/layout.PNG)

#### 4. Simulation
![Simulation](https://github.com/yichienchiang/4x4-bit-multiplier/blob/e5857cfbdff1214a168073b123e764642fc69753/test.PNG)

#### 5. Test bench table
![table](https://github.com/yichienchiang/4x4-bit-multiplier/blob/429ef22a394bbde7b68197e0f4160ff04ab397e5/123.PNG)
