-- -----------------------------------------------------------------------------
-- This file is automatically generated by hdl-registers version 6.2.1-dev2.
-- Code generator VhdlSimulationWaitUntilPackageGenerator version 1.0.0.
-- Generated 2024-12-30 15:17 from file regs_register_top_level.toml at commit 242d1974bf9d (local changes present).
-- Register hash fba3d99fc88234c570b46cc4db509307bad3423b.
-- -----------------------------------------------------------------------------

library ieee;
use ieee.fixed_pkg.all;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library vunit_lib;
use vunit_lib.bus_master_pkg.bus_master_t;
use vunit_lib.bus_master_pkg.wait_until_read_equals;
use vunit_lib.com_types_pkg.max_timeout;
use vunit_lib.com_types_pkg.network_t;
use vunit_lib.string_ops.hex_image;

library common;
use common.addr_pkg.addr_t;
use common.addr_pkg.addr_width;

library reg_file;
use reg_file.reg_file_pkg.reg_t;
use reg_file.reg_operations_pkg.regs_bus_master;

use work.register_top_level_regs_pkg.all;
use work.register_top_level_register_record_pkg.all;


package register_top_level_register_wait_until_pkg is

  -- ---------------------------------------------------------------------------
  -- Wait until the 'reg' register within the 'registers' register array equals the given 'value'.
  procedure wait_until_register_top_level_registers_reg_equals(
    signal net : inout network_t;
    array_index : in register_top_level_registers_range;
    value : in register_top_level_registers_reg_t;
    base_address : in addr_t := (others => '0');
    bus_handle : in bus_master_t := regs_bus_master;
    timeout : delay_length := max_timeout;
    message : string := ""
  );

  -- Wait until the 'field' field in the 'reg' register within the 'registers' register array equals the given 'value'.
  procedure wait_until_register_top_level_registers_reg_field_equals(
    signal net : inout network_t;
    array_index : in register_top_level_registers_range;
    value : in register_top_level_registers_reg_field_t;
    base_address : in addr_t := (others => '0');
    bus_handle : in bus_master_t := regs_bus_master;
    timeout : delay_length := max_timeout;
    message : string := ""
  );
  -- ---------------------------------------------------------------------------

end package;

package body register_top_level_register_wait_until_pkg is

  -- ---------------------------------------------------------------------------
  -- Wait until the 'reg' register within the 'registers' register array equals the given 'value'.
  procedure wait_until_register_top_level_registers_reg_equals(
    signal net : inout network_t;
    array_index : in register_top_level_registers_range;
    value : in register_top_level_registers_reg_t;
    base_address : in addr_t := (others => '0');
    bus_handle : in bus_master_t := regs_bus_master;
    timeout : delay_length := max_timeout;
    message : string := ""
  ) is
    constant reg_value : reg_t := to_slv(value);

    constant reg_index : register_top_level_reg_range := register_top_level_registers_reg(array_index=>array_index);
    constant reg_address : addr_t := base_address + to_unsigned(4 * reg_index, addr_width);

    constant register_array_message : string := " within the 'registers[" & to_string(array_index) & "]' register array";
    function base_address_message return string is
    begin
      if base_address /= 0 then
        return " (at base address " & hex_image(std_logic_vector(base_address)) & ")";
      end if;

      return "";
    end function;
    constant base_message : string := (
      "Timeout while waiting for the 'reg' register"
      & register_array_message
      & base_address_message
      & " to equal the given value: "
      & to_string(reg_value)
      & "."
    );
    function get_message return string is
    begin
      if message = "" then
        return base_message;
      end if;

      return base_message & " " & message & ".";
    end function;
  begin
    wait_until_read_equals(
      net => net,
      bus_handle => bus_handle,
      addr => std_ulogic_vector(reg_address),
      value => reg_value,
      timeout => timeout,
      msg => get_message
    );
  end procedure;

  -- Wait until the 'field' field in the 'reg' register within the 'registers' register array equals the given 'value'.
  procedure wait_until_register_top_level_registers_reg_field_equals(
    signal net : inout network_t;
    array_index : in register_top_level_registers_range;
    value : in register_top_level_registers_reg_field_t;
    base_address : in addr_t := (others => '0');
    bus_handle : in bus_master_t := regs_bus_master;
    timeout : delay_length := max_timeout;
    message : string := ""
  ) is
    constant reg_value : reg_t := (
      register_top_level_registers_reg_field => std_ulogic_vector(value),
      others => '-'
    );

    constant reg_index : register_top_level_reg_range := register_top_level_registers_reg(array_index=>array_index);
    constant reg_address : addr_t := base_address + to_unsigned(4 * reg_index, addr_width);

    constant register_array_message : string := " within the 'registers[" & to_string(array_index) & "]' register array";
    function base_address_message return string is
    begin
      if base_address /= 0 then
        return " (at base address " & hex_image(std_logic_vector(base_address)) & ")";
      end if;

      return "";
    end function;
    constant base_message : string := (
      "Timeout while waiting for the 'field' field in the 'reg' register"
      & register_array_message
      & base_address_message
      & " to equal the given value: "
      & to_string(reg_value)
      & "."
    );
    function get_message return string is
    begin
      if message = "" then
        return base_message;
      end if;

      return base_message & " " & message & ".";
    end function;
  begin
    wait_until_read_equals(
      net => net,
      bus_handle => bus_handle,
      addr => std_ulogic_vector(reg_address),
      value => reg_value,
      timeout => timeout,
      msg => get_message
    );
  end procedure;
  -- ---------------------------------------------------------------------------

end package body;
