#-----------------------------------------------------------
# Webtalk v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct  3 23:50:28 2018
# Process ID: 24428
# Current directory: D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1/advanced_question_1.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1/advanced_question_1.sim/sim_1/behav/xsim/xsim.dir/Binary_to_Grey_t_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1/advanced_question_1.sim/sim_1/behav/xsim/webtalk.log
# Journal file: D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1/advanced_question_1.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1/advanced_question_1.sim/sim_1/behav/xsim/xsim.dir/Binary_to_Grey_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/verilog/hardware_exp/lab2/advanced_question_1/advanced_question_1/advanced_question_1.sim/sim_1/behav/xsim/xsim.dir/Binary_to_Grey_t_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct  3 23:50:34 2018. For additional details about this file, please refer to the WebTalk help file at E:/XILINX/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 53.805 ; gain = 1.020
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  3 23:50:34 2018...
