Classic Timing Analyzer report for tutor3
Thu Feb 29 15:37:47 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_50Mhz'
  7. Clock Hold: 'CLK_50Mhz'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------+--------------------------------------+------------+-----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                ; To                                   ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------+--------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.836 ns                         ; KEY3_ACLR                           ; LCD_Display:inst1|CLK_COUNT_400HZ[0] ; --         ; CLK_50Mhz ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 17.716 ns                        ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; DATA_BUS[2]                          ; CLK_50Mhz  ; --        ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.633 ns                         ; SW0_PULSE                           ; debounce:inst3|SHIFT_PB[3]           ; --         ; CLK_50Mhz ; 0            ;
; Clock Setup: 'CLK_50Mhz'     ; N/A                                      ; None          ; 181.59 MHz ( period = 5.507 ns ) ; clk_div:inst|clock_100Khz_int       ; clk_div:inst|clock_100Khz_reg        ; CLK_50Mhz  ; CLK_50Mhz ; 0            ;
; Clock Hold: 'CLK_50Mhz'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; clk_div:inst|clock_1Mhz_int         ; clk_div:inst|clock_1Mhz_reg          ; CLK_50Mhz  ; CLK_50Mhz ; 2            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                     ;                                      ;            ;           ; 2            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------+--------------------------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_50Mhz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_50Mhz'                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                   ; To                                          ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 181.59 MHz ( period = 5.507 ns )                    ; clk_div:inst|clock_100Khz_int                                                          ; clk_div:inst|clock_100Khz_reg               ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.545 ns                ;
; N/A                                     ; 195.77 MHz ( period = 5.108 ns )                    ; clk_div:inst|clock_100hz_int                                                           ; clk_div:inst|clock_100hz_reg                ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.951 ns                ;
; N/A                                     ; 241.78 MHz ( period = 4.136 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 242.01 MHz ( period = 4.132 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.919 ns                ;
; N/A                                     ; 243.07 MHz ( period = 4.114 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.809 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 250.63 MHz ( period = 3.990 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 257.60 MHz ( period = 3.882 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 259.07 MHz ( period = 3.860 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; clk_div:inst|clock_1Khz_int                                                            ; clk_div:inst|clock_1Khz_reg                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.711 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 260.21 MHz ( period = 3.843 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 260.42 MHz ( period = 3.840 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.628 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 261.57 MHz ( period = 3.823 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.611 ns                ;
; N/A                                     ; 264.90 MHz ( period = 3.775 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 264.97 MHz ( period = 3.774 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 265.25 MHz ( period = 3.770 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 265.25 MHz ( period = 3.770 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.546 ns                ;
; N/A                                     ; 266.52 MHz ( period = 3.752 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.539 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.530 ns                ;
; N/A                                     ; 268.96 MHz ( period = 3.718 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.506 ns                ;
; N/A                                     ; 269.32 MHz ( period = 3.713 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.498 ns                ;
; N/A                                     ; 269.61 MHz ( period = 3.709 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 269.83 MHz ( period = 3.706 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 270.20 MHz ( period = 3.701 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 278.32 MHz ( period = 3.593 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.178 ns                ;
; N/A                                     ; 280.35 MHz ( period = 3.567 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.355 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.352 ns                ;
; N/A                                     ; 280.74 MHz ( period = 3.562 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.350 ns                ;
; N/A                                     ; 280.98 MHz ( period = 3.559 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.347 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.330 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.330 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.330 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.330 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.330 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.330 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.330 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.330 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.330 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.330 ns                ;
; N/A                                     ; 282.73 MHz ( period = 3.537 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 288.52 MHz ( period = 3.466 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; 300.75 MHz ( period = 3.325 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.919 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.916 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 302.30 MHz ( period = 3.308 ns )                    ; LCD_Display:inst1|state.HOLD                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.899 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.888 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.50 MHz ( period = 3.231 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.816 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.808 ns                ;
; N/A                                     ; 312.79 MHz ( period = 3.197 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; 313.28 MHz ( period = 3.192 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.784 ns                ;
; N/A                                     ; 314.96 MHz ( period = 3.175 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.770 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; 315.46 MHz ( period = 3.170 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.762 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; LCD_Display:inst1|state.HOLD                                                           ; LCD_Display:inst1|next_command.Print_String ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 316.36 MHz ( period = 3.161 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.756 ns                ;
; N/A                                     ; 316.66 MHz ( period = 3.158 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.753 ns                ;
; N/A                                     ; 317.46 MHz ( period = 3.150 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[4] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.745 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.693 ns                ;
; N/A                                     ; 327.65 MHz ( period = 3.052 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.638 ns                ;
; N/A                                     ; 328.95 MHz ( period = 3.040 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.635 ns                ;
; N/A                                     ; 329.16 MHz ( period = 3.038 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; 329.49 MHz ( period = 3.035 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.630 ns                ;
; N/A                                     ; 329.49 MHz ( period = 3.035 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.630 ns                ;
; N/A                                     ; 331.24 MHz ( period = 3.019 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; 335.23 MHz ( period = 2.983 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.23 MHz ( period = 2.983 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.23 MHz ( period = 2.983 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.23 MHz ( period = 2.983 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.23 MHz ( period = 2.983 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.23 MHz ( period = 2.983 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.23 MHz ( period = 2.983 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.23 MHz ( period = 2.983 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.23 MHz ( period = 2.983 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 335.23 MHz ( period = 2.983 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 337.15 MHz ( period = 2.966 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 337.50 MHz ( period = 2.963 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; 340.37 MHz ( period = 2.938 ns )                    ; LCD_Display:inst1|state.HOLD                                                           ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; 340.72 MHz ( period = 2.935 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_400HZ                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; LCD_Display:inst1|state.MODE_SET                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.716 ns                ;
; N/A                                     ; 342.00 MHz ( period = 2.924 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.519 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; LCD_Display:inst1|state.MODE_SET                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.713 ns                ;
; N/A                                     ; 344.00 MHz ( period = 2.907 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.502 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                        ;                                             ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_50Mhz'                                                                                                                                                                                             ;
+------------------------------------------+------------------------------+-----------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                          ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+-----------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; clk_div:inst|clock_1Mhz_int  ; clk_div:inst|clock_1Mhz_reg ; CLK_50Mhz  ; CLK_50Mhz ; None                       ; None                       ; 0.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100Hz    ; CLK_50Mhz  ; CLK_50Mhz ; None                       ; None                       ; 0.640 ns                 ;
+------------------------------------------+------------------------------+-----------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; tsu                                                                                               ;
+-------+--------------+------------+-----------+---------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                    ; To Clock  ;
+-------+--------------+------------+-----------+---------------------------------------+-----------+
; N/A   ; None         ; 4.836 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz ;
; N/A   ; None         ; 4.836 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz ;
; N/A   ; None         ; 4.836 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz ;
; N/A   ; None         ; 4.836 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz ;
; N/A   ; None         ; 4.836 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz ;
; N/A   ; None         ; 4.836 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz ;
; N/A   ; None         ; 4.836 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz ;
; N/A   ; None         ; 4.836 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz ;
; N/A   ; None         ; 4.836 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz ;
; N/A   ; None         ; 4.836 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz ;
; N/A   ; None         ; 4.376 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz ;
; N/A   ; None         ; 4.376 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz ;
; N/A   ; None         ; 4.376 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz ;
; N/A   ; None         ; 4.376 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz ;
; N/A   ; None         ; 4.376 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz ;
; N/A   ; None         ; 4.376 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz ;
; N/A   ; None         ; 4.376 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz ;
; N/A   ; None         ; 4.376 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz ;
; N/A   ; None         ; 4.376 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_50Mhz ;
; N/A   ; None         ; 4.376 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz ;
; N/A   ; None         ; 3.261 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ           ; CLK_50Mhz ;
; N/A   ; None         ; -1.562 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[1]       ; CLK_50Mhz ;
; N/A   ; None         ; -1.562 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[3]       ; CLK_50Mhz ;
; N/A   ; None         ; -1.562 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[0]       ; CLK_50Mhz ;
; N/A   ; None         ; -1.562 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[2]       ; CLK_50Mhz ;
; N/A   ; None         ; -1.562 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[4]       ; CLK_50Mhz ;
; N/A   ; None         ; -3.403 ns  ; SW0_PULSE ; debounce:inst3|SHIFT_PB[3]            ; CLK_50Mhz ;
+-------+--------------+------------+-----------+---------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------+
; tco                                                                                                ;
+-------+--------------+------------+-------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                ; To          ; From Clock ;
+-------+--------------+------------+-------------------------------------+-------------+------------+
; N/A   ; None         ; 17.716 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; DATA_BUS[2] ; CLK_50Mhz  ;
; N/A   ; None         ; 16.819 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; DATA_BUS[4] ; CLK_50Mhz  ;
; N/A   ; None         ; 16.588 ns  ; LCD_Display:inst1|LCD_E             ; LCD_EN      ; CLK_50Mhz  ;
; N/A   ; None         ; 16.085 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; DATA_BUS[5] ; CLK_50Mhz  ;
; N/A   ; None         ; 16.008 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[7] ; DATA_BUS[7] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.992 ns  ; LCD_Display:inst1|LCD_RW_INT        ; LCD_RW      ; CLK_50Mhz  ;
; N/A   ; None         ; 15.922 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[0] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.922 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[1] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.921 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[2] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.921 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[3] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.921 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[6] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.911 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[5] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.905 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[7] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.901 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[4] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.719 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; DATA_BUS[0] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.544 ns  ; LCD_Display:inst1|LCD_RS            ; LCD_RS      ; CLK_50Mhz  ;
; N/A   ; None         ; 15.444 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; DATA_BUS[1] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.081 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; DATA_BUS[6] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.991 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; DATA_BUS[3] ; CLK_50Mhz  ;
+-------+--------------+------------+-------------------------------------+-------------+------------+


+---------------------------------------------------------------------------------------------------------+
; th                                                                                                      ;
+---------------+-------------+-----------+-----------+---------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                    ; To Clock  ;
+---------------+-------------+-----------+-----------+---------------------------------------+-----------+
; N/A           ; None        ; 3.633 ns  ; SW0_PULSE ; debounce:inst3|SHIFT_PB[3]            ; CLK_50Mhz ;
; N/A           ; None        ; 1.792 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[1]       ; CLK_50Mhz ;
; N/A           ; None        ; 1.792 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[3]       ; CLK_50Mhz ;
; N/A           ; None        ; 1.792 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[0]       ; CLK_50Mhz ;
; N/A           ; None        ; 1.792 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[2]       ; CLK_50Mhz ;
; N/A           ; None        ; 1.792 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[4]       ; CLK_50Mhz ;
; N/A           ; None        ; -3.031 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ           ; CLK_50Mhz ;
; N/A           ; None        ; -4.146 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz ;
; N/A           ; None        ; -4.146 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz ;
; N/A           ; None        ; -4.146 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz ;
; N/A           ; None        ; -4.146 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz ;
; N/A           ; None        ; -4.146 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz ;
; N/A           ; None        ; -4.146 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz ;
; N/A           ; None        ; -4.146 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz ;
; N/A           ; None        ; -4.146 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz ;
; N/A           ; None        ; -4.146 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_50Mhz ;
; N/A           ; None        ; -4.146 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz ;
; N/A           ; None        ; -4.606 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz ;
; N/A           ; None        ; -4.606 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz ;
; N/A           ; None        ; -4.606 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz ;
; N/A           ; None        ; -4.606 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz ;
; N/A           ; None        ; -4.606 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz ;
; N/A           ; None        ; -4.606 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz ;
; N/A           ; None        ; -4.606 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz ;
; N/A           ; None        ; -4.606 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz ;
; N/A           ; None        ; -4.606 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz ;
; N/A           ; None        ; -4.606 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz ;
+---------------+-------------+-----------+-----------+---------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Feb 29 15:37:45 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_50Mhz" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_div:inst|clock_1Mhz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_10Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_1Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100Hz" as buffer
    Info: Detected ripple clock "debounce:inst3|pb_debounced" as buffer
    Info: Detected ripple clock "LCD_Display:inst1|CLK_400HZ" as buffer
Info: Clock "CLK_50Mhz" has Internal fmax of 181.59 MHz between source register "clk_div:inst|clock_100Khz_int" and destination register "clk_div:inst|clock_100Khz_reg" (period= 5.507 ns)
    Info: + Longest register to register delay is 0.545 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N11; Fanout = 2; REG Node = 'clk_div:inst|clock_100Khz_int'
        Info: 2: + IC(0.312 ns) + CELL(0.149 ns) = 0.461 ns; Loc. = LCCOMB_X1_Y18_N20; Fanout = 1; COMB Node = 'clk_div:inst|clock_100Khz_reg~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 1; REG Node = 'clk_div:inst|clock_100Khz_reg'
        Info: Total cell delay = 0.233 ns ( 42.75 % )
        Info: Total interconnect delay = 0.312 ns ( 57.25 % )
    Info: - Smallest clock skew is -4.748 ns
        Info: + Shortest clock path from clock "CLK_50Mhz" to destination register is 1.867 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 1; REG Node = 'clk_div:inst|clock_100Khz_reg'
            Info: Total cell delay = 1.536 ns ( 82.27 % )
            Info: Total interconnect delay = 0.331 ns ( 17.73 % )
        Info: - Longest clock path from clock "CLK_50Mhz" to source register is 6.615 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
            Info: 2: + IC(2.113 ns) + CELL(0.787 ns) = 3.899 ns; Loc. = LCFF_X33_Y8_N23; Fanout = 1; REG Node = 'clk_div:inst|clock_1Mhz_reg'
            Info: 3: + IC(1.148 ns) + CELL(0.000 ns) = 5.047 ns; Loc. = CLKCTRL_G13; Fanout = 4; COMB Node = 'clk_div:inst|clock_1Mhz_reg~clkctrl'
            Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 6.615 ns; Loc. = LCFF_X1_Y18_N11; Fanout = 2; REG Node = 'clk_div:inst|clock_100Khz_int'
            Info: Total cell delay = 2.323 ns ( 35.12 % )
            Info: Total interconnect delay = 4.292 ns ( 64.88 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "CLK_50Mhz" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "clk_div:inst|clock_1Mhz_int" and destination pin or register "clk_div:inst|clock_1Mhz_reg" for clock "CLK_50Mhz" (Hold time is 480 ps)
    Info: + Largest clock skew is 0.999 ns
        Info: + Longest clock path from clock "CLK_50Mhz" to destination register is 3.649 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
            Info: 2: + IC(2.113 ns) + CELL(0.537 ns) = 3.649 ns; Loc. = LCFF_X33_Y8_N23; Fanout = 1; REG Node = 'clk_div:inst|clock_1Mhz_reg'
            Info: Total cell delay = 1.536 ns ( 42.09 % )
            Info: Total interconnect delay = 2.113 ns ( 57.91 % )
        Info: - Shortest clock path from clock "CLK_50Mhz" to source register is 2.650 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLK_50Mhz~clkctrl'
            Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X33_Y8_N31; Fanout = 1; REG Node = 'clk_div:inst|clock_1Mhz_int'
            Info: Total cell delay = 1.536 ns ( 57.96 % )
            Info: Total interconnect delay = 1.114 ns ( 42.04 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.535 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N31; Fanout = 1; REG Node = 'clk_div:inst|clock_1Mhz_int'
        Info: 2: + IC(0.302 ns) + CELL(0.149 ns) = 0.451 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'clk_div:inst|clock_1Mhz_reg~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.535 ns; Loc. = LCFF_X33_Y8_N23; Fanout = 1; REG Node = 'clk_div:inst|clock_1Mhz_reg'
        Info: Total cell delay = 0.233 ns ( 43.55 % )
        Info: Total interconnect delay = 0.302 ns ( 56.45 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "LCD_Display:inst1|CLK_COUNT_400HZ[9]" (data pin = "KEY3_ACLR", clock pin = "CLK_50Mhz") is 4.836 ns
    Info: + Longest pin to register delay is 7.562 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY3_ACLR'
        Info: 2: + IC(5.337 ns) + CELL(0.150 ns) = 6.349 ns; Loc. = LCCOMB_X63_Y18_N20; Fanout = 20; COMB Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[3]~52'
        Info: 3: + IC(0.703 ns) + CELL(0.510 ns) = 7.562 ns; Loc. = LCFF_X63_Y19_N31; Fanout = 3; REG Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.522 ns ( 20.13 % )
        Info: Total interconnect delay = 6.040 ns ( 79.87 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK_50Mhz" to destination register is 2.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLK_50Mhz~clkctrl'
        Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X63_Y19_N31; Fanout = 3; REG Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.536 ns ( 57.10 % )
        Info: Total interconnect delay = 1.154 ns ( 42.90 % )
Info: tco from clock "CLK_50Mhz" to destination pin "DATA_BUS[2]" through register "LCD_Display:inst1|DATA_BUS_VALUE[2]" is 17.716 ns
    Info: + Longest clock path from clock "CLK_50Mhz" to source register is 9.196 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
        Info: 2: + IC(1.943 ns) + CELL(0.787 ns) = 3.729 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 2; REG Node = 'LCD_Display:inst1|CLK_400HZ'
        Info: 3: + IC(3.892 ns) + CELL(0.000 ns) = 7.621 ns; Loc. = CLKCTRL_G5; Fanout = 39; COMB Node = 'LCD_Display:inst1|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 9.196 ns; Loc. = LCFF_X59_Y33_N31; Fanout = 2; REG Node = 'LCD_Display:inst1|DATA_BUS_VALUE[2]'
        Info: Total cell delay = 2.323 ns ( 25.26 % )
        Info: Total interconnect delay = 6.873 ns ( 74.74 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.270 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y33_N31; Fanout = 2; REG Node = 'LCD_Display:inst1|DATA_BUS_VALUE[2]'
        Info: 2: + IC(5.618 ns) + CELL(2.652 ns) = 8.270 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'DATA_BUS[2]'
        Info: Total cell delay = 2.652 ns ( 32.07 % )
        Info: Total interconnect delay = 5.618 ns ( 67.93 % )
Info: th for register "debounce:inst3|SHIFT_PB[3]" (data pin = "SW0_PULSE", clock pin = "CLK_50Mhz") is 3.633 ns
    Info: + Longest clock path from clock "CLK_50Mhz" to destination register is 6.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
        Info: 2: + IC(2.113 ns) + CELL(0.787 ns) = 3.899 ns; Loc. = LCFF_X33_Y8_N29; Fanout = 2; REG Node = 'clk_div:inst|clock_100Hz'
        Info: 3: + IC(1.196 ns) + CELL(0.000 ns) = 5.095 ns; Loc. = CLKCTRL_G12; Fanout = 4; COMB Node = 'clk_div:inst|clock_100Hz~clkctrl'
        Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 6.660 ns; Loc. = LCFF_X32_Y12_N19; Fanout = 2; REG Node = 'debounce:inst3|SHIFT_PB[3]'
        Info: Total cell delay = 2.323 ns ( 34.88 % )
        Info: Total interconnect delay = 4.337 ns ( 65.12 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.293 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'SW0_PULSE'
        Info: 2: + IC(2.060 ns) + CELL(0.150 ns) = 3.209 ns; Loc. = LCCOMB_X32_Y12_N18; Fanout = 1; COMB Node = 'debounce:inst3|SHIFT_PB[3]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.293 ns; Loc. = LCFF_X32_Y12_N19; Fanout = 2; REG Node = 'debounce:inst3|SHIFT_PB[3]'
        Info: Total cell delay = 1.233 ns ( 37.44 % )
        Info: Total interconnect delay = 2.060 ns ( 62.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Thu Feb 29 15:37:50 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01


