Microsemi Libero Software
Version: 11.9.2.1
Release: v11.9 SP2

Info: The design Top.adb was last modified by software version 11.9.2.1.
Opened an existing Libero design Top.adb.
'BA_NAME' set to 'Top_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'D:\FPGA\a3p1000_MAGA\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

 Netlist Reading Time = 1.0 seconds
Imported the file:
   D:\FPGA\a3p1000_MAGA\synthesis\Top.edn

The Import command succeeded ( 00:00:02 )
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P1000
Package     : 208 PQFP
Source      : D:\FPGA\a3p1000_MAGA\synthesis\Top.edn
Format      : EDIF
Topcell     : Top
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net COREUART_1/genblk2_tx_fifo/Top_COREUART_1_fifo_256x8_pa3/AEMPTY drives no
         load.
Warning: CMP201: Net COREUART_1/genblk2_tx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_FULL
         drives no load.
Warning: CMP201: Net COREUART_1/genblk2_tx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD8
         drives no load.
Warning: CMP201: Net COREUART_1/genblk2_tx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD9
         drives no load.
Warning: CMP201: Net COREUART_1/genblk2_tx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD10
         drives no load.
Warning: CMP201: Net COREUART_1/genblk2_tx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD11
         drives no load.
Warning: CMP201: Net COREUART_1/genblk2_tx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD12
         drives no load.
Warning: CMP201: Net COREUART_1/genblk2_tx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD13
         drives no load.
Warning: CMP201: Net COREUART_1/genblk2_tx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD14
         drives no load.
Warning: CMP201: Net COREUART_1/genblk2_tx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD15
         drives no load.
Warning: CMP201: Net COREUART_1/genblk2_tx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD16
         drives no load.
Warning: CMP201: Net COREUART_1/genblk2_tx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD17
         drives no load.
Warning: CMP201: Net COREUART_1/genblk3_rx_fifo/Top_COREUART_1_fifo_256x8_pa3/AEMPTY drives no
         load.
Warning: CMP201: Net COREUART_1/genblk3_rx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_FULL_0
         drives no load.
Warning: CMP201: Net COREUART_1/genblk3_rx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD8_0
         drives no load.
Warning: CMP201: Net COREUART_1/genblk3_rx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD9_0
         drives no load.
Warning: CMP201: Net COREUART_1/genblk3_rx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD10_0
         drives no load.
Warning: CMP201: Net COREUART_1/genblk3_rx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD11_0
         drives no load.
Warning: CMP201: Net COREUART_1/genblk3_rx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD12_0
         drives no load.
Warning: CMP201: Net COREUART_1/genblk3_rx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD13_0
         drives no load.
Warning: CMP201: Net COREUART_1/genblk3_rx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD14_0
         drives no load.
Warning: CMP201: Net COREUART_1/genblk3_rx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD15_0
         drives no load.
Warning: CMP201: Net COREUART_1/genblk3_rx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD16_0
         drives no load.
Warning: CMP201: Net COREUART_1/genblk3_rx_fifo/Top_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RD17_0
         drives no load.
Warning: Top level port MAGA_FLT is not connected to any IO pad

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        6

    Total macros optimized  6

There were 0 error(s) and 25 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:    633  Total:  24576   (2.58%)
    IO (W/ clocks)             Used:     12  Total:    154   (7.79%)
    Differential IO            Used:      0  Total:     35   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      2  Total:     18   (11.11%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      2  Total:     32   (6.25%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 1      | 6  (16.67%)*
    Quadrant global | 1      | 12 (8.33%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 383          | 383
    SEQ     | 250          | 250

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 6             | 0            | 0
    Output I/O                            | 6             | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVTTL                           | 3.30v | N/A   | 6     | 6      | 0

I/O Placement:

    Locked  :  12 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    254     CLK_NET       Net   : CLK_c
                          Driver: CLK_pad
                          Source: NETLIST

The following nets have been assigned to a quadrant global resource:
    Fanout  Type          Name
    --------------------------
    236     SET/RESET_NET Net   : RESETN_c
                          Driver: RESETN_pad
                          Region: quadrant_UL

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    23      INT_NET       Net   : COREUART_0/baud_clock
                          Driver: COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int
    19      INT_NET       Net   : COREUART_1/baud_clock
                          Driver: COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int
    17      INT_NET       Net   : COREUART_0/make_RX/N_162_1
                          Driver: COREUART_0/make_RX/rx_state_RNIJP7J_1[0]
    15      INT_NET       Net   : COREUART_1/make_RX/N_163_1
                          Driver: COREUART_1/make_RX/rx_state_RNIL157_0[0]
    13      INT_NET       Net   : COREUART_1/make_CLOCK_GEN/baud_cntr8
                          Driver: COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3[10]
    13      INT_NET       Net   : COREUART_0/make_CLOCK_GEN/baud_cntr8
                          Driver: COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4[10]
    12      INT_NET       Net   : COREUART_0_RXRDY
                          Driver: COREUART_0/genblk1.RXRDY
    12      INT_NET       Net   : COREUART_1/make_RX/rx_bit_cnte
                          Driver: COREUART_1/make_RX/receive_count_RNIT5DL[1]
    12      INT_NET       Net   : COREUART_0/make_RX/rx_bit_cnte
                          Driver: COREUART_0/make_RX/receive_count_RNIB2T03[3]
    11      INT_NET       Net   : COREUART_1_RXRDY
                          Driver: COREUART_1/genblk1.RXRDY

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    23      INT_NET       Net   : COREUART_0/baud_clock
                          Driver: COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int
    19      INT_NET       Net   : COREUART_1/baud_clock
                          Driver: COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int
    17      INT_NET       Net   : COREUART_0/make_RX/N_162_1
                          Driver: COREUART_0/make_RX/rx_state_RNIJP7J_1[0]
    15      INT_NET       Net   : COREUART_1/make_RX/N_163_1
                          Driver: COREUART_1/make_RX/rx_state_RNIL157_0[0]
    13      INT_NET       Net   : COREUART_1/make_CLOCK_GEN/baud_cntr8
                          Driver: COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3[10]
    13      INT_NET       Net   : COREUART_0/make_CLOCK_GEN/baud_cntr8
                          Driver: COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4[10]
    12      INT_NET       Net   : COREUART_0_RXRDY
                          Driver: COREUART_0/genblk1.RXRDY
    12      INT_NET       Net   : COREUART_1/make_RX/rx_bit_cnte
                          Driver: COREUART_1/make_RX/receive_count_RNIT5DL[1]
    12      INT_NET       Net   : COREUART_0/make_RX/rx_bit_cnte
                          Driver: COREUART_0/make_RX/receive_count_RNIB2T03[3]
    11      INT_NET       Net   : COREUART_1_RXRDY
                          Driver: COREUART_1/genblk1.RXRDY

The Compile command succeeded ( 00:00:01 )
Wrote status report to file: Top_compile_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: Top_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: Top_report_pin_bynumber.txt

The Report command succeeded ( 00:00:00 )
Design saved to file D:\FPGA\a3p1000_MAGA\designer\impl1\Top.adb.

The Execute Script command succeeded ( 00:00:07 )
Design closed.

