{
    "signal": [
        {
            "name": "clk",
            "wave": "P......."
        },
        [
            "reg_native_if",
            {
                "name": "req_vld",
                "wave": "0.10...."
            },
            {
                "name": "req_rdy",
                "wave": "1..01..."
            },
            {
                "name": "wr_en",
                "wave": "0.10...."
            },
            {
                "name": "rd_en",
                "wave": "0......."
            },
            {
                "name": "addr[63:0]",
                "wave": "x.2x....",
                "data": "ADDR1"
            },
            {
                "name": "wr_data[31:0]",
                "wave": "x.2x....",
                "data": "DATA1"
            },
            {
                "name": "ack_vld",
                "wave": "0..10..."
            },
            {
                "name": "ack_rdy",
                "wave": "0..10..."
            }
        ],
        {
            "name": "state(slave)",
            "wave": "2..22...",
            "data": "IDLE LOCK IDLE"
        }
    ],
    "head": {
        "text": [
            "tspan", {
                "font-size": 16
            },
            "Write Operation Method 1"
        ]
    },
    "config": {
        "hscale": 2
    }
}