Coverage Report by file with details

=================================================================================
=== File: fifo.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        23         2    92.00%

================================Branch Details================================

Branch Coverage for file fifo.sv --

------------------------------------IF Branch------------------------------------
    17                                     30293     Count coming in to IF
    17              1                        588     	if (!fifoif.rst_n) begin
    26              1                        717     	else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH ) begin
    31              1                      28988     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                     28988     Count coming in to IF
    33              1                       6236     		if (fifoif.full & fifoif.wr_en)
    35              1                      22752     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    43                                     30293     Count coming in to IF
    43              1                        588     	if (!fifoif.rst_n) begin
    48              1                          1     	else if (fifoif.rd_en && count != 0 ) begin
    53              1                      29704     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    54                                     29704     Count coming in to IF
    54              1                       3107     		if (fifoif.empty & fifoif.rd_en)
    56              1                      26597     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                      9778     Count coming in to IF
    62              1                        588     	if (!fifoif.rst_n) begin
    65              1                       9190     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    66                                      9190     Count coming in to IF
    66              1                        717     		if	( ({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full) 
    68              1                          1     		else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
    71              1                    ***0***     			else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full)
    74              1                    ***0***     			else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty)
                                            8472     All False Count
Branch totals: 3 hits of 5 branches = 60.00%

------------------------------------IF Branch------------------------------------
    80                                       812     Count coming in to IF
    80              1                         85     assign fifoif.full = (count == fifoif.FIFO_DEPTH)? 1 : 0;
    80              2                        727     assign fifoif.full = (count == fifoif.FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                       812     Count coming in to IF
    81              1                         95     assign fifoif.empty = (count == 0)? 1 : 0;
    81              2                        717     assign fifoif.empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                       812     Count coming in to IF
    83              1                         86     assign fifoif.almostfull = (count == fifoif.FIFO_DEPTH-1)? 1 : 0; 
    83              2                        726     assign fifoif.almostfull = (count == fifoif.FIFO_DEPTH-1)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                       812     Count coming in to IF
    84              1                         94     assign fifoif.almostempty = (count == 1)? 1 : 0;
    84              2                        718     assign fifoif.almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      24        15         9    62.50%

================================Condition Details================================

Condition Coverage for file fifo.sv --

----------------Focused Condition View-------------------
Line       26 Item    1  (fifoif.wr_en && (count < fifoif.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
                 fifoif.wr_en         Y
  (count < fifoif.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:          1  fifoif.wr_en_0                 -                             
  Row   2:          1  fifoif.wr_en_1                 (count < fifoif.FIFO_DEPTH)   
  Row   3:          1  (count < fifoif.FIFO_DEPTH)_0  fifoif.wr_en                  
  Row   4:          1  (count < fifoif.FIFO_DEPTH)_1  fifoif.wr_en                  

----------------Focused Condition View-------------------
Line       33 Item    1  (fifoif.full & fifoif.wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   fifoif.full         N  '_0' not hit             Hit '_0'
  fifoif.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fifoif.full_0         fifoif.wr_en                  
  Row   2:          1  fifoif.full_1         fifoif.wr_en                  
  Row   3:          1  fifoif.wr_en_0        fifoif.full                   
  Row   4:          1  fifoif.wr_en_1        fifoif.full                   

----------------Focused Condition View-------------------
Line       48 Item    1  (fifoif.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (count != 0)                  
  Row   3:          1  (count != 0)_0        fifoif.rd_en                  
  Row   4:          1  (count != 0)_1        fifoif.rd_en                  

----------------Focused Condition View-------------------
Line       54 Item    1  (fifoif.empty & fifoif.rd_en)
Condition totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.empty         N  '_0' not hit             Hit '_0'
  fifoif.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fifoif.empty_0        fifoif.rd_en                  
  Row   2:          1  fifoif.empty_1        fifoif.rd_en                  
  Row   3:          1  fifoif.rd_en_0        fifoif.empty                  
  Row   4:          1  fifoif.rd_en_1        fifoif.empty                  

----------------Focused Condition View-------------------
Line       66 Item    1  ((~fifoif.rd_en && fifoif.wr_en) && ~fifoif.full)
Condition totals: 3 of 3 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         Y
   fifoif.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        (~fifoif.full && fifoif.wr_en)
  Row   2:          1  fifoif.rd_en_1        -                             
  Row   3:          1  fifoif.wr_en_0        ~fifoif.rd_en                 
  Row   4:          1  fifoif.wr_en_1        (~fifoif.full && ~fifoif.rd_en)
  Row   5:          1  fifoif.full_0         (~fifoif.rd_en && fifoif.wr_en)
  Row   6:          1  fifoif.full_1         (~fifoif.rd_en && fifoif.wr_en)

----------------Focused Condition View-------------------
Line       68 Item    1  ((fifoif.rd_en && ~fifoif.wr_en) && ~fifoif.empty)
Condition totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         N  '_1' not hit             Hit '_1'
  fifoif.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (~fifoif.empty && ~fifoif.wr_en)
  Row   3:          1  fifoif.wr_en_0        (~fifoif.empty && fifoif.rd_en)
  Row   4:    ***0***  fifoif.wr_en_1        fifoif.rd_en                  
  Row   5:          1  fifoif.empty_0        (fifoif.rd_en && ~fifoif.wr_en)
  Row   6:          1  fifoif.empty_1        (fifoif.rd_en && ~fifoif.wr_en)

----------------Focused Condition View-------------------
Line       71 Item    1  ((fifoif.rd_en && fifoif.wr_en) && fifoif.full)
Condition totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         N  '_1' not hit             Hit '_1'
  fifoif.wr_en         N  '_1' not hit             Hit '_1'
   fifoif.full         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:    ***0***  fifoif.rd_en_1        (fifoif.full && fifoif.wr_en) 
  Row   3:          1  fifoif.wr_en_0        fifoif.rd_en                  
  Row   4:    ***0***  fifoif.wr_en_1        (fifoif.full && fifoif.rd_en) 
  Row   5:    ***0***  fifoif.full_0         (fifoif.rd_en && fifoif.wr_en)
  Row   6:    ***0***  fifoif.full_1         (fifoif.rd_en && fifoif.wr_en)

----------------Focused Condition View-------------------
Line       74 Item    1  ((fifoif.rd_en && fifoif.wr_en) && fifoif.empty)
Condition totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         N  '_1' not hit             Hit '_1'
  fifoif.wr_en         N  '_1' not hit             Hit '_1'
  fifoif.empty         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:    ***0***  fifoif.rd_en_1        (fifoif.empty && fifoif.wr_en)
  Row   3:          1  fifoif.wr_en_0        fifoif.rd_en                  
  Row   4:    ***0***  fifoif.wr_en_1        (fifoif.empty && fifoif.rd_en)
  Row   5:    ***0***  fifoif.empty_0        (fifoif.rd_en && fifoif.wr_en)
  Row   6:    ***0***  fifoif.empty_1        (fifoif.rd_en && fifoif.wr_en)

----------------Focused Condition View-------------------
Line       80 Item    1  (count == fifoif.FIFO_DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (count == fifoif.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (count == fifoif.FIFO_DEPTH)_0  -                             
  Row   2:          1  (count == fifoif.FIFO_DEPTH)_1  -                             

----------------Focused Condition View-------------------
Line       81 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       83 Item    1  (count == (fifoif.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (count == (fifoif.FIFO_DEPTH - 1))         Y

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:          1  (count == (fifoif.FIFO_DEPTH - 1))_0  -                             
  Row   2:          1  (count == (fifoif.FIFO_DEPTH - 1))_1  -                             

----------------Focused Condition View-------------------
Line       84 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27        25         2    92.59%

================================Statement Details================================

Statement Coverage for file fifo.sv --

    1                                                ////////////////////////////////////////////////////////////////////////////////
    2                                                // Author: Kareem Waseem
    3                                                // Course: Digital Verification using SV & UVM
    4                                                //
    5                                                // Description: FIFO Design 
    6                                                // 
    7                                                ////////////////////////////////////////////////////////////////////////////////
    8                                                module fifo(fifo_if.DUT fifoif);
    9                                                 
    10                                               parameter max_fifo_addr = $clog2(fifoif.FIFO_DEPTH);
    11                                               
    12                                               reg [fifoif.FIFO_WIDTH-1:0] mem [fifoif.FIFO_DEPTH-1:0];
    13                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    14                                               reg [max_fifo_addr:0] count;
    15                                               
    16              1                      30293     always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    17                                               	if (!fifoif.rst_n) begin
    18              1                        588     		wr_ptr <= 0;
    19                                               		// BUG DETECTED : wr_ack should be Low when reset is asserted .
    20              1                        588     		fifoif.wr_ack <= 0 ;
    21                                               		// BUG DETECTED : overflow should be Low when reset is asserted .
    22              1                        588     		fifoif.overflow <= 0 ;
    23                                               
    24                                               	end
    25                                               	// Writing Block 
    26                                               	else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH ) begin
    27              1                        717     		mem[wr_ptr] <= fifoif.data_in;
    28              1                        717     		fifoif.wr_ack <= 1;
    29              1                        717     		wr_ptr <= wr_ptr + 1;
    30                                               	end
    31                                               	else begin 
    32              1                      28988     		fifoif.wr_ack <= 0; 
    33                                               		if (fifoif.full & fifoif.wr_en)
    34              1                       6236     			fifoif.overflow <= 1;
    35                                               		else
    36              1                      22752     			fifoif.overflow <= 0;
    37                                               	end
    38                                               end
    39                                               
    40                                               
    41                                               // Reading Block 
    42              1                      30293     always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    43                                               	if (!fifoif.rst_n) begin
    44              1                        588     		rd_ptr <= 0;
    45                                               		// BUG DETECTED : Underflow should be Low when reset is asserted .
    46              1                        588     		fifoif.underflow <= 0 ;
    47                                               	end
    48                                               	else if (fifoif.rd_en && count != 0 ) begin
    49              1                          1     		fifoif.data_out <= mem[rd_ptr];
    50              1                          1     		rd_ptr <= rd_ptr + 1;
    51                                               	end
    52                                               	// BUG DETECTED : Underflow output should be Sequential .
    53                                               	else begin 
    54                                               		if (fifoif.empty & fifoif.rd_en)
    55              1                       3107     			fifoif.underflow <= 1;
    56                                               		else
    57              1                      26597     			fifoif.underflow <= 0;
    58                                               end
    59                                               end
    60                                               
    61              1                       9778     always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    62                                               	if (!fifoif.rst_n) begin
    63              1                        588     		count <= 0;
    64                                               	end
    65                                               	else begin
    66                                               		if	( ({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full) 
    67              1                        717     			count <= count + 1;
    68                                               		else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
    69              1                          1     			count <= count - 1;
    70                                               			// BUG DETECTED : Uncovered case when both wr_en and rd_en are high and fifoifO if full , Reading process happens .
    71                                               			else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full)
    72              1                    ***0***     			count <= count - 1;
    73                                               			//BUG DETECTED : Uncovered case when both wr_en and rd_en are high and fifoifO if empty , Writing process happens .
    74                                               			else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty)
    75              1                    ***0***     			count <= count + 1;
    76                                               
    77                                               	end
    78                                               end
    79                                               
    80              1                        813     assign fifoif.full = (count == fifoif.FIFO_DEPTH)? 1 : 0;
    81              1                        813     assign fifoif.empty = (count == 0)? 1 : 0;
    82                                               //BUG DETECTED : almostfull is high when there is two spots empty , while it should be only one .
    83              1                        813     assign fifoif.almostfull = (count == fifoif.FIFO_DEPTH-1)? 1 : 0; 
    84              1                        813     assign fifoif.almostempty = (count == 1)? 1 : 0;
    85                                               
    86                                               
    87                                               endmodule

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        16         4    80.00%

================================Toggle Details================================

Toggle Coverage for File fifo.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------
         13                              wr_ptr[2]           1           1      100.00 
         13                              wr_ptr[1]           1           1      100.00 
         13                              wr_ptr[0]           1           1      100.00 
         13                              rd_ptr[2]           0           0        0.00 
         13                              rd_ptr[1]           0           0        0.00 
         13                              rd_ptr[0]           1           1      100.00 
         14                               count[3]           1           1      100.00 
         14                               count[2]           1           1      100.00 
         14                               count[1]           1           1      100.00 
         14                               count[0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =          8 
Untoggled Node Count =          2 

Toggle Coverage      =      80.00% (16 of 20 bins)

=================================================================================
=== File: fifo_agent.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for file fifo_agent.sv --

------------------------------------IF Branch------------------------------------
    25                                         1     Count coming in to IF
    25              1                    ***0***          if (!uvm_config_db #(fifo_config)::get(this,"","CFG",fifo_cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              1                    ***0***             `uvm_fatal ("build_phase","test - unable to get the configration");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for file fifo_agent.sv --

    1                                                package fifo_agent_pkg;
    2                                                import fifo_driver_pkg::*;
    3                                                import fifo_monitor_pkg::*;
    4                                                import fifo_sequencer_pkg::*;
    5                                                import fifo_seq_item_pkg::*;
    6                                                import fifo_conf_pkg::*;
    7                                                import uvm_pkg::*;
    8                                                `include "uvm_macros.svh"  
    9                                                  
    10                                                 class fifo_agent extends uvm_agent;
    11              1                    ***0***         `uvm_component_utils(fifo_agent)
    11              2                    ***0***     
    11              3                    ***0***     
    12                                               
    13                                                   fifo_sequencer sqr;
    14                                                   fifo_driver drv;
    15                                                   fifo_monitor mon;
    16                                                   fifo_config fifo_cfg;
    17                                                   uvm_analysis_port #(fifo_seq_item) agt_ap;
    18                                               
    19                                                 function new (string name = "fifo_agent" , uvm_component parent = null);
    20              1                          1         super.new (name,parent);
    21                                                 endfunction 
    22                                               
    23                                                   function void build_phase (uvm_phase phase);
    24              1                          1         super.build_phase (phase);
    25                                                    if (!uvm_config_db #(fifo_config)::get(this,"","CFG",fifo_cfg))
    26              1                    ***0***             `uvm_fatal ("build_phase","test - unable to get the configration");
    27                                               
    28              1                          1         sqr = fifo_sequencer::type_id::create ("sqr",this);
    29              1                          1         drv = fifo_driver::type_id::create ("drv",this);
    30              1                          1         mon = fifo_monitor::type_id::create ("mon",this);
    31              1                          1         agt_ap = new("agt_ap",this);
    32                                                 endfunction
    33                                               
    34                                                 function void connect_phase(uvm_phase phase);
    35              1                          1        drv.fifo_vif = fifo_cfg.fifo_vif;
    36              1                          1        mon.fifo_vif = fifo_cfg.fifo_vif;
    37              1                          1        drv.seq_item_port.connect(sqr.seq_item_export);
    38              1                          1        mon.mon_ap.connect(agt_ap);
    39                                                 endfunction  
    40                                                 endclass 
    41                                               
    42                                               endpackage


=================================================================================
=== File: fifo_config.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for file fifo_config.sv --

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***           `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***           `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***           `uvm_object_utils(fifo_config)
    6               4                    ***0***           `uvm_object_utils(fifo_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***           `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***           `uvm_object_utils(fifo_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for file fifo_config.sv --

----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for file fifo_config.sv --

    1                                                package fifo_conf_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                
    5                                                   class fifo_config extends uvm_object;
    6               1                    ***0***           `uvm_object_utils(fifo_config)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                      virtual fifo_if fifo_vif;
    9                                                
    10                                                     function new (string name = "fifo_config");
    11              1                          1             super.new(name);
    12                                                       
    13                                                     endfunction
    14                                               
    15                                                  endclass
    16                                               endpackage


=================================================================================
=== File: fifo_coverage.sv
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        11         3    78.57%

================================Statement Details================================

Statement Coverage for file fifo_coverage.sv --

    1                                                package fifo_coverage_pkg;
    2                                                import fifo_seq_item_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"  
    5                                                  
    6                                                  class fifo_coverage extends uvm_component;
    7               1                    ***0***         `uvm_component_utils(fifo_coverage)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                    uvm_analysis_export #(fifo_seq_item) cov_export;
    10                                                   uvm_tlm_analysis_fifo # (fifo_seq_item) cov_fifo;
    11                                                   fifo_seq_item seq_item_cov;
    12                                               
    13                                                       covergroup cvr_gp ;
    14                                                           cover_wr_en : coverpoint seq_item_cov.wr_en ;
    15                                                           cover_rd_en : coverpoint seq_item_cov.rd_en ;
    16                                                           cover_wr_ack : coverpoint seq_item_cov.wr_ack ;
    17                                                           cover_overflow : coverpoint seq_item_cov.overflow ;
    18                                                           cover_underflow : coverpoint seq_item_cov.underflow ;
    19                                                           cover_full : coverpoint seq_item_cov.full ;
    20                                                           cover_empty : coverpoint seq_item_cov.empty ;
    21                                                           cover_almostfull : coverpoint seq_item_cov.almostfull ;
    22                                                           cover_almostempty : coverpoint seq_item_cov.almostempty ;
    23                                               
    24                                                           label_cross1 : cross cover_wr_en , cover_rd_en , cover_wr_ack ;
    25                                                           label_cross2 : cross cover_wr_en , cover_rd_en , cover_overflow ;
    26                                                           label_cross3 : cross cover_wr_en , cover_rd_en , cover_underflow ;
    27                                                           label_cross4 : cross cover_wr_en , cover_rd_en , cover_full ;
    28                                                           label_cross5 : cross cover_wr_en , cover_rd_en , cover_empty ;
    29                                                           label_cross6 : cross cover_wr_en , cover_rd_en , cover_almostfull ;
    30                                                           label_cross7 : cross cover_wr_en , cover_rd_en , cover_almostempty ;
    31                                                       endgroup 
    32                                               
    33                                                 function new (string name = "fifo_cov" , uvm_component parent = null);
    34              1                          1         super.new (name,parent);
    35              1                          1         cvr_gp = new();
    36                                                 endfunction 
    37                                               
    38                                                   function void build_phase (uvm_phase phase);
    39              1                          1         super.build_phase (phase);
    40              1                          1         cov_export = new("cov_export",this);
    41              1                          1         cov_fifo = new("cov_fifo",this);
    42                                                 endfunction
    43                                               
    44                                                 function void connect_phase(uvm_phase phase);
    45              1                          1        super.connect_phase(phase);
    46              1                          1        cov_export.connect(cov_fifo.analysis_export);
    47                                                 endfunction  
    48                                               
    49                                                 task run_phase (uvm_phase phase);
    50              1                          1        super.run_phase(phase);
    51              1                          1        forever begin
    52              1                      30000         cov_fifo.get(seq_item_cov);
    53              1                      29999         cvr_gp.sample();
    54                                                  end
    55                                                 endtask
    56                                               
    57                                                 endclass 
    58                                               
    59                                                 endpackage


=================================================================================
=== File: fifo_driver.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for file fifo_driver.sv --

------------------------------------IF Branch------------------------------------
    27                                     29999     Count coming in to IF
    27              1                    ***0***             `uvm_info("run_phase" , stim_seq_item.convert2string_stimulus(),UVM_HIGH)
                                           29999     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        11         4    73.33%

================================Statement Details================================

Statement Coverage for file fifo_driver.sv --

    1                                                package fifo_driver_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class fifo_driver extends uvm_driver#(fifo_seq_item);
    7               1                    ***0***       `uvm_component_utils (fifo_driver) 
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                  virtual fifo_if fifo_vif;
    10                                                 fifo_seq_item stim_seq_item;
    11                                               
    12                                                 function new (string name = "fifo_driver" , uvm_component parent = null);
    13              1                          1         super.new (name,parent);
    14                                                 endfunction   
    15                                               
    16                                                 task run_phase (uvm_phase phase);
    17              1                          1         super.run_phase(phase);
    18              1                          1         forever begin
    19              1                      30000             stim_seq_item = fifo_seq_item::type_id::create ("stim_seq_item");
    20              1                      30000             seq_item_port.get_next_item(stim_seq_item);
    21              1                      29999             fifo_vif.rst_n = stim_seq_item.rst_n;
    22              1                      29999             fifo_vif.wr_en = stim_seq_item.wr_en;
    23              1                      29999             fifo_vif.rd_en = stim_seq_item.rd_en;
    24              1                      29999             fifo_vif.data_in = stim_seq_item.data_in;
    25              1                      29999             @(negedge fifo_vif.clk);
    26              1                      29999             seq_item_port.item_done();
    27              1                    ***0***             `uvm_info("run_phase" , stim_seq_item.convert2string_stimulus(),UVM_HIGH)
    28                                                   end
    29                                                   
    30                                                 endtask
    31                                               
    32                                               endclass
    33                                               
    34                                               
    35                                               endpackage


=================================================================================
=== File: fifo_env.sv
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10         7         3    70.00%

================================Statement Details================================

Statement Coverage for file fifo_env.sv --

    1                                                
    2                                                package fifo_env_pkg;
    3                                                import fifo_agent_pkg::*;
    4                                                import fifo_sco_pkg::*;
    5                                                import fifo_coverage_pkg::*;
    6                                                import uvm_pkg::*;
    7                                                `include "uvm_macros.svh"
    8                                                
    9                                                class fifo_env extends uvm_env;
    10              1                    ***0***       `uvm_component_utils (fifo_env)  
    10              2                    ***0***     
    10              3                    ***0***     
    11                                               
    12                                               fifo_agent agt;
    13                                               fifo_sco sb;
    14                                               fifo_coverage cov;
    15                                                  
    16                                                 function new (string name = "fifo_env" , uvm_component parent = null);
    17              1                          1         super.new (name,parent);
    18                                                 endfunction 
    19                                               
    20                                                 function void build_phase (uvm_phase phase);
    21              1                          1         super.build_phase (phase);
    22              1                          1         agt = fifo_agent::type_id::create ("agt",this);
    23              1                          1         sb = fifo_sco::type_id::create ("sb",this);
    24              1                          1         cov = fifo_coverage::type_id::create ("cov",this);
    25                                                 endfunction
    26                                               
    27                                                 function void connect_phase (uvm_phase phase);
    28              1                          1        agt.agt_ap.connect(sb.sb_export);
    29              1                          1        agt.agt_ap.connect(cov.cov_export);
    30                                                 endfunction
    31                                               
    32                                               endclass
    33                                               endpackage


=================================================================================
=== File: fifo_if.sv
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        54        32    62.79%

================================Toggle Details================================

Toggle Coverage for File fifo_if.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------
          5                                    clk           1           1      100.00 
          6                                  wr_en           1           1      100.00 
          6                                  rst_n           1           1      100.00 
          6                                  rd_en           1           1      100.00 
          7                             data_in[9]           1           1      100.00 
          7                             data_in[8]           1           1      100.00 
          7                             data_in[7]           1           1      100.00 
          7                             data_in[6]           1           1      100.00 
          7                             data_in[5]           1           1      100.00 
          7                             data_in[4]           1           1      100.00 
          7                             data_in[3]           1           1      100.00 
          7                             data_in[2]           1           1      100.00 
          7                             data_in[1]           1           1      100.00 
          7                            data_in[15]           1           1      100.00 
          7                            data_in[14]           1           1      100.00 
          7                            data_in[13]           1           1      100.00 
          7                            data_in[12]           1           1      100.00 
          7                            data_in[11]           1           1      100.00 
          7                            data_in[10]           1           1      100.00 
          7                             data_in[0]           1           1      100.00 
          8                            data_out[9]           0           0        0.00 
          8                            data_out[8]           0           0        0.00 
          8                            data_out[7]           0           0        0.00 
          8                            data_out[6]           0           0        0.00 
          8                            data_out[5]           0           0        0.00 
          8                            data_out[4]           0           0        0.00 
          8                            data_out[3]           0           0        0.00 
          8                            data_out[2]           0           0        0.00 
          8                            data_out[1]           0           0        0.00 
          8                           data_out[15]           0           0        0.00 
          8                           data_out[14]           0           0        0.00 
          8                           data_out[13]           0           0        0.00 
          8                           data_out[12]           0           0        0.00 
          8                           data_out[11]           0           0        0.00 
          8                           data_out[10]           0           0        0.00 
          8                            data_out[0]           0           0        0.00 
          9                                 wr_ack           1           1      100.00 
          9                               overflow           1           1      100.00 
         10                              underflow           1           1      100.00 
         10                                   full           1           1      100.00 
         10                                  empty           1           1      100.00 
         10                             almostfull           1           1      100.00 
         10                            almostempty           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         27 
Untoggled Node Count =         16 

Toggle Coverage      =      62.79% (54 of 86 bins)

=================================================================================
=== File: fifo_monitor.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for file fifo_monitor.sv --

------------------------------------IF Branch------------------------------------
    40                                     29999     Count coming in to IF
    40              1                    ***0***             `uvm_info("run_phase" , rsp_seq_item.convert2string_stimulus(),UVM_HIGH)
                                           29999     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        20         4    83.33%

================================Statement Details================================

Statement Coverage for file fifo_monitor.sv --

    1                                                package fifo_monitor_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class fifo_monitor extends uvm_monitor;
    7               1                    ***0***      `uvm_component_utils (fifo_monitor)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                virtual fifo_if fifo_vif;
    10                                               fifo_seq_item rsp_seq_item;
    11                                               uvm_analysis_port #(fifo_seq_item) mon_ap;
    12                                               
    13                                                 function new (string name = "fifo_monitor" , uvm_component parent = null);
    14              1                          1         super.new (name,parent);
    15                                                 endfunction   
    16                                               
    17                                                function void build_phase (uvm_phase phase);
    18              1                          1       super.build_phase(phase);
    19              1                          1       mon_ap = new("mon_ap",this);
    20                                                endfunction
    21                                               
    22                                                 task run_phase (uvm_phase phase);
    23              1                          1         super.run_phase(phase);
    24              1                          1         forever begin
    25              1                      30000             rsp_seq_item = fifo_seq_item::type_id::create ("rsp_seq_item");
    26              1                      30000             @(negedge fifo_vif.clk);
    27              1                      29999             rsp_seq_item.rst_n = fifo_vif.rst_n;
    28              1                      29999             rsp_seq_item.wr_en = fifo_vif.wr_en;
    29              1                      29999             rsp_seq_item.rd_en = fifo_vif.rd_en;
    30              1                      29999             rsp_seq_item.data_in = fifo_vif.data_in;
    31              1                      29999             rsp_seq_item.data_out = fifo_vif.data_out;
    32              1                      29999             rsp_seq_item.wr_ack = fifo_vif.wr_ack;
    33              1                      29999             rsp_seq_item.full = fifo_vif.full;
    34              1                      29999             rsp_seq_item.empty = fifo_vif.empty;
    35              1                      29999             rsp_seq_item.almostfull = fifo_vif.almostfull;
    36              1                      29999             rsp_seq_item.almostempty = fifo_vif.almostempty;
    37              1                      29999             rsp_seq_item.overflow = fifo_vif.overflow;
    38              1                      29999             rsp_seq_item.underflow = fifo_vif.underflow;
    39              1                      29999             mon_ap.write(rsp_seq_item);
    40              1                    ***0***             `uvm_info("run_phase" , rsp_seq_item.convert2string_stimulus(),UVM_HIGH)
    41                                                   end
    42                                                 endtask
    43                                                endclass
    44                                               endpackage


=================================================================================
=== File: fifo_scoreboard.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14         9         5    64.28%

================================Branch Details================================

Branch Coverage for file fifo_scoreboard.sv --

------------------------------------IF Branch------------------------------------
    42                                     29999     Count coming in to IF
    42              1                    ***0***         if ((seq_item_sb.data_out != data_out_ref)) begin
    46              1                      29999         else 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                   ***0***     Count coming in to IF
    43              1                    ***0***             `uvm_error("run_phase",$sformatf("compartion failled while ref = %b",data_out_ref))
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                     29999     Count coming in to IF
    53              1                        294     			if (!seq_item_chk.rst_n) begin
    57              1                      29705     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                     29705     Count coming in to IF
    59              1                        717     				if (seq_item_chk.wr_en && count <  FIFO_DEPTH) begin
                                           28988     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                     29705     Count coming in to IF
    64              1                          1     				if (seq_item_chk.rd_en && count != 0) begin
                                           29704     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                         1     Count coming in to IF
    75              1                          1        `uvm_info("report_phase",$sformatf("corect = %d",correct_count) , UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    76                                         1     Count coming in to IF
    76              1                          1        `uvm_info("report_phase",$sformatf("error = %d",error_count) , UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         4         1    80.00%

================================Condition Details================================

Condition Coverage for file fifo_scoreboard.sv --

----------------Focused Condition View-------------------
Line       42 Item    1  (this.seq_item_sb.data_out != this.data_out_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                        Input Term   Covered  Reason for no coverage   Hint
                                       -----------  --------  -----------------------  --------------
  (this.seq_item_sb.data_out != this.data_out_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                          Non-masking condition(s)      
 ---------  ---------  --------------------                                -------------------------     
  Row   1:          1  (this.seq_item_sb.data_out != this.data_out_ref)_0  -                             
  Row   2:    ***0***  (this.seq_item_sb.data_out != this.data_out_ref)_1  -                             

----------------Focused Condition View-------------------
Line       59 Item    1  (seq_item_chk.wr_en && (this.count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  seq_item_chk.wr_en         Y
    (this.count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  seq_item_chk.wr_en_0  -                             
  Row   2:          1  seq_item_chk.wr_en_1  (this.count < 8)              
  Row   3:          1  (this.count < 8)_0    seq_item_chk.wr_en            
  Row   4:          1  (this.count < 8)_1    seq_item_chk.wr_en            

----------------Focused Condition View-------------------
Line       64 Item    1  (seq_item_chk.rd_en && (this.count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  seq_item_chk.rd_en         Y
   (this.count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  seq_item_chk.rd_en_0  -                             
  Row   2:          1  seq_item_chk.rd_en_1  (this.count != 0)             
  Row   3:          1  (this.count != 0)_0   seq_item_chk.rd_en            
  Row   4:          1  (this.count != 0)_1   seq_item_chk.rd_en            


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27        22         5    81.48%

================================Statement Details================================

Statement Coverage for file fifo_scoreboard.sv --

    1                                                package fifo_sco_pkg;
    2                                                import fifo_seq_item_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"  
    5                                                  
    6                                                  class fifo_sco extends uvm_scoreboard;
    7               1                    ***0***         `uvm_component_utils(fifo_sco)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                    uvm_analysis_export #(fifo_seq_item) sb_export;
    10                                                   uvm_tlm_analysis_fifo # (fifo_seq_item) sb_fifo;
    11                                                   fifo_seq_item seq_item_sb;
    12                                               
    13                                                   parameter FIFO_WIDTH = 16;
    14                                                   parameter FIFO_DEPTH = 8;
    15                                                   localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    16                                                   logic [FIFO_WIDTH-1:0] data_out_ref;
    17                                                   logic [FIFO_WIDTH-1:0] Queue [$] ;    
    18                                                   logic [max_fifo_addr:0] count;
    19                                               
    20              1                          1         int error_count = 0;
    21              1                          1         int correct_count = 0;
    22                                                 function new (string name = "fifo_sco" , uvm_component parent = null);
    23              1                          1         super.new (name,parent);
    24                                                 endfunction 
    25                                               
    26                                                   function void build_phase (uvm_phase phase);
    27              1                          1         super.build_phase (phase);
    28              1                          1         sb_export = new("sb_export",this);
    29              1                          1         sb_fifo = new("sb_fifo",this);
    30                                                 endfunction
    31                                               
    32                                                 function void connect_phase(uvm_phase phase);
    33              1                          1        super.connect_phase(phase);
    34              1                          1        sb_export.connect(sb_fifo.analysis_export);
    35                                                 endfunction  
    36                                               
    37                                                 task run_phase (uvm_phase phase);
    38              1                          1        super.run_phase(phase);
    39              1                          1        forever begin
    40              1                      30000         sb_fifo.get(seq_item_sb);
    41              1                      29999         ref_model(seq_item_sb);
    42                                                   if ((seq_item_sb.data_out != data_out_ref)) begin
    43              1                    ***0***             `uvm_error("run_phase",$sformatf("compartion failled while ref = %b",data_out_ref))
    44              1                    ***0***             error_count++;
    45                                                   end
    46                                                   else 
    47              1                      29999            correct_count++;
    48                                                  end
    49                                                 endtask
    50                                               
    51                                                 task ref_model (fifo_seq_item seq_item_chk);
    52                                               
    53                                               			if (!seq_item_chk.rst_n) begin
    54              1                        294     				Queue <= {}; 
    55              1                        294     				count <= 0;
    56                                               			end
    57                                               			else begin
    58                                               
    59                                               				if (seq_item_chk.wr_en && count <  FIFO_DEPTH) begin
    60              1                        717     					Queue.push_back(seq_item_chk.data_in);  
    61              1                        717     					count <= Queue.size();       
    62                                               				end
    63                                               
    64                                               				if (seq_item_chk.rd_en && count != 0) begin
    65              1                          1     					data_out_ref <= Queue.pop_front();
    66              1                          1     					count <= Queue.size();          
    67                                               				end
    68                                               				
    69                                               			end
    70                                               
    71                                                 endtask
    72                                               
    73                                                 function void report_phase (uvm_phase phase);
    74              1                          1        super.report_phase(phase);
    75              1                          1        `uvm_info("report_phase",$sformatf("corect = %d",correct_count) , UVM_MEDIUM)
    76              1                          1        `uvm_info("report_phase",$sformatf("error = %d",error_count) , UVM_MEDIUM)
    77                                                 endfunction
    78                                                 endclass 
    79                                                 endpackage


=================================================================================
=== File: fifo_seq.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40         0        40     0.00%

================================Branch Details================================

Branch Coverage for file fifo_seq.sv --

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***       `uvm_object_utils(fifo_reset_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***       `uvm_object_utils(fifo_reset_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***       `uvm_object_utils(fifo_reset_seq)
    7               4                    ***0***       `uvm_object_utils(fifo_reset_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***       `uvm_object_utils(fifo_reset_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***       `uvm_object_utils(fifo_reset_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              1                    ***0***       `uvm_object_utils(fifo_main1_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              2                    ***0***       `uvm_object_utils(fifo_main1_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              3                    ***0***       `uvm_object_utils(fifo_main1_seq)
    23              4                    ***0***       `uvm_object_utils(fifo_main1_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              5                    ***0***       `uvm_object_utils(fifo_main1_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              6                    ***0***       `uvm_object_utils(fifo_main1_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              1                    ***0***       `uvm_object_utils(fifo_main2_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              2                    ***0***       `uvm_object_utils(fifo_main2_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              3                    ***0***       `uvm_object_utils(fifo_main2_seq)
    41              4                    ***0***       `uvm_object_utils(fifo_main2_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              5                    ***0***       `uvm_object_utils(fifo_main2_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              6                    ***0***       `uvm_object_utils(fifo_main2_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60              1                    ***0***       `uvm_object_utils(fifo_main3_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60              2                    ***0***       `uvm_object_utils(fifo_main3_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60              3                    ***0***       `uvm_object_utils(fifo_main3_seq)
    60              4                    ***0***       `uvm_object_utils(fifo_main3_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60              5                    ***0***       `uvm_object_utils(fifo_main3_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60              6                    ***0***       `uvm_object_utils(fifo_main3_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       8         0         8     0.00%

================================Condition Details================================

Condition Coverage for file fifo_seq.sv --

----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       23 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       23 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       41 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       41 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       60 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       60 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      63        27        36    42.85%

================================Statement Details================================

Statement Coverage for file fifo_seq.sv --

    1                                                package fifo_seq_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class fifo_reset_seq extends uvm_sequence #(fifo_seq_item);
    7               1                    ***0***       `uvm_object_utils(fifo_reset_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          2     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                   fifo_seq_item seq_item;
    9                                                
    10                                                   function new(string name = "fifo_reset_seq");
    11              1                          1             super.new(name);
    12                                                   endfunction 
    13                                               
    14                                                   task body;
    15              1                          2            seq_item = fifo_seq_item::type_id::create("seq_item");
    16              1                          2            start_item(seq_item);
    17              1                          2            seq_item.rst_n = 0;
    18              1                          2            finish_item (seq_item);
    19                                                   endtask
    20                                               endclass 
    21                                               
    22                                               class fifo_main1_seq extends uvm_sequence #(fifo_seq_item);
    23              1                    ***0***       `uvm_object_utils(fifo_main1_seq)
    23              2                    ***0***     
    23              3                    ***0***     
    23              4                    ***0***     
    23              5                    ***0***     
    23              6                          1     
    23              7                    ***0***     
    23              8                    ***0***     
    23              9                    ***0***     
    23             10                    ***0***     
    24                                                  fifo_seq_item seq_item;
    25                                               
    26                                                   function new(string name = "fifo_main1_seq");
    27              1                          1             super.new(name);
    28                                                   endfunction 
    29                                               
    30                                                   task body;
    31              1                          1            seq_item = fifo_seq_item::type_id::create("seq_item");
    32              1                       9999            repeat (9999) begin 
    33              1                       9999            start_item(seq_item);
    34                                                      assert (seq_item.randomize());
    35              1                       9999            finish_item (seq_item);
    36                                                      end
    37                                                   endtask
    38                                               endclass 
    39                                               
    40                                               class fifo_main2_seq extends uvm_sequence #(fifo_seq_item);
    41              1                    ***0***       `uvm_object_utils(fifo_main2_seq)
    41              2                    ***0***     
    41              3                    ***0***     
    41              4                    ***0***     
    41              5                    ***0***     
    41              6                          1     
    41              7                    ***0***     
    41              8                    ***0***     
    41              9                    ***0***     
    41             10                    ***0***     
    42                                                  fifo_seq_item seq_item;
    43                                               
    44                                                   function new(string name = "fifo_main2_seq");
    45              1                          1             super.new(name);
    46                                                   endfunction 
    47                                               
    48                                                   task body;
    49              1                          1            seq_item = fifo_seq_item::type_id::create("seq_item");
    50              1                          1            seq_item.rd_en_c.constraint_mode(0);
    51              1                       9999            repeat (9999) begin 
    52              1                       9999            start_item(seq_item);
    53                                                      assert (seq_item.randomize());
    54              1                       9999            finish_item (seq_item);
    55                                                      end
    56                                                   endtask
    57                                               endclass
    58                                               
    59                                               class fifo_main3_seq extends uvm_sequence #(fifo_seq_item);
    60              1                    ***0***       `uvm_object_utils(fifo_main3_seq)
    60              2                    ***0***     
    60              3                    ***0***     
    60              4                    ***0***     
    60              5                    ***0***     
    60              6                          1     
    60              7                    ***0***     
    60              8                    ***0***     
    60              9                    ***0***     
    60             10                    ***0***     
    61                                                  fifo_seq_item seq_item;
    62                                               
    63                                                   function new(string name = "fifo_main3_seq");
    64              1                          1             super.new(name);
    65                                                   endfunction 
    66                                               
    67                                                   task body;
    68              1                          1            seq_item = fifo_seq_item::type_id::create("seq_item");
    69              1                          1            seq_item.wr_en_c.constraint_mode(0);
    70              1                          1            seq_item.rd_en_c.constraint_mode(1);
    71              1                       9999            repeat (9999) begin 
    72              1                       9999            start_item(seq_item);
    73                                                      assert (seq_item.randomize());
    74              1                       9999            finish_item (seq_item);
    75                                                      end
    76                                                   endtask
    77                                               endclass
    78                                               endpackage


=================================================================================
=== File: fifo_seq_item.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for file fifo_seq_item.sv --

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               1                    ***0***       `uvm_object_utils(fifo_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               2                    ***0***       `uvm_object_utils(fifo_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               3                    ***0***       `uvm_object_utils(fifo_seq_item);
    9               4                    ***0***       `uvm_object_utils(fifo_seq_item);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               5                    ***0***       `uvm_object_utils(fifo_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               6                    ***0***       `uvm_object_utils(fifo_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for file fifo_seq_item.sv --

----------------Focused Condition View-------------------
Line       9 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       9 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         4        11    26.66%

================================Statement Details================================

Statement Coverage for file fifo_seq_item.sv --

    1                                                package fifo_seq_item_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                
    5                                                  parameter FIFO_WIDTH = 16;
    6                                                  parameter FIFO_DEPTH = 8;
    7                                                
    8                                                class fifo_seq_item extends uvm_sequence_item;
    9               1                    ***0***       `uvm_object_utils(fifo_seq_item);
    9               2                    ***0***     
    9               3                    ***0***     
    9               4                    ***0***     
    9               5                    ***0***     
    9               6                      29999     
    9               7                    ***0***     
    9               8                    ***0***     
    9               9                    ***0***     
    9              10                    ***0***     
    10                                               
    11                                                 rand logic rst_n, wr_en, rd_en; 
    12                                                 rand logic [FIFO_WIDTH-1:0] data_in; 
    13                                                 logic [FIFO_WIDTH-1:0] data_out;
    14                                                 logic wr_ack, overflow;
    15                                                 logic full, empty, almostfull, almostempty, underflow;
    16                                               
    17              1                      60005       int RD_EN_ON_DIST = 30;
    18              1                      60005       int WR_EN_ON_DIST = 70;   
    19                                               
    20                                                 function new (string name = "fifo_seq_item");
    21              1                      60005         super.new (name);
    22                                                 endfunction  
    23                                               
    24                                                 function string convert2string();
    25              1                    ***0***           return $sformatf("%s rst_n=%b data_in=%b data_out=%b ",super.convert2string(),rst_n,data_in,data_out);
    26                                                 endfunction    
    27                                               
    28                                                 function string convert2string_stimulus();
    29              1                    ***0***           return $sformatf(" rst_n=%b data_in=%b data_out=%b",rst_n,data_in,data_out);
    30                                                 endfunction  
    31                                               
    32                                                 constraint rst_n_c { 
    33                                                   rst_n dist {0:=1 , 1:=99};
    34                                                   }
    35                                               
    36                                                 constraint wr_en_c { 
    37                                                   wr_en dist {0:=(100-WR_EN_ON_DIST) , 1:=WR_EN_ON_DIST};
    38                                                   rd_en == 0;
    39                                                   }
    40                                               
    41                                                 constraint rd_en_c { 
    42                                                   rd_en dist {0:=(100-RD_EN_ON_DIST) , 1:=RD_EN_ON_DIST};
    43                                                   wr_en == 0;
    44                                                   }
    45                                                  
    46                                               
    47                                               endclass
    48                                               
    49                                               endpackage


=================================================================================
=== File: fifo_sequencer.sv
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         1         3    25.00%

================================Statement Details================================

Statement Coverage for file fifo_sequencer.sv --

    1                                                package fifo_sequencer_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                 class fifo_sequencer extends uvm_sequencer #(fifo_seq_item);
    7               1                    ***0***       `uvm_component_utils(fifo_sequencer);
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                function new (string name = "fifo_sequencer" , uvm_component parent = null);
    10              1                          1         super.new (name,parent);
    11                                                 endfunction   
    12                                                endclass
    13                                               
    14                                               endpackage


=================================================================================
=== File: fifo_test.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24        11        13    45.83%

================================Branch Details================================

Branch Coverage for file fifo_test.sv --

------------------------------------IF Branch------------------------------------
    34                                         1     Count coming in to IF
    34              1                    ***0***         if (!uvm_config_db#(virtual fifo_if)::get(this,"","fifo_IF",fifo_cfg.fifo_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    35                                   ***0***     Count coming in to IF
    35              1                    ***0***            `uvm_fatal ("build_phase","test - unable to get the virtual interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    46                                         1     Count coming in to IF
    46              1                          1         `uvm_info ("run_phase" , "reset asserted" , UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    48                                         1     Count coming in to IF
    48              1                          1         `uvm_info ("run_phase" , "reset deasserted" , UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                         1     Count coming in to IF
    52              1                          1         `uvm_info ("run_phase" , "stimulus generation started 1" , UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                          1         `uvm_info ("run_phase" , "stimulus generation ended 1" , UVM_LOW)   
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              1                          1         `uvm_info ("run_phase" , "stimulus generation started 2" , UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    59                                         1     Count coming in to IF
    59              1                          1         `uvm_info ("run_phase" , "stimulus generation ended 2" , UVM_LOW)  
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    62                                         1     Count coming in to IF
    62              1                          1         `uvm_info ("run_phase" , "stimulus generation started 3" , UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1         `uvm_info ("run_phase" , "stimulus generation ended 3" , UVM_LOW)          
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    67                                         1     Count coming in to IF
    67              1                          1         `uvm_info ("run_phase" , "reset asserted" , UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    69                                         1     Count coming in to IF
    69              1                          1         `uvm_info ("run_phase" , "reset deasserted" , UVM_LOW)     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        28         3    90.32%

================================Statement Details================================

Statement Coverage for file fifo_test.sv --

    1                                                
    2                                                package fifo_test_pkg;
    3                                                import fifo_env_pkg::*;
    4                                                import fifo_conf_pkg::*;
    5                                                import fifo_seq_pkg::*;
    6                                                import uvm_pkg::*;
    7                                                `include "uvm_macros.svh"
    8                                                
    9                                                class fifo_test extends uvm_test;
    10                                               
    11              1                    ***0***       `uvm_component_utils (fifo_test) 
    11              2                    ***0***     
    11              3                          1     
    12                                               
    13                                                 fifo_env env;
    14                                                 fifo_config fifo_cfg;
    15                                                 virtual fifo_if fifo_vif;
    16                                                 fifo_main1_seq main1_seq;
    17                                                 fifo_main2_seq main2_seq;
    18                                                 fifo_main3_seq main3_seq;
    19                                                 fifo_reset_seq reset_seq;
    20                                               
    21                                                 function new (string name = "fifo_env" , uvm_component parent = null);
    22              1                          1         super.new (name,parent);
    23                                                 endfunction   
    24                                               
    25                                                 function void build_phase (uvm_phase phase);
    26              1                          1         super.build_phase(phase);
    27              1                          1         env = fifo_env::type_id::create ("env",this);
    28              1                          1         fifo_cfg = fifo_config::type_id::create ("fifo_cfg");
    29              1                          1         main1_seq = fifo_main1_seq::type_id::create("main1_seq");
    30              1                          1         main2_seq = fifo_main2_seq::type_id::create("main2_seq");
    31              1                          1         main3_seq = fifo_main3_seq::type_id::create("main3_seq");
    32              1                          1         reset_seq = fifo_reset_seq::type_id::create("reset_seq");
    33                                               
    34                                                   if (!uvm_config_db#(virtual fifo_if)::get(this,"","fifo_IF",fifo_cfg.fifo_vif))
    35              1                    ***0***            `uvm_fatal ("build_phase","test - unable to get the virtual interface");
    36                                               
    37              1                          1            uvm_config_db#(fifo_config)::set(this,"*","CFG",fifo_cfg); 
    38                                               
    39                                                 endfunction
    40                                               
    41                                                 task run_phase (uvm_phase phase);
    42              1                          1         super.run_phase(phase);
    43              1                          1         phase.raise_objection(this);
    44                                               
    45                                                   //reset
    46              1                          1         `uvm_info ("run_phase" , "reset asserted" , UVM_LOW)
    47              1                          1         reset_seq.start(env.agt.sqr);
    48              1                          1         `uvm_info ("run_phase" , "reset deasserted" , UVM_LOW)
    49                                                   
    50                                                   
    51                                                   //main1
    52              1                          1         `uvm_info ("run_phase" , "stimulus generation started 1" , UVM_LOW)
    53              1                          1         main1_seq.start(env.agt.sqr);
    54              1                          1         `uvm_info ("run_phase" , "stimulus generation ended 1" , UVM_LOW)   
    55                                                   
    56                                                   //main2
    57              1                          1         `uvm_info ("run_phase" , "stimulus generation started 2" , UVM_LOW)
    58              1                          1         main2_seq.start(env.agt.sqr);
    59              1                          1         `uvm_info ("run_phase" , "stimulus generation ended 2" , UVM_LOW)  
    60                                               
    61                                                   //main3
    62              1                          1         `uvm_info ("run_phase" , "stimulus generation started 3" , UVM_LOW)
    63              1                          1         main3_seq.start(env.agt.sqr);
    64              1                          1         `uvm_info ("run_phase" , "stimulus generation ended 3" , UVM_LOW)          
    65                                                   
    66                                                   //reset
    67              1                          1         `uvm_info ("run_phase" , "reset asserted" , UVM_LOW)
    68              1                          1         reset_seq.start(env.agt.sqr);
    69              1                          1         `uvm_info ("run_phase" , "reset deasserted" , UVM_LOW)     
    70                                               
    71              1                          1         phase.drop_objection(this);
    72                                                 endtask
    73                                               
    74                                               endclass: fifo_test
    75                                               endpackage


=================================================================================
=== File: fifo_top.sv
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for file fifo_top.sv --

    1                                                
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import fifo_test_pkg::*;
    5                                                
    6                                                module fifo_top();
    7                                                
    8                                                  bit clk;
    9                                                
    10                                                 initial begin
    11              1                          1         forever begin
    12              1                      59999           #1 clk = ~clk;
    12              2                      59998     
    13                                                   end
    14                                                 end
    15                                                 
    16                                                 fifo_if fifoif (clk);
    17                                                 fifo dut (fifoif);
    18                                                 bind fifo fifo_sva assertion (fifoif);
    19                                               
    20                                                 initial begin
    21              1                          1         uvm_config_db#(virtual fifo_if)::set(null,"uvm_test_top","fifo_IF",fifoif); 
    22              1                          1         run_test("fifo_test");
    23                                                 end
    24                                               
    25                                               endmodule

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for File fifo_top.sv --

       Line                                   Node      1H->0L      0L->1H  "Coverage"
--------------------------------------------------------------------------------------
          8                                    clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /fifo_coverage_pkg/fifo_coverage/cvr_gp          81.25%        100          -    Uncovered            
    covered/total bins:                                    50         74          -                      
    missing/total bins:                                    24         74          -                      
    % Hit:                                             67.56%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(1)
    Coverpoint cover_wr_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                     22980          1          -    Covered              
        bin auto[1]                                      7017          1          -    Covered              
    Coverpoint cover_rd_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                     26857          1          -    Covered              
        bin auto[1]                                      3140          1          -    Covered              
    Coverpoint cover_wr_ack                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                     29282          1          -    Covered              
        bin auto[1]                                       717          1          -    Covered              
    Coverpoint cover_overflow                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                     23763          1          -    Covered              
        bin auto[1]                                      6236          1          -    Covered              
    Coverpoint cover_underflow                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                     26892          1          -    Covered              
        bin auto[1]                                      3107          1          -    Covered              
    Coverpoint cover_full                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                     21026          1          -    Covered              
        bin auto[1]                                      8973          1          -    Covered              
    Coverpoint cover_empty                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                      9869          1          -    Covered              
        bin auto[1]                                     20130          1          -    Covered              
    Coverpoint cover_almostfull                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                     29876          1          -    Covered              
        bin auto[1]                                       123          1          -    Covered              
    Coverpoint cover_almostempty                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                     29857          1          -    Covered              
        bin auto[1]                                       142          1          -    Covered              
    Cross label_cross1                                 50.00%        100          -    Uncovered            
        covered/total bins:                                 4          8          -                      
        missing/total bins:                                 4          8          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[0],auto[1]>                 717          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                3140          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                6300          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               19840          1          -    Covered              
            bin <auto[1],auto[1],*>                         0          1          2    ZERO                 
            bin <auto[0],*,auto[1]>                         0          1          2    ZERO                 
            bin <*,auto[1],auto[1]>                         0          1          2    ZERO                 
    Cross label_cross2                                 50.00%        100          -    Uncovered            
        covered/total bins:                                 4          8          -                      
        missing/total bins:                                 4          8          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[0],auto[1]>                6236          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                3140          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 781          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               19840          1          -    Covered              
            bin <auto[1],auto[1],*>                         0          1          2    ZERO                 
            bin <auto[0],*,auto[1]>                         0          1          2    ZERO                 
            bin <*,auto[1],auto[1]>                         0          1          2    ZERO                 
    Cross label_cross3                                 50.00%        100          -    Uncovered            
        covered/total bins:                                 4          8          -                      
        missing/total bins:                                 4          8          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <auto[0],auto[1],auto[1]>                3107          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                  33          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                7017          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               19840          1          -    Covered              
            bin <auto[1],auto[1],*>                         0          1          2    ZERO                 
            bin <auto[1],*,auto[1]>                         0          1          2    ZERO                 
            bin <*,auto[0],auto[1]>                         0          1          2    ZERO                 
    Cross label_cross4                                 62.50%        100          -    Uncovered            
        covered/total bins:                                 5          8          -                      
        missing/total bins:                                 3          8          -                      
        % Hit:                                         62.50%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[0],auto[1]>                6321          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                2652          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                3140          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 696          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               17188          1          -    Covered              
            bin <auto[1],auto[1],*>                         0          1          2    ZERO                 
            bin <*,auto[1],auto[1]>                         0          1          2    ZERO                 
    Cross label_cross5                                 62.50%        100          -    Uncovered            
        covered/total bins:                                 5          8          -                      
        missing/total bins:                                 3          8          -                      
        % Hit:                                         62.50%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <auto[0],auto[1],auto[1]>                3140          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  64          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>               16924          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                6953          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2916          1          -    Covered              
            bin <auto[1],auto[1],*>                         0          1          2    ZERO                 
            bin <*,auto[1],auto[0]>                         0          1          2    ZERO                 
    Cross label_cross6                                 62.50%        100          -    Uncovered            
        covered/total bins:                                 5          8          -                      
        missing/total bins:                                 3          8          -                      
        % Hit:                                         62.50%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[0],auto[1]>                  86          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  37          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                3140          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                6931          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               19803          1          -    Covered              
            bin <auto[1],auto[1],*>                         0          1          2    ZERO                 
            bin <*,auto[1],auto[1]>                         0          1          2    ZERO                 
    Cross label_cross7                                 62.50%        100          -    Uncovered            
        covered/total bins:                                 5          8          -                      
        missing/total bins:                                 3          8          -                      
        % Hit:                                         62.50%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[0],auto[1]>                  94          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  48          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                3140          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                6923          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>               19792          1          -    Covered              
            bin <auto[1],auto[1],*>                         0          1          2    ZERO                 
            bin <*,auto[1],auto[1]>                         0          1          2    ZERO                 

TOTAL COVERGROUP COVERAGE: 81.25%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/fifo_top/dut/assertion/cover__check16   fifo_sva Verilog  SVA  fifo_sva.sv(129)   1 Covered   
/fifo_top/dut/assertion/cover__check15   fifo_sva Verilog  SVA  fifo_sva.sv(121) 713 Covered   
/fifo_top/dut/assertion/cover__check14   fifo_sva Verilog  SVA  fifo_sva.sv(113)29705 Covered   
/fifo_top/dut/assertion/cover__check13   fifo_sva Verilog  SVA  fifo_sva.sv(106)29705 Covered   
/fifo_top/dut/assertion/cover__check12   fifo_sva Verilog  SVA  fifo_sva.sv(99) 29705 Covered   
/fifo_top/dut/assertion/cover__check11   fifo_sva Verilog  SVA  fifo_sva.sv(92)  713 Covered   
/fifo_top/dut/assertion/cover__check10   fifo_sva Verilog  SVA  fifo_sva.sv(84)    0 ZERO      
/fifo_top/dut/assertion/cover__check9    fifo_sva Verilog  SVA  fifo_sva.sv(77)    0 ZERO      
/fifo_top/dut/assertion/cover__check8    fifo_sva Verilog  SVA  fifo_sva.sv(70)  122 Covered   
/fifo_top/dut/assertion/cover__check7    fifo_sva Verilog  SVA  fifo_sva.sv(63)  141 Covered   
/fifo_top/dut/assertion/cover__check6    fifo_sva Verilog  SVA  fifo_sva.sv(55)  122 Covered   
/fifo_top/dut/assertion/cover__check5    fifo_sva Verilog  SVA  fifo_sva.sv(47) 8888 Covered   
/fifo_top/dut/assertion/cover__check4    fifo_sva Verilog  SVA  fifo_sva.sv(39) 19929 Covered   
/fifo_top/dut/assertion/cover__check3    fifo_sva Verilog  SVA  fifo_sva.sv(31) 3082 Covered   
/fifo_top/dut/assertion/cover__check2    fifo_sva Verilog  SVA  fifo_sva.sv(23) 6177 Covered   
/fifo_top/dut/assertion/cover__check1    fifo_sva Verilog  SVA  fifo_sva.sv(15)  713 Covered   
/fifo_top/dut/assertion/cover__reset_check 
                                         fifo_sva Verilog  SVA  fifo_sva.sv(7)   293 Covered   

TOTAL DIRECTIVE COVERAGE: 88.23%  COVERS: 17

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/fifo_top/dut/assertion/assert__check16
                     fifo_sva.sv(128)                   0          1
/fifo_top/dut/assertion/assert__check15
                     fifo_sva.sv(120)                   0          1
/fifo_top/dut/assertion/assert__check14
                     fifo_sva.sv(112)                   0          1
/fifo_top/dut/assertion/assert__check13
                     fifo_sva.sv(105)                   0          1
/fifo_top/dut/assertion/assert__check12
                     fifo_sva.sv(98)                    0          1
/fifo_top/dut/assertion/assert__check11
                     fifo_sva.sv(91)                    0          1
/fifo_top/dut/assertion/assert__check10
                     fifo_sva.sv(83)                    0          0
/fifo_top/dut/assertion/assert__check9
                     fifo_sva.sv(76)                    0          0
/fifo_top/dut/assertion/assert__check8
                     fifo_sva.sv(69)                    0          1
/fifo_top/dut/assertion/assert__check7
                     fifo_sva.sv(62)                    0          1
/fifo_top/dut/assertion/assert__check6
                     fifo_sva.sv(54)                    0          1
/fifo_top/dut/assertion/assert__check5
                     fifo_sva.sv(46)                    0          1
/fifo_top/dut/assertion/assert__check4
                     fifo_sva.sv(38)                    0          1
/fifo_top/dut/assertion/assert__check3
                     fifo_sva.sv(30)                    0          1
/fifo_top/dut/assertion/assert__check2
                     fifo_sva.sv(22)                    0          1
/fifo_top/dut/assertion/assert__check1
                     fifo_sva.sv(14)                    0          1
/fifo_top/dut/assertion/assert__reset_check
                     fifo_sva.sv(6)                     0          1
/fifo_seq_pkg/fifo_main1_seq/body/#ublk#252359799#32/immed__34
                     fifo_seq.sv(34)                    0          1
/fifo_seq_pkg/fifo_main2_seq/body/#ublk#252359799#51/immed__53
                     fifo_seq.sv(53)                    0          1
/fifo_seq_pkg/fifo_main3_seq/body/#ublk#252359799#71/immed__73
                     fifo_seq.sv(73)                    0          1

Total Coverage By File (code coverage only, filtered view): 53.56%

