Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,6878
design__instance__area,56799.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,4
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,45
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0032255202531814575
power__switching__total,0.002169359242543578
power__leakage__total,6.440367172899641E-8
power__total,0.005394943989813328
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.32070788599208255
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.31992084886766686
timing__hold__ws__corner:nom_tt_025C_1v80,0.3032858494633015
timing__setup__ws__corner:nom_tt_025C_1v80,8.556478434638782
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.303286
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,8.556479
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,44
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,45
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3580936482029541
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3559388162735163
timing__hold__ws__corner:nom_ss_100C_1v60,0.8414537083059894
timing__setup__ws__corner:nom_ss_100C_1v60,-2.1419773228059023
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-73.95024180103049
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.1419773228059023
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.841454
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,38
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-2.141977
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,38
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,45
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.30377848318883593
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.30348283078901667
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11266993212873391
timing__setup__ws__corner:nom_ff_n40C_1v95,11.409987944087835
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112670
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,12.663933
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,66
design__max_fanout_violation__count,45
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.29836026160852
clock__skew__worst_setup,0.29815109558476505
timing__hold__ws,0.11013029688807809
timing__setup__ws,-2.654880834763393
timing__hold__tns,0.0
timing__setup__tns,-93.74768959806484
timing__hold__wns,0
timing__setup__wns,-2.654880834763393
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110130
timing__hold_r2r_vio__count,0
timing__setup_vio__count,114
timing__setup_r2r__ws,-2.654881
timing__setup_r2r_vio__count,114
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,6878
design__instance__area__stdcell,56799.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.512289
design__instance__utilization__stdcell,0.512289
design__instance__count__class:buffer,33
design__instance__count__class:inverter,82
design__instance__count__class:sequential_cell,807
design__instance__count__class:multi_input_combinational_cell,3331
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,6996
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,156492
design__violations,0
design__instance__count__class:timing_repair_buffer,932
design__instance__count__class:clock_buffer,57
design__instance__count__class:clock_inverter,36
design__instance__count__setup_buffer,9
design__instance__count__hold_buffer,539
antenna__violating__nets,9
antenna__violating__pins,12
route__antenna_violation__count,9
antenna_diodes_count,23
design__instance__count__class:antenna_cell,23
route__net,5257
route__net__special,2
route__drc_errors__iter:1,3444
route__wirelength__iter:1,181014
route__drc_errors__iter:2,1792
route__wirelength__iter:2,179818
route__drc_errors__iter:3,1509
route__wirelength__iter:3,179398
route__drc_errors__iter:4,255
route__wirelength__iter:4,179047
route__drc_errors__iter:5,2
route__wirelength__iter:5,179001
route__drc_errors__iter:6,2
route__wirelength__iter:6,179001
route__drc_errors__iter:7,0
route__wirelength__iter:7,179014
route__drc_errors,0
route__wirelength,179014
route__vias,39817
route__vias__singlecut,39817
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,481.37
timing__unannotated_net__count__corner:nom_tt_025C_1v80,75
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,75
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,75
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,45
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3133175196861977
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3124637026449621
timing__hold__ws__corner:min_tt_025C_1v80,0.30003955724748615
timing__setup__ws__corner:min_tt_025C_1v80,8.85053833050652
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.300040
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,8.850538
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,75
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,24
design__max_fanout_violation__count__corner:min_ss_100C_1v60,45
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3474833574788344
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3450384242648575
timing__hold__ws__corner:min_ss_100C_1v60,0.8354945860527785
timing__setup__ws__corner:min_ss_100C_1v60,-1.6736497106370138
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-56.49748206962009
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.6736497106370138
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.835495
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,37
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.673650
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,37
timing__unannotated_net__count__corner:min_ss_100C_1v60,75
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,45
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.29836026160852
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.29815109558476505
timing__hold__ws__corner:min_ff_n40C_1v95,0.11013029688807809
timing__setup__ws__corner:min_ff_n40C_1v95,11.420487101484046
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110130
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,12.859971
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,75
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,4
design__max_fanout_violation__count__corner:max_tt_025C_1v80,45
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.32797068766883025
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.32685896581168017
timing__hold__ws__corner:max_tt_025C_1v80,0.3078172248664651
timing__setup__ws__corner:max_tt_025C_1v80,8.246489946541649
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.307817
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,8.246490
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,75
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,66
design__max_fanout_violation__count__corner:max_ss_100C_1v60,45
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.36827139602444664
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.36621759439310714
timing__hold__ws__corner:max_ss_100C_1v60,0.8498126887171028
timing__setup__ws__corner:max_ss_100C_1v60,-2.654880834763393
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-93.74768959806484
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.654880834763393
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.849813
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,39
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-2.654881
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,39
timing__unannotated_net__count__corner:max_ss_100C_1v60,75
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,45
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3099718069957153
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.30917722035451867
timing__hold__ws__corner:max_ff_n40C_1v95,0.11485690501564359
timing__setup__ws__corner:max_ff_n40C_1v95,11.405711364876028
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114857
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,12.456021
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,75
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,75
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000876414
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000965
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000136653
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000965
design_powergrid__voltage__worst,0.0000965
design_powergrid__voltage__worst__net:VPWR,1.79991
design_powergrid__drop__worst,0.0000965
design_powergrid__drop__worst__net:VPWR,0.0000876414
design_powergrid__voltage__worst__net:VGND,0.0000965
design_powergrid__drop__worst__net:VGND,0.0000965
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000130999999999999999365958569530477006992441602051258087158203125
ir__drop__worst,0.000087600000000000001541648753100588464803877286612987518310546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
