# compile vhdl design source files
vhdl xil_defaultlib  "../../../DSED_FINAL.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../DSED_FINAL.srcs/sources_1/new/BRAM_tb.vhd"

# Do not sort compile order
nosort
