##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Blink_Clock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyILO
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
		5.2::Critical Path Report for (Blink_Clock:R vs. Blink_Clock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_Ext_CP_Clk               | N/A                    | Target: 64.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                    | Target: 64.00 MHz   | 
Clock: ADC_theACLK                  | N/A                    | Target: 0.15 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                    | Target: 0.15 MHz    | 
Clock: Blink_Clock                  | Frequency: 42.87 MHz   | Target: 0.00 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 136.82 MHz  | Target: 64.00 MHz   | 
Clock: CyILO                        | Frequency: 57.27 MHz   | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                    | Target: 64.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                    | Target: 64.00 MHz   | 
Clock: CyXTAL_32kHz                 | N/A                    | Target: 0.03 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Blink_Clock   Blink_Clock    1e+009           999976673   N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      15625            8316        N/A              N/A         N/A              N/A         N/A              N/A         
CyILO         CyILO          1e+007           9982540     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
EEPROM_LED(0)_PAD  25652         Blink_Clock:R     
FLASH_LED(0)_PAD   24280         Blink_Clock:R     
USB_LED(0)_PAD     26466         Blink_Clock:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Blink_Clock
*****************************************
Clock: Blink_Clock
Frequency: 42.87 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976673p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18237
-------------------------------------   ----- 
End-of-path arrival time (ps)           18237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3247   8527  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  18237  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  18237  999976673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 136.82 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TakeSample_B(0)_SYNC/out
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 8316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TakeSample_B(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
TakeSample_B(0)_SYNC/out                      synccell      1480   1480   8316  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell33   2319   3799   8316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyILO
***********************************
Clock: CyILO
Frequency: 57.27 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_9\/main_11
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9982540p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                       0
+ Clock path delay                       6041
+ Data path delay                       14878
-------------------------------------   ----- 
End-of-path arrival time (ps)           20919
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q                                 macrocell23   1250   7291  9982540  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell17   7662  14953  9982540  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell17   3350  18303  9982540  RISE       1
\LowFreq_DV:count_9\/main_11                           macrocell27   2616  20919  9982540  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_9\/main_11
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9982540p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                       0
+ Clock path delay                       6041
+ Data path delay                       14878
-------------------------------------   ----- 
End-of-path arrival time (ps)           20919
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q                                 macrocell23   1250   7291  9982540  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell17   7662  14953  9982540  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell17   3350  18303  9982540  RISE       1
\LowFreq_DV:count_9\/main_11                           macrocell27   2616  20919  9982540  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1


5.2::Critical Path Report for (Blink_Clock:R vs. Blink_Clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976673p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18237
-------------------------------------   ----- 
End-of-path arrival time (ps)           18237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3247   8527  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  18237  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  18237  999976673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock            datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TakeSample_B(0)_SYNC/out
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 8316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TakeSample_B(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
TakeSample_B(0)_SYNC/out                      synccell      1480   1480   8316  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell33   2319   3799   8316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : TakeSample_B(0)_SYNC/out
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 8316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TakeSample_B(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
TakeSample_B(0)_SYNC/out                      synccell      1480   1480   8316  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell33   2319   3799   8316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : StopCollection_B(0)_SYNC/out
Path End       : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 8319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
StopCollection_B(0)_SYNC/clock                              synccell            0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
StopCollection_B(0)_SYNC/out                      synccell      1480   1480   8319  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell31   2316   3796   8319  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0           macrocell31         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vbus(0)_SYNC/out
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 8319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vbus(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Vbus(0)_SYNC/out                              synccell      1480   1480   8319  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/main_0  macrocell36   2316   3796   8319  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : StartCollection_B(0)_SYNC/out
Path End       : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 8325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
StartCollection_B(0)_SYNC/clock                             synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
StartCollection_B(0)_SYNC/out                      synccell      1480   1480   8325  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell29   2310   3790   8325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell29         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hibernate_B(0)_SYNC/out
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 8336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hibernate_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Hibernate_B(0)_SYNC/out                      synccell      1480   1480   8336  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/main_0  macrocell15   2299   3779   8336  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_865/main_1
Capture Clock  : Net_865/clock_0
Path slack     : 8566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/q  macrocell34   1250   1250   8566  RISE       1
Net_865/main_1                           macrocell12   2299   3549   8566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_865/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_820/main_1
Capture Clock  : Net_820/clock_0
Path slack     : 8568p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/q  macrocell32   1250   1250   8568  RISE       1
Net_820/main_1                               macrocell9    2297   3547   8568  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_820/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_865/main_0
Capture Clock  : Net_865/clock_0
Path slack     : 8568p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/q  macrocell33   1250   1250   8568  RISE       1
Net_865/main_0                           macrocell12   2297   3547   8568  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_865/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 8568p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/q       macrocell33   1250   1250   8568  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/main_0  macrocell34   2297   3547   8568  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell34         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_408/main_1
Capture Clock  : Net_408/clock_0
Path slack     : 8568p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/q  macrocell37   1250   1250   8568  RISE       1
Net_408/main_1                           macrocell7    2297   3547   8568  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_820/main_0
Capture Clock  : Net_820/clock_0
Path slack     : 8570p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/q  macrocell31   1250   1250   8570  RISE       1
Net_820/main_0                               macrocell9    2295   3545   8570  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_820/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 8570p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/q       macrocell31   1250   1250   8570  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/main_0  macrocell32   2295   3545   8570  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0           macrocell32         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_408/main_0
Capture Clock  : Net_408/clock_0
Path slack     : 8570p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/q  macrocell36   1250   1250   8570  RISE       1
Net_408/main_0                           macrocell7    2295   3545   8570  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 8570p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/q       macrocell36   1250   1250   8570  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/main_0  macrocell37   2295   3545   8570  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_818/main_1
Capture Clock  : Net_818/clock_0
Path slack     : 8575p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/q  macrocell16   1250   1250   8575  RISE       1
Net_818/main_1                          macrocell8    2290   3540   8575  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_818/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_849/main_1
Capture Clock  : Net_849/clock_0
Path slack     : 8575p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/q  macrocell30   1250   1250   8575  RISE       1
Net_849/main_1                                macrocell11   2290   3540   8575  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_849/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_849/main_0
Capture Clock  : Net_849/clock_0
Path slack     : 8578p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/q  macrocell29   1250   1250   8578  RISE       1
Net_849/main_0                                macrocell11   2287   3537   8578  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_849/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 8578p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell29         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/q       macrocell29   1250   1250   8578  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/main_0  macrocell30   2287   3537   8578  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell30         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_818/main_0
Capture Clock  : Net_818/clock_0
Path slack     : 8579p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/q  macrocell15   1250   1250   8579  RISE       1
Net_818/main_0                          macrocell8    2286   3536   8579  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_818/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 8579p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/q       macrocell15   1250   1250   8579  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/main_0  macrocell16   2286   3536   8579  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC/out
Path End       : Net_818/clk_en
Capture Clock  : Net_818/clock_0
Path slack     : 9753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC/out  synccell      1480   1480   9753  RISE       1
Net_818/clk_en      macrocell8    2292   3772   9753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_818/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_1/out
Path End       : Net_849/clk_en
Capture Clock  : Net_849/clock_0
Path slack     : 9753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_1/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_1/out  synccell      1480   1480   9753  RISE       1
Net_849/clk_en        macrocell11   2292   3772   9753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_849/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_2/out
Path End       : Net_820/clk_en
Capture Clock  : Net_820/clock_0
Path slack     : 9753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_2/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_2/out  synccell      1480   1480   9753  RISE       1
Net_820/clk_en        macrocell9    2292   3772   9753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_820/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_4/out
Path End       : Net_408/clk_en
Capture Clock  : Net_408/clock_0
Path slack     : 9753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_4/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_4/out  synccell      1480   1480   9753  RISE       1
Net_408/clk_en        macrocell7    2292   3772   9753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC/out
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 9753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC/out                           synccell      1480   1480   9753  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell15   2292   3772   9753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC/out
Path End       : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC/out                           synccell      1480   1480   9753  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell16   2292   3772   9753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hibernate_DB:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_1/out
Path End       : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 9753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_1/clock                                      synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_1/out                               synccell      1480   1480   9753  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell29   2292   3772   9753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0          macrocell29         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_1/out
Path End       : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_1/clock                                      synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_1/out                               synccell      1480   1480   9753  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell30   2292   3772   9753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell30         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_2/out
Path End       : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 9753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_2/clock                                      synccell            0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_2/out                              synccell      1480   1480   9753  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell31   2292   3772   9753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_0\/clock_0           macrocell31         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_2/out
Path End       : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_2/clock                                      synccell            0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_2/out                              synccell      1480   1480   9753  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell32   2292   3772   9753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StopCollection_DB:DEBOUNCER[0]:d_sync_1\/clock_0           macrocell32         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_4/out
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 9753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_4/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_4/out                          synccell      1480   1480   9753  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell36   2292   3772   9753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_4/out
Path End       : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_4/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_4/out                          synccell      1480   1480   9753  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell37   2292   3772   9753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vbus_Debounce:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_3/out
Path End       : Net_865/clk_en
Capture Clock  : Net_865/clock_0
Path slack     : 9756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_3/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_3/out  synccell      1480   1480   9756  RISE       1
Net_865/clk_en        macrocell12   2289   3769   9756  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_865/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_3/out
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 9756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_3/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_3/out                          synccell      1480   1480   9756  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell33   2289   3769   9756  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047__SYNC_3/out
Path End       : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1047__SYNC_3/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1047__SYNC_3/out                          synccell      1480   1480   9756  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell34   2289   3769   9756  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TakeSample_DB:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell34         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_9\/main_11
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9982540p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                       0
+ Clock path delay                       6041
+ Data path delay                       14878
-------------------------------------   ----- 
End-of-path arrival time (ps)           20919
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q                                 macrocell23   1250   7291  9982540  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell17   7662  14953  9982540  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell17   3350  18303  9982540  RISE       1
\LowFreq_DV:count_9\/main_11                           macrocell27   2616  20919  9982540  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_8\/main_11
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9982541p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                       0
+ Clock path delay                       6041
+ Data path delay                       14876
-------------------------------------   ----- 
End-of-path arrival time (ps)           20917
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q                                 macrocell23   1250   7291  9982540  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell17   7662  14953  9982540  RISE       1
\LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell17   3350  18303  9982540  RISE       1
\LowFreq_DV:count_8\/main_11                           macrocell26   2615  20917  9982541  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_3\/main_1
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9987706p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       7857
-------------------------------------   ---- 
End-of-path arrival time (ps)           14825
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   8219  9987706  RISE       1
\LowFreq_DV:count_3\/main_1  macrocell21   6607  14825  9987706  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_7\/main_1
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9987706p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       7857
-------------------------------------   ---- 
End-of-path arrival time (ps)           14825
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   8219  9987706  RISE       1
\LowFreq_DV:count_7\/main_1  macrocell25   6607  14825  9987706  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : Net_1047/main_2
Capture Clock  : Net_1047/clock_0
Path slack     : 9988260p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           14272
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q  macrocell27   1250   8219  9987706  RISE       1
Net_1047/main_2         macrocell1    6053  14272  9988260  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6041   6041  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_5\/main_1
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9988260p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           14272
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   8219  9987706  RISE       1
\LowFreq_DV:count_5\/main_1  macrocell23   6053  14272  9988260  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_6\/main_1
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9988260p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           14272
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   8219  9987706  RISE       1
\LowFreq_DV:count_6\/main_1  macrocell24   6053  14272  9988260  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_8\/main_5
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9988506p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       8912
-------------------------------------   ---- 
End-of-path arrival time (ps)           14953
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7291  9982540  RISE       1
\LowFreq_DV:count_8\/main_5  macrocell26   7662  14953  9988506  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_9\/main_5
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9988899p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       8518
-------------------------------------   ---- 
End-of-path arrival time (ps)           14559
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7291  9982540  RISE       1
\LowFreq_DV:count_9\/main_5  macrocell27   7268  14559  9988899  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_3\/main_8
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9989238p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           13293
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   8219  9986663  RISE       1
\LowFreq_DV:count_3\/main_8  macrocell21   5075  13293  9989238  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_7\/main_8
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9989238p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           13293
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   8219  9986663  RISE       1
\LowFreq_DV:count_7\/main_8  macrocell25   5075  13293  9989238  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : Net_1047/main_6
Capture Clock  : Net_1047/clock_0
Path slack     : 9989722p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           12810
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q  macrocell23   1250   7291  9982540  RISE       1
Net_1047/main_6         macrocell1    5518  12810  9989722  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6041   6041  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_5\/main_5
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9989722p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           12810
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7291  9982540  RISE       1
\LowFreq_DV:count_5\/main_5  macrocell23   5518  12810  9989722  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_6\/main_5
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9989722p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           12810
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7291  9982540  RISE       1
\LowFreq_DV:count_6\/main_5  macrocell24   5518  12810  9989722  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : Net_1047/main_9
Capture Clock  : Net_1047/clock_0
Path slack     : 9989802p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           12729
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6969   6969  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q  macrocell20   1250   8219  9986663  RISE       1
Net_1047/main_9         macrocell1    4511  12729  9989802  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6041   6041  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_5\/main_8
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9989802p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           12729
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   8219  9986663  RISE       1
\LowFreq_DV:count_5\/main_8  macrocell23   4511  12729  9989802  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_6\/main_8
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9989802p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           12729
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   8219  9986663  RISE       1
\LowFreq_DV:count_6\/main_8  macrocell24   4511  12729  9989802  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_9\/main_7
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9989963p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       7455
-------------------------------------   ---- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7291  9985386  RISE       1
\LowFreq_DV:count_9\/main_7  macrocell27   6205  13496  9989963  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : Net_1047/main_3
Capture Clock  : Net_1047/clock_0
Path slack     : 9989982p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           12549
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q  macrocell26   1250   8219  9989982  RISE       1
Net_1047/main_3         macrocell1    4330  12549  9989982  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6041   6041  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_5\/main_2
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9989982p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           12549
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   8219  9989982  RISE       1
\LowFreq_DV:count_5\/main_2  macrocell23   4330  12549  9989982  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_6\/main_2
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9989982p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           12549
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   8219  9989982  RISE       1
\LowFreq_DV:count_6\/main_2  macrocell24   4330  12549  9989982  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_3\/main_2
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9989994p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           12537
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   8219  9989982  RISE       1
\LowFreq_DV:count_3\/main_2  macrocell21   4319  12537  9989994  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_7\/main_2
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9989994p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           12537
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   8219  9989982  RISE       1
\LowFreq_DV:count_7\/main_2  macrocell25   4319  12537  9989994  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : Net_1047/main_7
Capture Clock  : Net_1047/clock_0
Path slack     : 9990593p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           11938
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6969   6969  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q  macrocell22   1250   8219  9986656  RISE       1
Net_1047/main_7         macrocell1    3720  11938  9990593  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6041   6041  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_5\/main_6
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9990593p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           11938
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   8219  9986656  RISE       1
\LowFreq_DV:count_5\/main_6  macrocell23   3720  11938  9990593  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_6\/main_6
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9990593p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           11938
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   8219  9986656  RISE       1
\LowFreq_DV:count_6\/main_6  macrocell24   3720  11938  9990593  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : Net_1047/main_0
Capture Clock  : Net_1047/clock_0
Path slack     : 9990602p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           11930
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      6969   6969  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   8219  9990602  RISE       1
Net_1047/main_0                macrocell1    3711  11930  9990602  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6041   6041  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_0\/main_0
Capture Clock  : \LowFreq_DV:count_0\/clock_0
Path slack     : 9990602p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           11930
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      6969   6969  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   8219  9990602  RISE       1
\LowFreq_DV:count_0\/main_0    macrocell18   3711  11930  9990602  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6041   6041  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_5\/main_0
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9990602p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           11930
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      6969   6969  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   8219  9990602  RISE       1
\LowFreq_DV:count_5\/main_0    macrocell23   3711  11930  9990602  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_6\/main_0
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9990602p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           11930
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      6969   6969  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   8219  9990602  RISE       1
\LowFreq_DV:count_6\/main_0    macrocell24   3711  11930  9990602  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_3\/main_6
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9990605p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           11926
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   8219  9986656  RISE       1
\LowFreq_DV:count_3\/main_6  macrocell21   3707  11926  9990605  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_7\/main_6
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9990605p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           11926
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   8219  9986656  RISE       1
\LowFreq_DV:count_7\/main_6  macrocell25   3707  11926  9990605  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_1\/main_0
Capture Clock  : \LowFreq_DV:count_1\/clock_0
Path slack     : 9990612p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           11919
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      6969   6969  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   8219  9990602  RISE       1
\LowFreq_DV:count_1\/main_0    macrocell19   3700  11919  9990612  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6041   6041  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_3\/main_0
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9990612p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           11919
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      6969   6969  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   8219  9990602  RISE       1
\LowFreq_DV:count_3\/main_0    macrocell21   3700  11919  9990612  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_7\/main_0
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9990612p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           11919
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      6969   6969  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   8219  9990602  RISE       1
\LowFreq_DV:count_7\/main_0    macrocell25   3700  11919  9990612  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_3\/main_5
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9991006p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           11526
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7291  9982540  RISE       1
\LowFreq_DV:count_3\/main_5  macrocell21   4234  11526  9991006  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_5\/q
Path End       : \LowFreq_DV:count_7\/main_5
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9991006p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           11526
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_5\/q       macrocell23   1250   7291  9982540  RISE       1
\LowFreq_DV:count_7\/main_5  macrocell25   4234  11526  9991006  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_9\/main_4
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9991007p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           12451
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   7291  9985598  RISE       1
\LowFreq_DV:count_9\/main_4  macrocell27   5160  12451  9991007  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_8\/main_2
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9991018p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           12441
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   8219  9989982  RISE       1
\LowFreq_DV:count_8\/main_2  macrocell26   4222  12441  9991018  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_9\/main_1
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9991046p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           12413
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   8219  9987706  RISE       1
\LowFreq_DV:count_9\/main_1  macrocell27   4194  12413  9991046  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_4\/main_1
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9991351p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           12107
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7291  9985386  RISE       1
\LowFreq_DV:count_4\/main_1  macrocell22   4816  12107  9991351  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6969   6969  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_8\/main_7
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9991351p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           12107
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7291  9985386  RISE       1
\LowFreq_DV:count_8\/main_7  macrocell26   4816  12107  9991351  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_8\/main_4
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9991564p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   7291  9985598  RISE       1
\LowFreq_DV:count_8\/main_4  macrocell26   4603  11894  9991564  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_8\/q
Path End       : \LowFreq_DV:count_9\/main_2
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9991569p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           11889
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_8\/q       macrocell26   1250   8219  9989982  RISE       1
\LowFreq_DV:count_9\/main_2  macrocell27   3671  11889  9991569  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_9\/q
Path End       : \LowFreq_DV:count_8\/main_1
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9991616p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           11842
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_9\/q       macrocell27   1250   8219  9987706  RISE       1
\LowFreq_DV:count_8\/main_1  macrocell26   3624  11842  9991616  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_3\/main_7
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992428p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           10103
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7291  9985386  RISE       1
\LowFreq_DV:count_3\/main_7  macrocell21   2812  10103  9992428  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_7\/main_7
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992428p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           10103
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7291  9985386  RISE       1
\LowFreq_DV:count_7\/main_7  macrocell25   2812  10103  9992428  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_1\/main_1
Capture Clock  : \LowFreq_DV:count_1\/clock_0
Path slack     : 9992431p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           10100
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q       macrocell18   1250   7291  9986500  RISE       1
\LowFreq_DV:count_1\/main_1  macrocell19   2809  10100  9992431  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6041   6041  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_3\/main_10
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992431p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           10100
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6041   6041  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7291  9986500  RISE       1
\LowFreq_DV:count_3\/main_10  macrocell21   2809  10100  9992431  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_7\/main_10
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992431p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           10100
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6041   6041  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7291  9986500  RISE       1
\LowFreq_DV:count_7\/main_10  macrocell25   2809  10100  9992431  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : Net_1047/main_11
Capture Clock  : Net_1047/clock_0
Path slack     : 9992438p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           10093
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6041   6041  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q  macrocell18   1250   7291  9986500  RISE       1
Net_1047/main_11        macrocell1    2802  10093  9992438  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6041   6041  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_5\/main_10
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992438p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           10093
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6041   6041  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7291  9986500  RISE       1
\LowFreq_DV:count_5\/main_10  macrocell23   2802  10093  9992438  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_6\/main_10
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9992438p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           10093
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6041   6041  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7291  9986500  RISE       1
\LowFreq_DV:count_6\/main_10  macrocell24   2802  10093  9992438  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : Net_1047/main_8
Capture Clock  : Net_1047/clock_0
Path slack     : 9992438p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           10093
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q  macrocell21   1250   7291  9985386  RISE       1
Net_1047/main_8         macrocell1    2802  10093  9992438  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6041   6041  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_5\/main_7
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992438p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           10093
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7291  9985386  RISE       1
\LowFreq_DV:count_5\/main_7  macrocell23   2802  10093  9992438  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_3\/q
Path End       : \LowFreq_DV:count_6\/main_7
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9992438p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           10093
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_3\/q       macrocell21   1250   7291  9985386  RISE       1
\LowFreq_DV:count_6\/main_7  macrocell24   2802  10093  9992438  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_9\/main_10
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9992444p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           11015
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6041   6041  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7291  9986500  RISE       1
\LowFreq_DV:count_9\/main_10  macrocell27   3724  11015  9992444  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1047/q
Path End       : Net_1047/main_1
Capture Clock  : Net_1047/clock_0
Path slack     : 9992449p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           10082
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6041   6041  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1047/q       macrocell1    1250   7291  9992449  RISE       1
Net_1047/main_1  macrocell1    2791  10082  9992449  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6041   6041  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : Net_1047/main_5
Capture Clock  : Net_1047/clock_0
Path slack     : 9992450p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           10082
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q  macrocell24   1250   7291  9985598  RISE       1
Net_1047/main_5         macrocell1    2790  10082  9992450  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6041   6041  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_5\/main_4
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992450p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           10082
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   7291  9985598  RISE       1
\LowFreq_DV:count_5\/main_4  macrocell23   2790  10082  9992450  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_6\/main_4
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9992450p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           10082
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   7291  9985598  RISE       1
\LowFreq_DV:count_6\/main_4  macrocell24   2790  10082  9992450  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_3\/main_4
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992455p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           10076
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   7291  9985598  RISE       1
\LowFreq_DV:count_3\/main_4  macrocell21   2785  10076  9992455  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_6\/q
Path End       : \LowFreq_DV:count_7\/main_4
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992455p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           10076
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_6\/q       macrocell24   1250   7291  9985598  RISE       1
\LowFreq_DV:count_7\/main_4  macrocell25   2785  10076  9992455  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_2\/main_2
Capture Clock  : \LowFreq_DV:count_2\/clock_0
Path slack     : 9992465p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           10993
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q       macrocell18   1250   7291  9986500  RISE       1
\LowFreq_DV:count_2\/main_2  macrocell20   3702  10993  9992465  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6969   6969  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_4\/main_4
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9992465p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           10993
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q       macrocell18   1250   7291  9986500  RISE       1
\LowFreq_DV:count_4\/main_4  macrocell22   3702  10993  9992465  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6969   6969  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_0\/q
Path End       : \LowFreq_DV:count_8\/main_10
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9992465p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           10993
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_0\/clock_0                             macrocell18      6041   6041  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_0\/q        macrocell18   1250   7291  9986500  RISE       1
\LowFreq_DV:count_8\/main_10  macrocell26   3702  10993  9992465  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_9\/main_3
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9992486p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           10972
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7291  9986533  RISE       1
\LowFreq_DV:count_9\/main_3  macrocell27   3681  10972  9992486  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_9\/main_9
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9992497p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           10962
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7291  9986548  RISE       1
\LowFreq_DV:count_9\/main_9  macrocell27   3670  10962  9992497  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_8\/main_3
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9992499p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           10960
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7291  9986533  RISE       1
\LowFreq_DV:count_8\/main_3  macrocell26   3668  10960  9992499  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_2\/main_1
Capture Clock  : \LowFreq_DV:count_2\/clock_0
Path slack     : 9992514p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7291  9986548  RISE       1
\LowFreq_DV:count_2\/main_1  macrocell20   3653  10944  9992514  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6969   6969  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_4\/main_3
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9992514p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7291  9986548  RISE       1
\LowFreq_DV:count_4\/main_3  macrocell22   3653  10944  9992514  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6969   6969  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_8\/main_9
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9992514p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7291  9986548  RISE       1
\LowFreq_DV:count_8\/main_9  macrocell26   3653  10944  9992514  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_9\/main_6
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9992619p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           10839
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   8219  9986656  RISE       1
\LowFreq_DV:count_9\/main_6  macrocell27   2621  10839  9992619  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_4\/q
Path End       : \LowFreq_DV:count_8\/main_6
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9992622p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           10837
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_4\/q       macrocell22   1250   8219  9986656  RISE       1
\LowFreq_DV:count_8\/main_6  macrocell26   2618  10837  9992622  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_9\/main_0
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9992622p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           10837
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      6969   6969  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   8219  9990602  RISE       1
\LowFreq_DV:count_9\/main_0    macrocell27   2618  10837  9992622  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_2\/main_0
Capture Clock  : \LowFreq_DV:count_2\/clock_0
Path slack     : 9992626p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           10833
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      6969   6969  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   8219  9990602  RISE       1
\LowFreq_DV:count_2\/main_0    macrocell20   2614  10833  9992626  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6969   6969  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_4\/main_0
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9992626p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           10833
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      6969   6969  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   8219  9990602  RISE       1
\LowFreq_DV:count_4\/main_0    macrocell22   2614  10833  9992626  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6969   6969  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:not_last_reset\/q
Path End       : \LowFreq_DV:count_8\/main_0
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9992626p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           10833
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:not_last_reset\/clock_0                      macrocell28      6969   6969  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:not_last_reset\/q  macrocell28   1250   8219  9990602  RISE       1
\LowFreq_DV:count_8\/main_0    macrocell26   2614  10833  9992626  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_9\/main_8
Capture Clock  : \LowFreq_DV:count_9\/clock_0
Path slack     : 9992627p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   8219  9986663  RISE       1
\LowFreq_DV:count_9\/main_8  macrocell27   2613  10832  9992627  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_9\/clock_0                             macrocell27      6969   6969  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_4\/main_2
Capture Clock  : \LowFreq_DV:count_4\/clock_0
Path slack     : 9992629p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           10829
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   8219  9986663  RISE       1
\LowFreq_DV:count_4\/main_2  macrocell22   2611  10829  9992629  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_4\/clock_0                             macrocell22      6969   6969  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_2\/q
Path End       : \LowFreq_DV:count_8\/main_8
Capture Clock  : \LowFreq_DV:count_8\/clock_0
Path slack     : 9992629p

Capture Clock Arrival Time                        0
+ Clock path delay                             6969
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10003459

Launch Clock Arrival Time                      0
+ Clock path delay                      6969
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           10829
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_2\/clock_0                             macrocell20      6969   6969  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_2\/q       macrocell20   1250   8219  9986663  RISE       1
\LowFreq_DV:count_8\/main_8  macrocell26   2611  10829  9992629  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_8\/clock_0                             macrocell26      6969   6969  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_3\/main_3
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992639p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           9893
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7291  9986533  RISE       1
\LowFreq_DV:count_3\/main_3  macrocell21   2601   9893  9992639  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_7\/main_3
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992639p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           9893
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7291  9986533  RISE       1
\LowFreq_DV:count_7\/main_3  macrocell25   2601   9893  9992639  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : Net_1047/main_4
Capture Clock  : Net_1047/clock_0
Path slack     : 9992640p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           9891
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q  macrocell25   1250   7291  9986533  RISE       1
Net_1047/main_4         macrocell1    2600   9891  9992640  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6041   6041  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_5\/main_3
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992640p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           9891
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7291  9986533  RISE       1
\LowFreq_DV:count_5\/main_3  macrocell23   2600   9891  9992640  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_7\/q
Path End       : \LowFreq_DV:count_6\/main_3
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9992640p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           9891
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_7\/q       macrocell25   1250   7291  9986533  RISE       1
\LowFreq_DV:count_6\/main_3  macrocell24   2600   9891  9992640  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : Net_1047/main_10
Capture Clock  : Net_1047/clock_0
Path slack     : 9992647p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9885
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6041   6041  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q  macrocell19   1250   7291  9986548  RISE       1
Net_1047/main_10        macrocell1    2593   9885  9992647  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
Net_1047/clock_0                                         macrocell1       6041   6041  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_5\/main_9
Capture Clock  : \LowFreq_DV:count_5\/clock_0
Path slack     : 9992647p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9885
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7291  9986548  RISE       1
\LowFreq_DV:count_5\/main_9  macrocell23   2593   9885  9992647  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_5\/clock_0                             macrocell23      6041   6041  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_6\/main_9
Capture Clock  : \LowFreq_DV:count_6\/clock_0
Path slack     : 9992647p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9885
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7291  9986548  RISE       1
\LowFreq_DV:count_6\/main_9  macrocell24   2593   9885  9992647  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_6\/clock_0                             macrocell24      6041   6041  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_3\/main_9
Capture Clock  : \LowFreq_DV:count_3\/clock_0
Path slack     : 9992647p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9884
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7291  9986548  RISE       1
\LowFreq_DV:count_3\/main_9  macrocell21   2593   9884  9992647  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_3\/clock_0                             macrocell21      6041   6041  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowFreq_DV:count_1\/q
Path End       : \LowFreq_DV:count_7\/main_9
Capture Clock  : \LowFreq_DV:count_7\/clock_0
Path slack     : 9992647p

Capture Clock Arrival Time                        0
+ Clock path delay                             6041
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   10000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             10002531

Launch Clock Arrival Time                      0
+ Clock path delay                      6041
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9884
 
Launch Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_1\/clock_0                             macrocell19      6041   6041  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LowFreq_DV:count_1\/q       macrocell19   1250   7291  9986548  RISE       1
\LowFreq_DV:count_7\/main_9  macrocell25   2593   9884  9992647  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_100k                                      clockblockcell      0      0  RISE       1
\LowFreq_DV:count_7\/clock_0                             macrocell25      6041   6041  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976673p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18237
-------------------------------------   ----- 
End-of-path arrival time (ps)           18237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3247   8527  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   9710  18237  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  18237  999976673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976784p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18126
-------------------------------------   ----- 
End-of-path arrival time (ps)           18126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5   2320   2320  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0   2320  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2960   5280  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3136   8416  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   9710  18126  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  18126  999976784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock              datapathcell6       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976956p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -5090
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17954
-------------------------------------   ----- 
End-of-path arrival time (ps)           17954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2964   8244  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  17954  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  17954  999976956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979945p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8535
-------------------------------------   ---- 
End-of-path arrival time (ps)           8535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   3255   8535  999979945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999979953p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3247   8527  999979953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999980054p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5   2320   2320  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0   2320  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2960   5280  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   3146   8426  999980054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock              datapathcell6       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999980064p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8416
-------------------------------------   ---- 
End-of-path arrival time (ps)           8416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5   2320   2320  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0   2320  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2960   5280  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3136   8416  999980064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999980081p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3119   8399  999980081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999980236p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2964   8244  999980236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999982749p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  999979469  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell5   3151   5731  999982749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982754p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  999979469  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell6   3146   5726  999982754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock              datapathcell6       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  999979645  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   3096   5676  999982804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999982925p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  999979645  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   2975   5555  999982925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999982984p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell2        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  999979704  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   2916   5496  999982984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982985p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                               -11520
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell2        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  999979704  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell4   2915   5495  999982985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/clock            datapathcell4       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Flash_Blink_TI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Flash_Blink_TI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984225p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -1570
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14205
-------------------------------------   ----- 
End-of-path arrival time (ps)           14205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3   2320   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2960   5280  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:status_tc\/main_1         macrocell14     3261   8541  999984225  RISE       1
\Flash_Blink_TI:TimerUDB:status_tc\/q              macrocell14     3350  11891  999984225  RISE       1
\Flash_Blink_TI:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2314  14205  999984225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:rstSts:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984349p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -1570
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14081
-------------------------------------   ----- 
End-of-path arrival time (ps)           14081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:status_tc\/main_1         macrocell13     3137   8417  999984349  RISE       1
\EEPROM_Blink_TI:TimerUDB:status_tc\/q              macrocell13     3350  11767  999984349  RISE       1
\EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2314  14081  999984349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \USB_Blink_TI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \USB_Blink_TI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984397p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -1570
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14033
-------------------------------------   ----- 
End-of-path arrival time (ps)           14033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5   2320   2320  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0   2320  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2960   5280  999976784  RISE       1
\USB_Blink_TI:TimerUDB:status_tc\/main_1         macrocell35     3140   8420  999984397  RISE       1
\USB_Blink_TI:TimerUDB:status_tc\/q              macrocell35     3350  11770  999984397  RISE       1
\USB_Blink_TI:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2263  14033  999984397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_1186/main_1
Capture Clock  : Net_1186/clock_0
Path slack     : 999987949p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8541
-------------------------------------   ---- 
End-of-path arrival time (ps)           8541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3   2320   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0   2320  999976673  RISE       1
\Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2960   5280  999976673  RISE       1
Net_1186/main_1                                    macrocell5      3261   8541  999987949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1186/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_1117/main_1
Capture Clock  : Net_1117/clock_0
Path slack     : 999988052p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8438
-------------------------------------   ---- 
End-of-path arrival time (ps)           8438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5   2320   2320  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0   2320  999976784  RISE       1
\USB_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2960   5280  999976784  RISE       1
Net_1117/main_1                                  macrocell3      3158   8438  999988052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1117/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_146/main_1
Capture Clock  : Net_146/clock_0
Path slack     : 999988073p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8417
-------------------------------------   ---- 
End-of-path arrival time (ps)           8417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976956  RISE       1
\EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976956  RISE       1
Net_146/main_1                                      macrocell6      3137   8417  999988073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1117/main_0
Capture Clock  : Net_1117/clock_0
Path slack     : 999990750p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  999979469  RISE       1
Net_1117/main_0                                             macrocell3     3160   5740  999990750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1117/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_146/main_0
Capture Clock  : Net_146/clock_0
Path slack     : 999990796p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  999979645  RISE       1
Net_146/main_0                                                 macrocell6     3114   5694  999990796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1186/main_0
Capture Clock  : Net_1186/clock_0
Path slack     : 999990978p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell2        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT      slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  999979704  RISE       1
Net_1186/main_0                                               macrocell5     2932   5512  999990978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1186/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_146/q
Path End       : Net_843/main_0
Capture Clock  : Net_843/clock_0
Path slack     : 999992926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name        model name   delay     AT      slack  edge  Fanout
--------------  -----------  -----  -----  ---------  ----  ------
Net_146/q       macrocell6    1250   1250  999992926  RISE       1
Net_843/main_0  macrocell10   2314   3564  999992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_843/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1186/q
Path End       : Net_1178/main_0
Capture Clock  : Net_1178/clock_0
Path slack     : 999992936p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1186/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1186/q       macrocell5    1250   1250  999992936  RISE       1
Net_1178/main_0  macrocell4    2304   3554  999992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1178/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1117/q
Path End       : Net_1103/main_0
Capture Clock  : Net_1103/clock_0
Path slack     : 999993008p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Blink_Clock:R#1 vs. Blink_Clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1117/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1117/q       macrocell3    1250   1250  999993008  RISE       1
Net_1103/main_0  macrocell2    2232   3482  999993008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1103/clock_0                                           macrocell2          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

