-- Project:   C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\Accoder_MIDI.cyprj
-- Generated: 07/27/2017 09:04:05
-- PSoC Creator  4.0 Update 1

ENTITY Accoder_MIDI IS
    PORT(
        SW2(0)_PAD : IN std_ulogic;
        SW1(0)_PAD : IN std_ulogic;
        MIDI_PWR(0)_PAD : OUT std_ulogic;
        LED_OutB(0)_PAD : OUT std_ulogic;
        LED_InB(0)_PAD : OUT std_ulogic;
        LED_OutA(0)_PAD : OUT std_ulogic;
        LED_InA(0)_PAD : OUT std_ulogic;
        MIDI_OUT1(0)_PAD : OUT std_ulogic;
        MIDI_IN1(0)_PAD : IN std_ulogic;
        MIDI_OUT2(0)_PAD : OUT std_ulogic;
        MIDI_IN2(0)_PAD : IN std_ulogic;
        DATA(0)_PAD : OUT std_ulogic;
        CLK(0)_PAD : OUT std_ulogic;
        TE(0)_PAD : OUT std_ulogic;
        SW_shift_in(0)_PAD : IN std_ulogic;
        store_out(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Accoder_MIDI;

ARCHITECTURE __DEFAULT__ OF Accoder_MIDI IS
    SIGNAL CLK(0)__PA : bit;
    SIGNAL CTW_OUT : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DATA(0)__PA : bit;
    SIGNAL LED_InA(0)__PA : bit;
    SIGNAL LED_InB(0)__PA : bit;
    SIGNAL LED_OutA(0)__PA : bit;
    SIGNAL LED_OutB(0)__PA : bit;
    SIGNAL MIDI_IN1(0)__PA : bit;
    SIGNAL MIDI_IN2(0)__PA : bit;
    SIGNAL MIDI_OUT1(0)__PA : bit;
    SIGNAL MIDI_OUT2(0)__PA : bit;
    SIGNAL MIDI_PWR(0)__PA : bit;
    SIGNAL MODIN1_3 : bit;
    SIGNAL MODIN1_4 : bit;
    SIGNAL MODIN1_5 : bit;
    SIGNAL MODIN1_6 : bit;
    SIGNAL Net_332 : bit;
    ATTRIBUTE placement_force OF Net_332 : SIGNAL IS "U(2,3,A)2";
    SIGNAL Net_333 : bit;
    ATTRIBUTE placement_force OF Net_333 : SIGNAL IS "U(2,2,A)1";
    ATTRIBUTE soft OF Net_333 : SIGNAL IS 1;
    SIGNAL Net_333_split : bit;
    ATTRIBUTE placement_force OF Net_333_split : SIGNAL IS "U(2,1,A)0";
    SIGNAL Net_333_split_1 : bit;
    ATTRIBUTE placement_force OF Net_333_split_1 : SIGNAL IS "U(2,0,B)0";
    SIGNAL Net_333_split_10 : bit;
    ATTRIBUTE placement_force OF Net_333_split_10 : SIGNAL IS "U(2,0,A)0";
    SIGNAL Net_333_split_11 : bit;
    ATTRIBUTE placement_force OF Net_333_split_11 : SIGNAL IS "U(1,1,B)0";
    SIGNAL Net_333_split_12 : bit;
    ATTRIBUTE placement_force OF Net_333_split_12 : SIGNAL IS "U(1,2,B)1";
    SIGNAL Net_333_split_13 : bit;
    ATTRIBUTE placement_force OF Net_333_split_13 : SIGNAL IS "U(1,3,A)0";
    SIGNAL Net_333_split_14 : bit;
    ATTRIBUTE placement_force OF Net_333_split_14 : SIGNAL IS "U(1,4,B)0";
    SIGNAL Net_333_split_15 : bit;
    ATTRIBUTE placement_force OF Net_333_split_15 : SIGNAL IS "U(1,4,A)3";
    SIGNAL Net_333_split_16 : bit;
    ATTRIBUTE placement_force OF Net_333_split_16 : SIGNAL IS "U(0,4,B)2";
    SIGNAL Net_333_split_17 : bit;
    ATTRIBUTE placement_force OF Net_333_split_17 : SIGNAL IS "U(0,3,A)0";
    SIGNAL Net_333_split_18 : bit;
    ATTRIBUTE placement_force OF Net_333_split_18 : SIGNAL IS "U(1,5,A)3";
    SIGNAL Net_333_split_19 : bit;
    ATTRIBUTE placement_force OF Net_333_split_19 : SIGNAL IS "U(2,5,B)0";
    SIGNAL Net_333_split_2 : bit;
    ATTRIBUTE placement_force OF Net_333_split_2 : SIGNAL IS "U(1,0,B)0";
    SIGNAL Net_333_split_20 : bit;
    ATTRIBUTE placement_force OF Net_333_split_20 : SIGNAL IS "U(2,5,A)0";
    SIGNAL Net_333_split_21 : bit;
    ATTRIBUTE placement_force OF Net_333_split_21 : SIGNAL IS "U(2,4,B)0";
    SIGNAL Net_333_split_22 : bit;
    ATTRIBUTE placement_force OF Net_333_split_22 : SIGNAL IS "U(2,4,A)0";
    SIGNAL Net_333_split_23 : bit;
    ATTRIBUTE placement_force OF Net_333_split_23 : SIGNAL IS "U(3,2,B)0";
    SIGNAL Net_333_split_24 : bit;
    ATTRIBUTE placement_force OF Net_333_split_24 : SIGNAL IS "U(3,3,A)0";
    SIGNAL Net_333_split_25 : bit;
    ATTRIBUTE placement_force OF Net_333_split_25 : SIGNAL IS "U(2,3,A)0";
    SIGNAL Net_333_split_26 : bit;
    ATTRIBUTE placement_force OF Net_333_split_26 : SIGNAL IS "U(1,5,B)1";
    SIGNAL Net_333_split_27 : bit;
    ATTRIBUTE placement_force OF Net_333_split_27 : SIGNAL IS "U(1,2,A)1";
    SIGNAL Net_333_split_28 : bit;
    ATTRIBUTE placement_force OF Net_333_split_28 : SIGNAL IS "U(2,1,B)0";
    SIGNAL Net_333_split_3 : bit;
    ATTRIBUTE placement_force OF Net_333_split_3 : SIGNAL IS "U(3,1,A)0";
    SIGNAL Net_333_split_4 : bit;
    ATTRIBUTE placement_force OF Net_333_split_4 : SIGNAL IS "U(3,1,B)0";
    SIGNAL Net_333_split_5 : bit;
    ATTRIBUTE placement_force OF Net_333_split_5 : SIGNAL IS "U(1,1,A)0";
    SIGNAL Net_333_split_6 : bit;
    ATTRIBUTE placement_force OF Net_333_split_6 : SIGNAL IS "U(2,3,B)0";
    SIGNAL Net_333_split_7 : bit;
    ATTRIBUTE placement_force OF Net_333_split_7 : SIGNAL IS "U(0,3,B)1";
    SIGNAL Net_333_split_8 : bit;
    ATTRIBUTE placement_force OF Net_333_split_8 : SIGNAL IS "U(3,0,A)0";
    SIGNAL Net_333_split_9 : bit;
    ATTRIBUTE placement_force OF Net_333_split_9 : SIGNAL IS "U(3,0,B)0";
    SIGNAL Net_355 : bit;
    ATTRIBUTE udbclken_assigned OF Net_355 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_355 : SIGNAL IS true;
    SIGNAL Net_355_local : bit;
    SIGNAL Net_41 : bit;
    ATTRIBUTE global_signal OF Net_41 : SIGNAL IS true;
    SIGNAL Net_41_local : bit;
    SIGNAL Net_674 : bit;
    ATTRIBUTE placement_force OF Net_674 : SIGNAL IS "U(3,4,A)0";
    SIGNAL Net_676 : bit;
    ATTRIBUTE placement_force OF Net_676 : SIGNAL IS "U(2,2,A)3";
    SIGNAL Net_677 : bit;
    SIGNAL Net_677_SYNCOUT : bit;
    SIGNAL Net_682 : bit;
    SIGNAL Net_683 : bit;
    SIGNAL Net_688 : bit;
    SIGNAL Net_688_SYNCOUT : bit;
    SIGNAL Net_693 : bit;
    SIGNAL Net_694 : bit;
    SIGNAL Net_700 : bit;
    SIGNAL Net_961 : bit;
    SIGNAL Reg10_0 : bit;
    SIGNAL Reg10_1 : bit;
    SIGNAL Reg10_2 : bit;
    SIGNAL Reg10_3 : bit;
    SIGNAL Reg10_4 : bit;
    SIGNAL Reg10_5 : bit;
    SIGNAL Reg10_6 : bit;
    SIGNAL Reg10_7 : bit;
    SIGNAL Reg11_0 : bit;
    SIGNAL Reg11_1 : bit;
    SIGNAL Reg11_2 : bit;
    SIGNAL Reg11_3 : bit;
    SIGNAL Reg11_4 : bit;
    SIGNAL Reg11_5 : bit;
    SIGNAL Reg11_6 : bit;
    SIGNAL Reg11_7 : bit;
    SIGNAL Reg12_0 : bit;
    SIGNAL Reg12_1 : bit;
    SIGNAL Reg12_2 : bit;
    SIGNAL Reg12_3 : bit;
    SIGNAL Reg12_4 : bit;
    SIGNAL Reg12_5 : bit;
    SIGNAL Reg12_6 : bit;
    SIGNAL Reg12_7 : bit;
    SIGNAL Reg13_0 : bit;
    SIGNAL Reg13_1 : bit;
    SIGNAL Reg13_2 : bit;
    SIGNAL Reg13_3 : bit;
    SIGNAL Reg13_4 : bit;
    SIGNAL Reg13_5 : bit;
    SIGNAL Reg13_6 : bit;
    SIGNAL Reg13_7 : bit;
    SIGNAL Reg14_0 : bit;
    SIGNAL Reg14_1 : bit;
    SIGNAL Reg14_2 : bit;
    SIGNAL Reg14_3 : bit;
    SIGNAL Reg14_4 : bit;
    SIGNAL Reg14_5 : bit;
    SIGNAL Reg14_6 : bit;
    SIGNAL Reg14_7 : bit;
    SIGNAL Reg15_0 : bit;
    SIGNAL Reg15_1 : bit;
    SIGNAL Reg15_2 : bit;
    SIGNAL Reg15_3 : bit;
    SIGNAL Reg15_4 : bit;
    SIGNAL Reg15_5 : bit;
    SIGNAL Reg15_6 : bit;
    SIGNAL Reg15_7 : bit;
    SIGNAL Reg16_0 : bit;
    SIGNAL Reg16_1 : bit;
    SIGNAL Reg16_2 : bit;
    SIGNAL Reg16_3 : bit;
    SIGNAL Reg16_4 : bit;
    SIGNAL Reg16_5 : bit;
    SIGNAL Reg16_6 : bit;
    SIGNAL Reg16_7 : bit;
    SIGNAL Reg1_0 : bit;
    SIGNAL Reg1_1 : bit;
    SIGNAL Reg1_2 : bit;
    SIGNAL Reg1_3 : bit;
    SIGNAL Reg1_4 : bit;
    SIGNAL Reg1_5 : bit;
    SIGNAL Reg1_6 : bit;
    SIGNAL Reg1_7 : bit;
    SIGNAL Reg2_0 : bit;
    SIGNAL Reg2_1 : bit;
    SIGNAL Reg2_2 : bit;
    SIGNAL Reg2_3 : bit;
    SIGNAL Reg2_4 : bit;
    SIGNAL Reg2_5 : bit;
    SIGNAL Reg2_6 : bit;
    SIGNAL Reg2_7 : bit;
    SIGNAL Reg3_0 : bit;
    SIGNAL Reg3_1 : bit;
    SIGNAL Reg3_2 : bit;
    SIGNAL Reg3_3 : bit;
    SIGNAL Reg3_4 : bit;
    SIGNAL Reg3_5 : bit;
    SIGNAL Reg3_6 : bit;
    SIGNAL Reg3_7 : bit;
    SIGNAL Reg4_0 : bit;
    SIGNAL Reg4_1 : bit;
    SIGNAL Reg4_2 : bit;
    SIGNAL Reg4_3 : bit;
    SIGNAL Reg4_4 : bit;
    SIGNAL Reg4_5 : bit;
    SIGNAL Reg4_6 : bit;
    SIGNAL Reg4_7 : bit;
    SIGNAL Reg5_0 : bit;
    SIGNAL Reg5_1 : bit;
    SIGNAL Reg5_2 : bit;
    SIGNAL Reg5_3 : bit;
    SIGNAL Reg5_4 : bit;
    SIGNAL Reg5_5 : bit;
    SIGNAL Reg5_6 : bit;
    SIGNAL Reg5_7 : bit;
    SIGNAL Reg6_0 : bit;
    SIGNAL Reg6_1 : bit;
    SIGNAL Reg6_2 : bit;
    SIGNAL Reg6_3 : bit;
    SIGNAL Reg6_4 : bit;
    SIGNAL Reg6_5 : bit;
    SIGNAL Reg6_6 : bit;
    SIGNAL Reg6_7 : bit;
    SIGNAL Reg7_0 : bit;
    SIGNAL Reg7_1 : bit;
    SIGNAL Reg7_2 : bit;
    SIGNAL Reg7_3 : bit;
    SIGNAL Reg7_4 : bit;
    SIGNAL Reg7_5 : bit;
    SIGNAL Reg7_6 : bit;
    SIGNAL Reg7_7 : bit;
    SIGNAL Reg8_0 : bit;
    SIGNAL Reg8_1 : bit;
    SIGNAL Reg8_2 : bit;
    SIGNAL Reg8_3 : bit;
    SIGNAL Reg8_4 : bit;
    SIGNAL Reg8_5 : bit;
    SIGNAL Reg8_6 : bit;
    SIGNAL Reg8_7 : bit;
    SIGNAL Reg9_0 : bit;
    SIGNAL Reg9_1 : bit;
    SIGNAL Reg9_2 : bit;
    SIGNAL Reg9_3 : bit;
    SIGNAL Reg9_4 : bit;
    SIGNAL Reg9_5 : bit;
    SIGNAL Reg9_6 : bit;
    SIGNAL Reg9_7 : bit;
    SIGNAL SW1(0)__PA : bit;
    SIGNAL SW2(0)__PA : bit;
    SIGNAL SW_shift_in(0)__PA : bit;
    SIGNAL TE(0)__PA : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:control_1\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:control_2\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:control_3\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:control_4\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:control_5\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:control_6\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:control_7\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:status_3\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:status_4\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:status_5\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:status_6\ : bit;
    SIGNAL \MIDI1_UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:counter_load_not\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \MIDI1_UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \MIDI1_UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_0\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_1\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_2\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_counter_load\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \MIDI1_UART:BUART:rx_fifofull\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_last\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \MIDI1_UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_load_fifo\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \MIDI1_UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_state_0\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \MIDI1_UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_state_2\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \MIDI1_UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_state_3\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \MIDI1_UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \MIDI1_UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_status_3\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \MIDI1_UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_status_4\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \MIDI1_UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_status_5\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \MIDI1_UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_bitclk\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \MIDI1_UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \MIDI1_UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_shift_out\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_state_0\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \MIDI1_UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_state_1\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \MIDI1_UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_state_2\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \MIDI1_UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_status_0\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \MIDI1_UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_status_2\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \MIDI2_UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:counter_load_not\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \MIDI2_UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \MIDI2_UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \MIDI2_UART:BUART:rx_count_0\ : bit;
    SIGNAL \MIDI2_UART:BUART:rx_count_1\ : bit;
    SIGNAL \MIDI2_UART:BUART:rx_count_2\ : bit;
    SIGNAL \MIDI2_UART:BUART:rx_count_3\ : bit;
    SIGNAL \MIDI2_UART:BUART:rx_count_4\ : bit;
    SIGNAL \MIDI2_UART:BUART:rx_count_5\ : bit;
    SIGNAL \MIDI2_UART:BUART:rx_count_6\ : bit;
    SIGNAL \MIDI2_UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:rx_counter_load\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \MIDI2_UART:BUART:rx_fifofull\ : bit;
    SIGNAL \MIDI2_UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \MIDI2_UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:rx_last\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \MIDI2_UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:rx_load_fifo\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \MIDI2_UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:rx_state_0\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \MIDI2_UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:rx_state_2\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \MIDI2_UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:rx_state_3\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \MIDI2_UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \MIDI2_UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:rx_status_3\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \MIDI2_UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:rx_status_4\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \MIDI2_UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:rx_status_5\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \MIDI2_UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:tx_bitclk\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \MIDI2_UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \MIDI2_UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \MIDI2_UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \MIDI2_UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \MIDI2_UART:BUART:tx_shift_out\ : bit;
    SIGNAL \MIDI2_UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:tx_state_0\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \MIDI2_UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:tx_state_1\ : SIGNAL IS "U(3,4,B)3";
    SIGNAL \MIDI2_UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:tx_state_2\ : SIGNAL IS "U(3,4,B)2";
    SIGNAL \MIDI2_UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:tx_status_0\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \MIDI2_UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \MIDI2_UART:BUART:tx_status_2\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \\\USB:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USB:Dp(0)\\__PA\ : bit;
    SIGNAL \USB:Net_1010\ : bit;
    SIGNAL \USB:Net_1876\ : bit;
    SIGNAL \USB:Net_1889\ : bit;
    SIGNAL \USB:Net_95\ : bit;
    SIGNAL \USB:dma_request_0\ : bit;
    SIGNAL \USB:dma_request_1\ : bit;
    SIGNAL \USB:dma_request_2\ : bit;
    SIGNAL \USB:dma_request_3\ : bit;
    SIGNAL \USB:dma_request_4\ : bit;
    SIGNAL \USB:dma_request_5\ : bit;
    SIGNAL \USB:dma_request_6\ : bit;
    SIGNAL \USB:dma_request_7\ : bit;
    SIGNAL \USB:dma_terminate\ : bit;
    SIGNAL \USB:ep_int_0\ : bit;
    SIGNAL \USB:ep_int_1\ : bit;
    SIGNAL \USB:ep_int_2\ : bit;
    SIGNAL \USB:ep_int_3\ : bit;
    SIGNAL \USB:ep_int_4\ : bit;
    SIGNAL \USB:ep_int_5\ : bit;
    SIGNAL \USB:ep_int_6\ : bit;
    SIGNAL \USB:ep_int_7\ : bit;
    SIGNAL \USB:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL bitclock : bit;
    ATTRIBUTE placement_force OF bitclock : SIGNAL IS "U(2,3,A)1";
    SIGNAL bitclock__SYNC_OUT : bit;
    SIGNAL count_0 : bit;
    ATTRIBUTE placement_force OF count_0 : SIGNAL IS "U(1,5,B)2";
    SIGNAL count_1 : bit;
    ATTRIBUTE placement_force OF count_1 : SIGNAL IS "U(1,5,A)0";
    SIGNAL count_2 : bit;
    ATTRIBUTE placement_force OF count_2 : SIGNAL IS "U(1,5,A)2";
    SIGNAL count_3 : bit;
    ATTRIBUTE placement_force OF count_3 : SIGNAL IS "U(0,5,B)3";
    SIGNAL count_4 : bit;
    ATTRIBUTE placement_force OF count_4 : SIGNAL IS "U(0,5,B)2";
    SIGNAL count_5 : bit;
    ATTRIBUTE placement_force OF count_5 : SIGNAL IS "U(1,0,B)1";
    SIGNAL count_6 : bit;
    ATTRIBUTE placement_force OF count_6 : SIGNAL IS "U(2,3,B)1";
    SIGNAL store : bit;
    ATTRIBUTE placement_force OF store : SIGNAL IS "U(0,5,B)0";
    SIGNAL store_out(0)__PA : bit;
    SIGNAL tmpOE__SW2_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__SW2_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\ : bit;
    SIGNAL \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF Net_333_split : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_333_split : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF SW2(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF SW2(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF SW1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF SW1(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF MIDI_PWR(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF MIDI_PWR(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF LED_OutB(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF LED_OutB(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF LED_InB(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF LED_InB(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF LED_OutA(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF LED_OutA(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF LED_InA(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF LED_InA(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF MIDI_OUT1(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF MIDI_OUT1(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF MIDI_IN1(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF MIDI_IN1(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF MIDI_OUT2(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF MIDI_OUT2(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF MIDI_IN2(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF MIDI_IN2(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF \USB:Dm(0)\ : LABEL IS "iocell12";
    ATTRIBUTE Location OF \USB:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USB:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USB:Dp(0)\ : LABEL IS "iocell13";
    ATTRIBUTE Location OF \USB:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF DATA(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF DATA(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF CLK(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF CLK(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF TE(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF TE(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF SW_shift_in(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF SW_shift_in(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF store_out(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF store_out(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:counter_load_not\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:counter_load_not\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_status_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_status_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_counter_load\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_counter_load\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_status_4\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_status_4\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_status_5\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_status_5\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:counter_load_not\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:counter_load_not\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:tx_status_0\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:tx_status_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:tx_status_2\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:tx_status_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_333_split_28 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_333_split_28 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_333_split_27 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_333_split_27 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_333_split_26 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_333_split_26 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_333_split_25 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_333_split_25 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:rx_counter_load\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:rx_counter_load\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_333_split_24 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_333_split_24 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_333_split_23 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_333_split_23 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:rx_status_4\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:rx_status_4\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:rx_status_5\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:rx_status_5\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_333_split_22 : LABEL IS "macrocell20";
    ATTRIBUTE Location OF Net_333_split_22 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_333_split_21 : LABEL IS "macrocell21";
    ATTRIBUTE Location OF Net_333_split_21 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_333_split_20 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Net_333_split_20 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_333_split_19 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_333_split_19 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_333_split_18 : LABEL IS "macrocell24";
    ATTRIBUTE Location OF Net_333_split_18 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_333_split_17 : LABEL IS "macrocell25";
    ATTRIBUTE Location OF Net_333_split_17 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_333_split_16 : LABEL IS "macrocell26";
    ATTRIBUTE Location OF Net_333_split_16 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_333_split_15 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_333_split_15 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_333_split_14 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_333_split_14 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_333_split_13 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF Net_333_split_13 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_333_split_12 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF Net_333_split_12 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_333_split_11 : LABEL IS "macrocell31";
    ATTRIBUTE Location OF Net_333_split_11 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_333_split_10 : LABEL IS "macrocell32";
    ATTRIBUTE Location OF Net_333_split_10 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_333_split_9 : LABEL IS "macrocell33";
    ATTRIBUTE Location OF Net_333_split_9 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_333_split_8 : LABEL IS "macrocell34";
    ATTRIBUTE Location OF Net_333_split_8 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_333_split_7 : LABEL IS "macrocell35";
    ATTRIBUTE Location OF Net_333_split_7 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_333 : LABEL IS "macrocell36";
    ATTRIBUTE Location OF Net_333 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_332 : LABEL IS "macrocell37";
    ATTRIBUTE Location OF Net_332 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF bitclock : LABEL IS "macrocell38";
    ATTRIBUTE Location OF bitclock : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF store : LABEL IS "macrocell39";
    ATTRIBUTE Location OF store : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF \MIDI1_UART:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \MIDI1_UART:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF Net_333_split_6 : LABEL IS "macrocell40";
    ATTRIBUTE Location OF Net_333_split_6 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_333_split_5 : LABEL IS "macrocell41";
    ATTRIBUTE Location OF Net_333_split_5 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sTX:TxSts\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sRX:RxSts\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \MIDI2_UART:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \MIDI2_UART:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:sTX:TxSts\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:sRX:RxSts\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \USB:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USB:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USB:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \USB:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \USB:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USB:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USB:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USB:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE Location OF Sleep_isr : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \Keys_Notes_1:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Keys_Notes_1:Sync:ctrl_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Keys_Notes_2:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Keys_Notes_2:Sync:ctrl_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Keys_Notes_3:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Keys_Notes_3:Sync:ctrl_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Keys_Notes_4:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Keys_Notes_4:Sync:ctrl_reg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Keys_Notes_5:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Keys_Notes_5:Sync:ctrl_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Keys_Notes_6:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Keys_Notes_6:Sync:ctrl_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Chords_Notes:Sync:ctrl_reg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \Chords_Notes:Sync:ctrl_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Chords_Bass_Notes:Sync:ctrl_reg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \Chords_Bass_Notes:Sync:ctrl_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Bass_Notes:Sync:ctrl_reg\ : LABEL IS "controlcell9";
    ATTRIBUTE Location OF \Bass_Notes:Sync:ctrl_reg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Control_Reg_10:Sync:ctrl_reg\ : LABEL IS "controlcell10";
    ATTRIBUTE Location OF \Control_Reg_10:Sync:ctrl_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Control_Reg_11:Sync:ctrl_reg\ : LABEL IS "controlcell11";
    ATTRIBUTE Location OF \Control_Reg_11:Sync:ctrl_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Chorus_Speed:Sync:ctrl_reg\ : LABEL IS "controlcell12";
    ATTRIBUTE Location OF \Chorus_Speed:Sync:ctrl_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Tabs_1:Sync:ctrl_reg\ : LABEL IS "controlcell13";
    ATTRIBUTE Location OF \Tabs_1:Sync:ctrl_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Tabs_2:Sync:ctrl_reg\ : LABEL IS "controlcell14";
    ATTRIBUTE Location OF \Tabs_2:Sync:ctrl_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Tabs_3:Sync:ctrl_reg\ : LABEL IS "controlcell15";
    ATTRIBUTE Location OF \Tabs_3:Sync:ctrl_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Tabs_4:Sync:ctrl_reg\ : LABEL IS "controlcell16";
    ATTRIBUTE Location OF \Tabs_4:Sync:ctrl_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell17";
    ATTRIBUTE Location OF \Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Input_SW_ShiftReg:bSR:StsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \Input_SW_ShiftReg:bSR:StsReg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_333_split_4 : LABEL IS "macrocell42";
    ATTRIBUTE Location OF Net_333_split_4 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_676 : LABEL IS "macrocell43";
    ATTRIBUTE Location OF Net_676 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_state_1\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_state_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_state_0\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_state_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_state_2\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_state_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_bitclk\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_bitclk\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_state_0\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_state_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_load_fifo\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_load_fifo\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_state_3\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_state_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_state_2\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_state_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_bitclk_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_333_split_3 : LABEL IS "macrocell55";
    ATTRIBUTE Location OF Net_333_split_3 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_status_3\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_status_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_last\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_last\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_333_split_2 : LABEL IS "macrocell58";
    ATTRIBUTE Location OF Net_333_split_2 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_674 : LABEL IS "macrocell59";
    ATTRIBUTE Location OF Net_674 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:tx_state_1\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:tx_state_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:tx_state_0\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:tx_state_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:tx_state_2\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:tx_state_2\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:tx_bitclk\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:tx_bitclk\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:rx_state_0\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:rx_state_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:rx_load_fifo\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:rx_load_fifo\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:rx_state_3\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:rx_state_3\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:rx_state_2\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:rx_state_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:rx_bitclk_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_333_split_1 : LABEL IS "macrocell70";
    ATTRIBUTE Location OF Net_333_split_1 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:rx_status_3\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:rx_status_3\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF bitclock__SYNC : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF MIDI_IN2(0)_SYNC : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \MIDI2_UART:BUART:rx_last\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \MIDI2_UART:BUART:rx_last\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF count_6 : LABEL IS "macrocell73";
    ATTRIBUTE Location OF count_6 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF count_5 : LABEL IS "macrocell74";
    ATTRIBUTE Location OF count_5 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF count_4 : LABEL IS "macrocell75";
    ATTRIBUTE Location OF count_4 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF count_3 : LABEL IS "macrocell76";
    ATTRIBUTE Location OF count_3 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF count_2 : LABEL IS "macrocell77";
    ATTRIBUTE Location OF count_2 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF count_1 : LABEL IS "macrocell78";
    ATTRIBUTE Location OF count_1 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF count_0 : LABEL IS "macrocell79";
    ATTRIBUTE Location OF count_0 : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF MIDI_IN1(0)_SYNC : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF PM : LABEL IS "F(PM,0)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    Net_333_split:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6 * main_11) + (main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_10) + (main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * main_9) + (main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * main_8) + (main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg16_7,
            main_8 => Reg16_6,
            main_9 => Reg16_5,
            main_10 => Reg16_4,
            main_11 => Reg16_3);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_355,
            dclk_0 => Net_355_local,
            dclk_glb_1 => Net_41,
            dclk_1 => Net_41_local);

    SW2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "77c9720d-76e8-4e06-9af8-359f579c4b31",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SW2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SW2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SW2(0)__PA,
            oe => open,
            pad_in => SW2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SW1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "5e92a984-3b11-44ae-9f60-7d92fa6d9c1e",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SW1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SW1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SW1(0)__PA,
            oe => open,
            pad_in => SW1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MIDI_PWR:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "12f75402-8258-4a24-b9e9-c367efce01c5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MIDI_PWR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MIDI_PWR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MIDI_PWR(0)__PA,
            oe => open,
            pad_in => MIDI_PWR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_OutB:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f8bc0318-1f79-4017-96b4-8202b2c6e937",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_OutB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_OutB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_OutB(0)__PA,
            oe => open,
            pad_in => LED_OutB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_InB:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "29ba3e40-8057-417d-8bf3-2c71587c0d14",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_InB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_InB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_InB(0)__PA,
            oe => open,
            pad_in => LED_InB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_OutA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0689c1e7-85fd-44ea-a9f9-bed96995ce5c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_OutA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_OutA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_OutA(0)__PA,
            oe => open,
            pad_in => LED_OutA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_InA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_InA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_InA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_InA(0)__PA,
            oe => open,
            pad_in => LED_InA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MIDI_OUT1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b9e1db07-a07e-4cf5-8771-93eb2ff0ddc0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MIDI_OUT1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MIDI_OUT1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MIDI_OUT1(0)__PA,
            oe => open,
            pin_input => Net_676,
            pad_out => MIDI_OUT1(0)_PAD,
            pad_in => MIDI_OUT1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MIDI_IN1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "6c474820-c2f5-46c6-aa01-7db6a7b6db1f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    MIDI_IN1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MIDI_IN1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MIDI_IN1(0)__PA,
            oe => open,
            fb => Net_677,
            pad_in => MIDI_IN1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MIDI_OUT2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "16e2c6df-bfa9-4d60-8902-0c211b69d05a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MIDI_OUT2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MIDI_OUT2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MIDI_OUT2(0)__PA,
            oe => open,
            pin_input => Net_674,
            pad_out => MIDI_OUT2(0)_PAD,
            pad_in => MIDI_OUT2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MIDI_IN2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    MIDI_IN2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MIDI_IN2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MIDI_IN2(0)__PA,
            oe => open,
            fb => Net_688,
            pad_in => MIDI_IN2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USB:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "207de35d-96fa-4d9c-93e8-b56a5d18b7b9/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USB:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USB:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USB:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USB:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "207de35d-96fa-4d9c-93e8-b56a5d18b7b9/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USB:Net_1010\,
            in_clock => open);

    \USB:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USB:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USB:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DATA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DATA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DATA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DATA(0)__PA,
            oe => open,
            pin_input => Net_332,
            pad_out => DATA(0)_PAD,
            pad_in => DATA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5e023edb-e9cd-4862-a311-eb46f4fde587",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CLK(0)__PA,
            oe => open,
            pin_input => bitclock,
            pad_out => CLK(0)_PAD,
            pad_in => CLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TE:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "98249fee-4282-4982-aa32-940e32c39659",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TE(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TE",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TE(0)__PA,
            oe => open,
            pin_input => Net_41_local,
            pad_out => TE(0)_PAD,
            pad_in => TE(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SW_shift_in:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SW_shift_in(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SW_shift_in",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SW_shift_in(0)__PA,
            oe => open,
            fb => Net_961,
            pad_in => SW_shift_in(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    store_out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "becbd34d-5305-4be2-aefa-ac8f14ba55ec",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    store_out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "store_out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => store_out(0)__PA,
            oe => open,
            pin_input => store,
            pad_out => store_out(0)_PAD,
            pad_in => store_out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \MIDI1_UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:counter_load_not\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\);

    \MIDI1_UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_status_0\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_fifo_empty\,
            main_4 => \MIDI1_UART:BUART:tx_state_2\);

    \MIDI1_UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_status_2\,
            main_0 => \MIDI1_UART:BUART:tx_fifo_notfull\);

    \MIDI1_UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_counter_load\,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_state_3\,
            main_3 => \MIDI1_UART:BUART:rx_state_2\);

    \MIDI1_UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_status_4\,
            main_0 => \MIDI1_UART:BUART:rx_load_fifo\,
            main_1 => \MIDI1_UART:BUART:rx_fifofull\);

    \MIDI1_UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_status_5\,
            main_0 => \MIDI1_UART:BUART:rx_fifonotempty\,
            main_1 => \MIDI1_UART:BUART:rx_state_stop1_reg\);

    \MIDI2_UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:counter_load_not\,
            main_0 => \MIDI2_UART:BUART:tx_state_1\,
            main_1 => \MIDI2_UART:BUART:tx_state_0\,
            main_2 => \MIDI2_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI2_UART:BUART:tx_state_2\);

    \MIDI2_UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:tx_status_0\,
            main_0 => \MIDI2_UART:BUART:tx_state_1\,
            main_1 => \MIDI2_UART:BUART:tx_state_0\,
            main_2 => \MIDI2_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI2_UART:BUART:tx_fifo_empty\,
            main_4 => \MIDI2_UART:BUART:tx_state_2\);

    \MIDI2_UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:tx_status_2\,
            main_0 => \MIDI2_UART:BUART:tx_fifo_notfull\);

    Net_333_split_28:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_28,
            main_0 => Net_333_split_4,
            main_1 => Net_333_split_5,
            main_2 => Net_333_split_6,
            main_3 => Net_333_split_7,
            main_4 => Net_333_split_8,
            main_5 => Net_333_split_9,
            main_6 => Net_333_split_26,
            main_7 => Net_333_split_27);

    Net_333_split_27:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_27,
            main_0 => Net_333_split_10,
            main_1 => Net_333_split_11,
            main_2 => Net_333_split_12,
            main_3 => Net_333_split_13);

    Net_333_split_26:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_26,
            main_0 => Net_333_split_14,
            main_1 => Net_333_split_15,
            main_2 => Net_333_split_16,
            main_3 => Net_333_split_17,
            main_4 => Net_333_split_18,
            main_5 => Net_333_split_19,
            main_6 => Net_333_split_20,
            main_7 => Net_333_split_21,
            main_8 => Net_333_split_22,
            main_9 => Net_333_split_23,
            main_10 => Net_333_split_24,
            main_11 => Net_333_split_25);

    Net_333_split_25:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_9) + (!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_8) + (!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_25,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg1_2,
            main_8 => Reg1_1,
            main_9 => Reg1_0);

    \MIDI2_UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:rx_counter_load\,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI2_UART:BUART:rx_state_0\,
            main_2 => \MIDI2_UART:BUART:rx_state_3\,
            main_3 => \MIDI2_UART:BUART:rx_state_2\);

    Net_333_split_24:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * main_11) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_10) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * main_9) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * main_8) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_24,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg1_7,
            main_8 => Reg1_6,
            main_9 => Reg1_5,
            main_10 => Reg1_4,
            main_11 => Reg1_3);

    Net_333_split_23:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_11) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * main_10) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * main_9) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6 * main_8) + (!main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_23,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg2_4,
            main_8 => Reg2_3,
            main_9 => Reg2_2,
            main_10 => Reg2_1,
            main_11 => Reg2_0);

    \MIDI2_UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:rx_status_4\,
            main_0 => \MIDI2_UART:BUART:rx_load_fifo\,
            main_1 => \MIDI2_UART:BUART:rx_fifofull\);

    \MIDI2_UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:rx_status_5\,
            main_0 => \MIDI2_UART:BUART:rx_fifonotempty\,
            main_1 => \MIDI2_UART:BUART:rx_state_stop1_reg\);

    Net_333_split_22:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6 * main_9) + (!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * main_8) + (!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * main_7) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_11) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_22,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg2_7,
            main_8 => Reg2_6,
            main_9 => Reg2_5,
            main_10 => Reg3_1,
            main_11 => Reg3_0);

    Net_333_split_21:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_11) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * main_10) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * main_8) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_21,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg3_6,
            main_8 => Reg3_5,
            main_9 => Reg3_4,
            main_10 => Reg3_3,
            main_11 => Reg3_2);

    Net_333_split_20:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_11) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_10) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * main_9) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_20,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg3_7,
            main_8 => Reg4_3,
            main_9 => Reg4_2,
            main_10 => Reg4_1,
            main_11 => Reg4_0);

    Net_333_split_19:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_10) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * main_9) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * main_8) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_19,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg4_7,
            main_8 => Reg4_6,
            main_9 => Reg4_5,
            main_10 => Reg4_4,
            main_11 => Reg5_0);

    Net_333_split_18:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_11) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_10) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * main_9) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_8) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_18,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg5_5,
            main_8 => Reg5_4,
            main_9 => Reg5_3,
            main_10 => Reg5_2,
            main_11 => Reg5_1);

    Net_333_split_17:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * main_8) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_11) + (!main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * main_10) + (!main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_17,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg5_7,
            main_8 => Reg5_6,
            main_9 => Reg6_2,
            main_10 => Reg6_1,
            main_11 => Reg6_0);

    Net_333_split_16:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6 * main_11) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_10) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6 * main_9) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * main_8) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_16,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg6_7,
            main_8 => Reg6_6,
            main_9 => Reg6_5,
            main_10 => Reg6_4,
            main_11 => Reg6_3);

    Net_333_split_15:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_11) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_9) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * main_8) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_15,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg7_4,
            main_8 => Reg7_3,
            main_9 => Reg7_2,
            main_10 => Reg7_1,
            main_11 => Reg7_0);

    Net_333_split_14:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * main_9) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6 * main_8) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * main_7) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_11) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_14,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg7_7,
            main_8 => Reg7_6,
            main_9 => Reg7_5,
            main_10 => Reg8_1,
            main_11 => Reg8_0);

    Net_333_split_13:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * main_11) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6 * main_10) + (!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * main_8) + (!main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_13,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg8_6,
            main_8 => Reg8_5,
            main_9 => Reg8_4,
            main_10 => Reg8_3,
            main_11 => Reg8_2);

    Net_333_split_12:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_11) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_9) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_12,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg8_7,
            main_8 => Reg9_3,
            main_9 => Reg9_2,
            main_10 => Reg9_1,
            main_11 => Reg9_0);

    Net_333_split_11:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_10) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * main_9) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * main_8) + (main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_11,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg9_7,
            main_8 => Reg9_6,
            main_9 => Reg9_5,
            main_10 => Reg9_4,
            main_11 => Reg10_0);

    Net_333_split_10:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * main_11) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * main_10) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6 * main_9) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_8) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_10,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg10_5,
            main_8 => Reg10_4,
            main_9 => Reg10_3,
            main_10 => Reg10_2,
            main_11 => Reg10_1);

    Net_333_split_9:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * main_8) + (main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_11) + (main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_9,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg10_7,
            main_8 => Reg10_6,
            main_9 => Reg11_2,
            main_10 => Reg11_1,
            main_11 => Reg11_0);

    Net_333_split_8:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * main_11) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_10) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * main_9) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6 * main_8) + (main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_8,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg11_7,
            main_8 => Reg11_6,
            main_9 => Reg11_5,
            main_10 => Reg11_4,
            main_11 => Reg11_3);

    Net_333_split_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_11) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * main_9) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6 * main_8) + (main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_7,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg12_4,
            main_8 => Reg12_3,
            main_9 => Reg12_2,
            main_10 => Reg12_1,
            main_11 => Reg12_0);

    Net_333:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333,
            main_0 => Net_333_split,
            main_1 => Net_333_split_1,
            main_2 => Net_333_split_2,
            main_3 => Net_333_split_3,
            main_4 => Net_333_split_28);

    Net_332:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_332,
            main_0 => Net_333);

    bitclock:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => bitclock,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Net_41_local);

    store:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => store,
            main_0 => count_4,
            main_1 => count_3,
            main_2 => count_2,
            main_3 => count_1,
            main_4 => count_0,
            main_5 => Net_41_local);

    \MIDI1_UART:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_682,
            clock => ClockBlock_BUS_CLK);

    \MIDI1_UART:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_683,
            clock => ClockBlock_BUS_CLK);

    Net_333_split_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6 * main_9) + (main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * main_8) + (main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_11) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_6,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg12_7,
            main_8 => Reg12_6,
            main_9 => Reg12_5,
            main_10 => Reg13_1,
            main_11 => Reg13_0);

    \MIDI1_UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_355,
            cs_addr_2 => \MIDI1_UART:BUART:tx_state_1\,
            cs_addr_1 => \MIDI1_UART:BUART:tx_state_0\,
            cs_addr_0 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \MIDI1_UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \MIDI1_UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \MIDI1_UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    Net_333_split_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_11) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * main_10) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6 * main_8) + (main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_5,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg13_6,
            main_8 => Reg13_5,
            main_9 => Reg13_4,
            main_10 => Reg13_3,
            main_11 => Reg13_2);

    \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_355,
            cs_addr_0 => \MIDI1_UART:BUART:counter_load_not\,
            ce0_reg => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \MIDI1_UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \MIDI1_UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_355,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \MIDI1_UART:BUART:tx_fifo_notfull\,
            status_2 => \MIDI1_UART:BUART:tx_status_2\,
            status_1 => \MIDI1_UART:BUART:tx_fifo_empty\,
            status_0 => \MIDI1_UART:BUART:tx_status_0\,
            interrupt => Net_682);

    \MIDI1_UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_355,
            cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \MIDI1_UART:BUART:rx_state_0\,
            cs_addr_0 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            route_si => Net_677_SYNCOUT,
            f0_load => \MIDI1_UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \MIDI1_UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \MIDI1_UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \MIDI1_UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110001",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_355,
            reset => open,
            load => \MIDI1_UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN1_6,
            count_5 => MODIN1_5,
            count_4 => MODIN1_4,
            count_3 => MODIN1_3,
            count_2 => \MIDI1_UART:BUART:rx_count_2\,
            count_1 => \MIDI1_UART:BUART:rx_count_1\,
            count_0 => \MIDI1_UART:BUART:rx_count_0\,
            tc => \MIDI1_UART:BUART:rx_count7_tc\);

    \MIDI1_UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_355,
            status_6 => open,
            status_5 => \MIDI1_UART:BUART:rx_status_5\,
            status_4 => \MIDI1_UART:BUART:rx_status_4\,
            status_3 => \MIDI1_UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_683);

    \MIDI2_UART:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_693,
            clock => ClockBlock_BUS_CLK);

    \MIDI2_UART:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_694,
            clock => ClockBlock_BUS_CLK);

    \MIDI2_UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_355,
            cs_addr_2 => \MIDI2_UART:BUART:tx_state_1\,
            cs_addr_1 => \MIDI2_UART:BUART:tx_state_0\,
            cs_addr_0 => \MIDI2_UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \MIDI2_UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \MIDI2_UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \MIDI2_UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_355,
            cs_addr_0 => \MIDI2_UART:BUART:counter_load_not\,
            ce0_reg => \MIDI2_UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \MIDI2_UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \MIDI2_UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_355,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \MIDI2_UART:BUART:tx_fifo_notfull\,
            status_2 => \MIDI2_UART:BUART:tx_status_2\,
            status_1 => \MIDI2_UART:BUART:tx_fifo_empty\,
            status_0 => \MIDI2_UART:BUART:tx_status_0\,
            interrupt => Net_693);

    \MIDI2_UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_355,
            cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \MIDI2_UART:BUART:rx_state_0\,
            cs_addr_0 => \MIDI2_UART:BUART:rx_bitclk_enable\,
            route_si => Net_688_SYNCOUT,
            f0_load => \MIDI2_UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \MIDI2_UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \MIDI2_UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \MIDI2_UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110001",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_355,
            reset => open,
            load => \MIDI2_UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \MIDI2_UART:BUART:rx_count_6\,
            count_5 => \MIDI2_UART:BUART:rx_count_5\,
            count_4 => \MIDI2_UART:BUART:rx_count_4\,
            count_3 => \MIDI2_UART:BUART:rx_count_3\,
            count_2 => \MIDI2_UART:BUART:rx_count_2\,
            count_1 => \MIDI2_UART:BUART:rx_count_1\,
            count_0 => \MIDI2_UART:BUART:rx_count_0\,
            tc => \MIDI2_UART:BUART:rx_count7_tc\);

    \MIDI2_UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_355,
            status_6 => open,
            status_5 => \MIDI2_UART:BUART:rx_status_5\,
            status_4 => \MIDI2_UART:BUART:rx_status_4\,
            status_3 => \MIDI2_UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_694);

    \USB:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USB:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USB:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_700,
            arb_int => \USB:Net_1889\,
            usb_int => \USB:Net_1876\,
            ept_int_8 => \USB:ep_int_8\,
            ept_int_7 => \USB:ep_int_7\,
            ept_int_6 => \USB:ep_int_6\,
            ept_int_5 => \USB:ep_int_5\,
            ept_int_4 => \USB:ep_int_4\,
            ept_int_3 => \USB:ep_int_3\,
            ept_int_2 => \USB:ep_int_2\,
            ept_int_1 => \USB:ep_int_1\,
            ept_int_0 => \USB:ep_int_0\,
            ord_int => \USB:Net_95\,
            dma_req_7 => \USB:dma_request_7\,
            dma_req_6 => \USB:dma_request_6\,
            dma_req_5 => \USB:dma_request_5\,
            dma_req_4 => \USB:dma_request_4\,
            dma_req_3 => \USB:dma_request_3\,
            dma_req_2 => \USB:dma_request_2\,
            dma_req_1 => \USB:dma_request_1\,
            dma_req_0 => \USB:dma_request_0\,
            dma_termin => \USB:dma_terminate\);

    \USB:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USB:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USB:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USB:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USB:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USB:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USB:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USB:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USB:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USB:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USB:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_700,
            clock => ClockBlock_BUS_CLK);

    Sleep_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => CTW_OUT,
            clock => ClockBlock_BUS_CLK);

    \Keys_Notes_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg1_7,
            control_6 => Reg1_6,
            control_5 => Reg1_5,
            control_4 => Reg1_4,
            control_3 => Reg1_3,
            control_2 => Reg1_2,
            control_1 => Reg1_1,
            control_0 => Reg1_0,
            busclk => ClockBlock_BUS_CLK);

    \Keys_Notes_2:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg2_7,
            control_6 => Reg2_6,
            control_5 => Reg2_5,
            control_4 => Reg2_4,
            control_3 => Reg2_3,
            control_2 => Reg2_2,
            control_1 => Reg2_1,
            control_0 => Reg2_0,
            busclk => ClockBlock_BUS_CLK);

    \Keys_Notes_3:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg3_7,
            control_6 => Reg3_6,
            control_5 => Reg3_5,
            control_4 => Reg3_4,
            control_3 => Reg3_3,
            control_2 => Reg3_2,
            control_1 => Reg3_1,
            control_0 => Reg3_0,
            busclk => ClockBlock_BUS_CLK);

    \Keys_Notes_4:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg4_7,
            control_6 => Reg4_6,
            control_5 => Reg4_5,
            control_4 => Reg4_4,
            control_3 => Reg4_3,
            control_2 => Reg4_2,
            control_1 => Reg4_1,
            control_0 => Reg4_0,
            busclk => ClockBlock_BUS_CLK);

    \Keys_Notes_5:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg5_7,
            control_6 => Reg5_6,
            control_5 => Reg5_5,
            control_4 => Reg5_4,
            control_3 => Reg5_3,
            control_2 => Reg5_2,
            control_1 => Reg5_1,
            control_0 => Reg5_0,
            busclk => ClockBlock_BUS_CLK);

    \Keys_Notes_6:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg6_7,
            control_6 => Reg6_6,
            control_5 => Reg6_5,
            control_4 => Reg6_4,
            control_3 => Reg6_3,
            control_2 => Reg6_2,
            control_1 => Reg6_1,
            control_0 => Reg6_0,
            busclk => ClockBlock_BUS_CLK);

    \Chords_Notes:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg7_7,
            control_6 => Reg7_6,
            control_5 => Reg7_5,
            control_4 => Reg7_4,
            control_3 => Reg7_3,
            control_2 => Reg7_2,
            control_1 => Reg7_1,
            control_0 => Reg7_0,
            busclk => ClockBlock_BUS_CLK);

    \Chords_Bass_Notes:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg8_7,
            control_6 => Reg8_6,
            control_5 => Reg8_5,
            control_4 => Reg8_4,
            control_3 => Reg8_3,
            control_2 => Reg8_2,
            control_1 => Reg8_1,
            control_0 => Reg8_0,
            busclk => ClockBlock_BUS_CLK);

    \Bass_Notes:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg9_7,
            control_6 => Reg9_6,
            control_5 => Reg9_5,
            control_4 => Reg9_4,
            control_3 => Reg9_3,
            control_2 => Reg9_2,
            control_1 => Reg9_1,
            control_0 => Reg9_0,
            busclk => ClockBlock_BUS_CLK);

    \Control_Reg_10:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg10_7,
            control_6 => Reg10_6,
            control_5 => Reg10_5,
            control_4 => Reg10_4,
            control_3 => Reg10_3,
            control_2 => Reg10_2,
            control_1 => Reg10_1,
            control_0 => Reg10_0,
            busclk => ClockBlock_BUS_CLK);

    \Control_Reg_11:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg11_7,
            control_6 => Reg11_6,
            control_5 => Reg11_5,
            control_4 => Reg11_4,
            control_3 => Reg11_3,
            control_2 => Reg11_2,
            control_1 => Reg11_1,
            control_0 => Reg11_0,
            busclk => ClockBlock_BUS_CLK);

    \Chorus_Speed:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg12_7,
            control_6 => Reg12_6,
            control_5 => Reg12_5,
            control_4 => Reg12_4,
            control_3 => Reg12_3,
            control_2 => Reg12_2,
            control_1 => Reg12_1,
            control_0 => Reg12_0,
            busclk => ClockBlock_BUS_CLK);

    \Tabs_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg13_7,
            control_6 => Reg13_6,
            control_5 => Reg13_5,
            control_4 => Reg13_4,
            control_3 => Reg13_3,
            control_2 => Reg13_2,
            control_1 => Reg13_1,
            control_0 => Reg13_0,
            busclk => ClockBlock_BUS_CLK);

    \Tabs_2:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg14_7,
            control_6 => Reg14_6,
            control_5 => Reg14_5,
            control_4 => Reg14_4,
            control_3 => Reg14_3,
            control_2 => Reg14_2,
            control_1 => Reg14_1,
            control_0 => Reg14_0,
            busclk => ClockBlock_BUS_CLK);

    \Tabs_3:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg15_7,
            control_6 => Reg15_6,
            control_5 => Reg15_5,
            control_4 => Reg15_4,
            control_3 => Reg15_3,
            control_2 => Reg15_2,
            control_1 => Reg15_1,
            control_0 => Reg15_0,
            busclk => ClockBlock_BUS_CLK);

    \Tabs_4:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Reg16_7,
            control_6 => Reg16_6,
            control_5 => Reg16_5,
            control_4 => Reg16_4,
            control_3 => Reg16_3,
            control_2 => Reg16_2,
            control_1 => Reg16_1,
            control_0 => Reg16_0,
            busclk => ClockBlock_BUS_CLK);

    \Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Input_SW_ShiftReg:bSR:control_7\,
            control_6 => \Input_SW_ShiftReg:bSR:control_6\,
            control_5 => \Input_SW_ShiftReg:bSR:control_5\,
            control_4 => \Input_SW_ShiftReg:bSR:control_4\,
            control_3 => \Input_SW_ShiftReg:bSR:control_3\,
            control_2 => \Input_SW_ShiftReg:bSR:control_2\,
            control_1 => \Input_SW_ShiftReg:bSR:control_1\,
            control_0 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\,
            clk_en => bitclock__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK);

    \Input_SW_ShiftReg:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \Input_SW_ShiftReg:bSR:status_6\,
            status_5 => \Input_SW_ShiftReg:bSR:status_5\,
            status_4 => \Input_SW_ShiftReg:bSR:status_4\,
            status_3 => \Input_SW_ShiftReg:bSR:status_3\,
            status_2 => open,
            status_1 => store,
            status_0 => open,
            clk_en => bitclock__SYNC_OUT);

    \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\,
            route_si => Net_961,
            f1_load => store,
            clk_en => bitclock__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            co_msb => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sil => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbi => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\);

    \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\,
            route_si => Net_961,
            f1_load => store,
            busclk => ClockBlock_BUS_CLK,
            clk_en => bitclock__SYNC_OUT,
            ce0i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            ci => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sir => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sor => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbo => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            co_msb => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sil => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbi => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\);

    \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\,
            route_si => Net_961,
            f1_load => store,
            busclk => ClockBlock_BUS_CLK,
            clk_en => bitclock__SYNC_OUT,
            ce0i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            ci => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sir => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sor => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbo => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\,
            ce0 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1 => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            co_msb => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sol_msb => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbo => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sil => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbi => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\,
            route_si => Net_961,
            f1_load => store,
            f0_bus_stat_comb => \Input_SW_ShiftReg:bSR:status_4\,
            f0_blk_stat_comb => \Input_SW_ShiftReg:bSR:status_3\,
            f1_bus_stat_comb => \Input_SW_ShiftReg:bSR:status_6\,
            f1_blk_stat_comb => \Input_SW_ShiftReg:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => bitclock__SYNC_OUT,
            ce0i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1i => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            ci => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sir => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbi => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sor => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbo => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    Net_333_split_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_11) + (main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6 * main_9) + (main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_4,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg13_7,
            main_8 => Reg14_3,
            main_9 => Reg14_2,
            main_10 => Reg14_1,
            main_11 => Reg14_0);

    Net_676:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_676,
            clock_0 => Net_355,
            main_0 => Net_676,
            main_1 => \MIDI1_UART:BUART:tx_state_1\,
            main_2 => \MIDI1_UART:BUART:tx_state_0\,
            main_3 => \MIDI1_UART:BUART:tx_shift_out\,
            main_4 => \MIDI1_UART:BUART:tx_state_2\,
            main_5 => \MIDI1_UART:BUART:tx_counter_dp\,
            main_6 => \MIDI1_UART:BUART:tx_bitclk\);

    \MIDI1_UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_state_1\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\,
            main_4 => \MIDI1_UART:BUART:tx_counter_dp\,
            main_5 => \MIDI1_UART:BUART:tx_bitclk\);

    \MIDI1_UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_state_0\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_fifo_empty\,
            main_4 => \MIDI1_UART:BUART:tx_state_2\,
            main_5 => \MIDI1_UART:BUART:tx_bitclk\);

    \MIDI1_UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_state_2\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\,
            main_4 => \MIDI1_UART:BUART:tx_counter_dp\,
            main_5 => \MIDI1_UART:BUART:tx_bitclk\);

    \MIDI1_UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_bitclk\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\);

    \MIDI1_UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            clock_0 => Net_355);

    \MIDI1_UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_state_0\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI1_UART:BUART:rx_state_3\,
            main_4 => \MIDI1_UART:BUART:rx_state_2\,
            main_5 => MODIN1_6,
            main_6 => MODIN1_5,
            main_7 => MODIN1_4,
            main_8 => Net_677_SYNCOUT);

    \MIDI1_UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_load_fifo\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI1_UART:BUART:rx_state_3\,
            main_4 => \MIDI1_UART:BUART:rx_state_2\,
            main_5 => MODIN1_6,
            main_6 => MODIN1_5,
            main_7 => MODIN1_4);

    \MIDI1_UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_state_3\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI1_UART:BUART:rx_state_3\,
            main_4 => \MIDI1_UART:BUART:rx_state_2\,
            main_5 => MODIN1_6,
            main_6 => MODIN1_5,
            main_7 => MODIN1_4);

    \MIDI1_UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_state_2\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI1_UART:BUART:rx_state_3\,
            main_4 => \MIDI1_UART:BUART:rx_state_2\,
            main_5 => \MIDI1_UART:BUART:rx_last\,
            main_6 => MODIN1_6,
            main_7 => MODIN1_5,
            main_8 => MODIN1_4,
            main_9 => Net_677_SYNCOUT);

    \MIDI1_UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_bitclk_enable\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:rx_count_2\,
            main_1 => \MIDI1_UART:BUART:rx_count_1\,
            main_2 => \MIDI1_UART:BUART:rx_count_0\);

    \MIDI1_UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_state_stop1_reg\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_state_3\,
            main_3 => \MIDI1_UART:BUART:rx_state_2\);

    Net_333_split_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_10) + (main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6 * main_9) + (main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * main_8) + (main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_3,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg14_7,
            main_8 => Reg14_6,
            main_9 => Reg14_5,
            main_10 => Reg14_4,
            main_11 => Reg15_0);

    \MIDI1_UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_status_3\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI1_UART:BUART:rx_state_3\,
            main_4 => \MIDI1_UART:BUART:rx_state_2\,
            main_5 => Net_677_SYNCOUT);

    \MIDI1_UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_last\,
            clock_0 => Net_355,
            main_0 => Net_677_SYNCOUT);

    Net_333_split_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_11) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_10) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * main_9) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_8) + (main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_2,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg15_5,
            main_8 => Reg15_4,
            main_9 => Reg15_3,
            main_10 => Reg15_2,
            main_11 => Reg15_1);

    Net_674:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_674,
            clock_0 => Net_355,
            main_0 => Net_674,
            main_1 => \MIDI2_UART:BUART:tx_state_1\,
            main_2 => \MIDI2_UART:BUART:tx_state_0\,
            main_3 => \MIDI2_UART:BUART:tx_shift_out\,
            main_4 => \MIDI2_UART:BUART:tx_state_2\,
            main_5 => \MIDI2_UART:BUART:tx_counter_dp\,
            main_6 => \MIDI2_UART:BUART:tx_bitclk\);

    \MIDI2_UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:tx_state_1\,
            clock_0 => Net_355,
            main_0 => \MIDI2_UART:BUART:tx_state_1\,
            main_1 => \MIDI2_UART:BUART:tx_state_0\,
            main_2 => \MIDI2_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI2_UART:BUART:tx_state_2\,
            main_4 => \MIDI2_UART:BUART:tx_counter_dp\,
            main_5 => \MIDI2_UART:BUART:tx_bitclk\);

    \MIDI2_UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:tx_state_0\,
            clock_0 => Net_355,
            main_0 => \MIDI2_UART:BUART:tx_state_1\,
            main_1 => \MIDI2_UART:BUART:tx_state_0\,
            main_2 => \MIDI2_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI2_UART:BUART:tx_fifo_empty\,
            main_4 => \MIDI2_UART:BUART:tx_state_2\,
            main_5 => \MIDI2_UART:BUART:tx_bitclk\);

    \MIDI2_UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:tx_state_2\,
            clock_0 => Net_355,
            main_0 => \MIDI2_UART:BUART:tx_state_1\,
            main_1 => \MIDI2_UART:BUART:tx_state_0\,
            main_2 => \MIDI2_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI2_UART:BUART:tx_state_2\,
            main_4 => \MIDI2_UART:BUART:tx_counter_dp\,
            main_5 => \MIDI2_UART:BUART:tx_bitclk\);

    \MIDI2_UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:tx_bitclk\,
            clock_0 => Net_355,
            main_0 => \MIDI2_UART:BUART:tx_state_1\,
            main_1 => \MIDI2_UART:BUART:tx_state_0\,
            main_2 => \MIDI2_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI2_UART:BUART:tx_state_2\);

    \MIDI2_UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:rx_state_0\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI2_UART:BUART:rx_state_0\,
            main_2 => \MIDI2_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI2_UART:BUART:rx_state_3\,
            main_4 => \MIDI2_UART:BUART:rx_state_2\,
            main_5 => \MIDI2_UART:BUART:rx_count_6\,
            main_6 => \MIDI2_UART:BUART:rx_count_5\,
            main_7 => \MIDI2_UART:BUART:rx_count_4\,
            main_8 => Net_688_SYNCOUT);

    \MIDI2_UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:rx_load_fifo\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI2_UART:BUART:rx_state_0\,
            main_2 => \MIDI2_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI2_UART:BUART:rx_state_3\,
            main_4 => \MIDI2_UART:BUART:rx_state_2\,
            main_5 => \MIDI2_UART:BUART:rx_count_6\,
            main_6 => \MIDI2_UART:BUART:rx_count_5\,
            main_7 => \MIDI2_UART:BUART:rx_count_4\);

    \MIDI2_UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:rx_state_3\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI2_UART:BUART:rx_state_0\,
            main_2 => \MIDI2_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI2_UART:BUART:rx_state_3\,
            main_4 => \MIDI2_UART:BUART:rx_state_2\,
            main_5 => \MIDI2_UART:BUART:rx_count_6\,
            main_6 => \MIDI2_UART:BUART:rx_count_5\,
            main_7 => \MIDI2_UART:BUART:rx_count_4\);

    \MIDI2_UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:rx_state_2\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI2_UART:BUART:rx_state_0\,
            main_2 => \MIDI2_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI2_UART:BUART:rx_state_3\,
            main_4 => \MIDI2_UART:BUART:rx_state_2\,
            main_5 => \MIDI2_UART:BUART:rx_count_6\,
            main_6 => \MIDI2_UART:BUART:rx_count_5\,
            main_7 => \MIDI2_UART:BUART:rx_count_4\,
            main_8 => \MIDI2_UART:BUART:rx_last\,
            main_9 => Net_688_SYNCOUT);

    \MIDI2_UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:rx_bitclk_enable\,
            clock_0 => Net_355,
            main_0 => \MIDI2_UART:BUART:rx_count_2\,
            main_1 => \MIDI2_UART:BUART:rx_count_1\,
            main_2 => \MIDI2_UART:BUART:rx_count_0\);

    \MIDI2_UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:rx_state_stop1_reg\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI2_UART:BUART:rx_state_0\,
            main_2 => \MIDI2_UART:BUART:rx_state_3\,
            main_3 => \MIDI2_UART:BUART:rx_state_2\);

    Net_333_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6 * main_8) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_11) + (main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6 * main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_333_split_1,
            main_0 => count_6,
            main_1 => count_5,
            main_2 => count_4,
            main_3 => count_3,
            main_4 => count_2,
            main_5 => count_1,
            main_6 => count_0,
            main_7 => Reg15_7,
            main_8 => Reg15_6,
            main_9 => Reg16_2,
            main_10 => Reg16_1,
            main_11 => Reg16_0);

    \MIDI2_UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:rx_status_3\,
            clock_0 => Net_355,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI2_UART:BUART:rx_state_0\,
            main_2 => \MIDI2_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI2_UART:BUART:rx_state_3\,
            main_4 => \MIDI2_UART:BUART:rx_state_2\,
            main_5 => Net_688_SYNCOUT);

    bitclock__SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => bitclock,
            out => bitclock__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    MIDI_IN2(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_688,
            out => Net_688_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \MIDI2_UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI2_UART:BUART:rx_last\,
            clock_0 => Net_355,
            main_0 => Net_688_SYNCOUT);

    count_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => count_6,
            clock_0 => Net_41,
            main_0 => count_5,
            main_1 => count_4,
            main_2 => count_3,
            main_3 => count_2,
            main_4 => count_1,
            main_5 => count_0);

    count_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => count_5,
            clock_0 => Net_41,
            main_0 => count_4,
            main_1 => count_3,
            main_2 => count_2,
            main_3 => count_1,
            main_4 => count_0);

    count_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => count_4,
            clock_0 => Net_41,
            main_0 => count_3,
            main_1 => count_2,
            main_2 => count_1,
            main_3 => count_0);

    count_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => count_3,
            clock_0 => Net_41,
            main_0 => count_2,
            main_1 => count_1,
            main_2 => count_0);

    count_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => count_2,
            clock_0 => Net_41,
            main_0 => count_1,
            main_1 => count_0);

    count_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => count_1,
            clock_0 => Net_41,
            main_0 => count_0);

    count_0:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => count_0,
            clock_0 => Net_41);

    MIDI_IN1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_677,
            out => Net_677_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    PM:pmcell
        PORT MAP(
            ctw_int => CTW_OUT);

END __DEFAULT__;
