<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>APM:Libraries: libraries/AP_HAL_ChibiOS/hwdef/common/stm32f47_mcuconf.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">APM:Libraries
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bc0718b08fb2015b8e59c47b2805f60c.html">libraries</a></li><li class="navelem"><a class="el" href="dir_498c8457c5f0ddd4ec603971505dced8.html">AP_HAL_ChibiOS</a></li><li class="navelem"><a class="el" href="dir_dd66759f505f9bd496fb38b9d509e4ee.html">hwdef</a></li><li class="navelem"><a class="el" href="dir_efe49646aab776c0abf8b2e1f32730f5.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">stm32f47_mcuconf.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="stm32f47__mcuconf_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:affb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#affb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:affb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61440cd331858b31458b3ce72abf906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ab61440cd331858b31458b3ce72abf906">STM32_CLOCK48_REQUIRED</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ab61440cd331858b31458b3ce72abf906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;STM32_SW_PLL</td></tr>
<tr class="separator:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;STM32_PLLSRC_HSE</td></tr>
<tr class="separator:a811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba56aaa8c0bd717ad217771ee8300c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#acba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:acba56aaa8c0bd717ad217771ee8300c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a8bb439be9c6c643c7ab48f02ee662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>&#160;&#160;&#160;336</td></tr>
<tr class="separator:a42a8bb439be9c6c643c7ab48f02ee662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2a10496ad437bb1bf6bf23892148e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a0a2a10496ad437bb1bf6bf23892148e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#adc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:adc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;STM32_HPRE_DIV1</td></tr>
<tr class="separator:a035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;STM32_PPRE1_DIV4</td></tr>
<tr class="separator:a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;STM32_PPRE2_DIV2</td></tr>
<tr class="separator:a3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;STM32_RTCSEL_LSI</td></tr>
<tr class="separator:a945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea50a21db71009ebc7951180dc0d29ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aea50a21db71009ebc7951180dc0d29ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f4dea2ca69a6afdc2a05593ddb4999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a66f4dea2ca69a6afdc2a05593ddb4999">STM32_MCO1SEL</a>&#160;&#160;&#160;STM32_MCO1SEL_HSI</td></tr>
<tr class="separator:a66f4dea2ca69a6afdc2a05593ddb4999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeadb80a063dd3d4975ca3947a18ff995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aeadb80a063dd3d4975ca3947a18ff995">STM32_MCO1PRE</a>&#160;&#160;&#160;STM32_MCO1PRE_DIV1</td></tr>
<tr class="separator:aeadb80a063dd3d4975ca3947a18ff995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1164056ea271b26c923140f69ace87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ada1164056ea271b26c923140f69ace87">STM32_MCO2SEL</a>&#160;&#160;&#160;STM32_MCO2SEL_SYSCLK</td></tr>
<tr class="separator:ada1164056ea271b26c923140f69ace87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7625378f7bf7e1a50a58739742839619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a7625378f7bf7e1a50a58739742839619">STM32_MCO2PRE</a>&#160;&#160;&#160;STM32_MCO2PRE_DIV5</td></tr>
<tr class="separator:a7625378f7bf7e1a50a58739742839619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54203015c2973969adee1dd719010d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a54203015c2973969adee1dd719010d3a">STM32_I2SSRC</a>&#160;&#160;&#160;STM32_I2SSRC_CKIN</td></tr>
<tr class="separator:a54203015c2973969adee1dd719010d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2179285dbf70d5d5a370c3353737813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a>&#160;&#160;&#160;192</td></tr>
<tr class="separator:aa2179285dbf70d5d5a370c3353737813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6385bafac509e5ef0926a722fc54adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:aa6385bafac509e5ef0926a722fc54adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;STM32_PLS_LEV0</td></tr>
<tr class="separator:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc47be2589d2a861f2a7e94048d7035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a2fc47be2589d2a861f2a7e94048d7035">STM32_BKPRAM_ENABLE</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2fc47be2589d2a861f2a7e94048d7035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f41637b35e1b3176029cd1ea95e481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a47f41637b35e1b3176029cd1ea95e481">STM32_ADC_ADCPRE</a>&#160;&#160;&#160;ADC_CCR_ADCPRE_DIV4</td></tr>
<tr class="separator:a47f41637b35e1b3176029cd1ea95e481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a7256aa7c13b88f877cfb8d4913dcec0a">STM32_ADC_USE_ADC1</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0324f80d5775896053a81432c0475ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a0324f80d5775896053a81432c0475ac3">STM32_ADC_USE_ADC2</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a0324f80d5775896053a81432c0475ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbb6a582b057e5065023d7b0fb27821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#abdbb6a582b057e5065023d7b0fb27821">STM32_ADC_USE_ADC3</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:abdbb6a582b057e5065023d7b0fb27821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19de93466026d8b03a895cae792bce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ad19de93466026d8b03a895cae792bce9">STM32_ADC_ADC1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ad19de93466026d8b03a895cae792bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65cadd46c1d4b5739f1ef3a623faf196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a65cadd46c1d4b5739f1ef3a623faf196">STM32_ADC_ADC2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a65cadd46c1d4b5739f1ef3a623faf196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba49d4d898766a690874ccc9e072e4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aba49d4d898766a690874ccc9e072e4e4">STM32_ADC_ADC3_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aba49d4d898766a690874ccc9e072e4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e21948e78c6cf50c04e64363637dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a58e21948e78c6cf50c04e64363637dd4">STM32_ADC_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a58e21948e78c6cf50c04e64363637dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19080c8c395ae24df995fa57a2291465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a19080c8c395ae24df995fa57a2291465">STM32_ADC_ADC1_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a19080c8c395ae24df995fa57a2291465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5f6197c12d2a74a041b54d6e1b80a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a6d5f6197c12d2a74a041b54d6e1b80a2">STM32_ADC_ADC2_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a6d5f6197c12d2a74a041b54d6e1b80a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45424a47f5a33df11692d9763b72aa48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a45424a47f5a33df11692d9763b72aa48">STM32_ADC_ADC3_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a45424a47f5a33df11692d9763b72aa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f37b0b924eaabb6185f95446eed1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a89f37b0b924eaabb6185f95446eed1dd">STM32_CAN_USE_CAN1</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a89f37b0b924eaabb6185f95446eed1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b873df699111f00e6093ed5759e08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a00b873df699111f00e6093ed5759e08e">STM32_CAN_USE_CAN2</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a00b873df699111f00e6093ed5759e08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8dc2c331e59b626884d0b40433bfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#abe8dc2c331e59b626884d0b40433bfab">STM32_CAN_CAN1_IRQ_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:abe8dc2c331e59b626884d0b40433bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea17e07d4f22e7757ac6193ab9d72a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aea17e07d4f22e7757ac6193ab9d72a15">STM32_CAN_CAN2_IRQ_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:aea17e07d4f22e7757ac6193ab9d72a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede2afbb11fd84b6db4e101664b4b722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aede2afbb11fd84b6db4e101664b4b722">STM32_DAC_DUAL_MODE</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aede2afbb11fd84b6db4e101664b4b722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a9902eb911602a3e113a64907cc051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a44a9902eb911602a3e113a64907cc051">STM32_DAC_USE_DAC1_CH1</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a44a9902eb911602a3e113a64907cc051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50529a6ef0b6920d19203b8dd5473aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a50529a6ef0b6920d19203b8dd5473aa9">STM32_DAC_USE_DAC1_CH2</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a50529a6ef0b6920d19203b8dd5473aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a0f4f7b6d6f81c3776c89d829bf32f318">STM32_DAC_DAC1_CH1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aa2f70df5cf087cd6960d96a88fa9a8dc">STM32_DAC_DAC1_CH2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e3b10a8ba64b330697293890ae9dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a97e3b10a8ba64b330697293890ae9dfe">STM32_DAC_DAC1_CH1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a97e3b10a8ba64b330697293890ae9dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#af5e7dd5c5bd6b91423c84da0f38b7821">STM32_DAC_DAC1_CH2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6279da05e644a4bd3bc531159ad34e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aa6279da05e644a4bd3bc531159ad34e6">STM32_EXT_EXTI0_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aa6279da05e644a4bd3bc531159ad34e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac582474e7199168a6fb09792124d6546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ac582474e7199168a6fb09792124d6546">STM32_EXT_EXTI1_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ac582474e7199168a6fb09792124d6546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a5323ec55bfb3e6590c8346ee76dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a32a5323ec55bfb3e6590c8346ee76dc4">STM32_EXT_EXTI2_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a32a5323ec55bfb3e6590c8346ee76dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360ce89f2744ed7e4ec5789201f557c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a360ce89f2744ed7e4ec5789201f557c3">STM32_EXT_EXTI3_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a360ce89f2744ed7e4ec5789201f557c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f92055e4901d4dc7613422ff8ca83e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a09f92055e4901d4dc7613422ff8ca83e">STM32_EXT_EXTI4_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a09f92055e4901d4dc7613422ff8ca83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8ec40127fee7c2c398e9e2ec096a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#afb8ec40127fee7c2c398e9e2ec096a71">STM32_EXT_EXTI5_9_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:afb8ec40127fee7c2c398e9e2ec096a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c45031ace768dff11d3791a466a7ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a3c45031ace768dff11d3791a466a7ad1">STM32_EXT_EXTI10_15_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a3c45031ace768dff11d3791a466a7ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd53222576d825b8a23d1d9fd6d78a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#abd53222576d825b8a23d1d9fd6d78a6a">STM32_EXT_EXTI16_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:abd53222576d825b8a23d1d9fd6d78a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4ce61159313e9c4b43dd1c0f61fd47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aff4ce61159313e9c4b43dd1c0f61fd47">STM32_EXT_EXTI17_IRQ_PRIORITY</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:aff4ce61159313e9c4b43dd1c0f61fd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12385bdf4411e5e3f9df2d0fc03f9873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a12385bdf4411e5e3f9df2d0fc03f9873">STM32_EXT_EXTI18_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a12385bdf4411e5e3f9df2d0fc03f9873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b733cbda9a4d21a53651971aa06372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a22b733cbda9a4d21a53651971aa06372">STM32_EXT_EXTI19_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a22b733cbda9a4d21a53651971aa06372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c4b2fdc18208fbc2211c5b48a2cfc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a24c4b2fdc18208fbc2211c5b48a2cfc6">STM32_EXT_EXTI20_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a24c4b2fdc18208fbc2211c5b48a2cfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec9a95278305e7db267347988f442947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aec9a95278305e7db267347988f442947">STM32_EXT_EXTI21_IRQ_PRIORITY</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:aec9a95278305e7db267347988f442947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1360f0e97a4f7df89fd715f42ebaea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ac1360f0e97a4f7df89fd715f42ebaea7">STM32_EXT_EXTI22_IRQ_PRIORITY</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ac1360f0e97a4f7df89fd715f42ebaea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a44c0e5a4a20e05dbb598a408cf1ebee7">STM32_GPT_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87dac50603730367a564c5ba63c6e9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a87dac50603730367a564c5ba63c6e9a1">STM32_GPT_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a87dac50603730367a564c5ba63c6e9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e83c85f2c204e9302199f07dfc982e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a13e83c85f2c204e9302199f07dfc982e">STM32_GPT_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a13e83c85f2c204e9302199f07dfc982e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8433ca3b26de12e90ad85d24ddc146ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a8433ca3b26de12e90ad85d24ddc146ae">STM32_GPT_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a8433ca3b26de12e90ad85d24ddc146ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742ec02fd96ff66ed1de33aef54f0707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a742ec02fd96ff66ed1de33aef54f0707">STM32_GPT_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a742ec02fd96ff66ed1de33aef54f0707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9d5547752dc673dc08c01b257bbc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aab9d5547752dc673dc08c01b257bbc5e">STM32_GPT_USE_TIM6</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aab9d5547752dc673dc08c01b257bbc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841def6dae41ef14c28273dc71c917df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a841def6dae41ef14c28273dc71c917df">STM32_GPT_USE_TIM7</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a841def6dae41ef14c28273dc71c917df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1fc49ad496637c0d24c274c6c17c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a1b1fc49ad496637c0d24c274c6c17c01">STM32_GPT_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a1b1fc49ad496637c0d24c274c6c17c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae899fce9dc050c533cf90d97599d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a2ae899fce9dc050c533cf90d97599d27">STM32_GPT_USE_TIM9</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2ae899fce9dc050c533cf90d97599d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22579ca1cdb2ad9af4e8d493c22c03ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a22579ca1cdb2ad9af4e8d493c22c03ae">STM32_GPT_USE_TIM10</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a22579ca1cdb2ad9af4e8d493c22c03ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b58d4e2c9e019ecd077794231a0a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aa2b58d4e2c9e019ecd077794231a0a17">STM32_GPT_USE_TIM11</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aa2b58d4e2c9e019ecd077794231a0a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9cad374b91eaa3e5ff2a68319d1721a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ad9cad374b91eaa3e5ff2a68319d1721a">STM32_GPT_USE_TIM12</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad9cad374b91eaa3e5ff2a68319d1721a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abebafb129c3becefecb5add3c7d3ee6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#abebafb129c3becefecb5add3c7d3ee6a">STM32_GPT_USE_TIM13</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:abebafb129c3becefecb5add3c7d3ee6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690972d52bfd04ed8051b61a661f2f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a690972d52bfd04ed8051b61a661f2f53">STM32_GPT_USE_TIM14</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a690972d52bfd04ed8051b61a661f2f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e249eb52e9aafc7325e6cfde76db4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a1e249eb52e9aafc7325e6cfde76db4cf">STM32_GPT_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a1e249eb52e9aafc7325e6cfde76db4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314cec15b23670096752964ec5caf3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a314cec15b23670096752964ec5caf3ce">STM32_GPT_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a314cec15b23670096752964ec5caf3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e96044581d47cc827e2cbeb0227a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aa0e96044581d47cc827e2cbeb0227a8e">STM32_GPT_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aa0e96044581d47cc827e2cbeb0227a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f29be9a3823107fef0db45e685c21c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a3f29be9a3823107fef0db45e685c21c8">STM32_GPT_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a3f29be9a3823107fef0db45e685c21c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd2cd16d440c306ca4078c26c6b32a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a7dd2cd16d440c306ca4078c26c6b32a1">STM32_GPT_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7dd2cd16d440c306ca4078c26c6b32a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fe3dc866ef2fdf7f3280ff2a81a0206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a7fe3dc866ef2fdf7f3280ff2a81a0206">STM32_GPT_TIM6_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7fe3dc866ef2fdf7f3280ff2a81a0206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e918aab997f42ca310524e74dc44ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a39e918aab997f42ca310524e74dc44ae">STM32_GPT_TIM7_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a39e918aab997f42ca310524e74dc44ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f570ee0efe3af8c1584d66c00b99ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a93f570ee0efe3af8c1584d66c00b99ad">STM32_GPT_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a93f570ee0efe3af8c1584d66c00b99ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec15e13e1cd4f876f8a4408e5cb1ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a7ec15e13e1cd4f876f8a4408e5cb1ed1">STM32_GPT_TIM9_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7ec15e13e1cd4f876f8a4408e5cb1ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b3131ca12f2d5a12047abb987961a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aa4b3131ca12f2d5a12047abb987961a4">STM32_GPT_TIM11_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aa4b3131ca12f2d5a12047abb987961a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf13880831c81c27d5c7f65c737f70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#acbf13880831c81c27d5c7f65c737f70f">STM32_GPT_TIM12_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:acbf13880831c81c27d5c7f65c737f70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42381c2949b271a74c562c3502403881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a42381c2949b271a74c562c3502403881">STM32_GPT_TIM14_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a42381c2949b271a74c562c3502403881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84197e5ed8ac37628137ae10b1e55a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a84197e5ed8ac37628137ae10b1e55a80">STM32_I2C_BUSY_TIMEOUT</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:a84197e5ed8ac37628137ae10b1e55a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904706fc1fb970ddb6dc919a651cbc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a904706fc1fb970ddb6dc919a651cbc48">STM32_I2C_I2C1_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a904706fc1fb970ddb6dc919a651cbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ace43c4d497b0be3dbe8c28836fafd0a5">STM32_I2C_I2C2_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978ffaebe063c8a9f64525ed2f13bd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a978ffaebe063c8a9f64525ed2f13bd09">STM32_I2C_I2C3_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a978ffaebe063c8a9f64525ed2f13bd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd104f0cde2014ea9788f9e3f71de00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#afd104f0cde2014ea9788f9e3f71de00a">STM32_I2C_I2C1_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:afd104f0cde2014ea9788f9e3f71de00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4a662792401dae73ae072183bd8e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a6b4a662792401dae73ae072183bd8e02">STM32_I2C_I2C2_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a6b4a662792401dae73ae072183bd8e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43838b989448ecf9013b0e07e8bba565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a43838b989448ecf9013b0e07e8bba565">STM32_I2C_I2C3_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a43838b989448ecf9013b0e07e8bba565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f682be6c4559a663f6279c867cd69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a98f682be6c4559a663f6279c867cd69a">STM32_I2C_DMA_ERROR_HOOK</a>(i2cp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a98f682be6c4559a663f6279c867cd69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c246418932b7600c8226c1d8795b3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a8c246418932b7600c8226c1d8795b3e0">STM32_I2S_SPI2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a8c246418932b7600c8226c1d8795b3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8efaca9152088f4b512f9fcd3c5cc3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a8efaca9152088f4b512f9fcd3c5cc3b4">STM32_I2S_SPI3_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a8efaca9152088f4b512f9fcd3c5cc3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8bf5d54f8163403a4108ef3de30ffbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ac8bf5d54f8163403a4108ef3de30ffbd">STM32_I2S_SPI2_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ac8bf5d54f8163403a4108ef3de30ffbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1411b30180879096a278d276620892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a6c1411b30180879096a278d276620892">STM32_I2S_SPI3_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a6c1411b30180879096a278d276620892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e72e40f561c49b450e3074e7a0ca2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a20e72e40f561c49b450e3074e7a0ca2c">STM32_I2S_DMA_ERROR_HOOK</a>(i2sp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a20e72e40f561c49b450e3074e7a0ca2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51083eefd4e7d0303f11081df496d2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a51083eefd4e7d0303f11081df496d2ed">STM32_ICU_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a51083eefd4e7d0303f11081df496d2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639272943cb5b9bdcbd78e5ced2b52a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a639272943cb5b9bdcbd78e5ced2b52a0">STM32_ICU_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a639272943cb5b9bdcbd78e5ced2b52a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a90d9b62fd7b1a0180c2aec7d00089d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a5a90d9b62fd7b1a0180c2aec7d00089d">STM32_ICU_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a5a90d9b62fd7b1a0180c2aec7d00089d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c9e95d0806fd4faa34694d2f7ed8099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a5c9e95d0806fd4faa34694d2f7ed8099">STM32_ICU_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a5c9e95d0806fd4faa34694d2f7ed8099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d41fed5b7b1c735e1ea5a26970dd564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a4d41fed5b7b1c735e1ea5a26970dd564">STM32_ICU_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a4d41fed5b7b1c735e1ea5a26970dd564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ecef34dc3af18a62f81e90b34dde00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a11ecef34dc3af18a62f81e90b34dde00">STM32_ICU_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a11ecef34dc3af18a62f81e90b34dde00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f8569a392f522faadcc52ec0e71b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aa1f8569a392f522faadcc52ec0e71b83">STM32_ICU_TIM9_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aa1f8569a392f522faadcc52ec0e71b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836c2eb427b4bbe7777ed195d1f0b41c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a836c2eb427b4bbe7777ed195d1f0b41c">STM32_EICU_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a836c2eb427b4bbe7777ed195d1f0b41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475755c2dd490e96672bf45ccf09709c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a475755c2dd490e96672bf45ccf09709c">STM32_EICU_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a475755c2dd490e96672bf45ccf09709c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff73f8e452c6642c253be80aa86ad708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aff73f8e452c6642c253be80aa86ad708">STM32_EICU_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aff73f8e452c6642c253be80aa86ad708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230fb75b4d4b071c2795d0723a44c0c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a230fb75b4d4b071c2795d0723a44c0c9">STM32_EICU_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a230fb75b4d4b071c2795d0723a44c0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78751e60eda8d6513c88ae237d91b5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a78751e60eda8d6513c88ae237d91b5a5">STM32_EICU_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a78751e60eda8d6513c88ae237d91b5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf237cd0f126293b9336980b31c8f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aebf237cd0f126293b9336980b31c8f6c">STM32_EICU_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aebf237cd0f126293b9336980b31c8f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2273e83b255a3ebb88e66d91c56cfa95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a2273e83b255a3ebb88e66d91c56cfa95">STM32_EICU_TIM9_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2273e83b255a3ebb88e66d91c56cfa95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b2009dd3fe011c3c13cca72f36b4bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a9b2009dd3fe011c3c13cca72f36b4bc9">STM32_EICU_TIM10_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a9b2009dd3fe011c3c13cca72f36b4bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fe5b1b7315ae8371890641729a8333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a56fe5b1b7315ae8371890641729a8333">STM32_EICU_TIM11_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a56fe5b1b7315ae8371890641729a8333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac2e76ca84a3305b3c6418951a5de90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a2ac2e76ca84a3305b3c6418951a5de90">STM32_EICU_TIM12_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2ac2e76ca84a3305b3c6418951a5de90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd80ea6ff92a40057eef78047742cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a7bd80ea6ff92a40057eef78047742cd6">STM32_EICU_TIM13_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a7bd80ea6ff92a40057eef78047742cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34714f2a7ce40a49c64c556d3359c94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a34714f2a7ce40a49c64c556d3359c94b">STM32_EICU_TIM14_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a34714f2a7ce40a49c64c556d3359c94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ad81d320aaeb3ca4899228c4155848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a00ad81d320aaeb3ca4899228c4155848">STM32_MAC_TRANSMIT_BUFFERS</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a00ad81d320aaeb3ca4899228c4155848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836b06331ed123d7742dd7aba7db02fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a836b06331ed123d7742dd7aba7db02fd">STM32_MAC_RECEIVE_BUFFERS</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a836b06331ed123d7742dd7aba7db02fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1635e93ba4b8de905dfc7558fc043a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#af1635e93ba4b8de905dfc7558fc043a3">STM32_MAC_BUFFERS_SIZE</a>&#160;&#160;&#160;1522</td></tr>
<tr class="separator:af1635e93ba4b8de905dfc7558fc043a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7607417f985da8e638c7871afc61003a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a7607417f985da8e638c7871afc61003a">STM32_MAC_PHY_TIMEOUT</a>&#160;&#160;&#160;100</td></tr>
<tr class="separator:a7607417f985da8e638c7871afc61003a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd42d4db3b7dfc7e12f68466ccf55f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#afd42d4db3b7dfc7e12f68466ccf55f15">STM32_MAC_ETH1_CHANGE_PHY_STATE</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:afd42d4db3b7dfc7e12f68466ccf55f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcd7b72b6811260a2a9a6ce03756b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#addcd7b72b6811260a2a9a6ce03756b29">STM32_MAC_ETH1_IRQ_PRIORITY</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:addcd7b72b6811260a2a9a6ce03756b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a241d0b75f05fe97673e1bd71bff136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a1a241d0b75f05fe97673e1bd71bff136">STM32_MAC_IP_CHECKSUM_OFFLOAD</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1a241d0b75f05fe97673e1bd71bff136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554728f749ad9aca0102d189cc6bb9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a554728f749ad9aca0102d189cc6bb9e7">STM32_PWM_USE_ADVANCED</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a554728f749ad9aca0102d189cc6bb9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae631e1c4b6541c9d67de9d009196b770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ae631e1c4b6541c9d67de9d009196b770">STM32_PWM_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ae631e1c4b6541c9d67de9d009196b770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b2a27910cfaed8a40043c8efe1e9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a01b2a27910cfaed8a40043c8efe1e9a4">STM32_PWM_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a01b2a27910cfaed8a40043c8efe1e9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4f8d9d4308f0503738704437284592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a8b4f8d9d4308f0503738704437284592">STM32_PWM_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a8b4f8d9d4308f0503738704437284592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072aabc3f06ec1702c1fc5eb3c6b01f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a072aabc3f06ec1702c1fc5eb3c6b01f8">STM32_PWM_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a072aabc3f06ec1702c1fc5eb3c6b01f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e7265edffef2f0b796b755ca4cfbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ab5e7265edffef2f0b796b755ca4cfbad">STM32_PWM_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ab5e7265edffef2f0b796b755ca4cfbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab879e56e8632bb4beb029c28133cc504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ab879e56e8632bb4beb029c28133cc504">STM32_PWM_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ab879e56e8632bb4beb029c28133cc504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f416a1eac8b8cea90cc80535a8269dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a6f416a1eac8b8cea90cc80535a8269dd">STM32_PWM_TIM9_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a6f416a1eac8b8cea90cc80535a8269dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada8dcd788c90fb949c1c103d85eb2113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ada8dcd788c90fb949c1c103d85eb2113">STM32_SDC_SDIO_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ada8dcd788c90fb949c1c103d85eb2113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e466a98c91762b5ef81caa63b4d745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#af7e466a98c91762b5ef81caa63b4d745">STM32_SDC_SDIO_IRQ_PRIORITY</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:af7e466a98c91762b5ef81caa63b4d745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20eafd1cb6f83cbd057dab18c2a6462d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a20eafd1cb6f83cbd057dab18c2a6462d">STM32_SDC_WRITE_TIMEOUT_MS</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a20eafd1cb6f83cbd057dab18c2a6462d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5498cae29922990f276ed50f25b90884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a5498cae29922990f276ed50f25b90884">STM32_SDC_READ_TIMEOUT_MS</a>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:a5498cae29922990f276ed50f25b90884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76aeddaeff614e55e90337ca86e33e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a76aeddaeff614e55e90337ca86e33e70">STM32_SDC_CLOCK_ACTIVATION_DELAY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a76aeddaeff614e55e90337ca86e33e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c8e2d64659c3d56a23647ac8c4e992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a19c8e2d64659c3d56a23647ac8c4e992">STM32_SDC_SDIO_UNALIGNED_SUPPORT</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a19c8e2d64659c3d56a23647ac8c4e992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7509c7a01a83276aa7768474357ec61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a7509c7a01a83276aa7768474357ec61d">STM32_SERIAL_USART1_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a7509c7a01a83276aa7768474357ec61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a562945e4ccd2bca4a4277eaa05ae70a0">STM32_SERIAL_USART2_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228a6b5e5aed69db051dcea1ef58232a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a228a6b5e5aed69db051dcea1ef58232a">STM32_SERIAL_USART3_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a228a6b5e5aed69db051dcea1ef58232a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc2adc3f0b24eadf5705b40f03b7648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a2bc2adc3f0b24eadf5705b40f03b7648">STM32_SERIAL_UART4_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a2bc2adc3f0b24eadf5705b40f03b7648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868d30e39ec6441e34b33a9db1028d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a868d30e39ec6441e34b33a9db1028d60">STM32_SERIAL_UART5_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a868d30e39ec6441e34b33a9db1028d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4450f9b0b7a50cdf4f86c67a67d030b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ad4450f9b0b7a50cdf4f86c67a67d030b">STM32_SERIAL_USART6_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ad4450f9b0b7a50cdf4f86c67a67d030b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4445b3a75a0fc5d7f3db9b459eeed083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a4445b3a75a0fc5d7f3db9b459eeed083">STM32_SERIAL_UART7_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a4445b3a75a0fc5d7f3db9b459eeed083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361713b1a67a20593d97b6b898307115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a361713b1a67a20593d97b6b898307115">STM32_SERIAL_UART8_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a361713b1a67a20593d97b6b898307115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a22d3ce19419dc8bbc47f94c065f3271c">STM32_SPI_SPI1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bd623120d1e54038094fba54ba05c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a90bd623120d1e54038094fba54ba05c0">STM32_SPI_SPI2_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a90bd623120d1e54038094fba54ba05c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0330335b8223bb2fd7b30a8bf6748a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a0330335b8223bb2fd7b30a8bf6748a25">STM32_SPI_SPI3_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0330335b8223bb2fd7b30a8bf6748a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78cc1c7409d2dbb6ebf63da1b2330cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ad78cc1c7409d2dbb6ebf63da1b2330cf">STM32_SPI_SPI4_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ad78cc1c7409d2dbb6ebf63da1b2330cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f4734d9855324ef89b57cb9858e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a0b3f4734d9855324ef89b57cb9858e49">STM32_SPI_SPI1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0b3f4734d9855324ef89b57cb9858e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d90eaca23f3eea99d74d1bb3539541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a47d90eaca23f3eea99d74d1bb3539541">STM32_SPI_SPI2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a47d90eaca23f3eea99d74d1bb3539541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311306228435a4ddb879e8f0d80e3c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a311306228435a4ddb879e8f0d80e3c10">STM32_SPI_SPI3_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a311306228435a4ddb879e8f0d80e3c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2617c2198da4fd10839e0745b85e3905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a2617c2198da4fd10839e0745b85e3905">STM32_SPI_SPI4_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a2617c2198da4fd10839e0745b85e3905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda450bd11b4c1408739367b23c9f852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#afda450bd11b4c1408739367b23c9f852">STM32_SPI_DMA_ERROR_HOOK</a>(spip)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:afda450bd11b4c1408739367b23c9f852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0086a7a701003e795861e93bd2c7a7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a0086a7a701003e795861e93bd2c7a7fd">STM32_ST_IRQ_PRIORITY</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a0086a7a701003e795861e93bd2c7a7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607a901e51e89bc6f1a2a1051a3cf359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a607a901e51e89bc6f1a2a1051a3cf359">STM32_ST_USE_TIMER</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a607a901e51e89bc6f1a2a1051a3cf359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050fc59913309402f34dd2ea6ab3cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a050fc59913309402f34dd2ea6ab3cdf8">STM32_UART_USART1_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a050fc59913309402f34dd2ea6ab3cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#ad1d292d78abf8f0b5a9e210d217a1cfe">STM32_UART_USART2_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a9c9553fdd3fc1f7790cbcbd784d54d54">STM32_UART_USART3_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13318059ca6faaff587992e69e22a7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a13318059ca6faaff587992e69e22a7e0">STM32_UART_UART4_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a13318059ca6faaff587992e69e22a7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df333941ca2fb9dec26a569e802dd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a5df333941ca2fb9dec26a569e802dd57">STM32_UART_UART5_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a5df333941ca2fb9dec26a569e802dd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebae084c5d2daf88c58efd5a9c1d52af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aebae084c5d2daf88c58efd5a9c1d52af">STM32_UART_USART6_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:aebae084c5d2daf88c58efd5a9c1d52af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8307c6c43bf456405efe19e5908d5a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a8307c6c43bf456405efe19e5908d5a25">STM32_UART_USART1_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8307c6c43bf456405efe19e5908d5a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ab064f32c429288dce0b15b2e443a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a02ab064f32c429288dce0b15b2e443a1">STM32_UART_USART2_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02ab064f32c429288dce0b15b2e443a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f49346cf0c36ac85466517ceff6299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a4f49346cf0c36ac85466517ceff6299b">STM32_UART_USART3_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4f49346cf0c36ac85466517ceff6299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02086c51746a93818f7b50d8d184bdfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a02086c51746a93818f7b50d8d184bdfc">STM32_UART_UART4_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02086c51746a93818f7b50d8d184bdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b30eda5a6f930b068db7bc108e0478d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a1b30eda5a6f930b068db7bc108e0478d">STM32_UART_UART5_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1b30eda5a6f930b068db7bc108e0478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e58662e757ecd7f20e8135c82393312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a7e58662e757ecd7f20e8135c82393312">STM32_UART_USART6_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7e58662e757ecd7f20e8135c82393312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4cb321d74c57b544a1628faaae1569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a9a4cb321d74c57b544a1628faaae1569">STM32_UART_DMA_ERROR_HOOK</a>(uartp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a9a4cb321d74c57b544a1628faaae1569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f3292830116ce88ed2268f15f45448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#aa6f3292830116ce88ed2268f15f45448">STM32_USB_OTG1_IRQ_PRIORITY</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:aa6f3292830116ce88ed2268f15f45448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4026ae95617bb7ee1cbc32248e97e263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a4026ae95617bb7ee1cbc32248e97e263">STM32_USB_OTG2_IRQ_PRIORITY</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a4026ae95617bb7ee1cbc32248e97e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bef70abed53b8df90c5edb807077e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a3bef70abed53b8df90c5edb807077e37">STM32_USB_OTG1_RX_FIFO_SIZE</a>&#160;&#160;&#160;512</td></tr>
<tr class="separator:a3bef70abed53b8df90c5edb807077e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c6ca71505c504cbd011d772af8cf665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a7c6ca71505c504cbd011d772af8cf665">STM32_USB_OTG2_RX_FIFO_SIZE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:a7c6ca71505c504cbd011d772af8cf665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2cdf3f4db17ba5a02b3ceaa26d95d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a4d2cdf3f4db17ba5a02b3ceaa26d95d2">STM32_USB_OTG_THREAD_PRIO</a>&#160;&#160;&#160;LOWPRIO</td></tr>
<tr class="separator:a4d2cdf3f4db17ba5a02b3ceaa26d95d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312189ef5ee80551c65c5655dcd16edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a312189ef5ee80551c65c5655dcd16edf">STM32_USB_OTG_THREAD_STACK_SIZE</a>&#160;&#160;&#160;128</td></tr>
<tr class="separator:a312189ef5ee80551c65c5655dcd16edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ccd82d55af1633658db54858378c277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a9ccd82d55af1633658db54858378c277">STM32_USB_OTGFIFO_FILL_BASEPRI</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9ccd82d55af1633658db54858378c277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d89a31bf8ff315d8c13102cea1284ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f47__mcuconf_8h.html#a3d89a31bf8ff315d8c13102cea1284ac">STM32_WDG_USE_IWDG</a>&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a3d89a31bf8ff315d8c13102cea1284ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a19080c8c395ae24df995fa57a2291465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19080c8c395ae24df995fa57a2291465">&#9670;&nbsp;</a></span>STM32_ADC_ADC1_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00124">124</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad19de93466026d8b03a895cae792bce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19de93466026d8b03a895cae792bce9">&#9670;&nbsp;</a></span>STM32_ADC_ADC1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00120">120</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6d5f6197c12d2a74a041b54d6e1b80a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d5f6197c12d2a74a041b54d6e1b80a2">&#9670;&nbsp;</a></span>STM32_ADC_ADC2_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00125">125</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a65cadd46c1d4b5739f1ef3a623faf196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65cadd46c1d4b5739f1ef3a623faf196">&#9670;&nbsp;</a></span>STM32_ADC_ADC2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00121">121</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a45424a47f5a33df11692d9763b72aa48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45424a47f5a33df11692d9763b72aa48">&#9670;&nbsp;</a></span>STM32_ADC_ADC3_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00126">126</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aba49d4d898766a690874ccc9e072e4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba49d4d898766a690874ccc9e072e4e4">&#9670;&nbsp;</a></span>STM32_ADC_ADC3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC3_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00122">122</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a47f41637b35e1b3176029cd1ea95e481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47f41637b35e1b3176029cd1ea95e481">&#9670;&nbsp;</a></span>STM32_ADC_ADCPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADCPRE&#160;&#160;&#160;ADC_CCR_ADCPRE_DIV4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00116">116</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a58e21948e78c6cf50c04e64363637dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e21948e78c6cf50c04e64363637dd4">&#9670;&nbsp;</a></span>STM32_ADC_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00123">123</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7256aa7c13b88f877cfb8d4913dcec0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7256aa7c13b88f877cfb8d4913dcec0a">&#9670;&nbsp;</a></span>STM32_ADC_USE_ADC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_USE_ADC1&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00117">117</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0324f80d5775896053a81432c0475ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0324f80d5775896053a81432c0475ac3">&#9670;&nbsp;</a></span>STM32_ADC_USE_ADC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_USE_ADC2&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00118">118</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="abdbb6a582b057e5065023d7b0fb27821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbb6a582b057e5065023d7b0fb27821">&#9670;&nbsp;</a></span>STM32_ADC_USE_ADC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_USE_ADC3&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00119">119</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2fc47be2589d2a861f2a7e94048d7035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc47be2589d2a861f2a7e94048d7035">&#9670;&nbsp;</a></span>STM32_BKPRAM_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_BKPRAM_ENABLE&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00111">111</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="abe8dc2c331e59b626884d0b40433bfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8dc2c331e59b626884d0b40433bfab">&#9670;&nbsp;</a></span>STM32_CAN_CAN1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_CAN1_IRQ_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00133">133</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aea17e07d4f22e7757ac6193ab9d72a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea17e07d4f22e7757ac6193ab9d72a15">&#9670;&nbsp;</a></span>STM32_CAN_CAN2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_CAN2_IRQ_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00134">134</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a89f37b0b924eaabb6185f95446eed1dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f37b0b924eaabb6185f95446eed1dd">&#9670;&nbsp;</a></span>STM32_CAN_USE_CAN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_USE_CAN1&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00131">131</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a00b873df699111f00e6093ed5759e08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b873df699111f00e6093ed5759e08e">&#9670;&nbsp;</a></span>STM32_CAN_USE_CAN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_USE_CAN2&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00132">132</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ab61440cd331858b31458b3ce72abf906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab61440cd331858b31458b3ce72abf906">&#9670;&nbsp;</a></span>STM32_CLOCK48_REQUIRED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CLOCK48_REQUIRED&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00074">74</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a97e3b10a8ba64b330697293890ae9dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e3b10a8ba64b330697293890ae9dfe">&#9670;&nbsp;</a></span>STM32_DAC_DAC1_CH1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00144">144</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0f4f7b6d6f81c3776c89d829bf32f318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4f7b6d6f81c3776c89d829bf32f318">&#9670;&nbsp;</a></span>STM32_DAC_DAC1_CH1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00142">142</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="af5e7dd5c5bd6b91423c84da0f38b7821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e7dd5c5bd6b91423c84da0f38b7821">&#9670;&nbsp;</a></span>STM32_DAC_DAC1_CH2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00145">145</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa2f70df5cf087cd6960d96a88fa9a8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f70df5cf087cd6960d96a88fa9a8dc">&#9670;&nbsp;</a></span>STM32_DAC_DAC1_CH2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00143">143</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aede2afbb11fd84b6db4e101664b4b722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede2afbb11fd84b6db4e101664b4b722">&#9670;&nbsp;</a></span>STM32_DAC_DUAL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DUAL_MODE&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00139">139</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a44a9902eb911602a3e113a64907cc051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a9902eb911602a3e113a64907cc051">&#9670;&nbsp;</a></span>STM32_DAC_USE_DAC1_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH1&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00140">140</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a50529a6ef0b6920d19203b8dd5473aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50529a6ef0b6920d19203b8dd5473aa9">&#9670;&nbsp;</a></span>STM32_DAC_USE_DAC1_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH2&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00141">141</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9b2009dd3fe011c3c13cca72f36b4bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b2009dd3fe011c3c13cca72f36b4bc9">&#9670;&nbsp;</a></span>STM32_EICU_TIM10_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM10_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00265">265</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a56fe5b1b7315ae8371890641729a8333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56fe5b1b7315ae8371890641729a8333">&#9670;&nbsp;</a></span>STM32_EICU_TIM11_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM11_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00266">266</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2ac2e76ca84a3305b3c6418951a5de90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac2e76ca84a3305b3c6418951a5de90">&#9670;&nbsp;</a></span>STM32_EICU_TIM12_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM12_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00267">267</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7bd80ea6ff92a40057eef78047742cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bd80ea6ff92a40057eef78047742cd6">&#9670;&nbsp;</a></span>STM32_EICU_TIM13_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM13_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00268">268</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a34714f2a7ce40a49c64c556d3359c94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34714f2a7ce40a49c64c556d3359c94b">&#9670;&nbsp;</a></span>STM32_EICU_TIM14_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM14_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00269">269</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a836c2eb427b4bbe7777ed195d1f0b41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836c2eb427b4bbe7777ed195d1f0b41c">&#9670;&nbsp;</a></span>STM32_EICU_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM1_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00258">258</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a475755c2dd490e96672bf45ccf09709c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a475755c2dd490e96672bf45ccf09709c">&#9670;&nbsp;</a></span>STM32_EICU_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM2_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00259">259</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aff73f8e452c6642c253be80aa86ad708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff73f8e452c6642c253be80aa86ad708">&#9670;&nbsp;</a></span>STM32_EICU_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM3_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00260">260</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a230fb75b4d4b071c2795d0723a44c0c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230fb75b4d4b071c2795d0723a44c0c9">&#9670;&nbsp;</a></span>STM32_EICU_TIM4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM4_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00261">261</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a78751e60eda8d6513c88ae237d91b5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78751e60eda8d6513c88ae237d91b5a5">&#9670;&nbsp;</a></span>STM32_EICU_TIM5_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM5_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00262">262</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aebf237cd0f126293b9336980b31c8f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf237cd0f126293b9336980b31c8f6c">&#9670;&nbsp;</a></span>STM32_EICU_TIM8_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM8_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00263">263</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2273e83b255a3ebb88e66d91c56cfa95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2273e83b255a3ebb88e66d91c56cfa95">&#9670;&nbsp;</a></span>STM32_EICU_TIM9_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EICU_TIM9_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00264">264</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa6279da05e644a4bd3bc531159ad34e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6279da05e644a4bd3bc531159ad34e6">&#9670;&nbsp;</a></span>STM32_EXT_EXTI0_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI0_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00150">150</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3c45031ace768dff11d3791a466a7ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c45031ace768dff11d3791a466a7ad1">&#9670;&nbsp;</a></span>STM32_EXT_EXTI10_15_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI10_15_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00156">156</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="abd53222576d825b8a23d1d9fd6d78a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd53222576d825b8a23d1d9fd6d78a6a">&#9670;&nbsp;</a></span>STM32_EXT_EXTI16_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI16_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00157">157</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aff4ce61159313e9c4b43dd1c0f61fd47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff4ce61159313e9c4b43dd1c0f61fd47">&#9670;&nbsp;</a></span>STM32_EXT_EXTI17_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI17_IRQ_PRIORITY&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00158">158</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a12385bdf4411e5e3f9df2d0fc03f9873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12385bdf4411e5e3f9df2d0fc03f9873">&#9670;&nbsp;</a></span>STM32_EXT_EXTI18_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI18_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00159">159</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a22b733cbda9a4d21a53651971aa06372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b733cbda9a4d21a53651971aa06372">&#9670;&nbsp;</a></span>STM32_EXT_EXTI19_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI19_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00160">160</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ac582474e7199168a6fb09792124d6546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac582474e7199168a6fb09792124d6546">&#9670;&nbsp;</a></span>STM32_EXT_EXTI1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI1_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00151">151</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a24c4b2fdc18208fbc2211c5b48a2cfc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c4b2fdc18208fbc2211c5b48a2cfc6">&#9670;&nbsp;</a></span>STM32_EXT_EXTI20_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI20_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00161">161</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aec9a95278305e7db267347988f442947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec9a95278305e7db267347988f442947">&#9670;&nbsp;</a></span>STM32_EXT_EXTI21_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI21_IRQ_PRIORITY&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00162">162</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ac1360f0e97a4f7df89fd715f42ebaea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1360f0e97a4f7df89fd715f42ebaea7">&#9670;&nbsp;</a></span>STM32_EXT_EXTI22_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI22_IRQ_PRIORITY&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00163">163</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a32a5323ec55bfb3e6590c8346ee76dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a5323ec55bfb3e6590c8346ee76dc4">&#9670;&nbsp;</a></span>STM32_EXT_EXTI2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI2_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00152">152</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a360ce89f2744ed7e4ec5789201f557c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a360ce89f2744ed7e4ec5789201f557c3">&#9670;&nbsp;</a></span>STM32_EXT_EXTI3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI3_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00153">153</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a09f92055e4901d4dc7613422ff8ca83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09f92055e4901d4dc7613422ff8ca83e">&#9670;&nbsp;</a></span>STM32_EXT_EXTI4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI4_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00154">154</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="afb8ec40127fee7c2c398e9e2ec096a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8ec40127fee7c2c398e9e2ec096a71">&#9670;&nbsp;</a></span>STM32_EXT_EXTI5_9_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI5_9_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00155">155</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa4b3131ca12f2d5a12047abb987961a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b3131ca12f2d5a12047abb987961a4">&#9670;&nbsp;</a></span>STM32_GPT_TIM11_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM11_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00219">219</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="acbf13880831c81c27d5c7f65c737f70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf13880831c81c27d5c7f65c737f70f">&#9670;&nbsp;</a></span>STM32_GPT_TIM12_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM12_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00220">220</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a42381c2949b271a74c562c3502403881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42381c2949b271a74c562c3502403881">&#9670;&nbsp;</a></span>STM32_GPT_TIM14_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM14_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00221">221</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a1e249eb52e9aafc7325e6cfde76db4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e249eb52e9aafc7325e6cfde76db4cf">&#9670;&nbsp;</a></span>STM32_GPT_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00210">210</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a314cec15b23670096752964ec5caf3ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314cec15b23670096752964ec5caf3ce">&#9670;&nbsp;</a></span>STM32_GPT_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00211">211</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa0e96044581d47cc827e2cbeb0227a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e96044581d47cc827e2cbeb0227a8e">&#9670;&nbsp;</a></span>STM32_GPT_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00212">212</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3f29be9a3823107fef0db45e685c21c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f29be9a3823107fef0db45e685c21c8">&#9670;&nbsp;</a></span>STM32_GPT_TIM4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM4_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00213">213</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7dd2cd16d440c306ca4078c26c6b32a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd2cd16d440c306ca4078c26c6b32a1">&#9670;&nbsp;</a></span>STM32_GPT_TIM5_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM5_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00214">214</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7fe3dc866ef2fdf7f3280ff2a81a0206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fe3dc866ef2fdf7f3280ff2a81a0206">&#9670;&nbsp;</a></span>STM32_GPT_TIM6_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM6_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00215">215</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a39e918aab997f42ca310524e74dc44ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e918aab997f42ca310524e74dc44ae">&#9670;&nbsp;</a></span>STM32_GPT_TIM7_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM7_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00216">216</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a93f570ee0efe3af8c1584d66c00b99ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f570ee0efe3af8c1584d66c00b99ad">&#9670;&nbsp;</a></span>STM32_GPT_TIM8_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM8_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00217">217</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7ec15e13e1cd4f876f8a4408e5cb1ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ec15e13e1cd4f876f8a4408e5cb1ed1">&#9670;&nbsp;</a></span>STM32_GPT_TIM9_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM9_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00218">218</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a44c0e5a4a20e05dbb598a408cf1ebee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c0e5a4a20e05dbb598a408cf1ebee7">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM1&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00169">169</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a22579ca1cdb2ad9af4e8d493c22c03ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22579ca1cdb2ad9af4e8d493c22c03ae">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM10&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00196">196</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa2b58d4e2c9e019ecd077794231a0a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2b58d4e2c9e019ecd077794231a0a17">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM11&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00199">199</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad9cad374b91eaa3e5ff2a68319d1721a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9cad374b91eaa3e5ff2a68319d1721a">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM12&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00202">202</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="abebafb129c3becefecb5add3c7d3ee6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abebafb129c3becefecb5add3c7d3ee6a">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM13&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00205">205</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a690972d52bfd04ed8051b61a661f2f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a690972d52bfd04ed8051b61a661f2f53">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM14&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00208">208</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a87dac50603730367a564c5ba63c6e9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87dac50603730367a564c5ba63c6e9a1">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM2&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00172">172</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a13e83c85f2c204e9302199f07dfc982e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e83c85f2c204e9302199f07dfc982e">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM3&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00175">175</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a8433ca3b26de12e90ad85d24ddc146ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8433ca3b26de12e90ad85d24ddc146ae">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM4&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00178">178</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a742ec02fd96ff66ed1de33aef54f0707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742ec02fd96ff66ed1de33aef54f0707">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM5&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00181">181</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aab9d5547752dc673dc08c01b257bbc5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9d5547752dc673dc08c01b257bbc5e">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM6&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00184">184</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a841def6dae41ef14c28273dc71c917df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841def6dae41ef14c28273dc71c917df">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM7&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00187">187</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a1b1fc49ad496637c0d24c274c6c17c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1fc49ad496637c0d24c274c6c17c01">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM8&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00190">190</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2ae899fce9dc050c533cf90d97599d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ae899fce9dc050c533cf90d97599d27">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM9&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00193">193</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a035ea0d8259c0f89306c6a7d344705f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035ea0d8259c0f89306c6a7d344705f2">&#9670;&nbsp;</a></span>STM32_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE&#160;&#160;&#160;STM32_HPRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00097">97</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">&#9670;&nbsp;</a></span>STM32_HSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSE_ENABLED&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00066">66</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2044f0288f2c20b27d6eee1e1a1e6256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2044f0288f2c20b27d6eee1e1a1e6256">&#9670;&nbsp;</a></span>STM32_HSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI_ENABLED&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00058">58</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a84197e5ed8ac37628137ae10b1e55a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84197e5ed8ac37628137ae10b1e55a80">&#9670;&nbsp;</a></span>STM32_I2C_BUSY_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_BUSY_TIMEOUT&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00226">226</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a98f682be6c4559a663f6279c867cd69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f682be6c4559a663f6279c867cd69a">&#9670;&nbsp;</a></span>STM32_I2C_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2cp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00233">233</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="afd104f0cde2014ea9788f9e3f71de00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd104f0cde2014ea9788f9e3f71de00a">&#9670;&nbsp;</a></span>STM32_I2C_I2C1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00230">230</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a904706fc1fb970ddb6dc919a651cbc48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904706fc1fb970ddb6dc919a651cbc48">&#9670;&nbsp;</a></span>STM32_I2C_I2C1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00227">227</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6b4a662792401dae73ae072183bd8e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4a662792401dae73ae072183bd8e02">&#9670;&nbsp;</a></span>STM32_I2C_I2C2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00231">231</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ace43c4d497b0be3dbe8c28836fafd0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace43c4d497b0be3dbe8c28836fafd0a5">&#9670;&nbsp;</a></span>STM32_I2C_I2C2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00228">228</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a43838b989448ecf9013b0e07e8bba565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43838b989448ecf9013b0e07e8bba565">&#9670;&nbsp;</a></span>STM32_I2C_I2C3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00232">232</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a978ffaebe063c8a9f64525ed2f13bd09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978ffaebe063c8a9f64525ed2f13bd09">&#9670;&nbsp;</a></span>STM32_I2C_I2C3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00229">229</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a20e72e40f561c49b450e3074e7a0ca2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e72e40f561c49b450e3074e7a0ca2c">&#9670;&nbsp;</a></span>STM32_I2S_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2sp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00242">242</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ac8bf5d54f8163403a4108ef3de30ffbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8bf5d54f8163403a4108ef3de30ffbd">&#9670;&nbsp;</a></span>STM32_I2S_SPI2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI2_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00240">240</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a8c246418932b7600c8226c1d8795b3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c246418932b7600c8226c1d8795b3e0">&#9670;&nbsp;</a></span>STM32_I2S_SPI2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00238">238</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6c1411b30180879096a278d276620892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1411b30180879096a278d276620892">&#9670;&nbsp;</a></span>STM32_I2S_SPI3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI3_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00241">241</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a8efaca9152088f4b512f9fcd3c5cc3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8efaca9152088f4b512f9fcd3c5cc3b4">&#9670;&nbsp;</a></span>STM32_I2S_SPI3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI3_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00239">239</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a54203015c2973969adee1dd719010d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54203015c2973969adee1dd719010d3a">&#9670;&nbsp;</a></span>STM32_I2SSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2SSRC&#160;&#160;&#160;STM32_I2SSRC_CKIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00106">106</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a51083eefd4e7d0303f11081df496d2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51083eefd4e7d0303f11081df496d2ed">&#9670;&nbsp;</a></span>STM32_ICU_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00247">247</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a639272943cb5b9bdcbd78e5ced2b52a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639272943cb5b9bdcbd78e5ced2b52a0">&#9670;&nbsp;</a></span>STM32_ICU_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00248">248</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5a90d9b62fd7b1a0180c2aec7d00089d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a90d9b62fd7b1a0180c2aec7d00089d">&#9670;&nbsp;</a></span>STM32_ICU_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00249">249</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5c9e95d0806fd4faa34694d2f7ed8099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c9e95d0806fd4faa34694d2f7ed8099">&#9670;&nbsp;</a></span>STM32_ICU_TIM4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM4_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00250">250</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a4d41fed5b7b1c735e1ea5a26970dd564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d41fed5b7b1c735e1ea5a26970dd564">&#9670;&nbsp;</a></span>STM32_ICU_TIM5_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM5_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00251">251</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a11ecef34dc3af18a62f81e90b34dde00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11ecef34dc3af18a62f81e90b34dde00">&#9670;&nbsp;</a></span>STM32_ICU_TIM8_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM8_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00252">252</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa1f8569a392f522faadcc52ec0e71b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f8569a392f522faadcc52ec0e71b83">&#9670;&nbsp;</a></span>STM32_ICU_TIM9_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM9_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00253">253</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a05b49e91f478558d33b2b862718758fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b49e91f478558d33b2b862718758fa">&#9670;&nbsp;</a></span>STM32_LSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSE_ENABLED&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00070">70</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a02b4e3e6222baab7ee448cbbb2273370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b4e3e6222baab7ee448cbbb2273370">&#9670;&nbsp;</a></span>STM32_LSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSI_ENABLED&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00062">62</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="af1635e93ba4b8de905dfc7558fc043a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1635e93ba4b8de905dfc7558fc043a3">&#9670;&nbsp;</a></span>STM32_MAC_BUFFERS_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_BUFFERS_SIZE&#160;&#160;&#160;1522</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00276">276</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="afd42d4db3b7dfc7e12f68466ccf55f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd42d4db3b7dfc7e12f68466ccf55f15">&#9670;&nbsp;</a></span>STM32_MAC_ETH1_CHANGE_PHY_STATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_ETH1_CHANGE_PHY_STATE&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00278">278</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="addcd7b72b6811260a2a9a6ce03756b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addcd7b72b6811260a2a9a6ce03756b29">&#9670;&nbsp;</a></span>STM32_MAC_ETH1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_ETH1_IRQ_PRIORITY&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00279">279</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a1a241d0b75f05fe97673e1bd71bff136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a241d0b75f05fe97673e1bd71bff136">&#9670;&nbsp;</a></span>STM32_MAC_IP_CHECKSUM_OFFLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_IP_CHECKSUM_OFFLOAD&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00280">280</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7607417f985da8e638c7871afc61003a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7607417f985da8e638c7871afc61003a">&#9670;&nbsp;</a></span>STM32_MAC_PHY_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_PHY_TIMEOUT&#160;&#160;&#160;100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00277">277</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a836b06331ed123d7742dd7aba7db02fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836b06331ed123d7742dd7aba7db02fd">&#9670;&nbsp;</a></span>STM32_MAC_RECEIVE_BUFFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_RECEIVE_BUFFERS&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00275">275</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a00ad81d320aaeb3ca4899228c4155848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00ad81d320aaeb3ca4899228c4155848">&#9670;&nbsp;</a></span>STM32_MAC_TRANSMIT_BUFFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_TRANSMIT_BUFFERS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00274">274</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aeadb80a063dd3d4975ca3947a18ff995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeadb80a063dd3d4975ca3947a18ff995">&#9670;&nbsp;</a></span>STM32_MCO1PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1PRE&#160;&#160;&#160;STM32_MCO1PRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00103">103</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a66f4dea2ca69a6afdc2a05593ddb4999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f4dea2ca69a6afdc2a05593ddb4999">&#9670;&nbsp;</a></span>STM32_MCO1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1SEL&#160;&#160;&#160;STM32_MCO1SEL_HSI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00102">102</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7625378f7bf7e1a50a58739742839619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7625378f7bf7e1a50a58739742839619">&#9670;&nbsp;</a></span>STM32_MCO2PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2PRE&#160;&#160;&#160;STM32_MCO2PRE_DIV5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00105">105</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ada1164056ea271b26c923140f69ace87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1164056ea271b26c923140f69ace87">&#9670;&nbsp;</a></span>STM32_MCO2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2SEL&#160;&#160;&#160;STM32_MCO2SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00104">104</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="affb519ca907542b6bff9104700c0009d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb519ca907542b6bff9104700c0009d">&#9670;&nbsp;</a></span>STM32_NO_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_NO_INIT&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00055">55</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa2179285dbf70d5d5a370c3353737813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2179285dbf70d5d5a370c3353737813">&#9670;&nbsp;</a></span>STM32_PLLI2SN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SN_VALUE&#160;&#160;&#160;192</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00107">107</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa6385bafac509e5ef0926a722fc54adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6385bafac509e5ef0926a722fc54adb">&#9670;&nbsp;</a></span>STM32_PLLI2SR_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SR_VALUE&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00108">108</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="acba56aaa8c0bd717ad217771ee8300c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba56aaa8c0bd717ad217771ee8300c2">&#9670;&nbsp;</a></span>STM32_PLLM_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLM_VALUE&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00085">85</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a42a8bb439be9c6c643c7ab48f02ee662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a8bb439be9c6c643c7ab48f02ee662">&#9670;&nbsp;</a></span>STM32_PLLN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLN_VALUE&#160;&#160;&#160;336</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00088">88</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0a2a10496ad437bb1bf6bf23892148e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a2a10496ad437bb1bf6bf23892148e4">&#9670;&nbsp;</a></span>STM32_PLLP_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLP_VALUE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00091">91</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="adc27d1e2fcdedcb56fc15a41e5f43d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc27d1e2fcdedcb56fc15a41e5f43d91">&#9670;&nbsp;</a></span>STM32_PLLQ_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLQ_VALUE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00094">94</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a811cfbd049f0ab00976def9593849d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811cfbd049f0ab00976def9593849d32">&#9670;&nbsp;</a></span>STM32_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC&#160;&#160;&#160;STM32_PLLSRC_HSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00082">82</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6f4f9c19c6b1a1c3694278a542e3c60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4f9c19c6b1a1c3694278a542e3c60d">&#9670;&nbsp;</a></span>STM32_PLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS&#160;&#160;&#160;STM32_PLS_LEV0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00110">110</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9c3734d5d06c9ccd5214af5c78c4f8">&#9670;&nbsp;</a></span>STM32_PPRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1&#160;&#160;&#160;STM32_PPRE1_DIV4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00098">98</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3670f3886d02bb3010016bbf0db0db83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3670f3886d02bb3010016bbf0db0db83">&#9670;&nbsp;</a></span>STM32_PPRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2&#160;&#160;&#160;STM32_PPRE2_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00099">99</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ab70d9b5c3764aac6282d594d8f6a88ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab70d9b5c3764aac6282d594d8f6a88ec">&#9670;&nbsp;</a></span>STM32_PVD_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PVD_ENABLE&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00109">109</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ae631e1c4b6541c9d67de9d009196b770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae631e1c4b6541c9d67de9d009196b770">&#9670;&nbsp;</a></span>STM32_PWM_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00288">288</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a01b2a27910cfaed8a40043c8efe1e9a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b2a27910cfaed8a40043c8efe1e9a4">&#9670;&nbsp;</a></span>STM32_PWM_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00289">289</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a8b4f8d9d4308f0503738704437284592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b4f8d9d4308f0503738704437284592">&#9670;&nbsp;</a></span>STM32_PWM_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00290">290</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a072aabc3f06ec1702c1fc5eb3c6b01f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072aabc3f06ec1702c1fc5eb3c6b01f8">&#9670;&nbsp;</a></span>STM32_PWM_TIM4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM4_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00291">291</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ab5e7265edffef2f0b796b755ca4cfbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5e7265edffef2f0b796b755ca4cfbad">&#9670;&nbsp;</a></span>STM32_PWM_TIM5_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM5_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00292">292</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ab879e56e8632bb4beb029c28133cc504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab879e56e8632bb4beb029c28133cc504">&#9670;&nbsp;</a></span>STM32_PWM_TIM8_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM8_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00293">293</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6f416a1eac8b8cea90cc80535a8269dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f416a1eac8b8cea90cc80535a8269dd">&#9670;&nbsp;</a></span>STM32_PWM_TIM9_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM9_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00294">294</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a554728f749ad9aca0102d189cc6bb9e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a554728f749ad9aca0102d189cc6bb9e7">&#9670;&nbsp;</a></span>STM32_PWM_USE_ADVANCED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_ADVANCED&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00286">286</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aea50a21db71009ebc7951180dc0d29ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea50a21db71009ebc7951180dc0d29ea">&#9670;&nbsp;</a></span>STM32_RTCPRE_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCPRE_VALUE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00101">101</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a945eb1f70822303bd0191ef633e5eaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945eb1f70822303bd0191ef633e5eaca">&#9670;&nbsp;</a></span>STM32_RTCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL&#160;&#160;&#160;STM32_RTCSEL_LSI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00100">100</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a76aeddaeff614e55e90337ca86e33e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76aeddaeff614e55e90337ca86e33e70">&#9670;&nbsp;</a></span>STM32_SDC_CLOCK_ACTIVATION_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_CLOCK_ACTIVATION_DELAY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00303">303</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5498cae29922990f276ed50f25b90884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5498cae29922990f276ed50f25b90884">&#9670;&nbsp;</a></span>STM32_SDC_READ_TIMEOUT_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_READ_TIMEOUT_MS&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00302">302</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ada8dcd788c90fb949c1c103d85eb2113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada8dcd788c90fb949c1c103d85eb2113">&#9670;&nbsp;</a></span>STM32_SDC_SDIO_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_SDIO_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00299">299</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="af7e466a98c91762b5ef81caa63b4d745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7e466a98c91762b5ef81caa63b4d745">&#9670;&nbsp;</a></span>STM32_SDC_SDIO_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_SDIO_IRQ_PRIORITY&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00300">300</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a19c8e2d64659c3d56a23647ac8c4e992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19c8e2d64659c3d56a23647ac8c4e992">&#9670;&nbsp;</a></span>STM32_SDC_SDIO_UNALIGNED_SUPPORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_SDIO_UNALIGNED_SUPPORT&#160;&#160;&#160;<a class="el" href="main_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00304">304</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a20eafd1cb6f83cbd057dab18c2a6462d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20eafd1cb6f83cbd057dab18c2a6462d">&#9670;&nbsp;</a></span>STM32_SDC_WRITE_TIMEOUT_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_WRITE_TIMEOUT_MS&#160;&#160;&#160;1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00301">301</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2bc2adc3f0b24eadf5705b40f03b7648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc2adc3f0b24eadf5705b40f03b7648">&#9670;&nbsp;</a></span>STM32_SERIAL_UART4_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_UART4_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00312">312</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a868d30e39ec6441e34b33a9db1028d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a868d30e39ec6441e34b33a9db1028d60">&#9670;&nbsp;</a></span>STM32_SERIAL_UART5_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_UART5_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00313">313</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a4445b3a75a0fc5d7f3db9b459eeed083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4445b3a75a0fc5d7f3db9b459eeed083">&#9670;&nbsp;</a></span>STM32_SERIAL_UART7_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_UART7_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00315">315</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a361713b1a67a20593d97b6b898307115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a361713b1a67a20593d97b6b898307115">&#9670;&nbsp;</a></span>STM32_SERIAL_UART8_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_UART8_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00316">316</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7509c7a01a83276aa7768474357ec61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7509c7a01a83276aa7768474357ec61d">&#9670;&nbsp;</a></span>STM32_SERIAL_USART1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART1_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00309">309</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a562945e4ccd2bca4a4277eaa05ae70a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562945e4ccd2bca4a4277eaa05ae70a0">&#9670;&nbsp;</a></span>STM32_SERIAL_USART2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART2_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00310">310</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a228a6b5e5aed69db051dcea1ef58232a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228a6b5e5aed69db051dcea1ef58232a">&#9670;&nbsp;</a></span>STM32_SERIAL_USART3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART3_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00311">311</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad4450f9b0b7a50cdf4f86c67a67d030b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4450f9b0b7a50cdf4f86c67a67d030b">&#9670;&nbsp;</a></span>STM32_SERIAL_USART6_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART6_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00314">314</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="afda450bd11b4c1408739367b23c9f852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda450bd11b4c1408739367b23c9f852">&#9670;&nbsp;</a></span>STM32_SPI_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spip</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00329">329</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a22d3ce19419dc8bbc47f94c065f3271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d3ce19419dc8bbc47f94c065f3271c">&#9670;&nbsp;</a></span>STM32_SPI_SPI1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00321">321</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0b3f4734d9855324ef89b57cb9858e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3f4734d9855324ef89b57cb9858e49">&#9670;&nbsp;</a></span>STM32_SPI_SPI1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00325">325</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a90bd623120d1e54038094fba54ba05c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90bd623120d1e54038094fba54ba05c0">&#9670;&nbsp;</a></span>STM32_SPI_SPI2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00322">322</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a47d90eaca23f3eea99d74d1bb3539541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d90eaca23f3eea99d74d1bb3539541">&#9670;&nbsp;</a></span>STM32_SPI_SPI2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00326">326</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0330335b8223bb2fd7b30a8bf6748a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0330335b8223bb2fd7b30a8bf6748a25">&#9670;&nbsp;</a></span>STM32_SPI_SPI3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00323">323</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a311306228435a4ddb879e8f0d80e3c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a311306228435a4ddb879e8f0d80e3c10">&#9670;&nbsp;</a></span>STM32_SPI_SPI3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00327">327</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad78cc1c7409d2dbb6ebf63da1b2330cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78cc1c7409d2dbb6ebf63da1b2330cf">&#9670;&nbsp;</a></span>STM32_SPI_SPI4_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI4_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00324">324</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2617c2198da4fd10839e0745b85e3905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2617c2198da4fd10839e0745b85e3905">&#9670;&nbsp;</a></span>STM32_SPI_SPI4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI4_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00328">328</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0086a7a701003e795861e93bd2c7a7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0086a7a701003e795861e93bd2c7a7fd">&#9670;&nbsp;</a></span>STM32_ST_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_IRQ_PRIORITY&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00334">334</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a607a901e51e89bc6f1a2a1051a3cf359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607a901e51e89bc6f1a2a1051a3cf359">&#9670;&nbsp;</a></span>STM32_ST_USE_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_USE_TIMER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00336">336</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a29204b81c265dd6e124fbcf12a2c8d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29204b81c265dd6e124fbcf12a2c8d6f">&#9670;&nbsp;</a></span>STM32_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW&#160;&#160;&#160;STM32_SW_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00078">78</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9a4cb321d74c57b544a1628faaae1569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4cb321d74c57b544a1628faaae1569">&#9670;&nbsp;</a></span>STM32_UART_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uartp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00354">354</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a02086c51746a93818f7b50d8d184bdfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02086c51746a93818f7b50d8d184bdfc">&#9670;&nbsp;</a></span>STM32_UART_UART4_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART4_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00351">351</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a13318059ca6faaff587992e69e22a7e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13318059ca6faaff587992e69e22a7e0">&#9670;&nbsp;</a></span>STM32_UART_UART4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART4_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00345">345</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a1b30eda5a6f930b068db7bc108e0478d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b30eda5a6f930b068db7bc108e0478d">&#9670;&nbsp;</a></span>STM32_UART_UART5_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART5_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00352">352</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5df333941ca2fb9dec26a569e802dd57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5df333941ca2fb9dec26a569e802dd57">&#9670;&nbsp;</a></span>STM32_UART_UART5_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART5_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00346">346</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a8307c6c43bf456405efe19e5908d5a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8307c6c43bf456405efe19e5908d5a25">&#9670;&nbsp;</a></span>STM32_UART_USART1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00348">348</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a050fc59913309402f34dd2ea6ab3cdf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a050fc59913309402f34dd2ea6ab3cdf8">&#9670;&nbsp;</a></span>STM32_UART_USART1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00342">342</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a02ab064f32c429288dce0b15b2e443a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ab064f32c429288dce0b15b2e443a1">&#9670;&nbsp;</a></span>STM32_UART_USART2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00349">349</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad1d292d78abf8f0b5a9e210d217a1cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d292d78abf8f0b5a9e210d217a1cfe">&#9670;&nbsp;</a></span>STM32_UART_USART2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00343">343</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a4f49346cf0c36ac85466517ceff6299b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f49346cf0c36ac85466517ceff6299b">&#9670;&nbsp;</a></span>STM32_UART_USART3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00350">350</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9c9553fdd3fc1f7790cbcbd784d54d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9553fdd3fc1f7790cbcbd784d54d54">&#9670;&nbsp;</a></span>STM32_UART_USART3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00344">344</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7e58662e757ecd7f20e8135c82393312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e58662e757ecd7f20e8135c82393312">&#9670;&nbsp;</a></span>STM32_UART_USART6_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART6_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00353">353</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aebae084c5d2daf88c58efd5a9c1d52af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebae084c5d2daf88c58efd5a9c1d52af">&#9670;&nbsp;</a></span>STM32_UART_USART6_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART6_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00347">347</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa6f3292830116ce88ed2268f15f45448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f3292830116ce88ed2268f15f45448">&#9670;&nbsp;</a></span>STM32_USB_OTG1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG1_IRQ_PRIORITY&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00360">360</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3bef70abed53b8df90c5edb807077e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bef70abed53b8df90c5edb807077e37">&#9670;&nbsp;</a></span>STM32_USB_OTG1_RX_FIFO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG1_RX_FIFO_SIZE&#160;&#160;&#160;512</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00366">366</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a4026ae95617bb7ee1cbc32248e97e263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4026ae95617bb7ee1cbc32248e97e263">&#9670;&nbsp;</a></span>STM32_USB_OTG2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG2_IRQ_PRIORITY&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00363">363</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7c6ca71505c504cbd011d772af8cf665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c6ca71505c504cbd011d772af8cf665">&#9670;&nbsp;</a></span>STM32_USB_OTG2_RX_FIFO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG2_RX_FIFO_SIZE&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00369">369</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a4d2cdf3f4db17ba5a02b3ceaa26d95d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2cdf3f4db17ba5a02b3ceaa26d95d2">&#9670;&nbsp;</a></span>STM32_USB_OTG_THREAD_PRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG_THREAD_PRIO&#160;&#160;&#160;LOWPRIO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00372">372</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a312189ef5ee80551c65c5655dcd16edf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a312189ef5ee80551c65c5655dcd16edf">&#9670;&nbsp;</a></span>STM32_USB_OTG_THREAD_STACK_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG_THREAD_STACK_SIZE&#160;&#160;&#160;128</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00375">375</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9ccd82d55af1633658db54858378c277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ccd82d55af1633658db54858378c277">&#9670;&nbsp;</a></span>STM32_USB_OTGFIFO_FILL_BASEPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTGFIFO_FILL_BASEPRI&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00378">378</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3d89a31bf8ff315d8c13102cea1284ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d89a31bf8ff315d8c13102cea1284ac">&#9670;&nbsp;</a></span>STM32_WDG_USE_IWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WDG_USE_IWDG&#160;&#160;&#160;<a class="el" href="main_8c.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f47__mcuconf_8h_source.html#l00384">384</a> of file <a class="el" href="stm32f47__mcuconf_8h_source.html">stm32f47_mcuconf.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 11 2019 14:17:43 for APM:Libraries by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
