{"Source Block": ["oh/emmu/hdl/emmu.v@91:101@HdlIdDef", "   reg \t\t    emesh_write_out;\n   reg [1:0] \t    emesh_datamode_out;\n   reg [3:0] \t    emesh_ctrlmode_out;\n   reg [AW-1:0]     emesh_srcaddr_out;\n   reg [DW-1:0]\t    emesh_data_out; \n   reg [MW-1:0]     emmu_mem_array[MD-1:0];  \n   reg [63:0] \t    emmu_table_data_out;\n   reg [AW-1:0]     emesh_dstaddr_reg;\n   \n   /*****************************/\n   /*WRITE LOGIC                */\n"], "Clone Blocks": [["oh/e_mmu/dv/dv_emmu.v@117:127", "   wire [3:0]\t\temesh_ctrlmode_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_data_out;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_datamode_out;\t// From emmu of emmu.v\n   wire [PAW-1:0]\temesh_dstaddr_out;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_srcaddr_out;\t// From emmu of emmu.v\n   wire\t\t\temesh_write_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\tmi_data_out;\t\t// From emmu of emmu.v\n   // End of automatics\n   /*AUTOWIRE*/\n   \n   //DUT\n"], ["oh/e_mmu/hdl/e_mmu.v@92:102", "   reg [1:0] \t      emesh_datamode_out;\n   reg [3:0] \t      emesh_ctrlmode_out;\n   reg [AW-1:0]       emesh_srcaddr_out;\n   reg [DW-1:0]\t      emesh_data_out; \n   reg [MW-1:0]       emmu_mem_array[MD-1:0];  \n   reg [63:0] \t      emmu_table_data_out;\n   reg [AW-1:0]       emesh_dstaddr_reg;\n   \n   /*****************************/\n   /*WRITE LOGIC                */\n   /*****************************/\n"], ["oh/e_mmu/dv/dv_emmu.v@115:125", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\temesh_access_out;\t// From emmu of emmu.v\n   wire [3:0]\t\temesh_ctrlmode_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_data_out;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_datamode_out;\t// From emmu of emmu.v\n   wire [PAW-1:0]\temesh_dstaddr_out;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_srcaddr_out;\t// From emmu of emmu.v\n   wire\t\t\temesh_write_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\tmi_data_out;\t\t// From emmu of emmu.v\n   // End of automatics\n   /*AUTOWIRE*/\n"], ["oh/emmu/dv/dv_emmu.v@115:125", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\temesh_access_out;\t// From emmu of emmu.v\n   wire [3:0]\t\temesh_ctrlmode_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_data_out;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_datamode_out;\t// From emmu of emmu.v\n   wire [PAW-1:0]\temesh_dstaddr_out;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_srcaddr_out;\t// From emmu of emmu.v\n   wire\t\t\temesh_write_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\tmi_data_out;\t\t// From emmu of emmu.v\n   // End of automatics\n   /*AUTOWIRE*/\n"], ["oh/e_mmu/dv/dv_emmu.v@114:124", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\temesh_access_out;\t// From emmu of emmu.v\n   wire [3:0]\t\temesh_ctrlmode_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_data_out;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_datamode_out;\t// From emmu of emmu.v\n   wire [PAW-1:0]\temesh_dstaddr_out;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_srcaddr_out;\t// From emmu of emmu.v\n   wire\t\t\temesh_write_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\tmi_data_out;\t\t// From emmu of emmu.v\n   // End of automatics\n"], ["oh/e_mmu/hdl/e_mmu.v@93:103", "   reg [3:0] \t      emesh_ctrlmode_out;\n   reg [AW-1:0]       emesh_srcaddr_out;\n   reg [DW-1:0]\t      emesh_data_out; \n   reg [MW-1:0]       emmu_mem_array[MD-1:0];  \n   reg [63:0] \t      emmu_table_data_out;\n   reg [AW-1:0]       emesh_dstaddr_reg;\n   \n   /*****************************/\n   /*WRITE LOGIC                */\n   /*****************************/\n\n"], ["oh/e_mmu/dv/dv_emmu.v@116:126", "   wire\t\t\temesh_access_out;\t// From emmu of emmu.v\n   wire [3:0]\t\temesh_ctrlmode_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_data_out;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_datamode_out;\t// From emmu of emmu.v\n   wire [PAW-1:0]\temesh_dstaddr_out;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_srcaddr_out;\t// From emmu of emmu.v\n   wire\t\t\temesh_write_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\tmi_data_out;\t\t// From emmu of emmu.v\n   // End of automatics\n   /*AUTOWIRE*/\n   \n"], ["oh/emmu/dv/dv_emmu.v@117:127", "   wire [3:0]\t\temesh_ctrlmode_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_data_out;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_datamode_out;\t// From emmu of emmu.v\n   wire [PAW-1:0]\temesh_dstaddr_out;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_srcaddr_out;\t// From emmu of emmu.v\n   wire\t\t\temesh_write_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\tmi_data_out;\t\t// From emmu of emmu.v\n   // End of automatics\n   /*AUTOWIRE*/\n   \n   //DUT\n"], ["oh/emmu/hdl/emmu.v@92:102", "   reg [1:0] \t    emesh_datamode_out;\n   reg [3:0] \t    emesh_ctrlmode_out;\n   reg [AW-1:0]     emesh_srcaddr_out;\n   reg [DW-1:0]\t    emesh_data_out; \n   reg [MW-1:0]     emmu_mem_array[MD-1:0];  \n   reg [63:0] \t    emmu_table_data_out;\n   reg [AW-1:0]     emesh_dstaddr_reg;\n   \n   /*****************************/\n   /*WRITE LOGIC                */\n   /*****************************/\n"], ["oh/emmu/dv/dv_emmu.v@116:126", "   wire\t\t\temesh_access_out;\t// From emmu of emmu.v\n   wire [3:0]\t\temesh_ctrlmode_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_data_out;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_datamode_out;\t// From emmu of emmu.v\n   wire [PAW-1:0]\temesh_dstaddr_out;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_srcaddr_out;\t// From emmu of emmu.v\n   wire\t\t\temesh_write_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\tmi_data_out;\t\t// From emmu of emmu.v\n   // End of automatics\n   /*AUTOWIRE*/\n   \n"], ["oh/emmu/hdl/emmu.v@93:103", "   reg [3:0] \t    emesh_ctrlmode_out;\n   reg [AW-1:0]     emesh_srcaddr_out;\n   reg [DW-1:0]\t    emesh_data_out; \n   reg [MW-1:0]     emmu_mem_array[MD-1:0];  \n   reg [63:0] \t    emmu_table_data_out;\n   reg [AW-1:0]     emesh_dstaddr_reg;\n   \n   /*****************************/\n   /*WRITE LOGIC                */\n   /*****************************/\n\n"], ["oh/e_mmu/hdl/e_mmu.v@91:101", "   reg \t\t      emesh_write_out;\n   reg [1:0] \t      emesh_datamode_out;\n   reg [3:0] \t      emesh_ctrlmode_out;\n   reg [AW-1:0]       emesh_srcaddr_out;\n   reg [DW-1:0]\t      emesh_data_out; \n   reg [MW-1:0]       emmu_mem_array[MD-1:0];  \n   reg [63:0] \t      emmu_table_data_out;\n   reg [AW-1:0]       emesh_dstaddr_reg;\n   \n   /*****************************/\n   /*WRITE LOGIC                */\n"], ["oh/e_mmu/dv/dv_emmu.v@113:123", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\temesh_access_out;\t// From emmu of emmu.v\n   wire [3:0]\t\temesh_ctrlmode_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_data_out;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_datamode_out;\t// From emmu of emmu.v\n   wire [PAW-1:0]\temesh_dstaddr_out;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_srcaddr_out;\t// From emmu of emmu.v\n   wire\t\t\temesh_write_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\tmi_data_out;\t\t// From emmu of emmu.v\n"], ["oh/emmu/dv/dv_emmu.v@113:123", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\temesh_access_out;\t// From emmu of emmu.v\n   wire [3:0]\t\temesh_ctrlmode_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_data_out;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_datamode_out;\t// From emmu of emmu.v\n   wire [PAW-1:0]\temesh_dstaddr_out;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_srcaddr_out;\t// From emmu of emmu.v\n   wire\t\t\temesh_write_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\tmi_data_out;\t\t// From emmu of emmu.v\n"], ["oh/emmu/dv/dv_emmu.v@114:124", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\temesh_access_out;\t// From emmu of emmu.v\n   wire [3:0]\t\temesh_ctrlmode_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\temesh_data_out;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temesh_datamode_out;\t// From emmu of emmu.v\n   wire [PAW-1:0]\temesh_dstaddr_out;\t// From emmu of emmu.v\n   wire [AW-1:0]\temesh_srcaddr_out;\t// From emmu of emmu.v\n   wire\t\t\temesh_write_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\tmi_data_out;\t\t// From emmu of emmu.v\n   // End of automatics\n"]], "Diff Content": {"Delete": [[96, "   reg [MW-1:0]     emmu_mem_array[MD-1:0];  \n"]], "Add": []}}