{
   DisplayTieOff: "1",
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port btns_4bits -pg 1 -y 1380 -defaultsOSRD
preplace port DDR -pg 1 -y 60 -defaultsOSRD
preplace port TMDS -pg 1 -y 810 -defaultsOSRD
preplace port HDMI_HPD -pg 1 -y 950 -defaultsOSRD
preplace port sws_4bits -pg 1 -y 1240 -defaultsOSRD
preplace port leds_4bits -pg 1 -y 1100 -defaultsOSRD
preplace port IIC_0 -pg 1 -y 100 -defaultsOSRD
preplace port HDMI_DDC -pg 1 -y 120 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 80 -defaultsOSRD
preplace portBus HDMI_OEN -pg 1 -y 1500 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -y 420 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 4 -y 780 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -y 380 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 7 -y 1520 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -y 240 -defaultsOSRD
preplace inst axi_gpio_sw -pg 1 -lvl 7 -y 1260 -defaultsOSRD
preplace inst axi_gpio_btn -pg 1 -lvl 7 -y 1400 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -y 1240 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 4 -y 1280 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -y 830 -defaultsOSRD -resize 184 88
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 730 -defaultsOSRD
preplace inst axi_gpio_led -pg 1 -lvl 7 -y 1120 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -y 690 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 4 -y 200 -defaultsOSRD
preplace inst axi_gpio_hdmi -pg 1 -lvl 7 -y 980 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 7 -y 820 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 4 -y 390 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 3 -y 1040 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -y 90 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 2 -y 890 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -y 180 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 7 1 NJ
preplace netloc xlconstant_1_dout 1 3 1 1160
preplace netloc axis_subset_converter_0_M_AXIS 1 4 2 1520 290 N
preplace netloc axi_dynclk_0_PXL_CLK_O 1 3 4 1100 510 N 510 1890J 220 2280J
preplace netloc processing_system7_0_axi_periph_M08_AXI 1 2 3 700 1130 NJ 1130 1560J
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 2 2 NJ 870 1110
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 2 5 760 910 1120J 1100 NJ 1100 NJ 1100 NJ
preplace netloc processing_system7_0_axi_periph_M07_AXI 1 2 2 690J 1150 1110
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 6 1 2300
preplace netloc processing_system7_0_M_AXI_GP0 1 1 7 390 -60 NJ -60 NJ -60 NJ -60 NJ -60 NJ -60 2810
preplace netloc axi_vdma_0_M_AXI_MM2S 1 3 3 1100 30 NJ 30 NJ
preplace netloc rst_processing_system7_0_150M_peripheral_aresetn 1 4 2 N 240 1880
preplace netloc axi_dynclk_0_LOCKED_O 1 3 4 1160 980 1540J 900 NJ 900 2270J
preplace netloc processing_system7_0_axi_periph_M05_AXI 1 2 1 700
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 1 N
preplace netloc util_vector_logic_0_Res 1 5 2 1930 230 2260
preplace netloc v_tc_0_vsync_out 1 4 2 N 810 1910
preplace netloc v_tc_0_vblank_out 1 4 2 1570 390 N
preplace netloc v_tc_0_irq 1 4 2 1580 700 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 8 0 180 NJ 180 NJ 180 1160 -50 NJ -50 NJ -50 NJ -50 2830
preplace netloc axi_gpio_led_GPIO 1 7 1 2810J
preplace netloc processing_system7_0_IIC_0 1 7 1 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 2320
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 3 4 1130 970 1570J 910 NJ 910 2330J
preplace netloc rgb2dvi_0_TMDS 1 7 1 2830J
preplace netloc processing_system7_0_IIC_1 1 7 1 NJ
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 2 5 730 940 NJ 940 NJ 940 NJ 940 2270J
preplace netloc axi_timer_0_generateout0 1 4 2 1520 1320 1900
preplace netloc rst_processing_system7_0_150M_interconnect_aresetn 1 4 2 1520 70 N
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 6 370 1170 720 930 1150 1170 1540J 1330 N 1330 2330
preplace netloc axi_gpio_0_GPIO1 1 7 1 2810J
preplace netloc processing_system7_0_axi_periph_M06_AXI 1 2 5 700 950 1110J 960 NJ 960 NJ 960 NJ
preplace netloc xlconstant_0_dout 1 7 1 2810J
preplace netloc xlconcat_0_dout 1 6 1 2290
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 3 4 1160 950 NJ 950 N 950 2250
preplace netloc axi_gpio_0_GPIO2 1 7 1 2830J
preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ
preplace netloc v_tc_0_hblank_out 1 4 2 1550 350 N
preplace netloc axi_vdma_0_mm2s_introut 1 3 3 1150 500 NJ 500 1880J
preplace netloc axi_gpio_0_GPIO 1 7 1 2810J
preplace netloc v_tc_0_hsync_out 1 4 2 1560 370 N
preplace netloc axi_gpio_0_ip2intc_irpt 1 5 3 1920J -40 NJ -40 2820
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 1 360
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 10 630 380 610 740 1140 1140 1160 1570J 1160 N 1160 2310 0 2790
preplace netloc v_tc_0_vtiming_out 1 4 2 1530 310 N
preplace netloc processing_system7_0_FCLK_CLK1 1 2 6 760 480 1140 300 N 300 1900 -30 2330 -10 2800
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 2 1 710
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 2 5 750 920 NJ 920 NJ 920 NJ 920 2290J
preplace netloc v_tc_0_active_video_out 1 4 2 1540 330 N
levelinfo -pg 1 -20 190 540 930 1350 1750 2096 2560 2850 -top -90 -bot 1580
",
}
{
   da_axi4_cnt: "3",
   da_board_cnt: "1",
}
