{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733083655558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733083655558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:07:35 2024 " "Processing started: Sun Dec 01 17:07:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733083655558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733083655558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733083655558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733083655805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733083655805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_d " "Found entity 1: flip_flop_d" {  } { { "flip_flop_d.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/flip_flop_d.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733083660823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733083660823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia_128hz.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia_128hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia_128Hz " "Found entity 1: divisor_frequencia_128Hz" {  } { { "divisor_frequencia_128Hz.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/divisor_frequencia_128Hz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733083660825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733083660825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia_principal " "Found entity 1: divisor_frequencia_principal" {  } { { "divisor_frequencia_principal.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/divisor_frequencia_principal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733083660826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733083660826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAIS Mais contador_UP_DOWN.v(3) " "Verilog HDL Declaration information at contador_UP_DOWN.v(3): object \"MAIS\" differs only in case from object \"Mais\" in the same scope" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733083660827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MENOS Menos contador_UP_DOWN.v(3) " "Verilog HDL Declaration information at contador_UP_DOWN.v(3): object \"MENOS\" differs only in case from object \"Menos\" in the same scope" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733083660828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B0 b0 contador_UP_DOWN.v(4) " "Verilog HDL Declaration information at contador_UP_DOWN.v(4): object \"B0\" differs only in case from object \"b0\" in the same scope" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733083660828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 contador_UP_DOWN.v(4) " "Verilog HDL Declaration information at contador_UP_DOWN.v(4): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733083660828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2 b2 contador_UP_DOWN.v(4) " "Verilog HDL Declaration information at contador_UP_DOWN.v(4): object \"B2\" differs only in case from object \"b2\" in the same scope" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733083660828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up_down.v 2 2 " "Found 2 design units, including 2 entities, in source file contador_up_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_UP_DOWN " "Found entity 1: contador_UP_DOWN" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733083660828 ""} { "Info" "ISGN_ENTITY_NAME" "2 controle_contador_UPDO " "Found entity 2: controle_contador_UPDO" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733083660828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733083660828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_andar.v 1 1 " "Found 1 design units, including 1 entities, in source file seletor_andar.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_andar " "Found entity 1: seletor_andar" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733083660829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733083660829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duas_chaves_para_pulso.v 1 1 " "Found 1 design units, including 1 entities, in source file duas_chaves_para_pulso.v" { { "Info" "ISGN_ENTITY_NAME" "1 duas_chaves_para_pulso " "Found entity 1: duas_chaves_para_pulso" {  } { { "duas_chaves_para_pulso.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/duas_chaves_para_pulso.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733083660830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733083660830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset divisor_frequencia_principal.v(11) " "Verilog HDL Implicit Net warning at divisor_frequencia_principal.v(11): created implicit net for \"reset\"" {  } { { "divisor_frequencia_principal.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/divisor_frequencia_principal.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UP contador_UP_DOWN.v(7) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(7): created implicit net for \"UP\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DO contador_UP_DOWN.v(8) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(8): created implicit net for \"DO\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0 contador_UP_DOWN.v(13) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(13): created implicit net for \"Q0\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 contador_UP_DOWN.v(14) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(14): created implicit net for \"Q1\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2 contador_UP_DOWN.v(15) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(15): created implicit net for \"Q2\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_Q0 contador_UP_DOWN.v(16) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(16): created implicit net for \"n_Q0\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_Q1 contador_UP_DOWN.v(17) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(17): created implicit net for \"n_Q1\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_Q2 contador_UP_DOWN.v(18) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(18): created implicit net for \"n_Q2\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D0 contador_UP_DOWN.v(19) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(19): created implicit net for \"D0\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 contador_UP_DOWN.v(20) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(20): created implicit net for \"D1\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 contador_UP_DOWN.v(21) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(21): created implicit net for \"D2\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_UP contador_UP_DOWN.v(43) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(43): created implicit net for \"n_UP\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_DO contador_UP_DOWN.v(44) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(44): created implicit net for \"n_DO\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0_d0 contador_UP_DOWN.v(47) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(47): created implicit net for \"a0_d0\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "QO contador_UP_DOWN.v(47) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(47): created implicit net for \"QO\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1_d0 contador_UP_DOWN.v(48) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(48): created implicit net for \"a1_d0\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2_d0 contador_UP_DOWN.v(49) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(49): created implicit net for \"a2_d0\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3_d0 contador_UP_DOWN.v(50) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(50): created implicit net for \"a3_d0\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_QO contador_UP_DOWN.v(50) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(50): created implicit net for \"n_QO\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a4_d0 contador_UP_DOWN.v(51) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(51): created implicit net for \"a4_d0\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0_d1 contador_UP_DOWN.v(55) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(55): created implicit net for \"a0_d1\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1_d1 contador_UP_DOWN.v(56) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(56): created implicit net for \"a1_d1\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2_d1 contador_UP_DOWN.v(57) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(57): created implicit net for \"a2_d1\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3_d1 contador_UP_DOWN.v(58) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(58): created implicit net for \"a3_d1\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a4_d1 contador_UP_DOWN.v(59) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(59): created implicit net for \"a4_d1\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0_d2 contador_UP_DOWN.v(63) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(63): created implicit net for \"a0_d2\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1_d2 contador_UP_DOWN.v(64) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(64): created implicit net for \"a1_d2\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2_d2 contador_UP_DOWN.v(65) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(65): created implicit net for \"a2_d2\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3_d2 contador_UP_DOWN.v(66) " "Verilog HDL Implicit Net warning at contador_UP_DOWN.v(66): created implicit net for \"a3_d2\"" {  } { { "contador_UP_DOWN.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/contador_UP_DOWN.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_T0 seletor_andar.v(8) " "Verilog HDL Implicit Net warning at seletor_andar.v(8): created implicit net for \"n_T0\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_T1 seletor_andar.v(9) " "Verilog HDL Implicit Net warning at seletor_andar.v(9): created implicit net for \"n_T1\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_P0 seletor_andar.v(10) " "Verilog HDL Implicit Net warning at seletor_andar.v(10): created implicit net for \"n_P0\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_P1 seletor_andar.v(11) " "Verilog HDL Implicit Net warning at seletor_andar.v(11): created implicit net for \"n_P1\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_S0 seletor_andar.v(12) " "Verilog HDL Implicit Net warning at seletor_andar.v(12): created implicit net for \"n_S0\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_S1 seletor_andar.v(13) " "Verilog HDL Implicit Net warning at seletor_andar.v(13): created implicit net for \"n_S1\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T_in seletor_andar.v(15) " "Verilog HDL Implicit Net warning at seletor_andar.v(15): created implicit net for \"T_in\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T_out seletor_andar.v(16) " "Verilog HDL Implicit Net warning at seletor_andar.v(16): created implicit net for \"T_out\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P_in seletor_andar.v(17) " "Verilog HDL Implicit Net warning at seletor_andar.v(17): created implicit net for \"P_in\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P_out seletor_andar.v(18) " "Verilog HDL Implicit Net warning at seletor_andar.v(18): created implicit net for \"P_out\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_in seletor_andar.v(19) " "Verilog HDL Implicit Net warning at seletor_andar.v(19): created implicit net for \"S_in\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_out seletor_andar.v(20) " "Verilog HDL Implicit Net warning at seletor_andar.v(20): created implicit net for \"S_out\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CT1 seletor_andar.v(23) " "Verilog HDL Implicit Net warning at seletor_andar.v(23): created implicit net for \"CT1\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CP1 seletor_andar.v(24) " "Verilog HDL Implicit Net warning at seletor_andar.v(24): created implicit net for \"CP1\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CS1 seletor_andar.v(25) " "Verilog HDL Implicit Net warning at seletor_andar.v(25): created implicit net for \"CS1\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CT0 seletor_andar.v(27) " "Verilog HDL Implicit Net warning at seletor_andar.v(27): created implicit net for \"CT0\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CP0 seletor_andar.v(28) " "Verilog HDL Implicit Net warning at seletor_andar.v(28): created implicit net for \"CP0\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CS0 seletor_andar.v(29) " "Verilog HDL Implicit Net warning at seletor_andar.v(29): created implicit net for \"CS0\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733083660832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seletor_andar " "Elaborating entity \"seletor_andar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733083660853 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CT VCC " "Pin \"CT\" is stuck at VCC" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733083660935 "|seletor_andar|CT"} { "Warning" "WMLS_MLS_STUCK_PIN" "CP VCC " "Pin \"CP\" is stuck at VCC" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733083660935 "|seletor_andar|CP"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS VCC " "Pin \"CS\" is stuck at VCC" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733083660935 "|seletor_andar|CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733083660935 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P0 " "No output dependent on input pin \"P0\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733083660940 "|seletor_andar|P0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P1 " "No output dependent on input pin \"P1\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733083660940 "|seletor_andar|P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1 " "No output dependent on input pin \"A1\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733083660940 "|seletor_andar|A1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A0 " "No output dependent on input pin \"A0\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733083660940 "|seletor_andar|A0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T0 " "No output dependent on input pin \"T0\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733083660940 "|seletor_andar|T0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T1 " "No output dependent on input pin \"T1\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733083660940 "|seletor_andar|T1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0 " "No output dependent on input pin \"S0\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733083660940 "|seletor_andar|S0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1 " "No output dependent on input pin \"S1\"" {  } { { "seletor_andar.v" "" { Text "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/seletor_andar.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733083660940 "|seletor_andar|S1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733083660940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733083660940 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733083660940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733083660940 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/output_files/Projeto3.map.smsg " "Generated suppressed messages file C:/Users/Enzo/Documents/Verilog/Projeto_3_CD/output_files/Projeto3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733083660962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733083660972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:07:40 2024 " "Processing ended: Sun Dec 01 17:07:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733083660972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733083660972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733083660972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733083660972 ""}
