// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module linebuffer_1 (
        ap_start,
        start_full_n,
        ap_ready,
        start_out,
        start_write,
        in_axi_stream_V_value_V,
        in_axi_stream_V_last_V,
        out_stream_V_value_V_din,
        out_stream_V_value_V_full_n,
        out_stream_V_value_V_write,
        ap_clk,
        ap_rst,
        in_axi_stream_V_value_V_ap_vld,
        in_axi_stream_V_value_V_ap_ack,
        in_axi_stream_V_last_V_ap_vld,
        in_axi_stream_V_last_V_ap_ack,
        ap_done,
        ap_idle,
        ap_continue
);


input   ap_start;
input   start_full_n;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] in_axi_stream_V_value_V;
input  [0:0] in_axi_stream_V_last_V;
output  [287:0] out_stream_V_value_V_din;
input   out_stream_V_value_V_full_n;
output   out_stream_V_value_V_write;
input   ap_clk;
input   ap_rst;
input   in_axi_stream_V_value_V_ap_vld;
output   in_axi_stream_V_value_V_ap_ack;
input   in_axi_stream_V_last_V_ap_vld;
output   in_axi_stream_V_last_V_ap_ack;
output   ap_done;
output   ap_idle;
input   ap_continue;

reg    real_start;
reg    real_start_status_reg;
wire    internal_ap_ready;
reg    start_once_reg;
reg    start_control_reg;
wire    linebuffer_Loop_1_pr_U0_ap_start;
wire    linebuffer_Loop_1_pr_U0_start_full_n;
wire    linebuffer_Loop_1_pr_U0_ap_ready;
wire    linebuffer_Loop_1_pr_U0_ap_done;
wire    linebuffer_Loop_1_pr_U0_ap_continue;
wire    linebuffer_Loop_1_pr_U0_ap_idle;
wire    linebuffer_Loop_1_pr_U0_start_out;
wire    linebuffer_Loop_1_pr_U0_start_write;
wire    linebuffer_Loop_1_pr_U0_in_axi_stream_V_value_V_ap_ack;
wire    linebuffer_Loop_1_pr_U0_in_axi_stream_V_last_V_ap_ack;
wire   [31:0] linebuffer_Loop_1_pr_U0_in_stream_V_value_V_din;
wire    linebuffer_Loop_1_pr_U0_in_stream_V_value_V_write;
wire    linebuffer_U0_in_stream_V_value_V_read;
wire   [287:0] linebuffer_U0_out_stream_V_value_V_din;
wire    linebuffer_U0_out_stream_V_value_V_write;
wire    linebuffer_U0_ap_done;
wire    linebuffer_U0_ap_start;
wire    linebuffer_U0_ap_ready;
wire    linebuffer_U0_ap_idle;
wire    linebuffer_U0_ap_continue;
wire    ap_sync_continue;
wire    in_stream_V_value_V_full_n;
wire   [31:0] in_stream_V_value_V_dout;
wire    in_stream_V_value_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_linebuffer_U0_din;
wire    start_for_linebuffer_U0_full_n;
wire   [0:0] start_for_linebuffer_U0_dout;
wire    start_for_linebuffer_U0_empty_n;
wire    linebuffer_U0_start_full_n;
wire    linebuffer_U0_start_write;

// power-on initialization
initial begin
#0 real_start_status_reg = 1'b0;
#0 start_once_reg = 1'b0;
#0 start_control_reg = 1'b0;
end

linebuffer_Loop_1_pr linebuffer_Loop_1_pr_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(linebuffer_Loop_1_pr_U0_ap_start),
    .start_full_n(linebuffer_Loop_1_pr_U0_start_full_n),
    .ap_ready(linebuffer_Loop_1_pr_U0_ap_ready),
    .ap_done(linebuffer_Loop_1_pr_U0_ap_done),
    .ap_continue(linebuffer_Loop_1_pr_U0_ap_continue),
    .ap_idle(linebuffer_Loop_1_pr_U0_ap_idle),
    .start_out(linebuffer_Loop_1_pr_U0_start_out),
    .start_write(linebuffer_Loop_1_pr_U0_start_write),
    .in_axi_stream_V_value_V(in_axi_stream_V_value_V),
    .in_axi_stream_V_value_V_ap_vld(in_axi_stream_V_value_V_ap_vld),
    .in_axi_stream_V_value_V_ap_ack(linebuffer_Loop_1_pr_U0_in_axi_stream_V_value_V_ap_ack),
    .in_axi_stream_V_last_V(in_axi_stream_V_last_V),
    .in_axi_stream_V_last_V_ap_vld(in_axi_stream_V_last_V_ap_vld),
    .in_axi_stream_V_last_V_ap_ack(linebuffer_Loop_1_pr_U0_in_axi_stream_V_last_V_ap_ack),
    .in_stream_V_value_V_din(linebuffer_Loop_1_pr_U0_in_stream_V_value_V_din),
    .in_stream_V_value_V_full_n(in_stream_V_value_V_full_n),
    .in_stream_V_value_V_write(linebuffer_Loop_1_pr_U0_in_stream_V_value_V_write)
);

linebuffer linebuffer_U0(
    .in_stream_V_value_V_dout(in_stream_V_value_V_dout),
    .in_stream_V_value_V_empty_n(in_stream_V_value_V_empty_n),
    .in_stream_V_value_V_read(linebuffer_U0_in_stream_V_value_V_read),
    .out_stream_V_value_V_din(linebuffer_U0_out_stream_V_value_V_din),
    .out_stream_V_value_V_full_n(out_stream_V_value_V_full_n),
    .out_stream_V_value_V_write(linebuffer_U0_out_stream_V_value_V_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_done(linebuffer_U0_ap_done),
    .ap_start(linebuffer_U0_ap_start),
    .ap_ready(linebuffer_U0_ap_ready),
    .ap_idle(linebuffer_U0_ap_idle),
    .ap_continue(linebuffer_U0_ap_continue)
);

fifo_w32_d1_S in_stream_V_value_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(linebuffer_Loop_1_pr_U0_in_stream_V_value_V_din),
    .if_full_n(in_stream_V_value_V_full_n),
    .if_write(linebuffer_Loop_1_pr_U0_in_stream_V_value_V_write),
    .if_dout(in_stream_V_value_V_dout),
    .if_empty_n(in_stream_V_value_V_empty_n),
    .if_read(linebuffer_U0_in_stream_V_value_V_read)
);

start_for_linebufeOg start_for_linebufeOg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_linebuffer_U0_din),
    .if_full_n(start_for_linebuffer_U0_full_n),
    .if_write(linebuffer_Loop_1_pr_U0_start_write),
    .if_dout(start_for_linebuffer_U0_dout),
    .if_empty_n(start_for_linebuffer_U0_empty_n),
    .if_read(linebuffer_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        real_start_status_reg <= 1'b0;
    end else begin
        if ((start_full_n == 1'b1)) begin
            real_start_status_reg <= 1'b0;
        end else if (((start_full_n == 1'b0) & (internal_ap_ready == 1'b1))) begin
            real_start_status_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_control_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & ((internal_ap_ready == 1'b1) | (1'b0 == start_once_reg)))) begin
            start_control_reg <= 1'b1;
        end else if ((1'b1 == start_control_reg)) begin
            start_control_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if ((real_start == 1'b1)) begin
            start_once_reg <= 1'b1;
        end else if ((ap_start == 1'b0)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((real_start_status_reg == 1'b1)) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

assign ap_done = linebuffer_U0_ap_done;

assign ap_idle = (linebuffer_Loop_1_pr_U0_ap_idle & linebuffer_U0_ap_idle);

assign ap_ready = internal_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = linebuffer_U0_ap_done;

assign ap_sync_ready = linebuffer_Loop_1_pr_U0_ap_ready;

assign in_axi_stream_V_last_V_ap_ack = linebuffer_Loop_1_pr_U0_in_axi_stream_V_last_V_ap_ack;

assign in_axi_stream_V_value_V_ap_ack = linebuffer_Loop_1_pr_U0_in_axi_stream_V_value_V_ap_ack;

assign internal_ap_ready = ap_sync_ready;

assign linebuffer_Loop_1_pr_U0_ap_continue = 1'b1;

assign linebuffer_Loop_1_pr_U0_ap_start = real_start;

assign linebuffer_Loop_1_pr_U0_start_full_n = (1'b0 | start_for_linebuffer_U0_full_n);

assign linebuffer_U0_ap_continue = ap_continue;

assign linebuffer_U0_ap_start = start_for_linebuffer_U0_empty_n;

assign linebuffer_U0_start_full_n = 1'b0;

assign linebuffer_U0_start_write = 1'b0;

assign out_stream_V_value_V_din = linebuffer_U0_out_stream_V_value_V_din;

assign out_stream_V_value_V_write = linebuffer_U0_out_stream_V_value_V_write;

assign start_for_linebuffer_U0_din = 1'b1;

assign start_out = real_start;

assign start_write = (ap_start & start_control_reg);

endmodule //linebuffer_1
