0.6
2019.2
Nov  6 2019
21:42:20
/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sim_1/new/ADDSIM.vhd,1590610894,vhdl,,,,addsim,,,,,,,,
/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sim_1/new/IIC_SIM.vhd,1591004609,vhdl,,,,iic_sim,,,,,,,,
/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sim_1/new/SIM_2.vhd,1591011701,vhdl,,,,sim_2,,,,,,,,
/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sim_1/new/testing_testbench.vhdl,1591787438,vhdl,,,,testing_testbench,,,,,,,,
/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/ip/axi_iic_0/sim/axi_iic_0.vhd,1590610371,vhdl,,,,axi_iic_0,,,,,,,,
/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/FULLADDER.vhd,1590596026,vhdl,,,,fulladder,,,,,,,,
/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/fourbitadder.vhd,1590610897,vhdl,,,,fourbitadder,,,,,,,,
/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/test_interface.vhd,1590593788,vhdl,,,,test_interface,,,,,,,,
/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/testing_vhdl.vhd,1591291973,vhdl,,,,testing_vhdl,,,,,,,,
/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sources_1/new/uart_trans.vhd,1591787404,vhdl,,,,uart_trans,,,,,,,,
