// Seed: 308305713
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    output tri id_4,
    output tri id_5,
    output supply1 id_6,
    output wire id_7,
    input wor id_8
);
  initial
    assert (id_8)
      if (id_0);
      else id_5 = 1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply1 id_1
);
  wire id_3, id_4, id_5 = id_4;
  wire id_6;
  wire id_7, id_8, id_9;
  wire id_10;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  supply1 id_11 = 1;
  tri id_12, id_13, id_14;
  assign id_11 = id_13;
endmodule
