module adder_dataflow_reg (s, co, a, b, ci,clk);
parameter width = 32;
output [width-1:0] s;
output co;
input [width-1:0] a, b;
input ci,clk;
wire [31:0]s_;
wire co_;
assign {co_,s_}=a+b+ci;
D_FF32 dff(s,s_,clk);
D_FF dff2(co,co_,clk);
endmodule
