<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64DeadRegisterDefinitionsPass.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64DeadRegisterDefinitionsPass.cpp.html'>AArch64DeadRegisterDefinitionsPass.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==-- AArch64DeadRegisterDefinitions.cpp - Replace dead defs w/ zero reg --==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file When allowed by the instruction, replace a dead definition of a GPR</i></td></tr>
<tr><th id="9">9</th><td><i>/// with the zero register. This makes the code a bit friendlier towards the</i></td></tr>
<tr><th id="10">10</th><td><i>/// hardware's register renamer.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64RegisterInfo.h.html">"AArch64RegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/ISDOpcodes.h.html">"llvm/CodeGen/ISDOpcodes.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="26">26</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-dead-defs"</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumDeadDefsReplaced = {&quot;aarch64-dead-defs&quot;, &quot;NumDeadDefsReplaced&quot;, &quot;Number of dead definitions replaced&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumDeadDefsReplaced" title='NumDeadDefsReplaced' data-ref="NumDeadDefsReplaced">NumDeadDefsReplaced</dfn>, <q>"Number of dead definitions replaced"</q>);</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/AARCH64_DEAD_REG_DEF_NAME" data-ref="_M/AARCH64_DEAD_REG_DEF_NAME">AARCH64_DEAD_REG_DEF_NAME</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"AArch64 Dead register definitions"</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>namespace</b> {</td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64DeadRegisterDefinitions" title='(anonymous namespace)::AArch64DeadRegisterDefinitions' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions">AArch64DeadRegisterDefinitions</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="36">36</th><td><b>private</b>:</td></tr>
<tr><th id="37">37</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64DeadRegisterDefinitions::TRI" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::TRI">TRI</dfn>;</td></tr>
<tr><th id="38">38</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64DeadRegisterDefinitions::MRI" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::MRI">MRI</dfn>;</td></tr>
<tr><th id="39">39</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64DeadRegisterDefinitions::TII" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::TII">TII</dfn>;</td></tr>
<tr><th id="40">40</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64DeadRegisterDefinitions::Changed" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::Changed' data-type='bool' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::Changed">Changed</dfn>;</td></tr>
<tr><th id="41">41</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions24processMachineBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::processMachineBasicBlock' data-type='void (anonymous namespace)::AArch64DeadRegisterDefinitions::processMachineBasicBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions24processMachineBasicBlockERN4llvm17MachineBasicBlockE">processMachineBasicBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1MBB">MBB</dfn>);</td></tr>
<tr><th id="42">42</th><td><b>public</b>:</td></tr>
<tr><th id="43">43</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64DeadRegisterDefinitions::ID" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::AArch64DeadRegisterDefinitions::ID">// Pass identification, replacement for typeid.</i></td></tr>
<tr><th id="44">44</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitionsC1Ev" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::AArch64DeadRegisterDefinitions' data-type='void (anonymous namespace)::AArch64DeadRegisterDefinitions::AArch64DeadRegisterDefinitions()' data-ref="_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitionsC1Ev">AArch64DeadRegisterDefinitions</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions::ID" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::ID' data-use='a' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::ID">ID</a>) {</td></tr>
<tr><th id="45">45</th><td>    <a class="ref" href="#61" title='llvm::initializeAArch64DeadRegisterDefinitionsPass' data-ref="_ZN4llvm44initializeAArch64DeadRegisterDefinitionsPassERNS_12PassRegistryE">initializeAArch64DeadRegisterDefinitionsPass</a>(</td></tr>
<tr><th id="46">46</th><td>        <span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="47">47</th><td>  }</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64DeadRegisterDefinitions::runOnMachineFunction(llvm::MachineFunction &amp; F)' data-ref="_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2F" title='F' data-type='llvm::MachineFunction &amp;' data-ref="2F">F</dfn>) override;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_130AArch64DeadRegisterDefinitions11getPassNameEv" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64DeadRegisterDefinitions::getPassName() const' data-ref="_ZNK12_GLOBAL__N_130AArch64DeadRegisterDefinitions11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="macro" href="#32" title="&quot;AArch64 Dead register definitions&quot;" data-ref="_M/AARCH64_DEAD_REG_DEF_NAME">AARCH64_DEAD_REG_DEF_NAME</a>; }</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_130AArch64DeadRegisterDefinitions16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64DeadRegisterDefinitions::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_130AArch64DeadRegisterDefinitions16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col3 decl" id="3AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="3AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="54">54</th><td>    <a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="55">55</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU">AU</a></span>);</td></tr>
<tr><th id="56">56</th><td>  }</td></tr>
<tr><th id="57">57</th><td>};</td></tr>
<tr><th id="58">58</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions" title='(anonymous namespace)::AArch64DeadRegisterDefinitions' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions">AArch64DeadRegisterDefinitions</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AArch64DeadRegisterDefinitions::ID" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="59">59</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeAArch64DeadRegisterDefinitionsPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;AArch64 Dead register definitions&quot;, &quot;aarch64-dead-defs&quot;, &amp;AArch64DeadRegisterDefinitions::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AArch64DeadRegisterDefinitions&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAArch64DeadRegisterDefinitionsPassFlag; void llvm::initializeAArch64DeadRegisterDefinitionsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAArch64DeadRegisterDefinitionsPassFlag, initializeAArch64DeadRegisterDefinitionsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions" title='(anonymous namespace)::AArch64DeadRegisterDefinitions' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions">AArch64DeadRegisterDefinitions</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"aarch64-dead-defs"</q>,</td></tr>
<tr><th id="62">62</th><td>                <a class="macro" href="#32" title="&quot;AArch64 Dead register definitions&quot;" data-ref="_M/AARCH64_DEAD_REG_DEF_NAME">AARCH64_DEAD_REG_DEF_NAME</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14usesFrameIndexRKN4llvm12MachineInstrE" title='usesFrameIndex' data-type='bool usesFrameIndex(const llvm::MachineInstr &amp; MI)' data-ref="_ZL14usesFrameIndexRKN4llvm12MachineInstrE">usesFrameIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="4MI">MI</dfn>) {</td></tr>
<tr><th id="65">65</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="5MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="5MO">MO</dfn> : <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZNK4llvm12MachineInstr4usesEv">uses</a>())</td></tr>
<tr><th id="66">66</th><td>    <b>if</b> (<a class="local col5 ref" href="#5MO" title='MO' data-ref="5MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="67">67</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="68">68</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="69">69</th><td>}</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i  data-doc="_ZL23atomicReadDroppedOnZeroj">// Instructions that lose their 'read' operation for a subesquent fence acquire</i></td></tr>
<tr><th id="72">72</th><td><i  data-doc="_ZL23atomicReadDroppedOnZeroj">// (DMB LD) once the zero register is used.</i></td></tr>
<tr><th id="73">73</th><td><i  data-doc="_ZL23atomicReadDroppedOnZeroj">//</i></td></tr>
<tr><th id="74">74</th><td><i  data-doc="_ZL23atomicReadDroppedOnZeroj">// WARNING: The aquire variants of the instructions are also affected, but they</i></td></tr>
<tr><th id="75">75</th><td><i  data-doc="_ZL23atomicReadDroppedOnZeroj">// are split out into `atomicBarrierDroppedOnZero()` to support annotations on</i></td></tr>
<tr><th id="76">76</th><td><i  data-doc="_ZL23atomicReadDroppedOnZeroj">// assembly.</i></td></tr>
<tr><th id="77">77</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23atomicReadDroppedOnZeroj" title='atomicReadDroppedOnZero' data-type='bool atomicReadDroppedOnZero(unsigned int Opcode)' data-ref="_ZL23atomicReadDroppedOnZeroj">atomicReadDroppedOnZero</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="6Opcode" title='Opcode' data-type='unsigned int' data-ref="6Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="78">78</th><td>  <b>switch</b> (<a class="local col6 ref" href="#6Opcode" title='Opcode' data-ref="6Opcode">Opcode</a>) {</td></tr>
<tr><th id="79">79</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDADDB&apos; in namespace &apos;llvm::AArch64&apos;">LDADDB</span>:     <b>case</b> AArch64::<span class='error' title="no member named &apos;LDADDH&apos; in namespace &apos;llvm::AArch64&apos;">LDADDH</span>:</td></tr>
<tr><th id="80">80</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDADDW&apos; in namespace &apos;llvm::AArch64&apos;">LDADDW</span>:     <b>case</b> AArch64::<span class='error' title="no member named &apos;LDADDX&apos; in namespace &apos;llvm::AArch64&apos;">LDADDX</span>:</td></tr>
<tr><th id="81">81</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDADDLB&apos; in namespace &apos;llvm::AArch64&apos;">LDADDLB</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDADDLH&apos; in namespace &apos;llvm::AArch64&apos;">LDADDLH</span>:</td></tr>
<tr><th id="82">82</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDADDLW&apos; in namespace &apos;llvm::AArch64&apos;">LDADDLW</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDADDLX&apos; in namespace &apos;llvm::AArch64&apos;">LDADDLX</span>:</td></tr>
<tr><th id="83">83</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDCLRB&apos; in namespace &apos;llvm::AArch64&apos;">LDCLRB</span>:     <b>case</b> AArch64::<span class='error' title="no member named &apos;LDCLRH&apos; in namespace &apos;llvm::AArch64&apos;">LDCLRH</span>:</td></tr>
<tr><th id="84">84</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDCLRW&apos; in namespace &apos;llvm::AArch64&apos;">LDCLRW</span>:     <b>case</b> AArch64::<span class='error' title="no member named &apos;LDCLRX&apos; in namespace &apos;llvm::AArch64&apos;">LDCLRX</span>:</td></tr>
<tr><th id="85">85</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDCLRLB&apos; in namespace &apos;llvm::AArch64&apos;">LDCLRLB</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDCLRLH&apos; in namespace &apos;llvm::AArch64&apos;">LDCLRLH</span>:</td></tr>
<tr><th id="86">86</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDCLRLW&apos; in namespace &apos;llvm::AArch64&apos;">LDCLRLW</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDCLRLX&apos; in namespace &apos;llvm::AArch64&apos;">LDCLRLX</span>:</td></tr>
<tr><th id="87">87</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDEORB&apos; in namespace &apos;llvm::AArch64&apos;">LDEORB</span>:     <b>case</b> AArch64::<span class='error' title="no member named &apos;LDEORH&apos; in namespace &apos;llvm::AArch64&apos;">LDEORH</span>:</td></tr>
<tr><th id="88">88</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDEORW&apos; in namespace &apos;llvm::AArch64&apos;">LDEORW</span>:     <b>case</b> AArch64::<span class='error' title="no member named &apos;LDEORX&apos; in namespace &apos;llvm::AArch64&apos;">LDEORX</span>:</td></tr>
<tr><th id="89">89</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDEORLB&apos; in namespace &apos;llvm::AArch64&apos;">LDEORLB</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDEORLH&apos; in namespace &apos;llvm::AArch64&apos;">LDEORLH</span>:</td></tr>
<tr><th id="90">90</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDEORLW&apos; in namespace &apos;llvm::AArch64&apos;">LDEORLW</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDEORLX&apos; in namespace &apos;llvm::AArch64&apos;">LDEORLX</span>:</td></tr>
<tr><th id="91">91</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSETB&apos; in namespace &apos;llvm::AArch64&apos;">LDSETB</span>:     <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSETH&apos; in namespace &apos;llvm::AArch64&apos;">LDSETH</span>:</td></tr>
<tr><th id="92">92</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSETW&apos; in namespace &apos;llvm::AArch64&apos;">LDSETW</span>:     <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSETX&apos; in namespace &apos;llvm::AArch64&apos;">LDSETX</span>:</td></tr>
<tr><th id="93">93</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSETLB&apos; in namespace &apos;llvm::AArch64&apos;">LDSETLB</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSETLH&apos; in namespace &apos;llvm::AArch64&apos;">LDSETLH</span>:</td></tr>
<tr><th id="94">94</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSETLW&apos; in namespace &apos;llvm::AArch64&apos;">LDSETLW</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSETLX&apos; in namespace &apos;llvm::AArch64&apos;">LDSETLX</span>:</td></tr>
<tr><th id="95">95</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMAXB&apos; in namespace &apos;llvm::AArch64&apos;">LDSMAXB</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMAXH&apos; in namespace &apos;llvm::AArch64&apos;">LDSMAXH</span>:</td></tr>
<tr><th id="96">96</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMAXW&apos; in namespace &apos;llvm::AArch64&apos;">LDSMAXW</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMAXX&apos; in namespace &apos;llvm::AArch64&apos;">LDSMAXX</span>:</td></tr>
<tr><th id="97">97</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMAXLB&apos; in namespace &apos;llvm::AArch64&apos;">LDSMAXLB</span>:   <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMAXLH&apos; in namespace &apos;llvm::AArch64&apos;">LDSMAXLH</span>:</td></tr>
<tr><th id="98">98</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMAXLW&apos; in namespace &apos;llvm::AArch64&apos;">LDSMAXLW</span>:   <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMAXLX&apos; in namespace &apos;llvm::AArch64&apos;">LDSMAXLX</span>:</td></tr>
<tr><th id="99">99</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMINB&apos; in namespace &apos;llvm::AArch64&apos;">LDSMINB</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMINH&apos; in namespace &apos;llvm::AArch64&apos;">LDSMINH</span>:</td></tr>
<tr><th id="100">100</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMINW&apos; in namespace &apos;llvm::AArch64&apos;">LDSMINW</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMINX&apos; in namespace &apos;llvm::AArch64&apos;">LDSMINX</span>:</td></tr>
<tr><th id="101">101</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMINLB&apos; in namespace &apos;llvm::AArch64&apos;">LDSMINLB</span>:   <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMINLH&apos; in namespace &apos;llvm::AArch64&apos;">LDSMINLH</span>:</td></tr>
<tr><th id="102">102</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMINLW&apos; in namespace &apos;llvm::AArch64&apos;">LDSMINLW</span>:   <b>case</b> AArch64::<span class='error' title="no member named &apos;LDSMINLX&apos; in namespace &apos;llvm::AArch64&apos;">LDSMINLX</span>:</td></tr>
<tr><th id="103">103</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMAXB&apos; in namespace &apos;llvm::AArch64&apos;">LDUMAXB</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMAXH&apos; in namespace &apos;llvm::AArch64&apos;">LDUMAXH</span>:</td></tr>
<tr><th id="104">104</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMAXW&apos; in namespace &apos;llvm::AArch64&apos;">LDUMAXW</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMAXX&apos; in namespace &apos;llvm::AArch64&apos;">LDUMAXX</span>:</td></tr>
<tr><th id="105">105</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMAXLB&apos; in namespace &apos;llvm::AArch64&apos;">LDUMAXLB</span>:   <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMAXLH&apos; in namespace &apos;llvm::AArch64&apos;">LDUMAXLH</span>:</td></tr>
<tr><th id="106">106</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMAXLW&apos; in namespace &apos;llvm::AArch64&apos;">LDUMAXLW</span>:   <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMAXLX&apos; in namespace &apos;llvm::AArch64&apos;">LDUMAXLX</span>:</td></tr>
<tr><th id="107">107</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMINB&apos; in namespace &apos;llvm::AArch64&apos;">LDUMINB</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMINH&apos; in namespace &apos;llvm::AArch64&apos;">LDUMINH</span>:</td></tr>
<tr><th id="108">108</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMINW&apos; in namespace &apos;llvm::AArch64&apos;">LDUMINW</span>:    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMINX&apos; in namespace &apos;llvm::AArch64&apos;">LDUMINX</span>:</td></tr>
<tr><th id="109">109</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMINLB&apos; in namespace &apos;llvm::AArch64&apos;">LDUMINLB</span>:   <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMINLH&apos; in namespace &apos;llvm::AArch64&apos;">LDUMINLH</span>:</td></tr>
<tr><th id="110">110</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMINLW&apos; in namespace &apos;llvm::AArch64&apos;">LDUMINLW</span>:   <b>case</b> AArch64::<span class='error' title="no member named &apos;LDUMINLX&apos; in namespace &apos;llvm::AArch64&apos;">LDUMINLX</span>:</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="114">114</th><td>}</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions" title='(anonymous namespace)::AArch64DeadRegisterDefinitions' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions">AArch64DeadRegisterDefinitions</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions24processMachineBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::processMachineBasicBlock' data-type='void (anonymous namespace)::AArch64DeadRegisterDefinitions::processMachineBasicBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions24processMachineBasicBlockERN4llvm17MachineBasicBlockE">processMachineBasicBlock</dfn>(</td></tr>
<tr><th id="117">117</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="7MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="7MBB">MBB</dfn>) {</td></tr>
<tr><th id="118">118</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="8MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="8MF">MF</dfn> = *<a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="119">119</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="9MI">MI</dfn> : <a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB">MBB</a>) {</td></tr>
<tr><th id="120">120</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL14usesFrameIndexRKN4llvm12MachineInstrE" title='usesFrameIndex' data-use='c' data-ref="_ZL14usesFrameIndexRKN4llvm12MachineInstrE">usesFrameIndex</a>(<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI">MI</a>)) {</td></tr>
<tr><th id="121">121</th><td>      <i>// We need to skip this instruction because while it appears to have a</i></td></tr>
<tr><th id="122">122</th><td><i>      // dead def it uses a frame index which might expand into a multi</i></td></tr>
<tr><th id="123">123</th><td><i>      // instruction sequence during EPI.</i></td></tr>
<tr><th id="124">124</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-dead-defs&quot;)) { dbgs() &lt;&lt; &quot;    Ignoring, operand is frame index\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Ignoring, operand is frame index\n"</q>);</td></tr>
<tr><th id="125">125</th><td>      <b>continue</b>;</td></tr>
<tr><th id="126">126</th><td>    }</td></tr>
<tr><th id="127">127</th><td>    <b>if</b> (MI.definesRegister(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>) || MI.definesRegister(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)) {</td></tr>
<tr><th id="128">128</th><td>      <i>// It is not allowed to write to the same register (not even the zero</i></td></tr>
<tr><th id="129">129</th><td><i>      // register) twice in a single instruction.</i></td></tr>
<tr><th id="130">130</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-dead-defs&quot;)) { dbgs() &lt;&lt; &quot;    Ignoring, XZR or WZR already used by the instruction\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="131">131</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="132">132</th><td>          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Ignoring, XZR or WZR already used by the instruction\n"</q>);</td></tr>
<tr><th id="133">133</th><td>      <b>continue</b>;</td></tr>
<tr><th id="134">134</th><td>    }</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>    <b>if</b> (<a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvmL26atomicBarrierDroppedOnZeroEj" title='llvm::atomicBarrierDroppedOnZero' data-ref="_ZN4llvmL26atomicBarrierDroppedOnZeroEj">atomicBarrierDroppedOnZero</a>(<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) || <a class="tu ref" href="#_ZL23atomicReadDroppedOnZeroj" title='atomicReadDroppedOnZero' data-use='c' data-ref="_ZL23atomicReadDroppedOnZeroj">atomicReadDroppedOnZero</a>(<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="137">137</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-dead-defs&quot;)) { dbgs() &lt;&lt; &quot;    Ignoring, semantics change with xzr/wzr.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Ignoring, semantics change with xzr/wzr.\n"</q>);</td></tr>
<tr><th id="138">138</th><td>      <b>continue</b>;</td></tr>
<tr><th id="139">139</th><td>    }</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="10Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="10Desc">Desc</dfn> = <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="142">142</th><td>    <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="11I" title='I' data-type='int' data-ref="11I">I</dfn> = <var>0</var>, <dfn class="local col2 decl" id="12E" title='E' data-type='int' data-ref="12E">E</dfn> = <a class="local col0 ref" href="#10Desc" title='Desc' data-ref="10Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>(); <a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a> != <a class="local col2 ref" href="#12E" title='E' data-ref="12E">E</a>; ++<a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a>) {</td></tr>
<tr><th id="143">143</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="13MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="13MO">MO</dfn> = <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a>);</td></tr>
<tr><th id="144">144</th><td>      <b>if</b> (!<a class="local col3 ref" href="#13MO" title='MO' data-ref="13MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#13MO" title='MO' data-ref="13MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="145">145</th><td>        <b>continue</b>;</td></tr>
<tr><th id="146">146</th><td>      <i>// We should not have any relevant physreg defs that are replacable by</i></td></tr>
<tr><th id="147">147</th><td><i>      // zero before register allocation. So we just check for dead vreg defs.</i></td></tr>
<tr><th id="148">148</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="14Reg" title='Reg' data-type='unsigned int' data-ref="14Reg">Reg</dfn> = <a class="local col3 ref" href="#13MO" title='MO' data-ref="13MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="149">149</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg">Reg</a>) ||</td></tr>
<tr><th id="150">150</th><td>          (!<a class="local col3 ref" href="#13MO" title='MO' data-ref="13MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions::MRI" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg">Reg</a>)))</td></tr>
<tr><th id="151">151</th><td>        <b>continue</b>;</td></tr>
<tr><th id="152">152</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MO.isImplicit() &amp;&amp; &quot;Unexpected implicit def!&quot;) ? void (0) : __assert_fail (&quot;!MO.isImplicit() &amp;&amp; \&quot;Unexpected implicit def!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp&quot;, 152, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col3 ref" href="#13MO" title='MO' data-ref="13MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp; <q>"Unexpected implicit def!"</q>);</td></tr>
<tr><th id="153">153</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-dead-defs&quot;)) { dbgs() &lt;&lt; &quot;  Dead def operand #&quot; &lt;&lt; I &lt;&lt; &quot; in:\n    &quot;; MI.print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Dead def operand #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" in:\n    "</q>;</td></tr>
<tr><th id="154">154</th><td>                 <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="155">155</th><td>      <i>// Be careful not to change the register if it's a tied operand.</i></td></tr>
<tr><th id="156">156</th><td>      <b>if</b> (<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj" title='llvm::MachineInstr::isRegTiedToUseOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj">isRegTiedToUseOperand</a>(<a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a>)) {</td></tr>
<tr><th id="157">157</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-dead-defs&quot;)) { dbgs() &lt;&lt; &quot;    Ignoring, def is tied operand.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Ignoring, def is tied operand.\n"</q>);</td></tr>
<tr><th id="158">158</th><td>        <b>continue</b>;</td></tr>
<tr><th id="159">159</th><td>      }</td></tr>
<tr><th id="160">160</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="15RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="15RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions::TII" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col0 ref" href="#10Desc" title='Desc' data-ref="10Desc">Desc</a>, <a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions::TRI" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::TRI">TRI</a>, <a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF">MF</a>);</td></tr>
<tr><th id="161">161</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="16NewReg" title='NewReg' data-type='unsigned int' data-ref="16NewReg">NewReg</dfn>;</td></tr>
<tr><th id="162">162</th><td>      <b>if</b> (<a class="local col5 ref" href="#15RC" title='RC' data-ref="15RC">RC</a> == <b>nullptr</b>) {</td></tr>
<tr><th id="163">163</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-dead-defs&quot;)) { dbgs() &lt;&lt; &quot;    Ignoring, register is not a GPR.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Ignoring, register is not a GPR.\n"</q>);</td></tr>
<tr><th id="164">164</th><td>        <b>continue</b>;</td></tr>
<tr><th id="165">165</th><td>      } <b>else</b> <b>if</b> (RC-&gt;contains(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>))</td></tr>
<tr><th id="166">166</th><td>        NewReg = AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>;</td></tr>
<tr><th id="167">167</th><td>      <b>else</b> <b>if</b> (RC-&gt;contains(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>))</td></tr>
<tr><th id="168">168</th><td>        NewReg = AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>;</td></tr>
<tr><th id="169">169</th><td>      <b>else</b> {</td></tr>
<tr><th id="170">170</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-dead-defs&quot;)) { dbgs() &lt;&lt; &quot;    Ignoring, register is not a GPR.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Ignoring, register is not a GPR.\n"</q>);</td></tr>
<tr><th id="171">171</th><td>        <b>continue</b>;</td></tr>
<tr><th id="172">172</th><td>      }</td></tr>
<tr><th id="173">173</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-dead-defs&quot;)) { dbgs() &lt;&lt; &quot;    Replacing with zero register. New:\n      &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Replacing with zero register. New:\n      "</q>);</td></tr>
<tr><th id="174">174</th><td>      <a class="local col3 ref" href="#13MO" title='MO' data-ref="13MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#16NewReg" title='NewReg' data-ref="16NewReg">NewReg</a>);</td></tr>
<tr><th id="175">175</th><td>      <a class="local col3 ref" href="#13MO" title='MO' data-ref="13MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>();</td></tr>
<tr><th id="176">176</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-dead-defs&quot;)) { MI.print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="177">177</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#30" title='NumDeadDefsReplaced' data-ref="NumDeadDefsReplaced">NumDeadDefsReplaced</a>;</td></tr>
<tr><th id="178">178</th><td>      <a class="tu member" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions::Changed" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::Changed' data-use='w' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="179">179</th><td>      <i>// Only replace one dead register, see check for zero register above.</i></td></tr>
<tr><th id="180">180</th><td>      <b>break</b>;</td></tr>
<tr><th id="181">181</th><td>    }</td></tr>
<tr><th id="182">182</th><td>  }</td></tr>
<tr><th id="183">183</th><td>}</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i  data-doc="_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions20runOnMachineFunctionERN4llvm15MachineFunctionE">// Scan the function for instructions that have a dead definition of a</i></td></tr>
<tr><th id="186">186</th><td><i  data-doc="_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions20runOnMachineFunctionERN4llvm15MachineFunctionE">// register. Replace that register with the zero register when possible.</i></td></tr>
<tr><th id="187">187</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions" title='(anonymous namespace)::AArch64DeadRegisterDefinitions' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions">AArch64DeadRegisterDefinitions</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64DeadRegisterDefinitions::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="17MF">MF</dfn>) {</td></tr>
<tr><th id="188">188</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col7 ref" href="#17MF" title='MF' data-ref="17MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="189">189</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions::TRI" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::TRI' data-use='w' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::TRI">TRI</a> = <a class="local col7 ref" href="#17MF" title='MF' data-ref="17MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="192">192</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions::TII" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::TII' data-use='w' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::TII">TII</a> = <a class="local col7 ref" href="#17MF" title='MF' data-ref="17MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="193">193</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions::MRI" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::MRI' data-use='w' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::MRI">MRI</a> = &amp;<a class="local col7 ref" href="#17MF" title='MF' data-ref="17MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="194">194</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-dead-defs&quot;)) { dbgs() &lt;&lt; &quot;***** AArch64DeadRegisterDefinitions *****\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"***** AArch64DeadRegisterDefinitions *****\n"</q>);</td></tr>
<tr><th id="195">195</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions::Changed" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::Changed' data-use='w' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::Changed">Changed</a> = <b>false</b>;</td></tr>
<tr><th id="196">196</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="18MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="18MBB">MBB</dfn> : <a class="local col7 ref" href="#17MF" title='MF' data-ref="17MF">MF</a>)</td></tr>
<tr><th id="197">197</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions24processMachineBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::processMachineBasicBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions24processMachineBasicBlockERN4llvm17MachineBasicBlockE">processMachineBasicBlock</a>(<span class='refarg'><a class="local col8 ref" href="#18MBB" title='MBB' data-ref="18MBB">MBB</a></span>);</td></tr>
<tr><th id="198">198</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions::Changed" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::Changed' data-use='r' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions::Changed">Changed</a>;</td></tr>
<tr><th id="199">199</th><td>}</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm36createAArch64DeadRegisterDefinitionsEv" title='llvm::createAArch64DeadRegisterDefinitions' data-ref="_ZN4llvm36createAArch64DeadRegisterDefinitionsEv">createAArch64DeadRegisterDefinitions</dfn>() {</td></tr>
<tr><th id="202">202</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64DeadRegisterDefinitions" title='(anonymous namespace)::AArch64DeadRegisterDefinitions' data-ref="(anonymousnamespace)::AArch64DeadRegisterDefinitions">AArch64DeadRegisterDefinitions</a><a class="tu ref" href="#_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitionsC1Ev" title='(anonymous namespace)::AArch64DeadRegisterDefinitions::AArch64DeadRegisterDefinitions' data-use='c' data-ref="_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitionsC1Ev">(</a>);</td></tr>
<tr><th id="203">203</th><td>}</td></tr>
<tr><th id="204">204</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
