{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646188366797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646188366797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  1 20:32:46 2022 " "Processing started: Tue Mar  1 20:32:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646188366797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188366797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Password -c Password " "Command: quartus_map --read_settings_files=on --write_settings_files=off Password -c Password" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188366797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646188366904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646188366904 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Password.v(31) " "Verilog HDL information at Password.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646188371699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Password.v 1 1 " "Found 1 design units, including 1 entities, in source file Password.v" { { "Info" "ISGN_ENTITY_NAME" "1 Password " "Found entity 1: Password" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646188371700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646188371700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "one_shot.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/one_shot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646188371701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Password " "Elaborating entity \"Password\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646188371723 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "target Password.v(21) " "Verilog HDL or VHDL warning at Password.v(21): object \"target\" assigned a value but never read" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputData Password.v(43) " "Verilog HDL Always Construct warning at Password.v(43): variable \"inputData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst Password.v(44) " "Verilog HDL Always Construct warning at Password.v(44): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputData Password.v(47) " "Verilog HDL Always Construct warning at Password.v(47): variable \"inputData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputData Password.v(54) " "Verilog HDL Always Construct warning at Password.v(54): variable \"inputData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst Password.v(55) " "Verilog HDL Always Construct warning at Password.v(55): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputData Password.v(58) " "Verilog HDL Always Construct warning at Password.v(58): variable \"inputData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputData Password.v(65) " "Verilog HDL Always Construct warning at Password.v(65): variable \"inputData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputData Password.v(68) " "Verilog HDL Always Construct warning at Password.v(68): variable \"inputData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputData Password.v(75) " "Verilog HDL Always Construct warning at Password.v(75): variable \"inputData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst Password.v(76) " "Verilog HDL Always Construct warning at Password.v(76): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputData Password.v(79) " "Verilog HDL Always Construct warning at Password.v(79): variable \"inputData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value1 Password.v(31) " "Verilog HDL Always Construct warning at Password.v(31): inferring latch(es) for variable \"value1\", which holds its previous value in one or more paths through the always construct" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value2 Password.v(31) " "Verilog HDL Always Construct warning at Password.v(31): inferring latch(es) for variable \"value2\", which holds its previous value in one or more paths through the always construct" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value3 Password.v(31) " "Verilog HDL Always Construct warning at Password.v(31): inferring latch(es) for variable \"value3\", which holds its previous value in one or more paths through the always construct" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value4 Password.v(31) " "Verilog HDL Always Construct warning at Password.v(31): inferring latch(es) for variable \"value4\", which holds its previous value in one or more paths through the always construct" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value4\[0\] Password.v(31) " "Inferred latch for \"value4\[0\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value4\[1\] Password.v(31) " "Inferred latch for \"value4\[1\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value4\[2\] Password.v(31) " "Inferred latch for \"value4\[2\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value4\[3\] Password.v(31) " "Inferred latch for \"value4\[3\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value3\[0\] Password.v(31) " "Inferred latch for \"value3\[0\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value3\[1\] Password.v(31) " "Inferred latch for \"value3\[1\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value3\[2\] Password.v(31) " "Inferred latch for \"value3\[2\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value3\[3\] Password.v(31) " "Inferred latch for \"value3\[3\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[0\] Password.v(31) " "Inferred latch for \"value2\[0\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[1\] Password.v(31) " "Inferred latch for \"value2\[1\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[2\] Password.v(31) " "Inferred latch for \"value2\[2\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[3\] Password.v(31) " "Inferred latch for \"value2\[3\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[0\] Password.v(31) " "Inferred latch for \"value1\[0\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[1\] Password.v(31) " "Inferred latch for \"value1\[1\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[2\] Password.v(31) " "Inferred latch for \"value1\[2\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[3\] Password.v(31) " "Inferred latch for \"value1\[3\]\" at Password.v(31)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 "|Password"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:DISPLAY_SET_1 " "Elaborating entity \"BCD\" for hierarchy \"BCD:DISPLAY_SET_1\"" {  } { { "Password.v" "DISPLAY_SET_1" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646188371724 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646188371958 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "admitted GND " "Pin \"admitted\" is stuck at GND" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646188371965 "|Password|admitted"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646188371965 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646188372009 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646188372226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646188372277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646188372277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646188372293 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646188372293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646188372293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646188372293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646188372296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  1 20:32:52 2022 " "Processing ended: Tue Mar  1 20:32:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646188372296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646188372296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646188372296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646188372296 ""}
