/* 802090B4 00205FF4  94 21 FF F0 */ stwu r1, -0x10(r1)
/* 802090B8 00205FF8  7C 08 02 A6 */ mflr r0
/* 802090BC 00205FFC  90 01 00 14 */ stw r0, 0x14(r1)
/* 802090C0 00206000  93 E1 00 0C */ stw r31, 0xc(r1)
/* 802090C4 00206004  7C 7F 1B 78 */ mr r31, r3
/* 802090C8 00206008  80 63 00 70 */ lwz r3, 0x70(r3)
/* 802090CC 0020600C  28 03 00 00 */ cmplwi r3, 0
/* 802090D0 00206010  41 82 00 68 */ beq lbl_80209138
/* 802090D4 00206014  48 04 C7 55 */ bl getAlphaRate__13CPaneMgrAlphaFv
/* 802090D8 00206018  C0 02 AD 48 */ lfs f0, lbl_80454748-_SDA2_BASE_(r2)
/* 802090DC 0020601C  FC 00 08 00 */ fcmpu cr0, f0, f1
/* 802090E0 00206020  41 82 00 58 */ beq lbl_80209138
/* 802090E4 00206024  A8 1F 04 AE */ lha r0, 0x4ae(r31)
/* 802090E8 00206028  2C 00 00 00 */ cmpwi r0, 0
/* 802090EC 0020602C  40 82 00 0C */ bne lbl_802090F8
/* 802090F0 00206030  38 00 00 1E */ li r0, 0x1e
/* 802090F4 00206034  B0 1F 04 AE */ sth r0, 0x4ae(r31)
lbl_802090F8:
/* 802090F8 00206038  80 7F 00 70 */ lwz r3, 0x70(r31)
/* 802090FC 0020603C  C0 22 AD 48 */ lfs f1, lbl_80454748-_SDA2_BASE_(r2)
/* 80209100 00206040  48 04 C6 D1 */ bl setAlphaRate__13CPaneMgrAlphaFf
/* 80209104 00206044  38 00 00 00 */ li r0, 0
/* 80209108 00206048  80 7F 00 70 */ lwz r3, 0x70(r31)
/* 8020910C 0020604C  B0 03 00 16 */ sth r0, 0x16(r3)
/* 80209110 00206050  80 7F 00 70 */ lwz r3, 0x70(r31)
/* 80209114 00206054  48 04 C7 15 */ bl getAlphaRate__13CPaneMgrAlphaFv
/* 80209118 00206058  C0 02 AD 48 */ lfs f0, lbl_80454748-_SDA2_BASE_(r2)
/* 8020911C 0020605C  FC 00 08 00 */ fcmpu cr0, f0, f1
/* 80209120 00206060  40 82 00 18 */ bne lbl_80209138
/* 80209124 00206064  7F E3 FB 78 */ mr r3, r31
/* 80209128 00206068  38 80 00 15 */ li r4, 0x15
/* 8020912C 0020606C  48 00 18 21 */ bl hide_button__14dMeterButton_cFUc
/* 80209130 00206070  38 00 00 00 */ li r0, 0
/* 80209134 00206074  98 1F 04 D5 */ stb r0, 0x4d5(r31)
lbl_80209138:
/* 80209138 00206078  83 E1 00 0C */ lwz r31, 0xc(r1)
/* 8020913C 0020607C  80 01 00 14 */ lwz r0, 0x14(r1)
/* 80209140 00206080  7C 08 03 A6 */ mtlr r0
/* 80209144 00206084  38 21 00 10 */ addi r1, r1, 0x10
/* 80209148 00206088  4E 80 00 20 */ blr
