/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [22:0] _02_;
  wire [3:0] _03_;
  wire [6:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [19:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_34z ? celloutsig_0_34z : celloutsig_0_9z;
  assign celloutsig_1_16z = celloutsig_1_2z[2] ? celloutsig_1_3z : celloutsig_1_1z;
  assign celloutsig_0_7z = celloutsig_0_3z ? celloutsig_0_4z : celloutsig_0_1z[3];
  assign celloutsig_0_32z = ~(celloutsig_0_15z & celloutsig_0_16z[10]);
  assign celloutsig_0_8z = ~(celloutsig_0_2z & celloutsig_0_3z);
  assign celloutsig_0_14z = ~(celloutsig_0_12z & celloutsig_0_0z);
  assign celloutsig_0_21z = !(_01_ ? celloutsig_0_18z[4] : celloutsig_0_12z);
  assign celloutsig_0_0z = ~in_data[51];
  assign celloutsig_0_46z = ~celloutsig_0_45z[5];
  assign celloutsig_0_11z = ~celloutsig_0_9z;
  assign celloutsig_0_13z = ~celloutsig_0_12z;
  assign celloutsig_1_18z = celloutsig_1_16z ^ in_data[134];
  assign celloutsig_0_2z = in_data[34] ^ celloutsig_0_1z[4];
  assign celloutsig_1_2z = celloutsig_1_0z[12:9] + celloutsig_1_0z[5:2];
  reg [3:0] _19_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_16z)
    if (!celloutsig_1_16z) _19_ <= 4'h0;
    else _19_ <= { celloutsig_0_6z[3], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_14z };
  assign { _03_[3:1], _01_ } = _19_;
  reg [6:0] _20_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_16z)
    if (celloutsig_1_16z) _20_ <= 7'h00;
    else _20_ <= { celloutsig_0_18z[5:1], celloutsig_0_5z, celloutsig_0_3z };
  assign { _04_[6:5], _02_[22:21], _00_, _04_[1:0] } = _20_;
  assign celloutsig_1_1z = celloutsig_1_0z[6:4] > in_data[103:101];
  assign celloutsig_0_9z = { celloutsig_0_6z[3:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z } > { in_data[17:5], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_37z = { celloutsig_0_1z[3:0], celloutsig_0_14z } || { celloutsig_0_18z[17:15], celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_3z } || { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z } || { celloutsig_0_1z[2:0], celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_18z[5:3], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_14z } || { celloutsig_0_16z[11:3], celloutsig_0_11z, celloutsig_0_0z, _03_[3:1], _01_, celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_16z[12:1], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_16z } || { in_data[20:4], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z, _03_[3:1], _01_, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[78:73], celloutsig_0_2z, celloutsig_0_1z } || { in_data[39], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_45z = { _04_[1], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_37z, celloutsig_0_3z } % { 1'h1, celloutsig_0_36z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_26z, _03_[3:1], _01_, celloutsig_0_37z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[147:130] % { 1'h1, in_data[115:99] };
  assign celloutsig_0_16z = { in_data[62:59], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_1z } % { 1'h1, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_18z = { celloutsig_0_16z[12:11], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_3z } % { 1'h1, in_data[39], celloutsig_0_3z, celloutsig_0_10z, _03_[3:1], _01_, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_1z[4:1], celloutsig_0_5z } * in_data[21:17];
  assign celloutsig_0_34z = { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z } != { celloutsig_0_18z[4:3], celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_4z = { in_data[95:94], celloutsig_0_2z } != { in_data[26:25], celloutsig_0_3z };
  assign celloutsig_0_10z = & in_data[27:23];
  assign celloutsig_0_5z = ^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_3z = ^ { in_data[128:117], celloutsig_1_1z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< in_data[74:70];
  assign celloutsig_0_23z = { _03_[1], _01_, celloutsig_0_0z, celloutsig_0_13z } <<< { celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_26z = ~((_03_[1] & celloutsig_0_23z[1]) | celloutsig_0_12z);
  assign { _02_[20], _02_[18:17], _02_[15:11], _02_[9:0] } = { _00_, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_9z };
  assign _03_[0] = _01_;
  assign _04_[4:2] = { _02_[22:21], _00_ };
  assign { out_data[128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_16z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
