Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:50:54 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_utilization -file postRoute.utilization.rpt
| Design       : mkPktMerge
| Device       : xcku035
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   |  117 |     0 |    203128 |  0.05 |
|   LUT as Logic             |   29 |     0 |    203128 |  0.01 |
|   LUT as Memory            |   88 |     0 |    112800 |  0.07 |
|     LUT as Distributed RAM |   88 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| CLB Registers              |  173 |     0 |    406256 |  0.04 |
|   Register as Flip Flop    |  173 |     0 |    406256 |  0.04 |
|   Register as Latch        |    0 |     0 |    406256 |  0.00 |
| CARRY8                     |    0 |     0 |     30300 |  0.00 |
| F7 Muxes                   |    0 |     0 |    121200 |  0.00 |
| F8 Muxes                   |    0 |     0 |     60600 |  0.00 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 173   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------------------------+----------+-------+-----------+-------+
|                          Site Type                          |   Used   | Fixed | Available | Util% |
+-------------------------------------------------------------+----------+-------+-----------+-------+
| CLB                                                         |       28 |     0 |     30300 |  0.09 |
|   CLBL                                                      |       15 |     0 |           |       |
|   CLBM                                                      |       13 |     0 |           |       |
| LUT as Logic                                                |       29 |     0 |    203128 |  0.01 |
|   using O5 output only                                      |        3 |       |           |       |
|   using O6 output only                                      |       26 |       |           |       |
|   using O5 and O6                                           |        0 |       |           |       |
| LUT as Memory                                               |       88 |     0 |    112800 |  0.07 |
|   LUT as Distributed RAM                                    |       88 |     0 |           |       |
|     using O5 output only                                    |        0 |       |           |       |
|     using O6 output only                                    |        0 |       |           |       |
|     using O5 and O6                                         |       88 |       |           |       |
|   LUT as Shift Register                                     |        0 |     0 |           |       |
| LUT Flip Flop Pairs                                         |      114 |     0 |    203128 |  0.05 |
|   fully used LUT-FF pairs                                   |       93 |       |           |       |
|   LUT-FF pairs with unused LUT                              |        0 |       |           |       |
|   LUT-FF pairs with unused Flip Flop                        |       21 |       |           |       |
| Unique Control Sets                                         |        5 |       |           |       |
| Minimum number of registers lost to control set restriction | 11(Lost) |       |           |       |
+-------------------------------------------------------------+----------+-------+-----------+-------+


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  2.5 |     0 |       540 |  0.46 |
|   RAMB36/FIFO*    |    2 |     0 |       540 |  0.37 |
|     RAMB36E2 only |    2 |       |           |       |
|   RAMB18          |    1 |     0 |      1080 |  0.09 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1700 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  314 |     0 |       520 | 60.38 |
| HPIOB            |  254 |     0 |       416 | 61.05 |
|   INPUT          |  153 |       |           |       |
|   OUTPUT         |  101 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |   60 |     0 |       104 | 57.69 |
|   INPUT          |    5 |       |           |       |
|   OUTPUT         |   55 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       240 |  0.41 |
|   BUFGCE             |    1 |     0 |           |       |
| BUFG_GT_SYNC         |    0 |     0 |        55 |  0.00 |
| BUFG_GT              |    0 |     0 |       120 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |         5 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| BSCANE2   |    0 |     0 |         4 |  0.00 |
| EFUSE_USR |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  173 |            Register |
| INBUF    |  158 |                 I/O |
| IBUFCTRL |  158 |              Others |
| OBUF     |  156 |                 I/O |
| RAMD32   |  154 |                 CLB |
| RAMS32   |   22 |                 CLB |
| LUT3     |    8 |                 CLB |
| LUT5     |    7 |                 CLB |
| LUT4     |    5 |                 CLB |
| LUT6     |    3 |                 CLB |
| LUT2     |    3 |                 CLB |
| LUT1     |    3 |                 CLB |
| RAMB36E2 |    2 |           Block Ram |
| RAMB18E2 |    1 |           Block Ram |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


