<root><simulation><result_generated_time />2023-05-12 16:15:27<layer><layer_spec />{'B': 1, 'K': 2048, 'C': 1024, 'OY': 7, 'OX': 7, 'IY': 13, 'IX': 13, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />102760448<total_data_size_element />{'W': 2097152, 'I': 173056, 'O': 100352}<total_data_reuse />{'W': 49, 'I': 593.7988165680473, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />24/24</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />336</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [1024, 1, 1], 'O': [1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 32)], [('C', 32)]], [], []]<I />[[], [[('C', 32)], [('C', 32)]], [], []]<O />[[[('C', 32)], [('C', 32)]], [], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 32), ('OX', 7), ('OY', 7)], [('K', 64)], []]<I />[[('K', 32), ('OX', 7), ('OY', 7), ('K', 64)], [], []]<O />[[('K', 32)], [('OX', 7), ('OY', 7), ('K', 64)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [1.0, 2048.0, 1.0, 1.0], 'O': [1024.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 16777216, 16777216], 'I': [392, 401408, 401408], 'O': [256, 802816, 802816], 'O_partial': [0, 0, 0], 'O_final': [256, 802816, 802816]}<actual_mem_utilization_individual />{'W': [0.5, 0.5, 0.0], 'I': [0.77, 0.01, 0.0], 'O': [0.5, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.54, 0.0], 'I': [0.77, 0.54, 0.0], 'O': [0.5, 0.54, 0.0]}<effective_mem_size_bit />{'W': [256, 262144, 16777216], 'I': [392, 401408, 401408], 'O': [8, 114688, 802816], 'O_partial': [0, 0, 0], 'O_final': [8, 114688, 802816]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1024.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[102760448, 2097152], [2097152, 2097152], [2097152, 0]]<I />[[11075584, 173056], [173056, 173056], [173056, 0]]<O />[[(0, 100352), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 100352), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[12845056, 262144], [32768, 32768], [8192, 0]]<I />[[1384448, 21632], [2704, 2704], [676, 0]]<O />[[(0, 12544), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 12544], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />102760448<idle />0</mac_count></basic_info><energy><total_energy />224658906.9<mem_energy_breakdown><W />[4411.9, 6494.2, 10910.5]<I />[473.1, 535.9, 900.3]<O />[8.8, 310.8, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />224634339.3<idle_MAC />0.0<total />224634339.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7466<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7466<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />134416<latency_cycle_without_data_loading />100352<ideal_computing_cycle />100352<data_loading><load_cycle_total />34064<load_cycle_individual />{'W': [512, 32768, 0], 'I': [784, 784, 0]}<load_cycle_combined />{'W': 32768, 'I': 785}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-100351], [-98532, -66528], [-100352, -100352]], 'I': [[-100351], [-1568, -100352], [-100352, -100352]], 'O': [[-100352], [-87808, -100352], [-98784, -99960]]}<mem_stall_cycle_shared />{'W': [[-100351], [-98532, 0], [0, 0]], 'I': [[-100351], [-1568, 0], [0, 0]], 'O': [[-100352], [-87808, -100352], [-98784, -99960]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 16777216, 16777216], 'I': [392, 401408, 401408], 'O': [256, 802816, 802816], 'O_partial': [0, 0, 0], 'O_final': [256, 802816, 802816]}<data_size_each_level_total />{'W': [262144, 16777216, 16777216], 'I': [401408, 401408, 401408], 'O': [256, 802816, 802816]}<loop_cycles_each_level />{'W': [1568, 100352, 100352], 'I': [100352, 100352, 100352], 'O': [32, 100352, 100352]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [64, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 0.0], [4.0, 4.0], [4.0, 4.0]], 'O': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 167.2], [167.2, 167.2]], 'I': [[8.0, 0.2], [256.0, 4.0], [4.0, 4.0]], 'O': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 0]], 'I': [[8.0, 0.2], [256.0, 4.0], [4.0, 0]], 'O': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [431.2, 179.2], [171.2, 8.0]], 'I': [[8.0, 0.2], [431.2, 179.2], [171.2, 8.0]], 'O': [[8.0, 8.0], [431.2, 179.2], [171.2, 8.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 100352], [1568, 1568, 64], [100352, 100352, 1]], 'I': [[1, 1, 100352], [1568, 100352, 1], [100352, 100352, 1]], 'O': [[1, 1, 100352], [32, 32, 3136], [100352, 100352, 1]]}<trans_time_real />{'W': [[0, 1, 100352], [[4, 1568, 64], [512, 1568, 64]], [[32768, 100352, 1], [8192, 100352, 1]]], 'I': [[0, 1, 100352], [[6, 100352, 1], [784, 100352, 1]], [[784, 100352, 1], [196, 100352, 1]]], 'O': [[0, 1, 100352], [[4, 32, 3136], [0, 32, 3136]], [[1568, 100352, 1], [392, 100352, 1]]]}<single_stall_cycle />{'W': [[-1], [-1564, -1056], [-67584, -92160]], 'I': [[-1], [-1562, -784], [-99568, -100156]], 'O': [[-1], [-28, -32], [-98784, -99960]]}<single_stall_count />{'W': [100351, 63, 0], 'I': [100351, 0, 0], 'O': [100352, 3136, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [32256, 0], 'I': [0, 0], 'O': [12544, 1568]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-68096, -100352], [-87808, -98784]], 1: [[-100352, -100352], [-98784, -100352]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>