# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mc_support.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mc_support.vhd(5): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mc_support.vhd(5): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mc_support.vhd(7): VHDL Compiler exiting
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/load.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/load.vhd(33): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/load.vhd(33): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/load.vhd(50): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/load.vhd(50): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/load.vhd(66): VHDL Compiler exiting
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/cond_br_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/cond_br_dataless.vhd(27): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/cond_br_dataless.vhd(27): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/cond_br_dataless.vhd(45): VHDL Compiler exiting
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/store.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity store
# -- Compiling architecture arch of store
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/store.vhd(35): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/store.vhd(35): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/store.vhd(56): VHDL Compiler exiting
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(9): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(13): VHDL Compiler exiting
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_controller_loadless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_controller_loadless.vhd(4): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_controller_loadless.vhd(4): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_controller_loadless.vhd(6): VHDL Compiler exiting
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/two_port_RAM.vhd(8): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/two_port_RAM.vhd(8): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/two_port_RAM.vhd(11): VHDL Compiler exiting
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/elastic_fifo_inner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity elastic_fifo_inner
# -- Compiling architecture arch of elastic_fifo_inner
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_fifo_inner.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/trunci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trunci
# -- Compiling architecture arch of trunci
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of trunci.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_controller_storeless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_controller_storeless.vhd(4): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_controller_storeless.vhd(4): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_controller_storeless.vhd(6): VHDL Compiler exiting
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/tb_join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tb_join.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/eager_fork_register_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eager_fork_register_block
# -- Compiling architecture arch of eager_fork_register_block
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of eager_fork_register_block.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/addi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/addi.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/addi.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/addi.vhd(41): VHDL Compiler exiting
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/muli.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity muli
# -- Compiling architecture arch of muli
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/muli.vhd(76): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/muli.vhd(76): Unknown expanded name.
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/muli.vhd(106): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/muli.vhd(106): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/muli.vhd(117): VHDL Compiler exiting
# End time: 19:47:53 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:53 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/oehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# ** Error: (vcom-11) Could not find work.oehb_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/oehb.vhd(26): (vcom-1195) Cannot find expanded name "work.oehb_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/oehb.vhd(26): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/oehb.vhd(49): VHDL Compiler exiting
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_constant_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/oehb_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb_dataless
# -- Compiling architecture arch of oehb_dataless
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of oehb_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_cmpi_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_1
# -- Compiling architecture arch of handshake_cmpi_1
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_cmpi_1.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_cmpi_1.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_cmpi_1.vhd(41): VHDL Compiler exiting
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/source.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity source
# -- Compiling architecture arch of source
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of source.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/cond_br.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br
# -- Compiling architecture arch of cond_br
# -- Loading entity cond_br_dataless
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of cond_br.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spmv
# -- Compiling architecture behavioral of spmv
# ** Error: (vcom-11) Could not find work.fork_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(532): (vcom-1195) Cannot find expanded name "work.fork_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(532): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller_loadless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(558): (vcom-1195) Cannot find expanded name "work.mem_controller_loadless".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(558): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller_storeless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(585): (vcom-1195) Cannot find expanded name "work.mem_controller_storeless".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(585): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller_storeless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(609): (vcom-1195) Cannot find expanded name "work.mem_controller_storeless".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(609): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller_storeless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(633): (vcom-1195) Cannot find expanded name "work.mem_controller_storeless".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(633): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller_storeless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(657): (vcom-1195) Cannot find expanded name "work.mem_controller_storeless".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(657): Unknown expanded name.
# -- Loading entity source
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(695): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(695): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(706): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(706): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(721): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(721): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(733): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(733): Unknown expanded name.
# -- Loading entity oehb
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(757): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(757): Unknown expanded name.
# -- Loading entity cond_br
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(787): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(787): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(814): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(814): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(823): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(823): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.merge.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(834): (vcom-1195) Cannot find expanded name "work.merge".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(834): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(849): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(849): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(861): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(861): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(879): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(879): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(909): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(909): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(921): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(921): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(936): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(936): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(954): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(954): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(984): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(984): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(996): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(996): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cmpi_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1011): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_0".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1011): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1026): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1026): Unknown expanded name.
# -- Loading entity handshake_constant_1
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1066): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1066): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1086): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1086): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1097): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1097): Unknown expanded name.
# -- Loading entity load
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1127): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1127): Unknown expanded name.
# -- Loading entity addi
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1193): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1193): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1202): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1202): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.merge.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1213): (vcom-1195) Cannot find expanded name "work.merge".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1213): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1228): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1228): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1240): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1240): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1258): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1258): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1288): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1288): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1300): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1300): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1315): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1315): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1327): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1327): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1345): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1345): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1357): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1357): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1387): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1387): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1399): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1399): Unknown expanded name.
# -- Loading entity handshake_cmpi_1
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1429): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1429): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1462): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1462): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1474): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1474): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1522): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1522): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1531): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1531): Unknown expanded name.
# -- Loading entity trunci
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1592): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1592): Unknown expanded name.
# -- Loading entity muli
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1733): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1733): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1742): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1742): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1763): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1763): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1787): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1787): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1834): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1834): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1865): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1865): Unknown expanded name.
# -- Loading entity store
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd(1910): VHDL Compiler exiting
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 168, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/extsi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extsi
# -- Compiling architecture arch of extsi
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of extsi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_cmpi_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_cmpi_0.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_cmpi_0.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_cmpi_0.vhd(41): VHDL Compiler exiting
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/tehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# ** Error: (vcom-11) Could not find work.tehb_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/tehb.vhd(28): (vcom-1195) Cannot find expanded name "work.tehb_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/tehb.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/tehb.vhd(60): VHDL Compiler exiting
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/tfifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tfifo
# -- Compiling architecture arch of tfifo
# -- Loading entity elastic_fifo_inner
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tfifo.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_n
# -- Compiling architecture arch of and_n
# -- Compiling entity nand_n
# -- Compiling architecture arch of nand_n
# -- Compiling entity or_n
# -- Compiling architecture arch of or_n
# -- Compiling entity nor_n
# -- Compiling architecture arch of nor_n
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of logic.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spmv_wrapper
# -- Compiling architecture behavioral of spmv_wrapper
# ** Error: (vcom-11) Could not find work.mem_to_bram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd(238): (vcom-1195) Cannot find expanded name "work.mem_to_bram".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd(238): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_to_bram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd(258): (vcom-1195) Cannot find expanded name "work.mem_to_bram".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd(258): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_to_bram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd(278): (vcom-1195) Cannot find expanded name "work.mem_to_bram".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd(278): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_to_bram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd(298): (vcom-1195) Cannot find expanded name "work.mem_to_bram".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd(298): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_to_bram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd(318): (vcom-1195) Cannot find expanded name "work.mem_to_bram".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd(318): Unknown expanded name.
# -- Loading entity spmv
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd(404): VHDL Compiler exiting
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/fork_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# -- Loading entity or_n
# -- Loading entity eager_fork_register_block
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of fork_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of types.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/sink.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sink.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Loading entity tehb
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mux.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/merge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Loading entity tehb
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of merge.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_fork.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity handshake_fork
# -- Compiling architecture arch of handshake_fork
# -- Loading package NUMERIC_STD
# -- Loading entity fork_dataless
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_constant_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_to_bram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_to_bram
# -- Compiling architecture arch of mem_to_bram
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_to_bram.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity and_n
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of join.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/tehb_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless
# -- Compiling architecture arch of tehb_dataless
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mc_support.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity mc_control
# -- Compiling architecture arch of mc_control
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mc_support.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/load.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# -- Loading entity tehb
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of load.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/cond_br_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# -- Loading entity join
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of cond_br_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/store.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity store
# -- Compiling architecture arch of store
# -- Loading entity join
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of store.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity spmv_wrapper_tb
# -- Compiling architecture behav of spmv_wrapper_tb
# ** Warning: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(166): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity spmv_wrapper
# -- Loading entity single_argument
# ** Error: (vcom-11) Could not find work.two_port_ram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(294): (vcom-1195) Cannot find expanded name "work.two_port_RAM".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(294): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.two_port_ram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(318): (vcom-1195) Cannot find expanded name "work.two_port_RAM".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(318): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.two_port_ram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(342): (vcom-1195) Cannot find expanded name "work.two_port_RAM".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(342): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.two_port_ram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(366): (vcom-1195) Cannot find expanded name "work.two_port_RAM".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(366): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.two_port_ram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(390): (vcom-1195) Cannot find expanded name "work.two_port_RAM".
# ** Error: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(390): Unknown expanded name.
# -- Loading entity tb_join
# ** Note: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(721): VHDL Compiler exiting
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 15, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_controller_loadless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_loadless
# -- Compiling architecture arch of mem_controller_loadless
# -- Loading entity write_memory_arbiter
# -- Loading entity mc_control
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_controller_loadless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_controller_storeless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_storeless
# -- Compiling architecture arch of mem_controller_storeless
# -- Loading entity read_memory_arbiter
# -- Loading entity mc_control
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_controller_storeless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/addi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# -- Loading entity join
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of addi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/muli.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity muli
# -- Compiling architecture arch of muli
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity oehb
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of muli.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/oehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# -- Loading entity oehb_dataless
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of oehb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_cmpi_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_1
# -- Compiling architecture arch of handshake_cmpi_1
# -- Loading entity join
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spmv
# -- Compiling architecture behavioral of spmv
# -- Loading entity fork_dataless
# -- Loading package types
# -- Loading entity mem_controller_loadless
# -- Loading entity mem_controller_storeless
# -- Loading entity source
# -- Loading entity handshake_constant_0
# -- Loading entity handshake_fork
# -- Loading entity extsi
# -- Loading entity oehb
# -- Loading entity tehb
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading entity merge
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity handshake_cmpi_0
# -- Loading entity handshake_constant_1
# -- Loading entity load
# -- Loading entity addi
# -- Loading entity tfifo
# -- Loading entity handshake_cmpi_1
# -- Loading entity trunci
# -- Loading entity muli
# -- Loading entity store
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of spmv.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_cmpi_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity join
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/tehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# -- Loading entity tehb_dataless
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:54 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spmv_wrapper
# -- Compiling architecture behavioral of spmv_wrapper
# -- Loading entity mem_to_bram
# -- Loading entity spmv
# End time: 19:47:54 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of spmv_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:55 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity spmv_wrapper_tb
# -- Compiling architecture behav of spmv_wrapper_tb
# ** Warning: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(166): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity spmv_wrapper
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# -- Loading entity tb_join
# End time: 19:47:55 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_spmv_tb.vhd was successful.
# All compile dependencies have been resolved.vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/elastic_fifo_inner.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity elastic_fifo_inner
# -- Compiling architecture arch of elastic_fifo_inner
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/trunci.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trunci
# -- Compiling architecture arch of trunci
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/tb_join.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/eager_fork_register_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eager_fork_register_block
# -- Compiling architecture arch of eager_fork_register_block
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_constant_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/oehb_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb_dataless
# -- Compiling architecture arch of oehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/source.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity source
# -- Compiling architecture arch of source
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/cond_br.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br
# -- Compiling architecture arch of cond_br
# -- Loading entity cond_br_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/extsi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extsi
# -- Compiling architecture arch of extsi
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/tfifo.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tfifo
# -- Compiling architecture arch of tfifo
# -- Loading entity elastic_fifo_inner
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/logic.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_n
# -- Compiling architecture arch of and_n
# -- Compiling entity nand_n
# -- Compiling architecture arch of nand_n
# -- Compiling entity or_n
# -- Compiling architecture arch of or_n
# -- Compiling entity nor_n
# -- Compiling architecture arch of nor_n
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/fork_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# -- Loading entity or_n
# -- Loading entity eager_fork_register_block
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/types.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/sink.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Loading entity tehb
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/merge.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Loading entity tehb
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_fork.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity handshake_fork
# -- Compiling architecture arch of handshake_fork
# -- Loading package NUMERIC_STD
# -- Loading entity fork_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_constant_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_to_bram.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_to_bram
# -- Compiling architecture arch of mem_to_bram
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/join.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity and_n
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/tehb_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless
# -- Compiling architecture arch of tehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mc_support.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity mc_control
# -- Compiling architecture arch of mc_control
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/load.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# -- Loading entity tehb
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/cond_br_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/store.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity store
# -- Compiling architecture arch of store
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_controller_loadless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_loadless
# -- Compiling architecture arch of mem_controller_loadless
# -- Loading entity write_memory_arbiter
# -- Loading entity mc_control
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/mem_controller_storeless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_storeless
# -- Compiling architecture arch of mem_controller_storeless
# -- Loading entity read_memory_arbiter
# -- Loading entity mc_control
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/addi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/muli.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity muli
# -- Compiling architecture arch of muli
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity oehb
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/oehb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# -- Loading entity oehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_cmpi_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_1
# -- Compiling architecture arch of handshake_cmpi_1
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spmv
# -- Compiling architecture behavioral of spmv
# -- Loading entity fork_dataless
# -- Loading package types
# -- Loading entity mem_controller_loadless
# -- Loading entity mem_controller_storeless
# -- Loading entity source
# -- Loading entity handshake_constant_0
# -- Loading entity handshake_fork
# -- Loading entity extsi
# -- Loading entity oehb
# -- Loading entity tehb
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading entity merge
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity handshake_cmpi_0
# -- Loading entity handshake_constant_1
# -- Loading entity load
# -- Loading entity addi
# -- Loading entity tfifo
# -- Loading entity handshake_cmpi_1
# -- Loading entity trunci
# -- Loading entity muli
# -- Loading entity store
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/handshake_cmpi_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/tehb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# -- Loading entity tehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/spmv_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spmv_wrapper
# -- Compiling architecture behavioral of spmv_wrapper
# -- Loading entity mem_to_bram
# -- Loading entity spmv
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity spmv_wrapper_tb
# -- Compiling architecture behav of spmv_wrapper_tb
# ** Warning: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd(166): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity spmv_wrapper
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# -- Loading entity tb_join
# 40 compiles, 0 failed with no errors.
# vsim spmv_wrapper_tb 
# Start time: 19:47:56 on Jan 10,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.spmv_wrapper_tb(behav)
# Loading work.spmv_wrapper(behavioral)
# Loading work.mem_to_bram(arch)
# Loading work.types
# Loading ieee.math_real(body)
# Loading work.spmv(behavioral)
# Loading work.fork_dataless(arch)
# Loading work.or_n(arch)
# Loading work.eager_fork_register_block(arch)
# Loading work.mem_controller_loadless(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.mc_control(arch)
# Loading work.mem_controller_storeless(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.source(arch)
# Loading work.handshake_constant_0(arch)
# Loading work.handshake_fork(arch)
# Loading work.extsi(arch)
# Loading work.oehb(arch)
# Loading work.oehb_dataless(arch)
# Loading work.tehb(arch)
# Loading work.tehb_dataless(arch)
# Loading work.cond_br(arch)
# Loading work.cond_br_dataless(arch)
# Loading work.join(arch)
# Loading work.and_n(arch)
# Loading work.sink(arch)
# Loading work.merge(arch)
# Loading work.mux(arch)
# Loading work.handshake_cmpi_0(arch)
# Loading work.handshake_constant_1(arch)
# Loading work.load(arch)
# Loading work.addi(arch)
# Loading work.tfifo(arch)
# Loading work.elastic_fifo_inner(arch)
# Loading work.handshake_cmpi_1(arch)
# Loading work.trunci(arch)
# Loading work.muli(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.store(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# Loading work.tb_join(arch)
# ** Warning: Design size of 16315 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/cmpi1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux3
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/cmpi0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 4  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 4  Instance: /spmv_wrapper_tb/duv/spmv_wrapped/mux4
# ** Note: simulation done!
#    Time: 138 ns  Iteration: 1  Instance: /spmv_wrapper_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 138 ns  Iteration: 1  Process: /spmv_wrapper_tb/generate_sim_done_proc File: /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd
# Break in Process generate_sim_done_proc at /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd line 630
# Stopped at /home/giacomo/dynamatic/integration-test/spmv/out/sim/VHDL_SRC/hls_verify_spmv_tb.vhd line 630
# End time: 19:47:56 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 87
