<stg><name>aes_add_round_key</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %row_index_0 = phi i3 [ 0, %0 ], [ %row_index, %aes_add_round_key_label4 ]

]]></Node>
<StgValue><ssdm name="row_index_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln124 = icmp eq i3 %row_index_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %row_index = add i3 %row_index_0, 1

]]></Node>
<StgValue><ssdm name="row_index"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln124, label %2, label %aes_add_round_key_label4

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
aes_add_round_key_label4:3  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_index_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
aes_add_round_key_label4:4  %zext_ln719 = zext i5 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln719"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_add_round_key_label4:5  %state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln719

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
aes_add_round_key_label4:6  %or_ln719 = or i5 %tmp_s, 1

]]></Node>
<StgValue><ssdm name="or_ln719"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
aes_add_round_key_label4:7  %tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln719)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_add_round_key_label4:8  %state_matrix_V_addr_14 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_14"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_add_round_key_label4:15  %round_key_matrix_V_a = getelementptr [16 x i16]* %round_key_matrix_V, i64 0, i64 %zext_ln719

]]></Node>
<StgValue><ssdm name="round_key_matrix_V_a"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_add_round_key_label4:16  %round_key_matrix_V_a_1 = getelementptr [16 x i16]* %round_key_matrix_V, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="round_key_matrix_V_a_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:19  %round_key_matrix_V_l = load i16* %round_key_matrix_V_a, align 2

]]></Node>
<StgValue><ssdm name="round_key_matrix_V_l"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:20  %state_matrix_V_load = load i16* %state_matrix_V_addr, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:23  %round_key_matrix_V_l_1 = load i16* %round_key_matrix_V_a_1, align 2

]]></Node>
<StgValue><ssdm name="round_key_matrix_V_l_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:24  %state_matrix_V_load_1 = load i16* %state_matrix_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
aes_add_round_key_label4:9  %or_ln719_1 = or i5 %tmp_s, 2

]]></Node>
<StgValue><ssdm name="or_ln719_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
aes_add_round_key_label4:10  %tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln719_1)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_add_round_key_label4:11  %state_matrix_V_addr_15 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_15"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
aes_add_round_key_label4:12  %or_ln719_2 = or i5 %tmp_s, 3

]]></Node>
<StgValue><ssdm name="or_ln719_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
aes_add_round_key_label4:13  %tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln719_2)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_add_round_key_label4:14  %state_matrix_V_addr_16 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_16"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_add_round_key_label4:17  %round_key_matrix_V_a_2 = getelementptr [16 x i16]* %round_key_matrix_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="round_key_matrix_V_a_2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_add_round_key_label4:18  %round_key_matrix_V_a_3 = getelementptr [16 x i16]* %round_key_matrix_V, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="round_key_matrix_V_a_3"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:19  %round_key_matrix_V_l = load i16* %round_key_matrix_V_a, align 2

]]></Node>
<StgValue><ssdm name="round_key_matrix_V_l"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:20  %state_matrix_V_load = load i16* %state_matrix_V_addr, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
aes_add_round_key_label4:21  %xor_ln719 = xor i16 %state_matrix_V_load, %round_key_matrix_V_l

]]></Node>
<StgValue><ssdm name="xor_ln719"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:23  %round_key_matrix_V_l_1 = load i16* %round_key_matrix_V_a_1, align 2

]]></Node>
<StgValue><ssdm name="round_key_matrix_V_l_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:24  %state_matrix_V_load_1 = load i16* %state_matrix_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
aes_add_round_key_label4:25  %xor_ln719_1 = xor i16 %state_matrix_V_load_1, %round_key_matrix_V_l_1

]]></Node>
<StgValue><ssdm name="xor_ln719_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:27  %round_key_matrix_V_l_2 = load i16* %round_key_matrix_V_a_2, align 2

]]></Node>
<StgValue><ssdm name="round_key_matrix_V_l_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:28  %state_matrix_V_load_2 = load i16* %state_matrix_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:31  %round_key_matrix_V_l_3 = load i16* %round_key_matrix_V_a_3, align 2

]]></Node>
<StgValue><ssdm name="round_key_matrix_V_l_3"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:32  %state_matrix_V_load_3 = load i16* %state_matrix_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
aes_add_round_key_label4:22  store i16 %xor_ln719, i16* %state_matrix_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
aes_add_round_key_label4:26  store i16 %xor_ln719_1, i16* %state_matrix_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:27  %round_key_matrix_V_l_2 = load i16* %round_key_matrix_V_a_2, align 2

]]></Node>
<StgValue><ssdm name="round_key_matrix_V_l_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:28  %state_matrix_V_load_2 = load i16* %state_matrix_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
aes_add_round_key_label4:29  %xor_ln719_2 = xor i16 %state_matrix_V_load_2, %round_key_matrix_V_l_2

]]></Node>
<StgValue><ssdm name="xor_ln719_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:31  %round_key_matrix_V_l_3 = load i16* %round_key_matrix_V_a_3, align 2

]]></Node>
<StgValue><ssdm name="round_key_matrix_V_l_3"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="4">
<![CDATA[
aes_add_round_key_label4:32  %state_matrix_V_load_3 = load i16* %state_matrix_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
aes_add_round_key_label4:33  %xor_ln719_3 = xor i16 %state_matrix_V_load_3, %round_key_matrix_V_l_3

]]></Node>
<StgValue><ssdm name="xor_ln719_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
aes_add_round_key_label4:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln125"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
aes_add_round_key_label4:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
aes_add_round_key_label4:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln126"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
aes_add_round_key_label4:30  store i16 %xor_ln719_2, i16* %state_matrix_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
aes_add_round_key_label4:34  store i16 %xor_ln719_3, i16* %state_matrix_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
aes_add_round_key_label4:35  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
aes_add_round_key_label4:36  br label %1

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="72" name="state_matrix_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state_matrix_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="round_key_matrix_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="round_key_matrix_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="StgValue_74" to="row_index_0" fromId="74" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="76" from="br_ln124" to="row_index_0" fromId="7" toId="8">
</dataflow>
<dataflow id="77" from="row_index" to="row_index_0" fromId="11" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="78" from="br_ln124" to="row_index_0" fromId="57" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="79" from="row_index_0" to="icmp_ln124" fromId="8" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_80" to="icmp_ln124" fromId="80" toId="9">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="82" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_84" to="empty" fromId="84" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_84" to="empty" fromId="84" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_84" to="empty" fromId="84" toId="10">
</dataflow>
<dataflow id="88" from="row_index_0" to="row_index" fromId="8" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_89" to="row_index" fromId="89" toId="11">
</dataflow>
<dataflow id="91" from="icmp_ln124" to="br_ln124" fromId="9" toId="12">
</dataflow>
<dataflow id="93" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_s" fromId="92" toId="13">
</dataflow>
<dataflow id="94" from="row_index_0" to="tmp_s" fromId="8" toId="13">
</dataflow>
<dataflow id="96" from="StgValue_95" to="tmp_s" fromId="95" toId="13">
</dataflow>
<dataflow id="97" from="tmp_s" to="zext_ln719" fromId="13" toId="14">
</dataflow>
<dataflow id="98" from="state_matrix_V" to="state_matrix_V_addr" fromId="72" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_99" to="state_matrix_V_addr" fromId="99" toId="15">
</dataflow>
<dataflow id="101" from="zext_ln719" to="state_matrix_V_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="102" from="tmp_s" to="or_ln719" fromId="13" toId="16">
</dataflow>
<dataflow id="104" from="StgValue_103" to="or_ln719" fromId="103" toId="16">
</dataflow>
<dataflow id="106" from="_ssdm_op_BitConcatenate.i64.i59.i5" to="tmp_24" fromId="105" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_107" to="tmp_24" fromId="107" toId="17">
</dataflow>
<dataflow id="109" from="or_ln719" to="tmp_24" fromId="16" toId="17">
</dataflow>
<dataflow id="110" from="state_matrix_V" to="state_matrix_V_addr_14" fromId="72" toId="18">
</dataflow>
<dataflow id="111" from="StgValue_99" to="state_matrix_V_addr_14" fromId="99" toId="18">
</dataflow>
<dataflow id="112" from="tmp_24" to="state_matrix_V_addr_14" fromId="17" toId="18">
</dataflow>
<dataflow id="113" from="round_key_matrix_V" to="round_key_matrix_V_a" fromId="73" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_99" to="round_key_matrix_V_a" fromId="99" toId="19">
</dataflow>
<dataflow id="115" from="zext_ln719" to="round_key_matrix_V_a" fromId="14" toId="19">
</dataflow>
<dataflow id="116" from="round_key_matrix_V" to="round_key_matrix_V_a_1" fromId="73" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_99" to="round_key_matrix_V_a_1" fromId="99" toId="20">
</dataflow>
<dataflow id="118" from="tmp_24" to="round_key_matrix_V_a_1" fromId="17" toId="20">
</dataflow>
<dataflow id="119" from="round_key_matrix_V_a" to="round_key_matrix_V_l" fromId="19" toId="21">
</dataflow>
<dataflow id="120" from="state_matrix_V_addr" to="state_matrix_V_load" fromId="15" toId="22">
</dataflow>
<dataflow id="121" from="round_key_matrix_V_a_1" to="round_key_matrix_V_l_1" fromId="20" toId="23">
</dataflow>
<dataflow id="122" from="state_matrix_V_addr_14" to="state_matrix_V_load_1" fromId="18" toId="24">
</dataflow>
<dataflow id="123" from="tmp_s" to="or_ln719_1" fromId="13" toId="25">
</dataflow>
<dataflow id="125" from="StgValue_124" to="or_ln719_1" fromId="124" toId="25">
</dataflow>
<dataflow id="126" from="_ssdm_op_BitConcatenate.i64.i59.i5" to="tmp_25" fromId="105" toId="26">
</dataflow>
<dataflow id="127" from="StgValue_107" to="tmp_25" fromId="107" toId="26">
</dataflow>
<dataflow id="128" from="or_ln719_1" to="tmp_25" fromId="25" toId="26">
</dataflow>
<dataflow id="129" from="state_matrix_V" to="state_matrix_V_addr_15" fromId="72" toId="27">
</dataflow>
<dataflow id="130" from="StgValue_99" to="state_matrix_V_addr_15" fromId="99" toId="27">
</dataflow>
<dataflow id="131" from="tmp_25" to="state_matrix_V_addr_15" fromId="26" toId="27">
</dataflow>
<dataflow id="132" from="tmp_s" to="or_ln719_2" fromId="13" toId="28">
</dataflow>
<dataflow id="134" from="StgValue_133" to="or_ln719_2" fromId="133" toId="28">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitConcatenate.i64.i59.i5" to="tmp_26" fromId="105" toId="29">
</dataflow>
<dataflow id="136" from="StgValue_107" to="tmp_26" fromId="107" toId="29">
</dataflow>
<dataflow id="137" from="or_ln719_2" to="tmp_26" fromId="28" toId="29">
</dataflow>
<dataflow id="138" from="state_matrix_V" to="state_matrix_V_addr_16" fromId="72" toId="30">
</dataflow>
<dataflow id="139" from="StgValue_99" to="state_matrix_V_addr_16" fromId="99" toId="30">
</dataflow>
<dataflow id="140" from="tmp_26" to="state_matrix_V_addr_16" fromId="29" toId="30">
</dataflow>
<dataflow id="141" from="round_key_matrix_V" to="round_key_matrix_V_a_2" fromId="73" toId="31">
</dataflow>
<dataflow id="142" from="StgValue_99" to="round_key_matrix_V_a_2" fromId="99" toId="31">
</dataflow>
<dataflow id="143" from="tmp_25" to="round_key_matrix_V_a_2" fromId="26" toId="31">
</dataflow>
<dataflow id="144" from="round_key_matrix_V" to="round_key_matrix_V_a_3" fromId="73" toId="32">
</dataflow>
<dataflow id="145" from="StgValue_99" to="round_key_matrix_V_a_3" fromId="99" toId="32">
</dataflow>
<dataflow id="146" from="tmp_26" to="round_key_matrix_V_a_3" fromId="29" toId="32">
</dataflow>
<dataflow id="147" from="round_key_matrix_V_a" to="round_key_matrix_V_l" fromId="19" toId="33">
</dataflow>
<dataflow id="148" from="state_matrix_V_addr" to="state_matrix_V_load" fromId="15" toId="34">
</dataflow>
<dataflow id="149" from="state_matrix_V_load" to="xor_ln719" fromId="34" toId="35">
</dataflow>
<dataflow id="150" from="round_key_matrix_V_l" to="xor_ln719" fromId="33" toId="35">
</dataflow>
<dataflow id="151" from="round_key_matrix_V_a_1" to="round_key_matrix_V_l_1" fromId="20" toId="36">
</dataflow>
<dataflow id="152" from="state_matrix_V_addr_14" to="state_matrix_V_load_1" fromId="18" toId="37">
</dataflow>
<dataflow id="153" from="state_matrix_V_load_1" to="xor_ln719_1" fromId="37" toId="38">
</dataflow>
<dataflow id="154" from="round_key_matrix_V_l_1" to="xor_ln719_1" fromId="36" toId="38">
</dataflow>
<dataflow id="155" from="round_key_matrix_V_a_2" to="round_key_matrix_V_l_2" fromId="31" toId="39">
</dataflow>
<dataflow id="156" from="state_matrix_V_addr_15" to="state_matrix_V_load_2" fromId="27" toId="40">
</dataflow>
<dataflow id="157" from="round_key_matrix_V_a_3" to="round_key_matrix_V_l_3" fromId="32" toId="41">
</dataflow>
<dataflow id="158" from="state_matrix_V_addr_16" to="state_matrix_V_load_3" fromId="30" toId="42">
</dataflow>
<dataflow id="159" from="xor_ln719" to="store_ln128" fromId="35" toId="43">
</dataflow>
<dataflow id="160" from="state_matrix_V_addr" to="store_ln128" fromId="15" toId="43">
</dataflow>
<dataflow id="161" from="xor_ln719_1" to="store_ln128" fromId="38" toId="44">
</dataflow>
<dataflow id="162" from="state_matrix_V_addr_14" to="store_ln128" fromId="18" toId="44">
</dataflow>
<dataflow id="163" from="round_key_matrix_V_a_2" to="round_key_matrix_V_l_2" fromId="31" toId="45">
</dataflow>
<dataflow id="164" from="state_matrix_V_addr_15" to="state_matrix_V_load_2" fromId="27" toId="46">
</dataflow>
<dataflow id="165" from="state_matrix_V_load_2" to="xor_ln719_2" fromId="46" toId="47">
</dataflow>
<dataflow id="166" from="round_key_matrix_V_l_2" to="xor_ln719_2" fromId="45" toId="47">
</dataflow>
<dataflow id="167" from="round_key_matrix_V_a_3" to="round_key_matrix_V_l_3" fromId="32" toId="48">
</dataflow>
<dataflow id="168" from="state_matrix_V_addr_16" to="state_matrix_V_load_3" fromId="30" toId="49">
</dataflow>
<dataflow id="169" from="state_matrix_V_load_3" to="xor_ln719_3" fromId="49" toId="50">
</dataflow>
<dataflow id="170" from="round_key_matrix_V_l_3" to="xor_ln719_3" fromId="48" toId="50">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecLoopName" to="specloopname_ln125" fromId="171" toId="51">
</dataflow>
<dataflow id="174" from="p_str5" to="specloopname_ln125" fromId="173" toId="51">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="175" toId="52">
</dataflow>
<dataflow id="177" from="p_str5" to="tmp" fromId="173" toId="52">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecPipeline" to="specpipeline_ln126" fromId="178" toId="53">
</dataflow>
<dataflow id="181" from="StgValue_180" to="specpipeline_ln126" fromId="180" toId="53">
</dataflow>
<dataflow id="183" from="StgValue_182" to="specpipeline_ln126" fromId="182" toId="53">
</dataflow>
<dataflow id="184" from="StgValue_182" to="specpipeline_ln126" fromId="182" toId="53">
</dataflow>
<dataflow id="186" from="StgValue_185" to="specpipeline_ln126" fromId="185" toId="53">
</dataflow>
<dataflow id="188" from="p_str1" to="specpipeline_ln126" fromId="187" toId="53">
</dataflow>
<dataflow id="189" from="xor_ln719_2" to="store_ln128" fromId="47" toId="54">
</dataflow>
<dataflow id="190" from="state_matrix_V_addr_15" to="store_ln128" fromId="27" toId="54">
</dataflow>
<dataflow id="191" from="xor_ln719_3" to="store_ln128" fromId="50" toId="55">
</dataflow>
<dataflow id="192" from="state_matrix_V_addr_16" to="store_ln128" fromId="30" toId="55">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecRegionEnd" to="empty_36" fromId="193" toId="56">
</dataflow>
<dataflow id="195" from="p_str5" to="empty_36" fromId="173" toId="56">
</dataflow>
<dataflow id="196" from="tmp" to="empty_36" fromId="52" toId="56">
</dataflow>
<dataflow id="197" from="icmp_ln124" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
