{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623609298302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623609298302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 13 20:34:58 2021 " "Processing started: Sun Jun 13 20:34:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623609298302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1623609298302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ulp -c ulp --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ulp -c ulp --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1623609298302 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1623609298577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulp-behaviour " "Found design unit 1: ulp-behaviour" {  } { { "ulp.vhd" "" { Text "C:/Saxion_University/2020-2021/S2/Embedded Systems/Final/Programme/ulp.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623609304206 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulp " "Found entity 1: ulp" {  } { { "ulp.vhd" "" { Text "C:/Saxion_University/2020-2021/S2/Embedded Systems/Final/Programme/ulp.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623609304206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1623609304206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 5 2 " "Found 5 design units, including 2 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulpsystem-main " "Found design unit 1: ulpsystem-main" {  } { { "testbench.vhd" "" { Text "C:/Saxion_University/2020-2021/S2/Embedded Systems/Final/Programme/testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623609304207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 testbench-testmain " "Found design unit 2: testbench-testmain" {  } { { "testbench.vhd" "" { Text "C:/Saxion_University/2020-2021/S2/Embedded Systems/Final/Programme/testbench.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623609304207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 tb_cfg " "Found design unit 3: tb_cfg" {  } { { "testbench.vhd" "" { Text "C:/Saxion_University/2020-2021/S2/Embedded Systems/Final/Programme/testbench.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623609304207 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulpsystem " "Found entity 1: ulpsystem" {  } { { "testbench.vhd" "" { Text "C:/Saxion_University/2020-2021/S2/Embedded Systems/Final/Programme/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623609304207 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench " "Found entity 2: testbench" {  } { { "testbench.vhd" "" { Text "C:/Saxion_University/2020-2021/S2/Embedded Systems/Final/Programme/testbench.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623609304207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1623609304207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 3 1 " "Found 3 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram64kx22-sram_behaviour " "Found design unit 1: sram64kx22-sram_behaviour" {  } { { "sram.vhd" "" { Text "C:/Saxion_University/2020-2021/S2/Embedded Systems/Final/Programme/sram.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623609304208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_sram " "Found design unit 2: cfg_sram" {  } { { "sram.vhd" "" { Text "C:/Saxion_University/2020-2021/S2/Embedded Systems/Final/Programme/sram.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623609304208 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram64kx22 " "Found entity 1: sram64kx22" {  } { { "sram.vhd" "" { Text "C:/Saxion_University/2020-2021/S2/Embedded Systems/Final/Programme/sram.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623609304208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1623609304208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ulp " "Elaborating entity \"ulp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1623609304231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623609304370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 13 20:35:04 2021 " "Processing ended: Sun Jun 13 20:35:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623609304370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623609304370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623609304370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1623609304370 ""}
