// Seed: 3864426671
module module_0 (
    input  wire id_0,
    output wor  id_1
);
  reg id_3, id_4;
  tri1 id_5 = -1;
  wire id_6, id_7;
  assign id_4 = 1 * 1;
  tri id_8;
  logic [7:0] id_9, id_10;
  assign id_4 = id_10[-1'h0 : ""];
  initial #id_11 id_8 = id_5;
  reg  id_12;
  wire id_13;
  final id_4 <= -1 + 1 + -1;
  assign id_12 = id_3;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    output tri id_3,
    input wand id_4
);
  real id_6;
  wor id_7, id_8, id_9 = id_7;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  assign modCall_1.id_0 = 0;
  assign id_7 = 1;
endmodule
