Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 21 18:22:48 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Stopwatch_Timer_Top_timing_summary_routed.rpt -pb Stopwatch_Timer_Top_timing_summary_routed.pb -rpx Stopwatch_Timer_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Stopwatch_Timer_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.444        0.000                      0                  132        0.139        0.000                      0                  132        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.444        0.000                      0                  132        0.139        0.000                      0                  132        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 Datapath_Inst/S0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_Inst/M0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.188ns (22.317%)  route 4.135ns (77.683%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    Datapath_Inst/CLK
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Datapath_Inst/S0_reg[1]/Q
                         net (fo=7, routed)           1.115     6.716    Datapath_Inst/S0_BCD[1]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.868 f  Datapath_Inst/FSM_sequential_CS[1]_i_12/O
                         net (fo=1, routed)           0.792     7.661    Datapath_Inst/FSM_sequential_CS[1]_i_12_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.332     7.993 f  Datapath_Inst/FSM_sequential_CS[1]_i_8/O
                         net (fo=3, routed)           0.582     8.574    Datapath_Inst/M1_reg[3]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.698 f  Datapath_Inst/M0[3]_i_4/O
                         net (fo=4, routed)           0.818     9.516    Controller_Inst/S1_reg[3]_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.640 r  Controller_Inst/M0[3]_i_2/O
                         net (fo=4, routed)           0.828    10.469    Datapath_Inst/E[0]
    SLICE_X64Y24         FDRE                                         r  Datapath_Inst/M0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.502    14.843    Datapath_Inst/CLK
    SLICE_X64Y24         FDRE                                         r  Datapath_Inst/M0_reg[2]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.913    Datapath_Inst/M0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 Datapath_Inst/S0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_Inst/M0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 1.188ns (22.901%)  route 4.000ns (77.099%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    Datapath_Inst/CLK
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Datapath_Inst/S0_reg[1]/Q
                         net (fo=7, routed)           1.115     6.716    Datapath_Inst/S0_BCD[1]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.868 f  Datapath_Inst/FSM_sequential_CS[1]_i_12/O
                         net (fo=1, routed)           0.792     7.661    Datapath_Inst/FSM_sequential_CS[1]_i_12_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.332     7.993 f  Datapath_Inst/FSM_sequential_CS[1]_i_8/O
                         net (fo=3, routed)           0.582     8.574    Datapath_Inst/M1_reg[3]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.698 f  Datapath_Inst/M0[3]_i_4/O
                         net (fo=4, routed)           0.818     9.516    Controller_Inst/S1_reg[3]_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.640 r  Controller_Inst/M0[3]_i_2/O
                         net (fo=4, routed)           0.692    10.333    Datapath_Inst/E[0]
    SLICE_X60Y24         FDRE                                         r  Datapath_Inst/M0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.501    14.842    Datapath_Inst/CLK
    SLICE_X60Y24         FDRE                                         r  Datapath_Inst/M0_reg[1]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.898    Datapath_Inst/M0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 Datapath_Inst/S0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_Inst/M0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.188ns (23.831%)  route 3.797ns (76.169%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    Datapath_Inst/CLK
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Datapath_Inst/S0_reg[1]/Q
                         net (fo=7, routed)           1.115     6.716    Datapath_Inst/S0_BCD[1]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.868 f  Datapath_Inst/FSM_sequential_CS[1]_i_12/O
                         net (fo=1, routed)           0.792     7.661    Datapath_Inst/FSM_sequential_CS[1]_i_12_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.332     7.993 f  Datapath_Inst/FSM_sequential_CS[1]_i_8/O
                         net (fo=3, routed)           0.582     8.574    Datapath_Inst/M1_reg[3]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.698 f  Datapath_Inst/M0[3]_i_4/O
                         net (fo=4, routed)           0.818     9.516    Controller_Inst/S1_reg[3]_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.640 r  Controller_Inst/M0[3]_i_2/O
                         net (fo=4, routed)           0.490    10.130    Datapath_Inst/E[0]
    SLICE_X59Y24         FDRE                                         r  Datapath_Inst/M0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.501    14.842    Datapath_Inst/CLK
    SLICE_X59Y24         FDRE                                         r  Datapath_Inst/M0_reg[0]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.862    Datapath_Inst/M0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 Datapath_Inst/S0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_Inst/M0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 1.188ns (23.760%)  route 3.812ns (76.240%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    Datapath_Inst/CLK
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Datapath_Inst/S0_reg[1]/Q
                         net (fo=7, routed)           1.115     6.716    Datapath_Inst/S0_BCD[1]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.868 f  Datapath_Inst/FSM_sequential_CS[1]_i_12/O
                         net (fo=1, routed)           0.792     7.661    Datapath_Inst/FSM_sequential_CS[1]_i_12_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.332     7.993 f  Datapath_Inst/FSM_sequential_CS[1]_i_8/O
                         net (fo=3, routed)           0.582     8.574    Datapath_Inst/M1_reg[3]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.698 f  Datapath_Inst/M0[3]_i_4/O
                         net (fo=4, routed)           0.818     9.516    Controller_Inst/S1_reg[3]_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.640 r  Controller_Inst/M0[3]_i_2/O
                         net (fo=4, routed)           0.505    10.145    Datapath_Inst/E[0]
    SLICE_X64Y23         FDRE                                         r  Datapath_Inst/M0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504    14.845    Datapath_Inst/CLK
    SLICE_X64Y23         FDRE                                         r  Datapath_Inst/M0_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.915    Datapath_Inst/M0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 Datapath_Inst/S0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_Inst/M1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.188ns (24.378%)  route 3.685ns (75.621%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    Datapath_Inst/CLK
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Datapath_Inst/S0_reg[1]/Q
                         net (fo=7, routed)           1.115     6.716    Datapath_Inst/S0_BCD[1]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.868 f  Datapath_Inst/FSM_sequential_CS[1]_i_12/O
                         net (fo=1, routed)           0.792     7.661    Datapath_Inst/FSM_sequential_CS[1]_i_12_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.332     7.993 f  Datapath_Inst/FSM_sequential_CS[1]_i_8/O
                         net (fo=3, routed)           0.582     8.574    Datapath_Inst/M1_reg[3]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.698 f  Datapath_Inst/M0[3]_i_4/O
                         net (fo=4, routed)           0.817     9.515    Controller_Inst/S1_reg[3]_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.639 r  Controller_Inst/M1[3]_i_1/O
                         net (fo=4, routed)           0.379    10.018    Datapath_Inst/M1_reg[3]_1[0]
    SLICE_X58Y23         FDRE                                         r  Datapath_Inst/M1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.503    14.844    Datapath_Inst/CLK
    SLICE_X58Y23         FDRE                                         r  Datapath_Inst/M1_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.864    Datapath_Inst/M1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 Datapath_Inst/S0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_Inst/M1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.188ns (24.378%)  route 3.685ns (75.621%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    Datapath_Inst/CLK
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Datapath_Inst/S0_reg[1]/Q
                         net (fo=7, routed)           1.115     6.716    Datapath_Inst/S0_BCD[1]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.868 f  Datapath_Inst/FSM_sequential_CS[1]_i_12/O
                         net (fo=1, routed)           0.792     7.661    Datapath_Inst/FSM_sequential_CS[1]_i_12_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.332     7.993 f  Datapath_Inst/FSM_sequential_CS[1]_i_8/O
                         net (fo=3, routed)           0.582     8.574    Datapath_Inst/M1_reg[3]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.698 f  Datapath_Inst/M0[3]_i_4/O
                         net (fo=4, routed)           0.817     9.515    Controller_Inst/S1_reg[3]_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.639 r  Controller_Inst/M1[3]_i_1/O
                         net (fo=4, routed)           0.379    10.018    Datapath_Inst/M1_reg[3]_1[0]
    SLICE_X58Y23         FDRE                                         r  Datapath_Inst/M1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.503    14.844    Datapath_Inst/CLK
    SLICE_X58Y23         FDRE                                         r  Datapath_Inst/M1_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.864    Datapath_Inst/M1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 Datapath_Inst/S0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_Inst/M1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.188ns (24.378%)  route 3.685ns (75.621%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    Datapath_Inst/CLK
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Datapath_Inst/S0_reg[1]/Q
                         net (fo=7, routed)           1.115     6.716    Datapath_Inst/S0_BCD[1]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.868 f  Datapath_Inst/FSM_sequential_CS[1]_i_12/O
                         net (fo=1, routed)           0.792     7.661    Datapath_Inst/FSM_sequential_CS[1]_i_12_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.332     7.993 f  Datapath_Inst/FSM_sequential_CS[1]_i_8/O
                         net (fo=3, routed)           0.582     8.574    Datapath_Inst/M1_reg[3]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.698 f  Datapath_Inst/M0[3]_i_4/O
                         net (fo=4, routed)           0.817     9.515    Controller_Inst/S1_reg[3]_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.639 r  Controller_Inst/M1[3]_i_1/O
                         net (fo=4, routed)           0.379    10.018    Datapath_Inst/M1_reg[3]_1[0]
    SLICE_X58Y23         FDRE                                         r  Datapath_Inst/M1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.503    14.844    Datapath_Inst/CLK
    SLICE_X58Y23         FDRE                                         r  Datapath_Inst/M1_reg[2]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.864    Datapath_Inst/M1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 Datapath_Inst/S0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_Inst/M1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.188ns (24.378%)  route 3.685ns (75.621%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    Datapath_Inst/CLK
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Datapath_Inst/S0_reg[1]/Q
                         net (fo=7, routed)           1.115     6.716    Datapath_Inst/S0_BCD[1]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.868 f  Datapath_Inst/FSM_sequential_CS[1]_i_12/O
                         net (fo=1, routed)           0.792     7.661    Datapath_Inst/FSM_sequential_CS[1]_i_12_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.332     7.993 f  Datapath_Inst/FSM_sequential_CS[1]_i_8/O
                         net (fo=3, routed)           0.582     8.574    Datapath_Inst/M1_reg[3]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.698 f  Datapath_Inst/M0[3]_i_4/O
                         net (fo=4, routed)           0.817     9.515    Controller_Inst/S1_reg[3]_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.639 r  Controller_Inst/M1[3]_i_1/O
                         net (fo=4, routed)           0.379    10.018    Datapath_Inst/M1_reg[3]_1[0]
    SLICE_X58Y23         FDRE                                         r  Datapath_Inst/M1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.503    14.844    Datapath_Inst/CLK
    SLICE_X58Y23         FDRE                                         r  Datapath_Inst/M1_reg[3]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.864    Datapath_Inst/M1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 Datapath_Inst/S0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_Inst/S0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.188ns (25.124%)  route 3.540ns (74.876%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    Datapath_Inst/CLK
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Datapath_Inst/S0_reg[1]/Q
                         net (fo=7, routed)           1.115     6.716    Datapath_Inst/S0_BCD[1]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.868 f  Datapath_Inst/FSM_sequential_CS[1]_i_12/O
                         net (fo=1, routed)           0.792     7.661    Datapath_Inst/FSM_sequential_CS[1]_i_12_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.332     7.993 f  Datapath_Inst/FSM_sequential_CS[1]_i_8/O
                         net (fo=3, routed)           0.582     8.574    Datapath_Inst/M1_reg[3]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.698 f  Datapath_Inst/M0[3]_i_4/O
                         net (fo=4, routed)           0.425     9.123    Controller_Inst/S1_reg[3]_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.247 r  Controller_Inst/S0[3]_i_1/O
                         net (fo=4, routed)           0.626     9.874    Datapath_Inst/S0_reg[3]_1[0]
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.848    Datapath_Inst/CLK
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.905    Datapath_Inst/S0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 Datapath_Inst/S0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_Inst/S1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.188ns (25.218%)  route 3.523ns (74.782%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    Datapath_Inst/CLK
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Datapath_Inst/S0_reg[1]/Q
                         net (fo=7, routed)           1.115     6.716    Datapath_Inst/S0_BCD[1]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.868 f  Datapath_Inst/FSM_sequential_CS[1]_i_12/O
                         net (fo=1, routed)           0.792     7.661    Datapath_Inst/FSM_sequential_CS[1]_i_12_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.332     7.993 f  Datapath_Inst/FSM_sequential_CS[1]_i_8/O
                         net (fo=3, routed)           0.582     8.574    Datapath_Inst/M1_reg[3]_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.698 f  Datapath_Inst/M0[3]_i_4/O
                         net (fo=4, routed)           0.424     9.122    Controller_Inst/S1_reg[3]_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.246 r  Controller_Inst/S1[3]_i_1/O
                         net (fo=4, routed)           0.610     9.856    Datapath_Inst/S1_reg[3]_2[0]
    SLICE_X60Y21         FDRE                                         r  Datapath_Inst/S1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506    14.847    Datapath_Inst/CLK
    SLICE_X60Y21         FDRE                                         r  Datapath_Inst/S1_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.903    Datapath_Inst/S1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  5.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Debouncer_RST_Inst/debounced_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_RST_Inst/debounced_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.581     1.464    Debouncer_RST_Inst/CLK
    SLICE_X59Y25         FDRE                                         r  Debouncer_RST_Inst/debounced_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Debouncer_RST_Inst/debounced_signal_reg/Q
                         net (fo=3, routed)           0.068     1.673    Debouncer_RST_Inst/debounced_signal
    SLICE_X59Y25         FDRE                                         r  Debouncer_RST_Inst/debounced_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     1.975    Debouncer_RST_Inst/CLK
    SLICE_X59Y25         FDRE                                         r  Debouncer_RST_Inst/debounced_signal_reg/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.070     1.534    Debouncer_RST_Inst/debounced_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Debouncer_SS_Inst/debounced_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_SS_Inst/debounced_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.581     1.464    Debouncer_SS_Inst/CLK
    SLICE_X59Y25         FDRE                                         r  Debouncer_SS_Inst/debounced_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Debouncer_SS_Inst/debounced_signal_reg/Q
                         net (fo=3, routed)           0.068     1.673    Debouncer_SS_Inst/debounced_signal
    SLICE_X59Y25         FDRE                                         r  Debouncer_SS_Inst/debounced_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     1.975    Debouncer_SS_Inst/CLK
    SLICE_X59Y25         FDRE                                         r  Debouncer_SS_Inst/debounced_signal_reg/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.066     1.530    Debouncer_SS_Inst/debounced_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Debouncer_SS_Inst/debounced_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_SS_Inst/prev_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.134%)  route 0.158ns (52.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.581     1.464    Debouncer_SS_Inst/CLK
    SLICE_X59Y25         FDRE                                         r  Debouncer_SS_Inst/debounced_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Debouncer_SS_Inst/debounced_signal_reg/Q
                         net (fo=3, routed)           0.158     1.763    Debouncer_SS_Inst/debounced_signal
    SLICE_X58Y24         FDRE                                         r  Debouncer_SS_Inst/prev_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     1.975    Debouncer_SS_Inst/CLK
    SLICE_X58Y24         FDRE                                         r  Debouncer_SS_Inst/prev_debounced_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.071     1.568    Debouncer_SS_Inst/prev_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Debouncer_RST_Inst/debounced_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_RST_Inst/prev_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.229%)  route 0.164ns (53.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.581     1.464    Debouncer_RST_Inst/CLK
    SLICE_X59Y25         FDRE                                         r  Debouncer_RST_Inst/debounced_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Debouncer_RST_Inst/debounced_signal_reg/Q
                         net (fo=3, routed)           0.164     1.769    Debouncer_RST_Inst/debounced_signal
    SLICE_X58Y24         FDRE                                         r  Debouncer_RST_Inst/prev_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     1.975    Debouncer_RST_Inst/CLK
    SLICE_X58Y24         FDRE                                         r  Debouncer_RST_Inst/prev_debounced_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.070     1.567    Debouncer_RST_Inst/prev_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Debouncer_SS_Inst/debounced_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_SS_Inst/Button_PULSE_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.699%)  route 0.160ns (46.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.581     1.464    Debouncer_SS_Inst/CLK
    SLICE_X59Y25         FDRE                                         r  Debouncer_SS_Inst/debounced_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Debouncer_SS_Inst/debounced_signal_reg/Q
                         net (fo=3, routed)           0.160     1.766    Debouncer_SS_Inst/debounced_signal
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  Debouncer_SS_Inst/Button_PULSE_i_1/O
                         net (fo=1, routed)           0.000     1.811    Debouncer_SS_Inst/Button_PULSE0
    SLICE_X58Y24         FDRE                                         r  Debouncer_SS_Inst/Button_PULSE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     1.975    Debouncer_SS_Inst/CLK
    SLICE_X58Y24         FDRE                                         r  Debouncer_SS_Inst/Button_PULSE_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.092     1.589    Debouncer_SS_Inst/Button_PULSE_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Controller_Inst/FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller_Inst/FSM_sequential_CS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.584     1.467    Controller_Inst/CLK
    SLICE_X58Y22         FDRE                                         r  Controller_Inst/FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Controller_Inst/FSM_sequential_CS_reg[0]/Q
                         net (fo=12, routed)          0.144     1.753    Controller_Inst/CS[0]
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  Controller_Inst/FSM_sequential_CS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    Controller_Inst/FSM_sequential_CS[1]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  Controller_Inst/FSM_sequential_CS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.851     1.978    Controller_Inst/CLK
    SLICE_X59Y22         FDRE                                         r  Controller_Inst/FSM_sequential_CS_reg[1]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.091     1.571    Controller_Inst/FSM_sequential_CS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Controller_Inst/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller_Inst/FSM_sequential_CS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.833%)  route 0.153ns (45.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.584     1.467    Controller_Inst/CLK
    SLICE_X59Y22         FDRE                                         r  Controller_Inst/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Controller_Inst/FSM_sequential_CS_reg[1]/Q
                         net (fo=15, routed)          0.153     1.761    Controller_Inst/CS[1]
    SLICE_X58Y22         LUT5 (Prop_lut5_I1_O)        0.045     1.806 r  Controller_Inst/FSM_sequential_CS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    Controller_Inst/FSM_sequential_CS[0]_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  Controller_Inst/FSM_sequential_CS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.851     1.978    Controller_Inst/CLK
    SLICE_X58Y22         FDRE                                         r  Controller_Inst/FSM_sequential_CS_reg[0]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.091     1.571    Controller_Inst/FSM_sequential_CS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Datapath_Inst/M0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_Inst/M0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.353%)  route 0.149ns (41.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.581     1.464    Datapath_Inst/CLK
    SLICE_X60Y24         FDRE                                         r  Datapath_Inst/M0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  Datapath_Inst/M0_reg[1]/Q
                         net (fo=10, routed)          0.149     1.777    Datapath_Inst/M0_BCD[1]
    SLICE_X60Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  Datapath_Inst/M0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    Datapath_Inst/M0[1]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  Datapath_Inst/M0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     1.975    Datapath_Inst/CLK
    SLICE_X60Y24         FDRE                                         r  Datapath_Inst/M0_reg[1]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121     1.585    Datapath_Inst/M0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Debouncer_RST_Inst/Button_PULSE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_Inst/M0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.731%)  route 0.160ns (46.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.581     1.464    Debouncer_RST_Inst/CLK
    SLICE_X58Y24         FDRE                                         r  Debouncer_RST_Inst/Button_PULSE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Debouncer_RST_Inst/Button_PULSE_reg/Q
                         net (fo=13, routed)          0.160     1.765    Controller_Inst/Reset_PULSE
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  Controller_Inst/M0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    Datapath_Inst/M0_reg[0]_2[0]
    SLICE_X59Y24         FDRE                                         r  Datapath_Inst/M0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     1.975    Datapath_Inst/CLK
    SLICE_X59Y24         FDRE                                         r  Datapath_Inst/M0_reg[0]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.091     1.568    Datapath_Inst/M0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Debouncer_RST_Inst/prev_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_RST_Inst/Button_PULSE_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.581     1.464    Debouncer_RST_Inst/CLK
    SLICE_X58Y24         FDRE                                         r  Debouncer_RST_Inst/prev_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  Debouncer_RST_Inst/prev_debounced_reg/Q
                         net (fo=1, routed)           0.162     1.767    Debouncer_RST_Inst/prev_debounced
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.812 r  Debouncer_RST_Inst/Button_PULSE_i_1__0/O
                         net (fo=1, routed)           0.000     1.812    Debouncer_RST_Inst/Button_PULSE0
    SLICE_X58Y24         FDRE                                         r  Debouncer_RST_Inst/Button_PULSE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     1.975    Debouncer_RST_Inst/CLK
    SLICE_X58Y24         FDRE                                         r  Debouncer_RST_Inst/Button_PULSE_reg/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.092     1.556    Debouncer_RST_Inst/Button_PULSE_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   Clock_Div_Inst/T_10ms_Tick_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   Clock_Div_Inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   Clock_Div_Inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   Clock_Div_Inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   Clock_Div_Inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   Clock_Div_Inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   Clock_Div_Inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   Clock_Div_Inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   Clock_Div_Inst/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Clock_Div_Inst/T_10ms_Tick_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Clock_Div_Inst/T_10ms_Tick_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Clock_Div_Inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Clock_Div_Inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   Clock_Div_Inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   Clock_Div_Inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   Clock_Div_Inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   Clock_Div_Inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   Clock_Div_Inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   Clock_Div_Inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Clock_Div_Inst/T_10ms_Tick_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Clock_Div_Inst/T_10ms_Tick_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Clock_Div_Inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Clock_Div_Inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   Clock_Div_Inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   Clock_Div_Inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   Clock_Div_Inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   Clock_Div_Inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   Clock_Div_Inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   Clock_Div_Inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Datapath_Inst/M0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 4.463ns (50.952%)  route 4.297ns (49.048%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.617     5.138    Datapath_Inst/CLK
    SLICE_X59Y24         FDRE                                         r  Datapath_Inst/M0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  Datapath_Inst/M0_reg[0]/Q
                         net (fo=11, routed)          1.509     7.103    Datapath_Inst/M0_reg[0]_0[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.227 f  Datapath_Inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.864     8.092    Datapath_Inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.148     8.240 r  Datapath_Inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.923    10.163    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.735    13.898 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.898    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Datapath_Inst/M0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.672ns  (logic 4.460ns (51.432%)  route 4.212ns (48.568%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.617     5.138    Datapath_Inst/CLK
    SLICE_X59Y24         FDRE                                         r  Datapath_Inst/M0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  Datapath_Inst/M0_reg[0]/Q
                         net (fo=11, routed)          1.509     7.103    Datapath_Inst/M0_reg[0]_0[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.227 f  Datapath_Inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.840     8.068    Datapath_Inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.220 r  Datapath_Inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.863    10.082    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728    13.811 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.811    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Datapath_Inst/M0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 4.476ns (51.903%)  route 4.147ns (48.097%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.617     5.138    Datapath_Inst/CLK
    SLICE_X59Y24         FDRE                                         r  Datapath_Inst/M0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Datapath_Inst/M0_reg[0]/Q
                         net (fo=11, routed)          1.509     7.103    Datapath_Inst/M0_reg[0]_0[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.227 r  Datapath_Inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.825     8.053    Datapath_Inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.153     8.206 r  Datapath_Inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.813    10.019    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.743    13.761 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.761    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Datapath_Inst/M0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 4.224ns (50.830%)  route 4.086ns (49.170%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.617     5.138    Datapath_Inst/CLK
    SLICE_X59Y24         FDRE                                         r  Datapath_Inst/M0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  Datapath_Inst/M0_reg[0]/Q
                         net (fo=11, routed)          1.509     7.103    Datapath_Inst/M0_reg[0]_0[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.227 f  Datapath_Inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.864     8.092    Datapath_Inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.216 r  Datapath_Inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.713     9.928    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.448 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.448    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Datapath_Inst/M0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.232ns  (logic 4.215ns (51.201%)  route 4.017ns (48.799%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.617     5.138    Datapath_Inst/CLK
    SLICE_X59Y24         FDRE                                         r  Datapath_Inst/M0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Datapath_Inst/M0_reg[0]/Q
                         net (fo=11, routed)          1.509     7.103    Datapath_Inst/M0_reg[0]_0[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.227 r  Datapath_Inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.840     8.068    Datapath_Inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     8.192 r  Datapath_Inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.859    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.370 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.370    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Datapath_Inst/M0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.228ns  (logic 4.233ns (51.450%)  route 3.995ns (48.550%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.617     5.138    Datapath_Inst/CLK
    SLICE_X59Y24         FDRE                                         r  Datapath_Inst/M0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Datapath_Inst/M0_reg[0]/Q
                         net (fo=11, routed)          1.509     7.103    Datapath_Inst/M0_reg[0]_0[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.227 r  Datapath_Inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.825     8.053    Datapath_Inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     8.177 r  Datapath_Inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.660     9.837    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.366 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.366    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Datapath_Inst/M0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 4.239ns (52.811%)  route 3.788ns (47.189%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.617     5.138    Datapath_Inst/CLK
    SLICE_X59Y24         FDRE                                         r  Datapath_Inst/M0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  Datapath_Inst/M0_reg[0]/Q
                         net (fo=11, routed)          1.509     7.103    Datapath_Inst/M0_reg[0]_0[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.227 r  Datapath_Inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.620     7.847    Datapath_Inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.971 r  Datapath_Inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.659     9.630    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.165 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.165    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver_Inst/Digit_Select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.198ns  (logic 4.216ns (58.568%)  route 2.982ns (41.432%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.141    Display_Driver_Inst/CLK
    SLICE_X62Y23         FDRE                                         r  Display_Driver_Inst/Digit_Select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  Display_Driver_Inst/Digit_Select_reg[1]/Q
                         net (fo=9, routed)           0.826     6.386    Display_Driver_Inst/Digit_Select[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.299     6.685 r  Display_Driver_Inst/an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.156     8.841    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    12.339 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    12.339    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver_Inst/Digit_Select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 4.480ns (62.487%)  route 2.690ns (37.513%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.141    Display_Driver_Inst/CLK
    SLICE_X62Y23         FDRE                                         r  Display_Driver_Inst/Digit_Select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 f  Display_Driver_Inst/Digit_Select_reg[1]/Q
                         net (fo=9, routed)           1.027     6.587    Display_Driver_Inst/Digit_Select[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.327     6.914 r  Display_Driver_Inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     8.577    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    12.311 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.311    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver_Inst/Digit_Select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 4.451ns (62.323%)  route 2.691ns (37.677%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.620     5.141    Display_Driver_Inst/CLK
    SLICE_X62Y23         FDRE                                         r  Display_Driver_Inst/Digit_Select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  Display_Driver_Inst/Digit_Select_reg[1]/Q
                         net (fo=9, routed)           0.826     6.386    Display_Driver_Inst/Digit_Select[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.325     6.711 r  Display_Driver_Inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.576    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    12.283 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.283    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display_Driver_Inst/Digit_Select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.508ns (72.994%)  route 0.558ns (27.006%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.466    Display_Driver_Inst/CLK
    SLICE_X62Y23         FDRE                                         r  Display_Driver_Inst/Digit_Select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  Display_Driver_Inst/Digit_Select_reg[1]/Q
                         net (fo=9, routed)           0.157     1.751    Datapath_Inst/Digit_Select[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.099     1.850 f  Datapath_Inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.075     1.925    Datapath_Inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.970 r  Datapath_Inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.296    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.532 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.532    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver_Inst/Digit_Select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.410ns (67.879%)  route 0.667ns (32.121%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.466    Display_Driver_Inst/CLK
    SLICE_X62Y23         FDRE                                         r  Display_Driver_Inst/Digit_Select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Display_Driver_Inst/Digit_Select_reg[0]/Q
                         net (fo=10, routed)          0.326     1.934    Display_Driver_Inst/Digit_Select[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.979 r  Display_Driver_Inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.319    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.543 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.543    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver_Inst/Digit_Select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.468ns (69.108%)  route 0.656ns (30.892%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.466    Display_Driver_Inst/CLK
    SLICE_X62Y23         FDRE                                         r  Display_Driver_Inst/Digit_Select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Display_Driver_Inst/Digit_Select_reg[0]/Q
                         net (fo=10, routed)          0.326     1.934    Display_Driver_Inst/Digit_Select[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.043     1.977 r  Display_Driver_Inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.307    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     3.591 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.591    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver_Inst/Digit_Select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.386ns (64.938%)  route 0.749ns (35.062%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.466    Display_Driver_Inst/CLK
    SLICE_X62Y23         FDRE                                         r  Display_Driver_Inst/Digit_Select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Display_Driver_Inst/Digit_Select_reg[0]/Q
                         net (fo=10, routed)          0.326     1.934    Display_Driver_Inst/Digit_Select[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.979 r  Display_Driver_Inst/an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.422     2.401    dp_OBUF
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.601 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.601    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver_Inst/Digit_Select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.484ns (68.902%)  route 0.670ns (31.098%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.466    Display_Driver_Inst/CLK
    SLICE_X62Y23         FDRE                                         r  Display_Driver_Inst/Digit_Select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  Display_Driver_Inst/Digit_Select_reg[1]/Q
                         net (fo=9, routed)           0.157     1.751    Datapath_Inst/Digit_Select[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.099     1.850 r  Datapath_Inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.176     2.026    Datapath_Inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.071 r  Datapath_Inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.408    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.620 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.620    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver_Inst/Digit_Select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.493ns (68.878%)  route 0.675ns (31.122%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.466    Display_Driver_Inst/CLK
    SLICE_X62Y23         FDRE                                         r  Display_Driver_Inst/Digit_Select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  Display_Driver_Inst/Digit_Select_reg[1]/Q
                         net (fo=9, routed)           0.157     1.751    Datapath_Inst/Digit_Select[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.099     1.850 f  Datapath_Inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.163     2.013    Datapath_Inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.058 r  Datapath_Inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.413    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.634 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.634    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver_Inst/Digit_Select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.502ns (69.119%)  route 0.671ns (30.881%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.466    Display_Driver_Inst/CLK
    SLICE_X62Y23         FDRE                                         r  Display_Driver_Inst/Digit_Select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  Display_Driver_Inst/Digit_Select_reg[1]/Q
                         net (fo=9, routed)           0.108     1.702    Datapath_Inst/Digit_Select[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.099     1.801 f  Datapath_Inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.232     2.033    Datapath_Inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.078 r  Datapath_Inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.409    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.639 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.639    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver_Inst/Digit_Select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.454ns (66.078%)  route 0.746ns (33.922%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.466    Display_Driver_Inst/CLK
    SLICE_X62Y23         FDRE                                         r  Display_Driver_Inst/Digit_Select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Display_Driver_Inst/Digit_Select_reg[0]/Q
                         net (fo=10, routed)          0.326     1.934    Display_Driver_Inst/Digit_Select[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.043     1.977 r  Display_Driver_Inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.397    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.667 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.667    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver_Inst/Digit_Select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.385ns (60.826%)  route 0.892ns (39.174%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.466    Display_Driver_Inst/CLK
    SLICE_X62Y23         FDRE                                         r  Display_Driver_Inst/Digit_Select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Display_Driver_Inst/Digit_Select_reg[0]/Q
                         net (fo=10, routed)          0.326     1.934    Display_Driver_Inst/Digit_Select[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.979 r  Display_Driver_Inst/an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.565     2.544    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.743 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.743    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Driver_Inst/Digit_Select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.554ns (67.248%)  route 0.757ns (32.752%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.466    Display_Driver_Inst/CLK
    SLICE_X62Y23         FDRE                                         r  Display_Driver_Inst/Digit_Select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  Display_Driver_Inst/Digit_Select_reg[1]/Q
                         net (fo=9, routed)           0.157     1.751    Datapath_Inst/Digit_Select[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.099     1.850 r  Datapath_Inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.176     2.026    Datapath_Inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.048     2.074 r  Datapath_Inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.424     2.498    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.279     3.776 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.776    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mode_SW[0]
                            (input port)
  Destination:            Datapath_Inst/S0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.058ns  (logic 2.196ns (27.249%)  route 5.862ns (72.751%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Mode_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    Mode_SW[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Mode_SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.456     4.919    Controller_Inst/Mode_SW_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.043 r  Controller_Inst/M0[3]_i_6/O
                         net (fo=18, routed)          0.787     5.830    Datapath_Inst/S1_reg[0]_1
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.153     5.983 f  Datapath_Inst/S0[3]_i_6/O
                         net (fo=1, routed)           0.431     6.414    Datapath_Inst/S0[3]_i_6_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.331     6.745 r  Datapath_Inst/S0[3]_i_3/O
                         net (fo=1, routed)           0.563     7.308    Controller_Inst/S0_reg[3]_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.432 r  Controller_Inst/S0[3]_i_1/O
                         net (fo=4, routed)           0.626     8.058    Datapath_Inst/S0_reg[3]_1[0]
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507     4.848    Datapath_Inst/CLK
    SLICE_X62Y21         FDRE                                         r  Datapath_Inst/S0_reg[1]/C

Slack:                    inf
  Source:                 Mode_SW[0]
                            (input port)
  Destination:            Datapath_Inst/S1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.988ns  (logic 1.960ns (24.533%)  route 6.029ns (75.467%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Mode_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    Mode_SW[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Mode_SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.456     4.919    Controller_Inst/Mode_SW_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.043 r  Controller_Inst/M0[3]_i_6/O
                         net (fo=18, routed)          1.028     6.072    Datapath_Inst/S1_reg[0]_1
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.196 f  Datapath_Inst/S1[3]_i_5/O
                         net (fo=1, routed)           0.488     6.684    Datapath_Inst/S1[3]_i_5_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.808 f  Datapath_Inst/S1[3]_i_3/O
                         net (fo=1, routed)           0.447     7.255    Controller_Inst/S1_reg[3]_1
    SLICE_X59Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  Controller_Inst/S1[3]_i_1/O
                         net (fo=4, routed)           0.610     7.988    Datapath_Inst/S1_reg[3]_2[0]
    SLICE_X60Y21         FDRE                                         r  Datapath_Inst/S1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    Datapath_Inst/CLK
    SLICE_X60Y21         FDRE                                         r  Datapath_Inst/S1_reg[0]/C

Slack:                    inf
  Source:                 Mode_SW[0]
                            (input port)
  Destination:            Datapath_Inst/S1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.988ns  (logic 1.960ns (24.533%)  route 6.029ns (75.467%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Mode_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    Mode_SW[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Mode_SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.456     4.919    Controller_Inst/Mode_SW_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.043 r  Controller_Inst/M0[3]_i_6/O
                         net (fo=18, routed)          1.028     6.072    Datapath_Inst/S1_reg[0]_1
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.196 f  Datapath_Inst/S1[3]_i_5/O
                         net (fo=1, routed)           0.488     6.684    Datapath_Inst/S1[3]_i_5_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.808 f  Datapath_Inst/S1[3]_i_3/O
                         net (fo=1, routed)           0.447     7.255    Controller_Inst/S1_reg[3]_1
    SLICE_X59Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  Controller_Inst/S1[3]_i_1/O
                         net (fo=4, routed)           0.610     7.988    Datapath_Inst/S1_reg[3]_2[0]
    SLICE_X60Y21         FDRE                                         r  Datapath_Inst/S1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    Datapath_Inst/CLK
    SLICE_X60Y21         FDRE                                         r  Datapath_Inst/S1_reg[1]/C

Slack:                    inf
  Source:                 Mode_SW[0]
                            (input port)
  Destination:            Datapath_Inst/S1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.988ns  (logic 1.960ns (24.533%)  route 6.029ns (75.467%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Mode_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    Mode_SW[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Mode_SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.456     4.919    Controller_Inst/Mode_SW_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.043 r  Controller_Inst/M0[3]_i_6/O
                         net (fo=18, routed)          1.028     6.072    Datapath_Inst/S1_reg[0]_1
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.196 f  Datapath_Inst/S1[3]_i_5/O
                         net (fo=1, routed)           0.488     6.684    Datapath_Inst/S1[3]_i_5_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.808 f  Datapath_Inst/S1[3]_i_3/O
                         net (fo=1, routed)           0.447     7.255    Controller_Inst/S1_reg[3]_1
    SLICE_X59Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  Controller_Inst/S1[3]_i_1/O
                         net (fo=4, routed)           0.610     7.988    Datapath_Inst/S1_reg[3]_2[0]
    SLICE_X60Y21         FDRE                                         r  Datapath_Inst/S1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    Datapath_Inst/CLK
    SLICE_X60Y21         FDRE                                         r  Datapath_Inst/S1_reg[2]/C

Slack:                    inf
  Source:                 Mode_SW[0]
                            (input port)
  Destination:            Datapath_Inst/S1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.988ns  (logic 1.960ns (24.533%)  route 6.029ns (75.467%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Mode_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    Mode_SW[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Mode_SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.456     4.919    Controller_Inst/Mode_SW_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.043 r  Controller_Inst/M0[3]_i_6/O
                         net (fo=18, routed)          1.028     6.072    Datapath_Inst/S1_reg[0]_1
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.196 f  Datapath_Inst/S1[3]_i_5/O
                         net (fo=1, routed)           0.488     6.684    Datapath_Inst/S1[3]_i_5_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.808 f  Datapath_Inst/S1[3]_i_3/O
                         net (fo=1, routed)           0.447     7.255    Controller_Inst/S1_reg[3]_1
    SLICE_X59Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  Controller_Inst/S1[3]_i_1/O
                         net (fo=4, routed)           0.610     7.988    Datapath_Inst/S1_reg[3]_2[0]
    SLICE_X60Y21         FDRE                                         r  Datapath_Inst/S1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    Datapath_Inst/CLK
    SLICE_X60Y21         FDRE                                         r  Datapath_Inst/S1_reg[3]/C

Slack:                    inf
  Source:                 Mode_SW[0]
                            (input port)
  Destination:            Datapath_Inst/S0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.917ns  (logic 2.196ns (27.734%)  route 5.722ns (72.266%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Mode_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    Mode_SW[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Mode_SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.456     4.919    Controller_Inst/Mode_SW_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.043 r  Controller_Inst/M0[3]_i_6/O
                         net (fo=18, routed)          0.787     5.830    Datapath_Inst/S1_reg[0]_1
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.153     5.983 f  Datapath_Inst/S0[3]_i_6/O
                         net (fo=1, routed)           0.431     6.414    Datapath_Inst/S0[3]_i_6_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.331     6.745 r  Datapath_Inst/S0[3]_i_3/O
                         net (fo=1, routed)           0.563     7.308    Controller_Inst/S0_reg[3]_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.432 r  Controller_Inst/S0[3]_i_1/O
                         net (fo=4, routed)           0.485     7.917    Datapath_Inst/S0_reg[3]_1[0]
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.502     4.843    Datapath_Inst/CLK
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[0]/C

Slack:                    inf
  Source:                 Mode_SW[0]
                            (input port)
  Destination:            Datapath_Inst/S0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.917ns  (logic 2.196ns (27.734%)  route 5.722ns (72.266%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Mode_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    Mode_SW[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Mode_SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.456     4.919    Controller_Inst/Mode_SW_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.043 r  Controller_Inst/M0[3]_i_6/O
                         net (fo=18, routed)          0.787     5.830    Datapath_Inst/S1_reg[0]_1
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.153     5.983 f  Datapath_Inst/S0[3]_i_6/O
                         net (fo=1, routed)           0.431     6.414    Datapath_Inst/S0[3]_i_6_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.331     6.745 r  Datapath_Inst/S0[3]_i_3/O
                         net (fo=1, routed)           0.563     7.308    Controller_Inst/S0_reg[3]_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.432 r  Controller_Inst/S0[3]_i_1/O
                         net (fo=4, routed)           0.485     7.917    Datapath_Inst/S0_reg[3]_1[0]
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.502     4.843    Datapath_Inst/CLK
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[2]/C

Slack:                    inf
  Source:                 Mode_SW[0]
                            (input port)
  Destination:            Datapath_Inst/S0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.917ns  (logic 2.196ns (27.734%)  route 5.722ns (72.266%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Mode_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    Mode_SW[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Mode_SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.456     4.919    Controller_Inst/Mode_SW_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.043 r  Controller_Inst/M0[3]_i_6/O
                         net (fo=18, routed)          0.787     5.830    Datapath_Inst/S1_reg[0]_1
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.153     5.983 f  Datapath_Inst/S0[3]_i_6/O
                         net (fo=1, routed)           0.431     6.414    Datapath_Inst/S0[3]_i_6_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.331     6.745 r  Datapath_Inst/S0[3]_i_3/O
                         net (fo=1, routed)           0.563     7.308    Controller_Inst/S0_reg[3]_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.432 r  Controller_Inst/S0[3]_i_1/O
                         net (fo=4, routed)           0.485     7.917    Datapath_Inst/S0_reg[3]_1[0]
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.502     4.843    Datapath_Inst/CLK
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[3]/C

Slack:                    inf
  Source:                 Mode_SW[0]
                            (input port)
  Destination:            Datapath_Inst/S1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.368ns  (logic 2.114ns (28.690%)  route 5.254ns (71.310%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Mode_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    Mode_SW[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Mode_SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.456     4.919    Controller_Inst/Mode_SW_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.043 r  Controller_Inst/M0[3]_i_6/O
                         net (fo=18, routed)          0.616     5.659    Datapath_Inst/S1_reg[0]_1
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.150     5.809 r  Datapath_Inst/S1[3]_i_4/O
                         net (fo=1, routed)           0.840     6.650    Controller_Inst/S1_reg[3]
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.376     7.026 r  Controller_Inst/S1[3]_i_2/O
                         net (fo=1, routed)           0.342     7.368    Datapath_Inst/S1_reg[3]_3[2]
    SLICE_X60Y21         FDRE                                         r  Datapath_Inst/S1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     4.847    Datapath_Inst/CLK
    SLICE_X60Y21         FDRE                                         r  Datapath_Inst/S1_reg[3]/C

Slack:                    inf
  Source:                 Mode_SW[0]
                            (input port)
  Destination:            Datapath_Inst/S0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.271ns  (logic 2.070ns (28.468%)  route 5.201ns (71.532%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Mode_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    Mode_SW[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Mode_SW_IBUF[0]_inst/O
                         net (fo=7, routed)           3.456     4.919    Controller_Inst/Mode_SW_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.043 r  Controller_Inst/M0[3]_i_6/O
                         net (fo=18, routed)          0.778     5.822    Datapath_Inst/S1_reg[0]_1
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.150     5.972 r  Datapath_Inst/S0[2]_i_2/O
                         net (fo=1, routed)           0.967     6.939    Controller_Inst/S0_reg[2]
    SLICE_X62Y24         LUT3 (Prop_lut3_I2_O)        0.332     7.271 r  Controller_Inst/S0[2]_i_1/O
                         net (fo=1, routed)           0.000     7.271    Datapath_Inst/S0_reg[3]_2[2]
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.502     4.843    Datapath_Inst/CLK
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Preset_SW[2]
                            (input port)
  Destination:            Datapath_Inst/S0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.265ns (27.559%)  route 0.697ns (72.441%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Preset_SW[2] (IN)
                         net (fo=0)                   0.000     0.000    Preset_SW[2]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  Preset_SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.697     0.918    Controller_Inst/Preset_SW_IBUF[2]
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.963 r  Controller_Inst/S0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.963    Datapath_Inst/S0_reg[3]_2[2]
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     1.977    Datapath_Inst/CLK
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[2]/C

Slack:                    inf
  Source:                 Preset_SW[3]
                            (input port)
  Destination:            Datapath_Inst/S0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.267ns (26.342%)  route 0.745ns (73.658%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Preset_SW[3] (IN)
                         net (fo=0)                   0.000     0.000    Preset_SW[3]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Preset_SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.745     0.968    Controller_Inst/Preset_SW_IBUF[3]
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.044     1.012 r  Controller_Inst/S0[3]_i_2/O
                         net (fo=1, routed)           0.000     1.012    Datapath_Inst/S0_reg[3]_2[3]
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     1.977    Datapath_Inst/CLK
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[3]/C

Slack:                    inf
  Source:                 Preset_SW[0]
                            (input port)
  Destination:            Datapath_Inst/S0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.277ns (26.691%)  route 0.760ns (73.309%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  Preset_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    Preset_SW[0]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Preset_SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.760     0.992    Controller_Inst/Preset_SW_IBUF[0]
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.037 r  Controller_Inst/S0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.037    Datapath_Inst/S0_reg[3]_2[0]
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     1.977    Datapath_Inst/CLK
    SLICE_X62Y24         FDRE                                         r  Datapath_Inst/S0_reg[0]/C

Slack:                    inf
  Source:                 RST_SW
                            (input port)
  Destination:            Display_Driver_Inst/Mux_Counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.284ns (24.708%)  route 0.864ns (75.292%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  RST_SW (IN)
                         net (fo=0)                   0.000     0.000    RST_SW
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  RST_SW_IBUF_inst/O
                         net (fo=8, routed)           0.714     0.950    Display_Driver_Inst/RST_SW_IBUF
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.047     0.997 r  Display_Driver_Inst/Mux_Counter[0]_i_1/O
                         net (fo=16, routed)          0.151     1.148    Display_Driver_Inst/Mux_Counter[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  Display_Driver_Inst/Mux_Counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     1.977    Display_Driver_Inst/CLK
    SLICE_X63Y24         FDRE                                         r  Display_Driver_Inst/Mux_Counter_reg[10]/C

Slack:                    inf
  Source:                 RST_SW
                            (input port)
  Destination:            Display_Driver_Inst/Mux_Counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.284ns (24.708%)  route 0.864ns (75.292%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  RST_SW (IN)
                         net (fo=0)                   0.000     0.000    RST_SW
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  RST_SW_IBUF_inst/O
                         net (fo=8, routed)           0.714     0.950    Display_Driver_Inst/RST_SW_IBUF
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.047     0.997 r  Display_Driver_Inst/Mux_Counter[0]_i_1/O
                         net (fo=16, routed)          0.151     1.148    Display_Driver_Inst/Mux_Counter[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  Display_Driver_Inst/Mux_Counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     1.977    Display_Driver_Inst/CLK
    SLICE_X63Y24         FDRE                                         r  Display_Driver_Inst/Mux_Counter_reg[11]/C

Slack:                    inf
  Source:                 RST_SW
                            (input port)
  Destination:            Display_Driver_Inst/Mux_Counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.284ns (24.708%)  route 0.864ns (75.292%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  RST_SW (IN)
                         net (fo=0)                   0.000     0.000    RST_SW
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  RST_SW_IBUF_inst/O
                         net (fo=8, routed)           0.714     0.950    Display_Driver_Inst/RST_SW_IBUF
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.047     0.997 r  Display_Driver_Inst/Mux_Counter[0]_i_1/O
                         net (fo=16, routed)          0.151     1.148    Display_Driver_Inst/Mux_Counter[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  Display_Driver_Inst/Mux_Counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     1.977    Display_Driver_Inst/CLK
    SLICE_X63Y24         FDRE                                         r  Display_Driver_Inst/Mux_Counter_reg[8]/C

Slack:                    inf
  Source:                 RST_SW
                            (input port)
  Destination:            Display_Driver_Inst/Mux_Counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.284ns (24.708%)  route 0.864ns (75.292%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  RST_SW (IN)
                         net (fo=0)                   0.000     0.000    RST_SW
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  RST_SW_IBUF_inst/O
                         net (fo=8, routed)           0.714     0.950    Display_Driver_Inst/RST_SW_IBUF
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.047     0.997 r  Display_Driver_Inst/Mux_Counter[0]_i_1/O
                         net (fo=16, routed)          0.151     1.148    Display_Driver_Inst/Mux_Counter[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  Display_Driver_Inst/Mux_Counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     1.977    Display_Driver_Inst/CLK
    SLICE_X63Y24         FDRE                                         r  Display_Driver_Inst/Mux_Counter_reg[9]/C

Slack:                    inf
  Source:                 RST_SW
                            (input port)
  Destination:            Clock_Div_Inst/T_10ms_Tick_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.237ns (20.251%)  route 0.932ns (79.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  RST_SW (IN)
                         net (fo=0)                   0.000     0.000    RST_SW
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  RST_SW_IBUF_inst/O
                         net (fo=8, routed)           0.932     1.168    Clock_Div_Inst/RST_SW_IBUF
    SLICE_X59Y23         FDRE                                         r  Clock_Div_Inst/T_10ms_Tick_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.849     1.976    Clock_Div_Inst/CLK
    SLICE_X59Y23         FDRE                                         r  Clock_Div_Inst/T_10ms_Tick_reg/C

Slack:                    inf
  Source:                 RST_SW
                            (input port)
  Destination:            Clock_Div_Inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.282ns (23.488%)  route 0.917ns (76.512%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  RST_SW (IN)
                         net (fo=0)                   0.000     0.000    RST_SW
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  RST_SW_IBUF_inst/O
                         net (fo=8, routed)           0.714     0.950    Clock_Div_Inst/RST_SW_IBUF
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.995 r  Clock_Div_Inst/counter[0]_i_1/O
                         net (fo=20, routed)          0.204     1.199    Clock_Div_Inst/counter[0]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  Clock_Div_Inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     1.975    Clock_Div_Inst/CLK
    SLICE_X61Y24         FDRE                                         r  Clock_Div_Inst/counter_reg[16]/C

Slack:                    inf
  Source:                 RST_SW
                            (input port)
  Destination:            Clock_Div_Inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.282ns (23.488%)  route 0.917ns (76.512%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  RST_SW (IN)
                         net (fo=0)                   0.000     0.000    RST_SW
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  RST_SW_IBUF_inst/O
                         net (fo=8, routed)           0.714     0.950    Clock_Div_Inst/RST_SW_IBUF
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.995 r  Clock_Div_Inst/counter[0]_i_1/O
                         net (fo=20, routed)          0.204     1.199    Clock_Div_Inst/counter[0]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  Clock_Div_Inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     1.975    Clock_Div_Inst/CLK
    SLICE_X61Y24         FDRE                                         r  Clock_Div_Inst/counter_reg[17]/C





