
stm32f407vg_SD_CARD_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089a0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08008b30  08008b30  00018b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bb8  08008bb8  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  08008bb8  08008bb8  00018bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bc0  08008bc0  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bc0  08008bc0  00018bc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008bc4  08008bc4  00018bc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08008bc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a4  2**0
                  CONTENTS
 10 .bss          000028d0  200000a4  200000a4  000200a4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002974  20002974  000200a4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000212d3  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000432d  00000000  00000000  000413a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001578  00000000  00000000  000456d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000013e8  00000000  00000000  00046c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025522  00000000  00000000  00048038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e028  00000000  00000000  0006d55a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2a2e  00000000  00000000  0008b582  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0015dfb0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005e44  00000000  00000000  0015e004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a4 	.word	0x200000a4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008b18 	.word	0x08008b18

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a8 	.word	0x200000a8
 80001cc:	08008b18 	.word	0x08008b18

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056c:	f000 fe00 	bl	8001170 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000570:	f000 f818 	bl	80005a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000574:	f000 f92e 	bl	80007d4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000578:	f000 f87c 	bl	8000674 <MX_I2C1_Init>
  MX_SPI1_Init();
 800057c:	f000 f8a8 	bl	80006d0 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000580:	f007 fb52 	bl	8007c28 <MX_USB_HOST_Init>
  MX_TIM2_Init();
 8000584:	f000 f8da 	bl	800073c <MX_TIM2_Init>
  MX_FATFS_Init();
 8000588:	f005 fb94 	bl	8005cb4 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800058c:	4804      	ldr	r0, [pc, #16]	; (80005a0 <main+0x38>)
 800058e:	f003 ffa7 	bl	80044e0 <HAL_TIM_Base_Start_IT>


  SD_PowerOn();
 8000592:	f000 fab5 	bl	8000b00 <SD_PowerOn>
  sd_ini();
 8000596:	f000 fb4b 	bl	8000c30 <sd_ini>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800059a:	f007 fb6b 	bl	8007c74 <MX_USB_HOST_Process>
 800059e:	e7fc      	b.n	800059a <main+0x32>
 80005a0:	200001c8 	.word	0x200001c8

080005a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b094      	sub	sp, #80	; 0x50
 80005a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005aa:	f107 0320 	add.w	r3, r7, #32
 80005ae:	2230      	movs	r2, #48	; 0x30
 80005b0:	2100      	movs	r1, #0
 80005b2:	4618      	mov	r0, r3
 80005b4:	f007 fe7a 	bl	80082ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b8:	f107 030c 	add.w	r3, r7, #12
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
 80005c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c8:	2300      	movs	r3, #0
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	4b27      	ldr	r3, [pc, #156]	; (800066c <SystemClock_Config+0xc8>)
 80005ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005d0:	4a26      	ldr	r2, [pc, #152]	; (800066c <SystemClock_Config+0xc8>)
 80005d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005d6:	6413      	str	r3, [r2, #64]	; 0x40
 80005d8:	4b24      	ldr	r3, [pc, #144]	; (800066c <SystemClock_Config+0xc8>)
 80005da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005e0:	60bb      	str	r3, [r7, #8]
 80005e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005e4:	2300      	movs	r3, #0
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	4b21      	ldr	r3, [pc, #132]	; (8000670 <SystemClock_Config+0xcc>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a20      	ldr	r2, [pc, #128]	; (8000670 <SystemClock_Config+0xcc>)
 80005ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005f2:	6013      	str	r3, [r2, #0]
 80005f4:	4b1e      	ldr	r3, [pc, #120]	; (8000670 <SystemClock_Config+0xcc>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005fc:	607b      	str	r3, [r7, #4]
 80005fe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000600:	2301      	movs	r3, #1
 8000602:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000604:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000608:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060a:	2302      	movs	r3, #2
 800060c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800060e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000612:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000614:	2304      	movs	r3, #4
 8000616:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000618:	2378      	movs	r3, #120	; 0x78
 800061a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 800061c:	2306      	movs	r3, #6
 800061e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000620:	2305      	movs	r3, #5
 8000622:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000624:	f107 0320 	add.w	r3, r7, #32
 8000628:	4618      	mov	r0, r3
 800062a:	f002 ffb3 	bl	8003594 <HAL_RCC_OscConfig>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000634:	f000 fa28 	bl	8000a88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000638:	230f      	movs	r3, #15
 800063a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063c:	2302      	movs	r3, #2
 800063e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000640:	2300      	movs	r3, #0
 8000642:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000644:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000648:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800064a:	2300      	movs	r3, #0
 800064c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800064e:	f107 030c 	add.w	r3, r7, #12
 8000652:	2101      	movs	r1, #1
 8000654:	4618      	mov	r0, r3
 8000656:	f003 fa15 	bl	8003a84 <HAL_RCC_ClockConfig>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000660:	f000 fa12 	bl	8000a88 <Error_Handler>
  }
}
 8000664:	bf00      	nop
 8000666:	3750      	adds	r7, #80	; 0x50
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	40023800 	.word	0x40023800
 8000670:	40007000 	.word	0x40007000

08000674 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000678:	4b12      	ldr	r3, [pc, #72]	; (80006c4 <MX_I2C1_Init+0x50>)
 800067a:	4a13      	ldr	r2, [pc, #76]	; (80006c8 <MX_I2C1_Init+0x54>)
 800067c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800067e:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <MX_I2C1_Init+0x50>)
 8000680:	4a12      	ldr	r2, [pc, #72]	; (80006cc <MX_I2C1_Init+0x58>)
 8000682:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000684:	4b0f      	ldr	r3, [pc, #60]	; (80006c4 <MX_I2C1_Init+0x50>)
 8000686:	2200      	movs	r2, #0
 8000688:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800068a:	4b0e      	ldr	r3, [pc, #56]	; (80006c4 <MX_I2C1_Init+0x50>)
 800068c:	2200      	movs	r2, #0
 800068e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000690:	4b0c      	ldr	r3, [pc, #48]	; (80006c4 <MX_I2C1_Init+0x50>)
 8000692:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000696:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000698:	4b0a      	ldr	r3, [pc, #40]	; (80006c4 <MX_I2C1_Init+0x50>)
 800069a:	2200      	movs	r2, #0
 800069c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800069e:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <MX_I2C1_Init+0x50>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006a4:	4b07      	ldr	r3, [pc, #28]	; (80006c4 <MX_I2C1_Init+0x50>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006aa:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <MX_I2C1_Init+0x50>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006b0:	4804      	ldr	r0, [pc, #16]	; (80006c4 <MX_I2C1_Init+0x50>)
 80006b2:	f002 fe2b 	bl	800330c <HAL_I2C_Init>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006bc:	f000 f9e4 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006c0:	bf00      	nop
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	2000011c 	.word	0x2000011c
 80006c8:	40005400 	.word	0x40005400
 80006cc:	000186a0 	.word	0x000186a0

080006d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006d4:	4b17      	ldr	r3, [pc, #92]	; (8000734 <MX_SPI1_Init+0x64>)
 80006d6:	4a18      	ldr	r2, [pc, #96]	; (8000738 <MX_SPI1_Init+0x68>)
 80006d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006da:	4b16      	ldr	r3, [pc, #88]	; (8000734 <MX_SPI1_Init+0x64>)
 80006dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006e2:	4b14      	ldr	r3, [pc, #80]	; (8000734 <MX_SPI1_Init+0x64>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006e8:	4b12      	ldr	r3, [pc, #72]	; (8000734 <MX_SPI1_Init+0x64>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006ee:	4b11      	ldr	r3, [pc, #68]	; (8000734 <MX_SPI1_Init+0x64>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006f4:	4b0f      	ldr	r3, [pc, #60]	; (8000734 <MX_SPI1_Init+0x64>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006fa:	4b0e      	ldr	r3, [pc, #56]	; (8000734 <MX_SPI1_Init+0x64>)
 80006fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000700:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000702:	4b0c      	ldr	r3, [pc, #48]	; (8000734 <MX_SPI1_Init+0x64>)
 8000704:	2218      	movs	r2, #24
 8000706:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000708:	4b0a      	ldr	r3, [pc, #40]	; (8000734 <MX_SPI1_Init+0x64>)
 800070a:	2200      	movs	r2, #0
 800070c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800070e:	4b09      	ldr	r3, [pc, #36]	; (8000734 <MX_SPI1_Init+0x64>)
 8000710:	2200      	movs	r2, #0
 8000712:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000714:	4b07      	ldr	r3, [pc, #28]	; (8000734 <MX_SPI1_Init+0x64>)
 8000716:	2200      	movs	r2, #0
 8000718:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800071a:	4b06      	ldr	r3, [pc, #24]	; (8000734 <MX_SPI1_Init+0x64>)
 800071c:	220a      	movs	r2, #10
 800071e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000720:	4804      	ldr	r0, [pc, #16]	; (8000734 <MX_SPI1_Init+0x64>)
 8000722:	f003 fb97 	bl	8003e54 <HAL_SPI_Init>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800072c:	f000 f9ac 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000730:	bf00      	nop
 8000732:	bd80      	pop	{r7, pc}
 8000734:	20000170 	.word	0x20000170
 8000738:	40013000 	.word	0x40013000

0800073c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b086      	sub	sp, #24
 8000740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000742:	f107 0308 	add.w	r3, r7, #8
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]
 800074c:	609a      	str	r2, [r3, #8]
 800074e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000750:	463b      	mov	r3, r7
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
 8000756:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000758:	4b1d      	ldr	r3, [pc, #116]	; (80007d0 <MX_TIM2_Init+0x94>)
 800075a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800075e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 39999;
 8000760:	4b1b      	ldr	r3, [pc, #108]	; (80007d0 <MX_TIM2_Init+0x94>)
 8000762:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8000766:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000768:	4b19      	ldr	r3, [pc, #100]	; (80007d0 <MX_TIM2_Init+0x94>)
 800076a:	2200      	movs	r2, #0
 800076c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 800076e:	4b18      	ldr	r3, [pc, #96]	; (80007d0 <MX_TIM2_Init+0x94>)
 8000770:	2209      	movs	r2, #9
 8000772:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000774:	4b16      	ldr	r3, [pc, #88]	; (80007d0 <MX_TIM2_Init+0x94>)
 8000776:	2200      	movs	r2, #0
 8000778:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800077a:	4b15      	ldr	r3, [pc, #84]	; (80007d0 <MX_TIM2_Init+0x94>)
 800077c:	2200      	movs	r2, #0
 800077e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000780:	4813      	ldr	r0, [pc, #76]	; (80007d0 <MX_TIM2_Init+0x94>)
 8000782:	f003 fe5d 	bl	8004440 <HAL_TIM_Base_Init>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800078c:	f000 f97c 	bl	8000a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000790:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000794:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000796:	f107 0308 	add.w	r3, r7, #8
 800079a:	4619      	mov	r1, r3
 800079c:	480c      	ldr	r0, [pc, #48]	; (80007d0 <MX_TIM2_Init+0x94>)
 800079e:	f004 f817 	bl	80047d0 <HAL_TIM_ConfigClockSource>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80007a8:	f000 f96e 	bl	8000a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007ac:	2300      	movs	r3, #0
 80007ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007b0:	2300      	movs	r3, #0
 80007b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007b4:	463b      	mov	r3, r7
 80007b6:	4619      	mov	r1, r3
 80007b8:	4805      	ldr	r0, [pc, #20]	; (80007d0 <MX_TIM2_Init+0x94>)
 80007ba:	f004 fa33 	bl	8004c24 <HAL_TIMEx_MasterConfigSynchronization>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80007c4:	f000 f960 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80007c8:	bf00      	nop
 80007ca:	3718      	adds	r7, #24
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	200001c8 	.word	0x200001c8

080007d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08c      	sub	sp, #48	; 0x30
 80007d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007da:	f107 031c 	add.w	r3, r7, #28
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	605a      	str	r2, [r3, #4]
 80007e4:	609a      	str	r2, [r3, #8]
 80007e6:	60da      	str	r2, [r3, #12]
 80007e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	61bb      	str	r3, [r7, #24]
 80007ee:	4b93      	ldr	r3, [pc, #588]	; (8000a3c <MX_GPIO_Init+0x268>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	4a92      	ldr	r2, [pc, #584]	; (8000a3c <MX_GPIO_Init+0x268>)
 80007f4:	f043 0310 	orr.w	r3, r3, #16
 80007f8:	6313      	str	r3, [r2, #48]	; 0x30
 80007fa:	4b90      	ldr	r3, [pc, #576]	; (8000a3c <MX_GPIO_Init+0x268>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	f003 0310 	and.w	r3, r3, #16
 8000802:	61bb      	str	r3, [r7, #24]
 8000804:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	617b      	str	r3, [r7, #20]
 800080a:	4b8c      	ldr	r3, [pc, #560]	; (8000a3c <MX_GPIO_Init+0x268>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	4a8b      	ldr	r2, [pc, #556]	; (8000a3c <MX_GPIO_Init+0x268>)
 8000810:	f043 0304 	orr.w	r3, r3, #4
 8000814:	6313      	str	r3, [r2, #48]	; 0x30
 8000816:	4b89      	ldr	r3, [pc, #548]	; (8000a3c <MX_GPIO_Init+0x268>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	f003 0304 	and.w	r3, r3, #4
 800081e:	617b      	str	r3, [r7, #20]
 8000820:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]
 8000826:	4b85      	ldr	r3, [pc, #532]	; (8000a3c <MX_GPIO_Init+0x268>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	4a84      	ldr	r2, [pc, #528]	; (8000a3c <MX_GPIO_Init+0x268>)
 800082c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000830:	6313      	str	r3, [r2, #48]	; 0x30
 8000832:	4b82      	ldr	r3, [pc, #520]	; (8000a3c <MX_GPIO_Init+0x268>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800083a:	613b      	str	r3, [r7, #16]
 800083c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	4b7e      	ldr	r3, [pc, #504]	; (8000a3c <MX_GPIO_Init+0x268>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	4a7d      	ldr	r2, [pc, #500]	; (8000a3c <MX_GPIO_Init+0x268>)
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	6313      	str	r3, [r2, #48]	; 0x30
 800084e:	4b7b      	ldr	r3, [pc, #492]	; (8000a3c <MX_GPIO_Init+0x268>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	f003 0301 	and.w	r3, r3, #1
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	60bb      	str	r3, [r7, #8]
 800085e:	4b77      	ldr	r3, [pc, #476]	; (8000a3c <MX_GPIO_Init+0x268>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	4a76      	ldr	r2, [pc, #472]	; (8000a3c <MX_GPIO_Init+0x268>)
 8000864:	f043 0302 	orr.w	r3, r3, #2
 8000868:	6313      	str	r3, [r2, #48]	; 0x30
 800086a:	4b74      	ldr	r3, [pc, #464]	; (8000a3c <MX_GPIO_Init+0x268>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	f003 0302 	and.w	r3, r3, #2
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	607b      	str	r3, [r7, #4]
 800087a:	4b70      	ldr	r3, [pc, #448]	; (8000a3c <MX_GPIO_Init+0x268>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	4a6f      	ldr	r2, [pc, #444]	; (8000a3c <MX_GPIO_Init+0x268>)
 8000880:	f043 0308 	orr.w	r3, r3, #8
 8000884:	6313      	str	r3, [r2, #48]	; 0x30
 8000886:	4b6d      	ldr	r3, [pc, #436]	; (8000a3c <MX_GPIO_Init+0x268>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	f003 0308 	and.w	r3, r3, #8
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	2108      	movs	r1, #8
 8000896:	486a      	ldr	r0, [pc, #424]	; (8000a40 <MX_GPIO_Init+0x26c>)
 8000898:	f000 ffae 	bl	80017f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800089c:	2201      	movs	r2, #1
 800089e:	2101      	movs	r1, #1
 80008a0:	4868      	ldr	r0, [pc, #416]	; (8000a44 <MX_GPIO_Init+0x270>)
 80008a2:	f000 ffa9 	bl	80017f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008a6:	2200      	movs	r2, #0
 80008a8:	f24f 0110 	movw	r1, #61456	; 0xf010
 80008ac:	4866      	ldr	r0, [pc, #408]	; (8000a48 <MX_GPIO_Init+0x274>)
 80008ae:	f000 ffa3 	bl	80017f8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_SD_CARD_GPIO_Port, CS_SD_CARD_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2140      	movs	r1, #64	; 0x40
 80008b6:	4863      	ldr	r0, [pc, #396]	; (8000a44 <MX_GPIO_Init+0x270>)
 80008b8:	f000 ff9e 	bl	80017f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008bc:	2308      	movs	r3, #8
 80008be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c0:	2301      	movs	r3, #1
 80008c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	2300      	movs	r3, #0
 80008c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c8:	2300      	movs	r3, #0
 80008ca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 031c 	add.w	r3, r7, #28
 80008d0:	4619      	mov	r1, r3
 80008d2:	485b      	ldr	r0, [pc, #364]	; (8000a40 <MX_GPIO_Init+0x26c>)
 80008d4:	f000 fdf4 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008d8:	2301      	movs	r3, #1
 80008da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008dc:	2301      	movs	r3, #1
 80008de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	2300      	movs	r3, #0
 80008e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008e8:	f107 031c 	add.w	r3, r7, #28
 80008ec:	4619      	mov	r1, r3
 80008ee:	4855      	ldr	r0, [pc, #340]	; (8000a44 <MX_GPIO_Init+0x270>)
 80008f0:	f000 fde6 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008f4:	2308      	movs	r3, #8
 80008f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f8:	2302      	movs	r3, #2
 80008fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	2300      	movs	r3, #0
 80008fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000900:	2300      	movs	r3, #0
 8000902:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000904:	2305      	movs	r3, #5
 8000906:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000908:	f107 031c 	add.w	r3, r7, #28
 800090c:	4619      	mov	r1, r3
 800090e:	484d      	ldr	r0, [pc, #308]	; (8000a44 <MX_GPIO_Init+0x270>)
 8000910:	f000 fdd6 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000914:	2301      	movs	r3, #1
 8000916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000918:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800091c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091e:	2300      	movs	r3, #0
 8000920:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000922:	f107 031c 	add.w	r3, r7, #28
 8000926:	4619      	mov	r1, r3
 8000928:	4848      	ldr	r0, [pc, #288]	; (8000a4c <MX_GPIO_Init+0x278>)
 800092a:	f000 fdc9 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800092e:	2310      	movs	r3, #16
 8000930:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000932:	2302      	movs	r3, #2
 8000934:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000936:	2300      	movs	r3, #0
 8000938:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093a:	2300      	movs	r3, #0
 800093c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800093e:	2306      	movs	r3, #6
 8000940:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000942:	f107 031c 	add.w	r3, r7, #28
 8000946:	4619      	mov	r1, r3
 8000948:	4840      	ldr	r0, [pc, #256]	; (8000a4c <MX_GPIO_Init+0x278>)
 800094a:	f000 fdb9 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800094e:	2304      	movs	r3, #4
 8000950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000952:	2300      	movs	r3, #0
 8000954:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000956:	2300      	movs	r3, #0
 8000958:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800095a:	f107 031c 	add.w	r3, r7, #28
 800095e:	4619      	mov	r1, r3
 8000960:	483b      	ldr	r0, [pc, #236]	; (8000a50 <MX_GPIO_Init+0x27c>)
 8000962:	f000 fdad 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000966:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800096a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096c:	2302      	movs	r3, #2
 800096e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000970:	2300      	movs	r3, #0
 8000972:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000974:	2300      	movs	r3, #0
 8000976:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000978:	2305      	movs	r3, #5
 800097a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800097c:	f107 031c 	add.w	r3, r7, #28
 8000980:	4619      	mov	r1, r3
 8000982:	4833      	ldr	r0, [pc, #204]	; (8000a50 <MX_GPIO_Init+0x27c>)
 8000984:	f000 fd9c 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|Audio_RST_Pin;
 8000988:	f247 0310 	movw	r3, #28688	; 0x7010
 800098c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098e:	2301      	movs	r3, #1
 8000990:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	2300      	movs	r3, #0
 8000998:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800099a:	f107 031c 	add.w	r3, r7, #28
 800099e:	4619      	mov	r1, r3
 80009a0:	4829      	ldr	r0, [pc, #164]	; (8000a48 <MX_GPIO_Init+0x274>)
 80009a2:	f000 fd8d 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD6_Pin */
  GPIO_InitStruct.Pin = LD6_Pin;
 80009a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80009aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ac:	2301      	movs	r3, #1
 80009ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80009b4:	2301      	movs	r3, #1
 80009b6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD6_GPIO_Port, &GPIO_InitStruct);
 80009b8:	f107 031c 	add.w	r3, r7, #28
 80009bc:	4619      	mov	r1, r3
 80009be:	4822      	ldr	r0, [pc, #136]	; (8000a48 <MX_GPIO_Init+0x274>)
 80009c0:	f000 fd7e 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_SD_CARD_Pin */
  GPIO_InitStruct.Pin = CS_SD_CARD_Pin;
 80009c4:	2340      	movs	r3, #64	; 0x40
 80009c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c8:	2301      	movs	r3, #1
 80009ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009cc:	2300      	movs	r3, #0
 80009ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80009d0:	2301      	movs	r3, #1
 80009d2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_SD_CARD_GPIO_Port, &GPIO_InitStruct);
 80009d4:	f107 031c 	add.w	r3, r7, #28
 80009d8:	4619      	mov	r1, r3
 80009da:	481a      	ldr	r0, [pc, #104]	; (8000a44 <MX_GPIO_Init+0x270>)
 80009dc:	f000 fd70 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80009e0:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80009e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e6:	2302      	movs	r3, #2
 80009e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	2300      	movs	r3, #0
 80009ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ee:	2300      	movs	r3, #0
 80009f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009f2:	2306      	movs	r3, #6
 80009f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009f6:	f107 031c 	add.w	r3, r7, #28
 80009fa:	4619      	mov	r1, r3
 80009fc:	4811      	ldr	r0, [pc, #68]	; (8000a44 <MX_GPIO_Init+0x270>)
 80009fe:	f000 fd5f 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a02:	2320      	movs	r3, #32
 8000a04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a06:	2300      	movs	r3, #0
 8000a08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a0e:	f107 031c 	add.w	r3, r7, #28
 8000a12:	4619      	mov	r1, r3
 8000a14:	480c      	ldr	r0, [pc, #48]	; (8000a48 <MX_GPIO_Init+0x274>)
 8000a16:	f000 fd53 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a1e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	2300      	movs	r3, #0
 8000a26:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a28:	f107 031c 	add.w	r3, r7, #28
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4804      	ldr	r0, [pc, #16]	; (8000a40 <MX_GPIO_Init+0x26c>)
 8000a30:	f000 fd46 	bl	80014c0 <HAL_GPIO_Init>

}
 8000a34:	bf00      	nop
 8000a36:	3730      	adds	r7, #48	; 0x30
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	40021000 	.word	0x40021000
 8000a44:	40020800 	.word	0x40020800
 8000a48:	40020c00 	.word	0x40020c00
 8000a4c:	40020000 	.word	0x40020000
 8000a50:	40020400 	.word	0x40020400

08000a54 <HAL_TIM_PeriodElapsedCallback>:



//----------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
	if(htim == &htim2)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4a08      	ldr	r2, [pc, #32]	; (8000a80 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d106      	bne.n	8000a72 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		// HAL_GPIO_TogglePin(GPIOD, LD6_Pin); // For test ()
		Timer1++;
 8000a64:	4b07      	ldr	r3, [pc, #28]	; (8000a84 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000a66:	881b      	ldrh	r3, [r3, #0]
 8000a68:	b29b      	uxth	r3, r3
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	b29a      	uxth	r2, r3
 8000a6e:	4b05      	ldr	r3, [pc, #20]	; (8000a84 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000a70:	801a      	strh	r2, [r3, #0]
	}
}
 8000a72:	bf00      	nop
 8000a74:	370c      	adds	r7, #12
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	200001c8 	.word	0x200001c8
 8000a84:	200000c0 	.word	0x200000c0

08000a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a8c:	b672      	cpsid	i
}
 8000a8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a90:	e7fe      	b.n	8000a90 <Error_Handler+0x8>
	...

08000a94 <SPIx_WriteRead>:

static void Error (void);

//---------------------------------------------------------------------------------------
uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b086      	sub	sp, #24
 8000a98:	af02      	add	r7, sp, #8
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte = 0;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	73fb      	strb	r3, [r7, #15]
  if(HAL_SPI_TransmitReceive(&hspi1,(uint8_t*) &Byte,(uint8_t*) &receivedbyte,1,0x1000)!=HAL_OK)
 8000aa2:	f107 020f 	add.w	r2, r7, #15
 8000aa6:	1df9      	adds	r1, r7, #7
 8000aa8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000aac:	9300      	str	r3, [sp, #0]
 8000aae:	2301      	movs	r3, #1
 8000ab0:	4806      	ldr	r0, [pc, #24]	; (8000acc <SPIx_WriteRead+0x38>)
 8000ab2:	f003 fa58 	bl	8003f66 <HAL_SPI_TransmitReceive>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <SPIx_WriteRead+0x2c>
  {
    Error();
 8000abc:	f000 f834 	bl	8000b28 <Error>
  }
  return receivedbyte;
 8000ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3710      	adds	r7, #16
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	20000170 	.word	0x20000170

08000ad0 <SPI_Release>:
//---------------------------------------------------------------------------------------
void SPI_Release(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  SPIx_WriteRead(0xFF);
 8000ad4:	20ff      	movs	r0, #255	; 0xff
 8000ad6:	f7ff ffdd 	bl	8000a94 <SPIx_WriteRead>
}
 8000ada:	bf00      	nop
 8000adc:	bd80      	pop	{r7, pc}

08000ade <SPI_SendByte>:
//---------------------------------------------------------------------------------------
void SPI_SendByte(uint8_t bt)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b084      	sub	sp, #16
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	71fb      	strb	r3, [r7, #7]
  SPIx_WriteRead(bt);
 8000ae8:	79fb      	ldrb	r3, [r7, #7]
 8000aea:	4618      	mov	r0, r3
 8000aec:	f7ff ffd2 	bl	8000a94 <SPIx_WriteRead>
  int hhh = 999;
 8000af0:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000af4:	60fb      	str	r3, [r7, #12]
}
 8000af6:	bf00      	nop
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
	...

08000b00 <SD_PowerOn>:
//---------------------------------------------------------------------------------------
void SD_PowerOn(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
	Timer1 = 0;
 8000b04:	4b07      	ldr	r3, [pc, #28]	; (8000b24 <SD_PowerOn+0x24>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	801a      	strh	r2, [r3, #0]
	while(Timer1<2)					 // Waiting 20 msec for voltage stabilizer
 8000b0a:	bf00      	nop
 8000b0c:	4b05      	ldr	r3, [pc, #20]	; (8000b24 <SD_PowerOn+0x24>)
 8000b0e:	881b      	ldrh	r3, [r3, #0]
 8000b10:	b29b      	uxth	r3, r3
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d9fa      	bls.n	8000b0c <SD_PowerOn+0xc>
    ;
}
 8000b16:	bf00      	nop
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	200000c0 	.word	0x200000c0

08000b28 <Error>:
//---------------------------------------------------------------------------------------
static void Error (void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
	LD_ON;
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b32:	4802      	ldr	r0, [pc, #8]	; (8000b3c <Error+0x14>)
 8000b34:	f000 fe60 	bl	80017f8 <HAL_GPIO_WritePin>
}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40020c00 	.word	0x40020c00

08000b40 <SPI_ReceiveByte>:
//---------------------------------------------------------------------------------------
uint8_t SPI_ReceiveByte(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
  uint8_t bt = SPIx_WriteRead(0xFF);
 8000b46:	20ff      	movs	r0, #255	; 0xff
 8000b48:	f7ff ffa4 	bl	8000a94 <SPIx_WriteRead>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	71fb      	strb	r3, [r7, #7]
  return bt;
 8000b50:	79fb      	ldrb	r3, [r7, #7]
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
	...

08000b5c <SD_cmd>:
//---------------------------------------------------------------------------------------
static uint8_t SD_cmd (uint8_t cmd, uint32_t arg)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b084      	sub	sp, #16
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	4603      	mov	r3, r0
 8000b64:	6039      	str	r1, [r7, #0]
 8000b66:	71fb      	strb	r3, [r7, #7]
  uint8_t n, res;

  // ACMD<n> is the command sequense of CMD55-CMD<n>
  if (cmd & 0x80)		// ,     
 8000b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	da0e      	bge.n	8000b8e <SD_cmd+0x32>
  {
    cmd &= 0x7F;
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000b76:	71fb      	strb	r3, [r7, #7]
    res = SD_cmd(CMD55, 0);
 8000b78:	2100      	movs	r1, #0
 8000b7a:	2077      	movs	r0, #119	; 0x77
 8000b7c:	f7ff ffee 	bl	8000b5c <SD_cmd>
 8000b80:	4603      	mov	r3, r0
 8000b82:	73bb      	strb	r3, [r7, #14]
    if (res > 1)
 8000b84:	7bbb      	ldrb	r3, [r7, #14]
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d901      	bls.n	8000b8e <SD_cmd+0x32>
    {
    	return res;
 8000b8a:	7bbb      	ldrb	r3, [r7, #14]
 8000b8c:	e049      	b.n	8000c22 <SD_cmd+0xc6>
    }
  }
  // Select the card
  SS_SD_DESELECT();							// CS pull up
 8000b8e:	2201      	movs	r2, #1
 8000b90:	2140      	movs	r1, #64	; 0x40
 8000b92:	4826      	ldr	r0, [pc, #152]	; (8000c2c <SD_cmd+0xd0>)
 8000b94:	f000 fe30 	bl	80017f8 <HAL_GPIO_WritePin>
  SPI_ReceiveByte();
 8000b98:	f7ff ffd2 	bl	8000b40 <SPI_ReceiveByte>
  SS_SD_SELECT();							// CS pull udown
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2140      	movs	r1, #64	; 0x40
 8000ba0:	4822      	ldr	r0, [pc, #136]	; (8000c2c <SD_cmd+0xd0>)
 8000ba2:	f000 fe29 	bl	80017f8 <HAL_GPIO_WritePin>
  SPI_ReceiveByte();
 8000ba6:	f7ff ffcb 	bl	8000b40 <SPI_ReceiveByte>

  // Send a command packet
  SPI_SendByte(cmd); 						// Start + Command index
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff ff96 	bl	8000ade <SPI_SendByte>
  SPI_SendByte((uint8_t)(arg >> 24)); 		// Argument[31..24]
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	0e1b      	lsrs	r3, r3, #24
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff ff90 	bl	8000ade <SPI_SendByte>
  SPI_SendByte((uint8_t)(arg >> 16)); 		// Argument[23..16]
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	0c1b      	lsrs	r3, r3, #16
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f7ff ff8a 	bl	8000ade <SPI_SendByte>
  SPI_SendByte((uint8_t)(arg >> 8)); 		// Argument[15..8]
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	0a1b      	lsrs	r3, r3, #8
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff ff84 	bl	8000ade <SPI_SendByte>
  SPI_SendByte((uint8_t)arg); 				// Argument[7..0]
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	b2db      	uxtb	r3, r3
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f7ff ff7f 	bl	8000ade <SPI_SendByte>

  //   
  n = 0x01;									// Dummy CRC + Stop
 8000be0:	2301      	movs	r3, #1
 8000be2:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0) {n = 0x95;} 				// Valid CRC for CMD0(0)
 8000be4:	79fb      	ldrb	r3, [r7, #7]
 8000be6:	2b40      	cmp	r3, #64	; 0x40
 8000be8:	d101      	bne.n	8000bee <SD_cmd+0x92>
 8000bea:	2395      	movs	r3, #149	; 0x95
 8000bec:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD8) {n = 0x87;} 				// Valid CRC for CMD8(0x1AA)
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	2b48      	cmp	r3, #72	; 0x48
 8000bf2:	d101      	bne.n	8000bf8 <SD_cmd+0x9c>
 8000bf4:	2387      	movs	r3, #135	; 0x87
 8000bf6:	73fb      	strb	r3, [r7, #15]
  SPI_SendByte(n);
 8000bf8:	7bfb      	ldrb	r3, [r7, #15]
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff ff6f 	bl	8000ade <SPI_SendByte>

  // Receive a command response

   n = 10;									// Wait for a valid response in timeout of 10 attempts
 8000c00:	230a      	movs	r3, #10
 8000c02:	73fb      	strb	r3, [r7, #15]
   do {
     res = SPI_ReceiveByte();
 8000c04:	f7ff ff9c 	bl	8000b40 <SPI_ReceiveByte>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	73bb      	strb	r3, [r7, #14]
   } while ((res & 0x80) && --n);			//   SD        0x80
 8000c0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	da05      	bge.n	8000c20 <SD_cmd+0xc4>
 8000c14:	7bfb      	ldrb	r3, [r7, #15]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	73fb      	strb	r3, [r7, #15]
 8000c1a:	7bfb      	ldrb	r3, [r7, #15]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d1f1      	bne.n	8000c04 <SD_cmd+0xa8>

   return res;
 8000c20:	7bbb      	ldrb	r3, [r7, #14]
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40020800 	.word	0x40020800

08000c30 <sd_ini>:
//---------------------------------------------------------------------------------------
uint8_t sd_ini(void)
{
 8000c30:	b590      	push	{r4, r7, lr}
 8000c32:	b089      	sub	sp, #36	; 0x24
 8000c34:	af02      	add	r7, sp, #8
	uint32_t temp;

	uint8_t ocr[4];

	// uint8_t ocr[4];
	LD_OFF;
 8000c36:	2200      	movs	r2, #0
 8000c38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c3c:	487e      	ldr	r0, [pc, #504]	; (8000e38 <sd_ini+0x208>)
 8000c3e:	f000 fddb 	bl	80017f8 <HAL_GPIO_WritePin>
	sdinfo.type = 0;
 8000c42:	4b7e      	ldr	r3, [pc, #504]	; (8000e3c <sd_ini+0x20c>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	701a      	strb	r2, [r3, #0]

	temp = hspi1.Init.BaudRatePrescaler;
 8000c48:	4b7d      	ldr	r3, [pc, #500]	; (8000e40 <sd_ini+0x210>)
 8000c4a:	69db      	ldr	r3, [r3, #28]
 8000c4c:	613b      	str	r3, [r7, #16]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128; 	//156.25 kbbs
 8000c4e:	4b7c      	ldr	r3, [pc, #496]	; (8000e40 <sd_ini+0x210>)
 8000c50:	2230      	movs	r2, #48	; 0x30
 8000c52:	61da      	str	r2, [r3, #28]
	HAL_SPI_Init(&hspi1);
 8000c54:	487a      	ldr	r0, [pc, #488]	; (8000e40 <sd_ini+0x210>)
 8000c56:	f003 f8fd 	bl	8003e54 <HAL_SPI_Init>

	SS_SD_DESELECT();											// CS pull up
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	2140      	movs	r1, #64	; 0x40
 8000c5e:	4879      	ldr	r0, [pc, #484]	; (8000e44 <sd_ini+0x214>)
 8000c60:	f000 fdca 	bl	80017f8 <HAL_GPIO_WritePin>
	for(i=0; i<10; i++)											//80  (  74)   91
 8000c64:	2300      	movs	r3, #0
 8000c66:	75fb      	strb	r3, [r7, #23]
 8000c68:	e004      	b.n	8000c74 <sd_ini+0x44>
	{
		SPI_Release();
 8000c6a:	f7ff ff31 	bl	8000ad0 <SPI_Release>
	for(i=0; i<10; i++)											//80  (  74)   91
 8000c6e:	7dfb      	ldrb	r3, [r7, #23]
 8000c70:	3301      	adds	r3, #1
 8000c72:	75fb      	strb	r3, [r7, #23]
 8000c74:	7dfb      	ldrb	r3, [r7, #23]
 8000c76:	2b09      	cmp	r3, #9
 8000c78:	d9f7      	bls.n	8000c6a <sd_ini+0x3a>
	}

	hspi1.Init.BaudRatePrescaler = temp;
 8000c7a:	4a71      	ldr	r2, [pc, #452]	; (8000e40 <sd_ini+0x210>)
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	61d3      	str	r3, [r2, #28]
	HAL_SPI_Init(&hspi1);
 8000c80:	486f      	ldr	r0, [pc, #444]	; (8000e40 <sd_ini+0x210>)
 8000c82:	f003 f8e7 	bl	8003e54 <HAL_SPI_Init>
	SS_SD_SELECT();												// Set CS pull down
 8000c86:	2200      	movs	r2, #0
 8000c88:	2140      	movs	r1, #64	; 0x40
 8000c8a:	486e      	ldr	r0, [pc, #440]	; (8000e44 <sd_ini+0x214>)
 8000c8c:	f000 fdb4 	bl	80017f8 <HAL_GPIO_WritePin>

	if (SD_cmd(CMD0, 0) == 1) 									// Enter Idle state
 8000c90:	2100      	movs	r1, #0
 8000c92:	2040      	movs	r0, #64	; 0x40
 8000c94:	f7ff ff62 	bl	8000b5c <SD_cmd>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	f040 80ba 	bne.w	8000e14 <sd_ini+0x1e4>
	{
		SPI_Release();
 8000ca0:	f7ff ff16 	bl	8000ad0 <SPI_Release>
		uint8_t return_val = SD_cmd(CMD8, 0x1AA);
 8000ca4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000ca8:	2048      	movs	r0, #72	; 0x48
 8000caa:	f7ff ff57 	bl	8000b5c <SD_cmd>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	73fb      	strb	r3, [r7, #15]
		if (return_val == 1) // SDv2
 8000cb2:	7bfb      	ldrb	r3, [r7, #15]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d175      	bne.n	8000da4 <sd_ini+0x174>
		{
			for (i = 0; i < 4; i++) ocr[i] = SPI_ReceiveByte();
 8000cb8:	2300      	movs	r3, #0
 8000cba:	75fb      	strb	r3, [r7, #23]
 8000cbc:	e00c      	b.n	8000cd8 <sd_ini+0xa8>
 8000cbe:	7dfc      	ldrb	r4, [r7, #23]
 8000cc0:	f7ff ff3e 	bl	8000b40 <SPI_ReceiveByte>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	461a      	mov	r2, r3
 8000cc8:	f107 0318 	add.w	r3, r7, #24
 8000ccc:	4423      	add	r3, r4
 8000cce:	f803 2c14 	strb.w	r2, [r3, #-20]
 8000cd2:	7dfb      	ldrb	r3, [r7, #23]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	75fb      	strb	r3, [r7, #23]
 8000cd8:	7dfb      	ldrb	r3, [r7, #23]
 8000cda:	2b03      	cmp	r3, #3
 8000cdc:	d9ef      	bls.n	8000cbe <sd_ini+0x8e>
			 sprintf(str1,"OCR: 0x%02X 0x%02X 0x%02X 0x%02Xrn",ocr[0],ocr[1],ocr[2],ocr[3]);			// Must be 0x01 0xAA
 8000cde:	793b      	ldrb	r3, [r7, #4]
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	797b      	ldrb	r3, [r7, #5]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	79bb      	ldrb	r3, [r7, #6]
 8000ce8:	79fa      	ldrb	r2, [r7, #7]
 8000cea:	9201      	str	r2, [sp, #4]
 8000cec:	9300      	str	r3, [sp, #0]
 8000cee:	4603      	mov	r3, r0
 8000cf0:	460a      	mov	r2, r1
 8000cf2:	4955      	ldr	r1, [pc, #340]	; (8000e48 <sd_ini+0x218>)
 8000cf4:	4855      	ldr	r0, [pc, #340]	; (8000e4c <sd_ini+0x21c>)
 8000cf6:	f007 fb9b 	bl	8008430 <siprintf>

			 if (ocr[2] == 0x01 && ocr[3] == 0xAA) 		// The card can work at vdd range of 2.7-3.6V
 8000cfa:	79bb      	ldrb	r3, [r7, #6]
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	f040 808b 	bne.w	8000e18 <sd_ini+0x1e8>
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	2baa      	cmp	r3, #170	; 0xaa
 8000d06:	f040 8087 	bne.w	8000e18 <sd_ini+0x1e8>
			 {
				 for (tmr = 12000; tmr && SD_cmd(ACMD41, 1UL << 30); tmr--)
 8000d0a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8000d0e:	82bb      	strh	r3, [r7, #20]
 8000d10:	e005      	b.n	8000d1e <sd_ini+0xee>
 8000d12:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000d16:	b29b      	uxth	r3, r3
 8000d18:	3b01      	subs	r3, #1
 8000d1a:	b29b      	uxth	r3, r3
 8000d1c:	82bb      	strh	r3, [r7, #20]
 8000d1e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d007      	beq.n	8000d36 <sd_ini+0x106>
 8000d26:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000d2a:	20e9      	movs	r0, #233	; 0xe9
 8000d2c:	f7ff ff16 	bl	8000b5c <SD_cmd>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d1ed      	bne.n	8000d12 <sd_ini+0xe2>
				  ; // Wait for leaving idle state (ACMD41 with HCS bit)
				 if (tmr && SD_cmd(CMD58, 0) == 0) 			// Check CCS bit in the OCR
 8000d36:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d06c      	beq.n	8000e18 <sd_ini+0x1e8>
 8000d3e:	2100      	movs	r1, #0
 8000d40:	207a      	movs	r0, #122	; 0x7a
 8000d42:	f7ff ff0b 	bl	8000b5c <SD_cmd>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d165      	bne.n	8000e18 <sd_ini+0x1e8>
				 {
				   for (i = 0; i < 4; i++)
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	75fb      	strb	r3, [r7, #23]
 8000d50:	e00c      	b.n	8000d6c <sd_ini+0x13c>
				   {
					   ocr[i] = SPI_ReceiveByte();
 8000d52:	7dfc      	ldrb	r4, [r7, #23]
 8000d54:	f7ff fef4 	bl	8000b40 <SPI_ReceiveByte>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	f107 0318 	add.w	r3, r7, #24
 8000d60:	4423      	add	r3, r4
 8000d62:	f803 2c14 	strb.w	r2, [r3, #-20]
				   for (i = 0; i < 4; i++)
 8000d66:	7dfb      	ldrb	r3, [r7, #23]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	75fb      	strb	r3, [r7, #23]
 8000d6c:	7dfb      	ldrb	r3, [r7, #23]
 8000d6e:	2b03      	cmp	r3, #3
 8000d70:	d9ef      	bls.n	8000d52 <sd_ini+0x122>
				   }
				   sprintf(str1,"OCR: 0x%02X 0x%02X 0x%02X 0x%02Xrn",ocr[0],ocr[1],ocr[2],ocr[3]);
 8000d72:	793b      	ldrb	r3, [r7, #4]
 8000d74:	4619      	mov	r1, r3
 8000d76:	797b      	ldrb	r3, [r7, #5]
 8000d78:	4618      	mov	r0, r3
 8000d7a:	79bb      	ldrb	r3, [r7, #6]
 8000d7c:	79fa      	ldrb	r2, [r7, #7]
 8000d7e:	9201      	str	r2, [sp, #4]
 8000d80:	9300      	str	r3, [sp, #0]
 8000d82:	4603      	mov	r3, r0
 8000d84:	460a      	mov	r2, r1
 8000d86:	4930      	ldr	r1, [pc, #192]	; (8000e48 <sd_ini+0x218>)
 8000d88:	4830      	ldr	r0, [pc, #192]	; (8000e4c <sd_ini+0x21c>)
 8000d8a:	f007 fb51 	bl	8008430 <siprintf>
				   //HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
				   sdinfo.type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2; // SDv2 (HC or SC)
 8000d8e:	793b      	ldrb	r3, [r7, #4]
 8000d90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <sd_ini+0x16c>
 8000d98:	220c      	movs	r2, #12
 8000d9a:	e000      	b.n	8000d9e <sd_ini+0x16e>
 8000d9c:	2204      	movs	r2, #4
 8000d9e:	4b27      	ldr	r3, [pc, #156]	; (8000e3c <sd_ini+0x20c>)
 8000da0:	701a      	strb	r2, [r3, #0]
 8000da2:	e039      	b.n	8000e18 <sd_ini+0x1e8>
			 }
			 //HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
		}
		else //SDv1 or MMCv3
		{
			if (SD_cmd(ACMD41, 0) <= 1)
 8000da4:	2100      	movs	r1, #0
 8000da6:	20e9      	movs	r0, #233	; 0xe9
 8000da8:	f7ff fed8 	bl	8000b5c <SD_cmd>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d805      	bhi.n	8000dbe <sd_ini+0x18e>
			 {
			    sdinfo.type = CT_SD1; cmd = ACMD41; // SDv1
 8000db2:	4b22      	ldr	r3, [pc, #136]	; (8000e3c <sd_ini+0x20c>)
 8000db4:	2202      	movs	r2, #2
 8000db6:	701a      	strb	r2, [r3, #0]
 8000db8:	23e9      	movs	r3, #233	; 0xe9
 8000dba:	75bb      	strb	r3, [r7, #22]
 8000dbc:	e004      	b.n	8000dc8 <sd_ini+0x198>
			 }
			 else
			 {
			    sdinfo.type = CT_MMC; cmd = CMD1; // MMCv3
 8000dbe:	4b1f      	ldr	r3, [pc, #124]	; (8000e3c <sd_ini+0x20c>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	701a      	strb	r2, [r3, #0]
 8000dc4:	2341      	movs	r3, #65	; 0x41
 8000dc6:	75bb      	strb	r3, [r7, #22]
			 }

			 for (tmr = 25000; tmr && SD_cmd(cmd, 0); tmr--) ; // Wait for leaving idle state
 8000dc8:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8000dcc:	82bb      	strh	r3, [r7, #20]
 8000dce:	e005      	b.n	8000ddc <sd_ini+0x1ac>
 8000dd0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000dd4:	b29b      	uxth	r3, r3
 8000dd6:	3b01      	subs	r3, #1
 8000dd8:	b29b      	uxth	r3, r3
 8000dda:	82bb      	strh	r3, [r7, #20]
 8000ddc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d007      	beq.n	8000df4 <sd_ini+0x1c4>
 8000de4:	7dbb      	ldrb	r3, [r7, #22]
 8000de6:	2100      	movs	r1, #0
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff feb7 	bl	8000b5c <SD_cmd>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1ed      	bne.n	8000dd0 <sd_ini+0x1a0>
			 if (!tmr || SD_cmd(CMD16, 512) != 0) // Set R/W block length to 512
 8000df4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d007      	beq.n	8000e0c <sd_ini+0x1dc>
 8000dfc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e00:	2050      	movs	r0, #80	; 0x50
 8000e02:	f7ff feab 	bl	8000b5c <SD_cmd>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d005      	beq.n	8000e18 <sd_ini+0x1e8>
			 {
				sdinfo.type = 0;
 8000e0c:	4b0b      	ldr	r3, [pc, #44]	; (8000e3c <sd_ini+0x20c>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	701a      	strb	r2, [r3, #0]
 8000e12:	e001      	b.n	8000e18 <sd_ini+0x1e8>
			 }
		}
	}
	else
	{
		return 1;
 8000e14:	2301      	movs	r3, #1
 8000e16:	e00b      	b.n	8000e30 <sd_ini+0x200>
	}

	sprintf(str1,"Type SD: 0x%02Xrn",sdinfo.type);			// Write in str1 SD card type
 8000e18:	4b08      	ldr	r3, [pc, #32]	; (8000e3c <sd_ini+0x20c>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	461a      	mov	r2, r3
 8000e20:	490b      	ldr	r1, [pc, #44]	; (8000e50 <sd_ini+0x220>)
 8000e22:	480a      	ldr	r0, [pc, #40]	; (8000e4c <sd_ini+0x21c>)
 8000e24:	f007 fb04 	bl	8008430 <siprintf>
	int ggg = 999;
 8000e28:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000e2c:	60bb      	str	r3, [r7, #8]
//	HAL_Delay(100);
//	for(int  i = 0; i <= 10; i++)
//	{
//		SPI_SendByte(0x01);
//	}
  return 0;
 8000e2e:	2300      	movs	r3, #0
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	371c      	adds	r7, #28
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd90      	pop	{r4, r7, pc}
 8000e38:	40020c00 	.word	0x40020c00
 8000e3c:	20000210 	.word	0x20000210
 8000e40:	20000170 	.word	0x20000170
 8000e44:	40020800 	.word	0x40020800
 8000e48:	08008b30 	.word	0x08008b30
 8000e4c:	200000c4 	.word	0x200000c4
 8000e50:	08008b54 	.word	0x08008b54

08000e54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	607b      	str	r3, [r7, #4]
 8000e5e:	4b10      	ldr	r3, [pc, #64]	; (8000ea0 <HAL_MspInit+0x4c>)
 8000e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e62:	4a0f      	ldr	r2, [pc, #60]	; (8000ea0 <HAL_MspInit+0x4c>)
 8000e64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e68:	6453      	str	r3, [r2, #68]	; 0x44
 8000e6a:	4b0d      	ldr	r3, [pc, #52]	; (8000ea0 <HAL_MspInit+0x4c>)
 8000e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e76:	2300      	movs	r3, #0
 8000e78:	603b      	str	r3, [r7, #0]
 8000e7a:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <HAL_MspInit+0x4c>)
 8000e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e7e:	4a08      	ldr	r2, [pc, #32]	; (8000ea0 <HAL_MspInit+0x4c>)
 8000e80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e84:	6413      	str	r3, [r2, #64]	; 0x40
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <HAL_MspInit+0x4c>)
 8000e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e92:	2007      	movs	r0, #7
 8000e94:	f000 fad2 	bl	800143c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	40023800 	.word	0x40023800

08000ea4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08a      	sub	sp, #40	; 0x28
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a19      	ldr	r2, [pc, #100]	; (8000f28 <HAL_I2C_MspInit+0x84>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d12c      	bne.n	8000f20 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	613b      	str	r3, [r7, #16]
 8000eca:	4b18      	ldr	r3, [pc, #96]	; (8000f2c <HAL_I2C_MspInit+0x88>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ece:	4a17      	ldr	r2, [pc, #92]	; (8000f2c <HAL_I2C_MspInit+0x88>)
 8000ed0:	f043 0302 	orr.w	r3, r3, #2
 8000ed4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed6:	4b15      	ldr	r3, [pc, #84]	; (8000f2c <HAL_I2C_MspInit+0x88>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eda:	f003 0302 	and.w	r3, r3, #2
 8000ede:	613b      	str	r3, [r7, #16]
 8000ee0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000ee2:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000ee6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ee8:	2312      	movs	r3, #18
 8000eea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eec:	2301      	movs	r3, #1
 8000eee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ef4:	2304      	movs	r3, #4
 8000ef6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef8:	f107 0314 	add.w	r3, r7, #20
 8000efc:	4619      	mov	r1, r3
 8000efe:	480c      	ldr	r0, [pc, #48]	; (8000f30 <HAL_I2C_MspInit+0x8c>)
 8000f00:	f000 fade 	bl	80014c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f04:	2300      	movs	r3, #0
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	4b08      	ldr	r3, [pc, #32]	; (8000f2c <HAL_I2C_MspInit+0x88>)
 8000f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0c:	4a07      	ldr	r2, [pc, #28]	; (8000f2c <HAL_I2C_MspInit+0x88>)
 8000f0e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f12:	6413      	str	r3, [r2, #64]	; 0x40
 8000f14:	4b05      	ldr	r3, [pc, #20]	; (8000f2c <HAL_I2C_MspInit+0x88>)
 8000f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f1c:	60fb      	str	r3, [r7, #12]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000f20:	bf00      	nop
 8000f22:	3728      	adds	r7, #40	; 0x28
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	40005400 	.word	0x40005400
 8000f2c:	40023800 	.word	0x40023800
 8000f30:	40020400 	.word	0x40020400

08000f34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08a      	sub	sp, #40	; 0x28
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3c:	f107 0314 	add.w	r3, r7, #20
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a19      	ldr	r2, [pc, #100]	; (8000fb8 <HAL_SPI_MspInit+0x84>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d12b      	bne.n	8000fae <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	613b      	str	r3, [r7, #16]
 8000f5a:	4b18      	ldr	r3, [pc, #96]	; (8000fbc <HAL_SPI_MspInit+0x88>)
 8000f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f5e:	4a17      	ldr	r2, [pc, #92]	; (8000fbc <HAL_SPI_MspInit+0x88>)
 8000f60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f64:	6453      	str	r3, [r2, #68]	; 0x44
 8000f66:	4b15      	ldr	r3, [pc, #84]	; (8000fbc <HAL_SPI_MspInit+0x88>)
 8000f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f6e:	613b      	str	r3, [r7, #16]
 8000f70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	60fb      	str	r3, [r7, #12]
 8000f76:	4b11      	ldr	r3, [pc, #68]	; (8000fbc <HAL_SPI_MspInit+0x88>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7a:	4a10      	ldr	r2, [pc, #64]	; (8000fbc <HAL_SPI_MspInit+0x88>)
 8000f7c:	f043 0301 	orr.w	r3, r3, #1
 8000f80:	6313      	str	r3, [r2, #48]	; 0x30
 8000f82:	4b0e      	ldr	r3, [pc, #56]	; (8000fbc <HAL_SPI_MspInit+0x88>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f86:	f003 0301 	and.w	r3, r3, #1
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000f8e:	23e0      	movs	r3, #224	; 0xe0
 8000f90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f92:	2302      	movs	r3, #2
 8000f94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f9e:	2305      	movs	r3, #5
 8000fa0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa2:	f107 0314 	add.w	r3, r7, #20
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4805      	ldr	r0, [pc, #20]	; (8000fc0 <HAL_SPI_MspInit+0x8c>)
 8000faa:	f000 fa89 	bl	80014c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000fae:	bf00      	nop
 8000fb0:	3728      	adds	r7, #40	; 0x28
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40013000 	.word	0x40013000
 8000fbc:	40023800 	.word	0x40023800
 8000fc0:	40020000 	.word	0x40020000

08000fc4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fd4:	d115      	bne.n	8001002 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	4b0c      	ldr	r3, [pc, #48]	; (800100c <HAL_TIM_Base_MspInit+0x48>)
 8000fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fde:	4a0b      	ldr	r2, [pc, #44]	; (800100c <HAL_TIM_Base_MspInit+0x48>)
 8000fe0:	f043 0301 	orr.w	r3, r3, #1
 8000fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8000fe6:	4b09      	ldr	r3, [pc, #36]	; (800100c <HAL_TIM_Base_MspInit+0x48>)
 8000fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	201c      	movs	r0, #28
 8000ff8:	f000 fa2b 	bl	8001452 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ffc:	201c      	movs	r0, #28
 8000ffe:	f000 fa44 	bl	800148a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001002:	bf00      	nop
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40023800 	.word	0x40023800

08001010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001014:	e7fe      	b.n	8001014 <NMI_Handler+0x4>

08001016 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001016:	b480      	push	{r7}
 8001018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800101a:	e7fe      	b.n	800101a <HardFault_Handler+0x4>

0800101c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001020:	e7fe      	b.n	8001020 <MemManage_Handler+0x4>

08001022 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001022:	b480      	push	{r7}
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001026:	e7fe      	b.n	8001026 <BusFault_Handler+0x4>

08001028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800102c:	e7fe      	b.n	800102c <UsageFault_Handler+0x4>

0800102e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800102e:	b480      	push	{r7}
 8001030:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001032:	bf00      	nop
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr

0800104a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800104a:	b480      	push	{r7}
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr

08001058 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800105c:	f000 f8da 	bl	8001214 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}

08001064 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001068:	4802      	ldr	r0, [pc, #8]	; (8001074 <TIM2_IRQHandler+0x10>)
 800106a:	f003 faa9 	bl	80045c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	200001c8 	.word	0x200001c8

08001078 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800107c:	4802      	ldr	r0, [pc, #8]	; (8001088 <OTG_FS_IRQHandler+0x10>)
 800107e:	f000 fe3f 	bl	8001d00 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20002660 	.word	0x20002660

0800108c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b086      	sub	sp, #24
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001094:	4a14      	ldr	r2, [pc, #80]	; (80010e8 <_sbrk+0x5c>)
 8001096:	4b15      	ldr	r3, [pc, #84]	; (80010ec <_sbrk+0x60>)
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010a0:	4b13      	ldr	r3, [pc, #76]	; (80010f0 <_sbrk+0x64>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d102      	bne.n	80010ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010a8:	4b11      	ldr	r3, [pc, #68]	; (80010f0 <_sbrk+0x64>)
 80010aa:	4a12      	ldr	r2, [pc, #72]	; (80010f4 <_sbrk+0x68>)
 80010ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010ae:	4b10      	ldr	r3, [pc, #64]	; (80010f0 <_sbrk+0x64>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4413      	add	r3, r2
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d207      	bcs.n	80010cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010bc:	f007 f8bc 	bl	8008238 <__errno>
 80010c0:	4603      	mov	r3, r0
 80010c2:	220c      	movs	r2, #12
 80010c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010ca:	e009      	b.n	80010e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010cc:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <_sbrk+0x64>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010d2:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <_sbrk+0x64>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4413      	add	r3, r2
 80010da:	4a05      	ldr	r2, [pc, #20]	; (80010f0 <_sbrk+0x64>)
 80010dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010de:	68fb      	ldr	r3, [r7, #12]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3718      	adds	r7, #24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20020000 	.word	0x20020000
 80010ec:	00000400 	.word	0x00000400
 80010f0:	20000100 	.word	0x20000100
 80010f4:	20002978 	.word	0x20002978

080010f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010fc:	4b06      	ldr	r3, [pc, #24]	; (8001118 <SystemInit+0x20>)
 80010fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001102:	4a05      	ldr	r2, [pc, #20]	; (8001118 <SystemInit+0x20>)
 8001104:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001108:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800111c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001154 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001120:	480d      	ldr	r0, [pc, #52]	; (8001158 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001122:	490e      	ldr	r1, [pc, #56]	; (800115c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001124:	4a0e      	ldr	r2, [pc, #56]	; (8001160 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001126:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001128:	e002      	b.n	8001130 <LoopCopyDataInit>

0800112a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800112a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800112c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800112e:	3304      	adds	r3, #4

08001130 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001130:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001132:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001134:	d3f9      	bcc.n	800112a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001136:	4a0b      	ldr	r2, [pc, #44]	; (8001164 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001138:	4c0b      	ldr	r4, [pc, #44]	; (8001168 <LoopFillZerobss+0x26>)
  movs r3, #0
 800113a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800113c:	e001      	b.n	8001142 <LoopFillZerobss>

0800113e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800113e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001140:	3204      	adds	r2, #4

08001142 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001142:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001144:	d3fb      	bcc.n	800113e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001146:	f7ff ffd7 	bl	80010f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800114a:	f007 f87b 	bl	8008244 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800114e:	f7ff fa0b 	bl	8000568 <main>
  bx  lr    
 8001152:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001154:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001158:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800115c:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8001160:	08008bc8 	.word	0x08008bc8
  ldr r2, =_sbss
 8001164:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8001168:	20002974 	.word	0x20002974

0800116c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800116c:	e7fe      	b.n	800116c <ADC_IRQHandler>
	...

08001170 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001174:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <HAL_Init+0x40>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a0d      	ldr	r2, [pc, #52]	; (80011b0 <HAL_Init+0x40>)
 800117a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800117e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001180:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <HAL_Init+0x40>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a0a      	ldr	r2, [pc, #40]	; (80011b0 <HAL_Init+0x40>)
 8001186:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800118a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800118c:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <HAL_Init+0x40>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a07      	ldr	r2, [pc, #28]	; (80011b0 <HAL_Init+0x40>)
 8001192:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001196:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001198:	2003      	movs	r0, #3
 800119a:	f000 f94f 	bl	800143c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800119e:	2000      	movs	r0, #0
 80011a0:	f000 f808 	bl	80011b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011a4:	f7ff fe56 	bl	8000e54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40023c00 	.word	0x40023c00

080011b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011bc:	4b12      	ldr	r3, [pc, #72]	; (8001208 <HAL_InitTick+0x54>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	4b12      	ldr	r3, [pc, #72]	; (800120c <HAL_InitTick+0x58>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	4619      	mov	r1, r3
 80011c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d2:	4618      	mov	r0, r3
 80011d4:	f000 f967 	bl	80014a6 <HAL_SYSTICK_Config>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e00e      	b.n	8001200 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2b0f      	cmp	r3, #15
 80011e6:	d80a      	bhi.n	80011fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011e8:	2200      	movs	r2, #0
 80011ea:	6879      	ldr	r1, [r7, #4]
 80011ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011f0:	f000 f92f 	bl	8001452 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011f4:	4a06      	ldr	r2, [pc, #24]	; (8001210 <HAL_InitTick+0x5c>)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011fa:	2300      	movs	r3, #0
 80011fc:	e000      	b.n	8001200 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
}
 8001200:	4618      	mov	r0, r3
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000000 	.word	0x20000000
 800120c:	20000008 	.word	0x20000008
 8001210:	20000004 	.word	0x20000004

08001214 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001218:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_IncTick+0x20>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <HAL_IncTick+0x24>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4413      	add	r3, r2
 8001224:	4a04      	ldr	r2, [pc, #16]	; (8001238 <HAL_IncTick+0x24>)
 8001226:	6013      	str	r3, [r2, #0]
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000008 	.word	0x20000008
 8001238:	20000214 	.word	0x20000214

0800123c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  return uwTick;
 8001240:	4b03      	ldr	r3, [pc, #12]	; (8001250 <HAL_GetTick+0x14>)
 8001242:	681b      	ldr	r3, [r3, #0]
}
 8001244:	4618      	mov	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	20000214 	.word	0x20000214

08001254 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800125c:	f7ff ffee 	bl	800123c <HAL_GetTick>
 8001260:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800126c:	d005      	beq.n	800127a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800126e:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <HAL_Delay+0x44>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	461a      	mov	r2, r3
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	4413      	add	r3, r2
 8001278:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800127a:	bf00      	nop
 800127c:	f7ff ffde 	bl	800123c <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	429a      	cmp	r2, r3
 800128a:	d8f7      	bhi.n	800127c <HAL_Delay+0x28>
  {
  }
}
 800128c:	bf00      	nop
 800128e:	bf00      	nop
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000008 	.word	0x20000008

0800129c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012ac:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <__NVIC_SetPriorityGrouping+0x44>)
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012b8:	4013      	ands	r3, r2
 80012ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ce:	4a04      	ldr	r2, [pc, #16]	; (80012e0 <__NVIC_SetPriorityGrouping+0x44>)
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	60d3      	str	r3, [r2, #12]
}
 80012d4:	bf00      	nop
 80012d6:	3714      	adds	r7, #20
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012e8:	4b04      	ldr	r3, [pc, #16]	; (80012fc <__NVIC_GetPriorityGrouping+0x18>)
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	0a1b      	lsrs	r3, r3, #8
 80012ee:	f003 0307 	and.w	r3, r3, #7
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800130a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130e:	2b00      	cmp	r3, #0
 8001310:	db0b      	blt.n	800132a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	f003 021f 	and.w	r2, r3, #31
 8001318:	4907      	ldr	r1, [pc, #28]	; (8001338 <__NVIC_EnableIRQ+0x38>)
 800131a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131e:	095b      	lsrs	r3, r3, #5
 8001320:	2001      	movs	r0, #1
 8001322:	fa00 f202 	lsl.w	r2, r0, r2
 8001326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	e000e100 	.word	0xe000e100

0800133c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	6039      	str	r1, [r7, #0]
 8001346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134c:	2b00      	cmp	r3, #0
 800134e:	db0a      	blt.n	8001366 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	b2da      	uxtb	r2, r3
 8001354:	490c      	ldr	r1, [pc, #48]	; (8001388 <__NVIC_SetPriority+0x4c>)
 8001356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135a:	0112      	lsls	r2, r2, #4
 800135c:	b2d2      	uxtb	r2, r2
 800135e:	440b      	add	r3, r1
 8001360:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001364:	e00a      	b.n	800137c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	b2da      	uxtb	r2, r3
 800136a:	4908      	ldr	r1, [pc, #32]	; (800138c <__NVIC_SetPriority+0x50>)
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	f003 030f 	and.w	r3, r3, #15
 8001372:	3b04      	subs	r3, #4
 8001374:	0112      	lsls	r2, r2, #4
 8001376:	b2d2      	uxtb	r2, r2
 8001378:	440b      	add	r3, r1
 800137a:	761a      	strb	r2, [r3, #24]
}
 800137c:	bf00      	nop
 800137e:	370c      	adds	r7, #12
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	e000e100 	.word	0xe000e100
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001390:	b480      	push	{r7}
 8001392:	b089      	sub	sp, #36	; 0x24
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	f1c3 0307 	rsb	r3, r3, #7
 80013aa:	2b04      	cmp	r3, #4
 80013ac:	bf28      	it	cs
 80013ae:	2304      	movcs	r3, #4
 80013b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	3304      	adds	r3, #4
 80013b6:	2b06      	cmp	r3, #6
 80013b8:	d902      	bls.n	80013c0 <NVIC_EncodePriority+0x30>
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	3b03      	subs	r3, #3
 80013be:	e000      	b.n	80013c2 <NVIC_EncodePriority+0x32>
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	43da      	mvns	r2, r3
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	401a      	ands	r2, r3
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	fa01 f303 	lsl.w	r3, r1, r3
 80013e2:	43d9      	mvns	r1, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e8:	4313      	orrs	r3, r2
         );
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3724      	adds	r7, #36	; 0x24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
	...

080013f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	3b01      	subs	r3, #1
 8001404:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001408:	d301      	bcc.n	800140e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800140a:	2301      	movs	r3, #1
 800140c:	e00f      	b.n	800142e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800140e:	4a0a      	ldr	r2, [pc, #40]	; (8001438 <SysTick_Config+0x40>)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3b01      	subs	r3, #1
 8001414:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001416:	210f      	movs	r1, #15
 8001418:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800141c:	f7ff ff8e 	bl	800133c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001420:	4b05      	ldr	r3, [pc, #20]	; (8001438 <SysTick_Config+0x40>)
 8001422:	2200      	movs	r2, #0
 8001424:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001426:	4b04      	ldr	r3, [pc, #16]	; (8001438 <SysTick_Config+0x40>)
 8001428:	2207      	movs	r2, #7
 800142a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	e000e010 	.word	0xe000e010

0800143c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ff29 	bl	800129c <__NVIC_SetPriorityGrouping>
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001452:	b580      	push	{r7, lr}
 8001454:	b086      	sub	sp, #24
 8001456:	af00      	add	r7, sp, #0
 8001458:	4603      	mov	r3, r0
 800145a:	60b9      	str	r1, [r7, #8]
 800145c:	607a      	str	r2, [r7, #4]
 800145e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001464:	f7ff ff3e 	bl	80012e4 <__NVIC_GetPriorityGrouping>
 8001468:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	68b9      	ldr	r1, [r7, #8]
 800146e:	6978      	ldr	r0, [r7, #20]
 8001470:	f7ff ff8e 	bl	8001390 <NVIC_EncodePriority>
 8001474:	4602      	mov	r2, r0
 8001476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800147a:	4611      	mov	r1, r2
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff ff5d 	bl	800133c <__NVIC_SetPriority>
}
 8001482:	bf00      	nop
 8001484:	3718      	adds	r7, #24
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	b082      	sub	sp, #8
 800148e:	af00      	add	r7, sp, #0
 8001490:	4603      	mov	r3, r0
 8001492:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ff31 	bl	8001300 <__NVIC_EnableIRQ>
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b082      	sub	sp, #8
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff ffa2 	bl	80013f8 <SysTick_Config>
 80014b4:	4603      	mov	r3, r0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
	...

080014c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b089      	sub	sp, #36	; 0x24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80014ca:	2300      	movs	r3, #0
 80014cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80014ce:	2300      	movs	r3, #0
 80014d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014d6:	2300      	movs	r3, #0
 80014d8:	61fb      	str	r3, [r7, #28]
 80014da:	e16b      	b.n	80017b4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80014dc:	2201      	movs	r2, #1
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	697a      	ldr	r2, [r7, #20]
 80014ec:	4013      	ands	r3, r2
 80014ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014f0:	693a      	ldr	r2, [r7, #16]
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	f040 815a 	bne.w	80017ae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f003 0303 	and.w	r3, r3, #3
 8001502:	2b01      	cmp	r3, #1
 8001504:	d005      	beq.n	8001512 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800150e:	2b02      	cmp	r3, #2
 8001510:	d130      	bne.n	8001574 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	2203      	movs	r2, #3
 800151e:	fa02 f303 	lsl.w	r3, r2, r3
 8001522:	43db      	mvns	r3, r3
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	4013      	ands	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	68da      	ldr	r2, [r3, #12]
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	fa02 f303 	lsl.w	r3, r2, r3
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	4313      	orrs	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	69ba      	ldr	r2, [r7, #24]
 8001540:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001548:	2201      	movs	r2, #1
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	43db      	mvns	r3, r3
 8001552:	69ba      	ldr	r2, [r7, #24]
 8001554:	4013      	ands	r3, r2
 8001556:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	091b      	lsrs	r3, r3, #4
 800155e:	f003 0201 	and.w	r2, r3, #1
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	fa02 f303 	lsl.w	r3, r2, r3
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	4313      	orrs	r3, r2
 800156c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f003 0303 	and.w	r3, r3, #3
 800157c:	2b03      	cmp	r3, #3
 800157e:	d017      	beq.n	80015b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	2203      	movs	r2, #3
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	43db      	mvns	r3, r3
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	4013      	ands	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	689a      	ldr	r2, [r3, #8]
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	69ba      	ldr	r2, [r7, #24]
 80015ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f003 0303 	and.w	r3, r3, #3
 80015b8:	2b02      	cmp	r3, #2
 80015ba:	d123      	bne.n	8001604 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	08da      	lsrs	r2, r3, #3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	3208      	adds	r2, #8
 80015c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	f003 0307 	and.w	r3, r3, #7
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	220f      	movs	r2, #15
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	43db      	mvns	r3, r3
 80015da:	69ba      	ldr	r2, [r7, #24]
 80015dc:	4013      	ands	r3, r2
 80015de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	691a      	ldr	r2, [r3, #16]
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	f003 0307 	and.w	r3, r3, #7
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	fa02 f303 	lsl.w	r3, r2, r3
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	08da      	lsrs	r2, r3, #3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	3208      	adds	r2, #8
 80015fe:	69b9      	ldr	r1, [r7, #24]
 8001600:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	2203      	movs	r2, #3
 8001610:	fa02 f303 	lsl.w	r3, r2, r3
 8001614:	43db      	mvns	r3, r3
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	4013      	ands	r3, r2
 800161a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f003 0203 	and.w	r2, r3, #3
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	005b      	lsls	r3, r3, #1
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	69ba      	ldr	r2, [r7, #24]
 800162e:	4313      	orrs	r3, r2
 8001630:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001640:	2b00      	cmp	r3, #0
 8001642:	f000 80b4 	beq.w	80017ae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	4b60      	ldr	r3, [pc, #384]	; (80017cc <HAL_GPIO_Init+0x30c>)
 800164c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800164e:	4a5f      	ldr	r2, [pc, #380]	; (80017cc <HAL_GPIO_Init+0x30c>)
 8001650:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001654:	6453      	str	r3, [r2, #68]	; 0x44
 8001656:	4b5d      	ldr	r3, [pc, #372]	; (80017cc <HAL_GPIO_Init+0x30c>)
 8001658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800165a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001662:	4a5b      	ldr	r2, [pc, #364]	; (80017d0 <HAL_GPIO_Init+0x310>)
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	089b      	lsrs	r3, r3, #2
 8001668:	3302      	adds	r3, #2
 800166a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800166e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	f003 0303 	and.w	r3, r3, #3
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	220f      	movs	r2, #15
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	43db      	mvns	r3, r3
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	4013      	ands	r3, r2
 8001684:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a52      	ldr	r2, [pc, #328]	; (80017d4 <HAL_GPIO_Init+0x314>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d02b      	beq.n	80016e6 <HAL_GPIO_Init+0x226>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a51      	ldr	r2, [pc, #324]	; (80017d8 <HAL_GPIO_Init+0x318>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d025      	beq.n	80016e2 <HAL_GPIO_Init+0x222>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a50      	ldr	r2, [pc, #320]	; (80017dc <HAL_GPIO_Init+0x31c>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d01f      	beq.n	80016de <HAL_GPIO_Init+0x21e>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4a4f      	ldr	r2, [pc, #316]	; (80017e0 <HAL_GPIO_Init+0x320>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d019      	beq.n	80016da <HAL_GPIO_Init+0x21a>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4a4e      	ldr	r2, [pc, #312]	; (80017e4 <HAL_GPIO_Init+0x324>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d013      	beq.n	80016d6 <HAL_GPIO_Init+0x216>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a4d      	ldr	r2, [pc, #308]	; (80017e8 <HAL_GPIO_Init+0x328>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d00d      	beq.n	80016d2 <HAL_GPIO_Init+0x212>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a4c      	ldr	r2, [pc, #304]	; (80017ec <HAL_GPIO_Init+0x32c>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d007      	beq.n	80016ce <HAL_GPIO_Init+0x20e>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4a4b      	ldr	r2, [pc, #300]	; (80017f0 <HAL_GPIO_Init+0x330>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d101      	bne.n	80016ca <HAL_GPIO_Init+0x20a>
 80016c6:	2307      	movs	r3, #7
 80016c8:	e00e      	b.n	80016e8 <HAL_GPIO_Init+0x228>
 80016ca:	2308      	movs	r3, #8
 80016cc:	e00c      	b.n	80016e8 <HAL_GPIO_Init+0x228>
 80016ce:	2306      	movs	r3, #6
 80016d0:	e00a      	b.n	80016e8 <HAL_GPIO_Init+0x228>
 80016d2:	2305      	movs	r3, #5
 80016d4:	e008      	b.n	80016e8 <HAL_GPIO_Init+0x228>
 80016d6:	2304      	movs	r3, #4
 80016d8:	e006      	b.n	80016e8 <HAL_GPIO_Init+0x228>
 80016da:	2303      	movs	r3, #3
 80016dc:	e004      	b.n	80016e8 <HAL_GPIO_Init+0x228>
 80016de:	2302      	movs	r3, #2
 80016e0:	e002      	b.n	80016e8 <HAL_GPIO_Init+0x228>
 80016e2:	2301      	movs	r3, #1
 80016e4:	e000      	b.n	80016e8 <HAL_GPIO_Init+0x228>
 80016e6:	2300      	movs	r3, #0
 80016e8:	69fa      	ldr	r2, [r7, #28]
 80016ea:	f002 0203 	and.w	r2, r2, #3
 80016ee:	0092      	lsls	r2, r2, #2
 80016f0:	4093      	lsls	r3, r2
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016f8:	4935      	ldr	r1, [pc, #212]	; (80017d0 <HAL_GPIO_Init+0x310>)
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	089b      	lsrs	r3, r3, #2
 80016fe:	3302      	adds	r3, #2
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001706:	4b3b      	ldr	r3, [pc, #236]	; (80017f4 <HAL_GPIO_Init+0x334>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	43db      	mvns	r3, r3
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	4013      	ands	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d003      	beq.n	800172a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	4313      	orrs	r3, r2
 8001728:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800172a:	4a32      	ldr	r2, [pc, #200]	; (80017f4 <HAL_GPIO_Init+0x334>)
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001730:	4b30      	ldr	r3, [pc, #192]	; (80017f4 <HAL_GPIO_Init+0x334>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	43db      	mvns	r3, r3
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4013      	ands	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	4313      	orrs	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001754:	4a27      	ldr	r2, [pc, #156]	; (80017f4 <HAL_GPIO_Init+0x334>)
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800175a:	4b26      	ldr	r3, [pc, #152]	; (80017f4 <HAL_GPIO_Init+0x334>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	43db      	mvns	r3, r3
 8001764:	69ba      	ldr	r2, [r7, #24]
 8001766:	4013      	ands	r3, r2
 8001768:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d003      	beq.n	800177e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	4313      	orrs	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800177e:	4a1d      	ldr	r2, [pc, #116]	; (80017f4 <HAL_GPIO_Init+0x334>)
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001784:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <HAL_GPIO_Init+0x334>)
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	43db      	mvns	r3, r3
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4013      	ands	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d003      	beq.n	80017a8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017a8:	4a12      	ldr	r2, [pc, #72]	; (80017f4 <HAL_GPIO_Init+0x334>)
 80017aa:	69bb      	ldr	r3, [r7, #24]
 80017ac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	3301      	adds	r3, #1
 80017b2:	61fb      	str	r3, [r7, #28]
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	2b0f      	cmp	r3, #15
 80017b8:	f67f ae90 	bls.w	80014dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017bc:	bf00      	nop
 80017be:	bf00      	nop
 80017c0:	3724      	adds	r7, #36	; 0x24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40013800 	.word	0x40013800
 80017d4:	40020000 	.word	0x40020000
 80017d8:	40020400 	.word	0x40020400
 80017dc:	40020800 	.word	0x40020800
 80017e0:	40020c00 	.word	0x40020c00
 80017e4:	40021000 	.word	0x40021000
 80017e8:	40021400 	.word	0x40021400
 80017ec:	40021800 	.word	0x40021800
 80017f0:	40021c00 	.word	0x40021c00
 80017f4:	40013c00 	.word	0x40013c00

080017f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	460b      	mov	r3, r1
 8001802:	807b      	strh	r3, [r7, #2]
 8001804:	4613      	mov	r3, r2
 8001806:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001808:	787b      	ldrb	r3, [r7, #1]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d003      	beq.n	8001816 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800180e:	887a      	ldrh	r2, [r7, #2]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001814:	e003      	b.n	800181e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001816:	887b      	ldrh	r3, [r7, #2]
 8001818:	041a      	lsls	r2, r3, #16
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	619a      	str	r2, [r3, #24]
}
 800181e:	bf00      	nop
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr

0800182a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800182a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800182c:	b08f      	sub	sp, #60	; 0x3c
 800182e:	af0a      	add	r7, sp, #40	; 0x28
 8001830:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d101      	bne.n	800183c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e054      	b.n	80018e6 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8001848:	b2db      	uxtb	r3, r3
 800184a:	2b00      	cmp	r3, #0
 800184c:	d106      	bne.n	800185c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2200      	movs	r2, #0
 8001852:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f006 fa44 	bl	8007ce4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2203      	movs	r2, #3
 8001860:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800186c:	2b00      	cmp	r3, #0
 800186e:	d102      	bne.n	8001876 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2200      	movs	r2, #0
 8001874:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4618      	mov	r0, r3
 800187c:	f003 fad4 	bl	8004e28 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	603b      	str	r3, [r7, #0]
 8001886:	687e      	ldr	r6, [r7, #4]
 8001888:	466d      	mov	r5, sp
 800188a:	f106 0410 	add.w	r4, r6, #16
 800188e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001890:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001892:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001894:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001896:	e894 0003 	ldmia.w	r4, {r0, r1}
 800189a:	e885 0003 	stmia.w	r5, {r0, r1}
 800189e:	1d33      	adds	r3, r6, #4
 80018a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018a2:	6838      	ldr	r0, [r7, #0]
 80018a4:	f003 fa4e 	bl	8004d44 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2101      	movs	r1, #1
 80018ae:	4618      	mov	r0, r3
 80018b0:	f003 facb 	bl	8004e4a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	603b      	str	r3, [r7, #0]
 80018ba:	687e      	ldr	r6, [r7, #4]
 80018bc:	466d      	mov	r5, sp
 80018be:	f106 0410 	add.w	r4, r6, #16
 80018c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018ca:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018ce:	e885 0003 	stmia.w	r5, {r0, r1}
 80018d2:	1d33      	adds	r3, r6, #4
 80018d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018d6:	6838      	ldr	r0, [r7, #0]
 80018d8:	f003 fc32 	bl	8005140 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2201      	movs	r2, #1
 80018e0:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3714      	adds	r7, #20
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

080018ee <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80018ee:	b590      	push	{r4, r7, lr}
 80018f0:	b089      	sub	sp, #36	; 0x24
 80018f2:	af04      	add	r7, sp, #16
 80018f4:	6078      	str	r0, [r7, #4]
 80018f6:	4608      	mov	r0, r1
 80018f8:	4611      	mov	r1, r2
 80018fa:	461a      	mov	r2, r3
 80018fc:	4603      	mov	r3, r0
 80018fe:	70fb      	strb	r3, [r7, #3]
 8001900:	460b      	mov	r3, r1
 8001902:	70bb      	strb	r3, [r7, #2]
 8001904:	4613      	mov	r3, r2
 8001906:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800190e:	2b01      	cmp	r3, #1
 8001910:	d101      	bne.n	8001916 <HAL_HCD_HC_Init+0x28>
 8001912:	2302      	movs	r3, #2
 8001914:	e076      	b.n	8001a04 <HAL_HCD_HC_Init+0x116>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2201      	movs	r2, #1
 800191a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800191e:	78fb      	ldrb	r3, [r7, #3]
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	212c      	movs	r1, #44	; 0x2c
 8001924:	fb01 f303 	mul.w	r3, r1, r3
 8001928:	4413      	add	r3, r2
 800192a:	333d      	adds	r3, #61	; 0x3d
 800192c:	2200      	movs	r2, #0
 800192e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001930:	78fb      	ldrb	r3, [r7, #3]
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	212c      	movs	r1, #44	; 0x2c
 8001936:	fb01 f303 	mul.w	r3, r1, r3
 800193a:	4413      	add	r3, r2
 800193c:	3338      	adds	r3, #56	; 0x38
 800193e:	787a      	ldrb	r2, [r7, #1]
 8001940:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001942:	78fb      	ldrb	r3, [r7, #3]
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	212c      	movs	r1, #44	; 0x2c
 8001948:	fb01 f303 	mul.w	r3, r1, r3
 800194c:	4413      	add	r3, r2
 800194e:	3340      	adds	r3, #64	; 0x40
 8001950:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001952:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001954:	78fb      	ldrb	r3, [r7, #3]
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	212c      	movs	r1, #44	; 0x2c
 800195a:	fb01 f303 	mul.w	r3, r1, r3
 800195e:	4413      	add	r3, r2
 8001960:	3339      	adds	r3, #57	; 0x39
 8001962:	78fa      	ldrb	r2, [r7, #3]
 8001964:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001966:	78fb      	ldrb	r3, [r7, #3]
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	212c      	movs	r1, #44	; 0x2c
 800196c:	fb01 f303 	mul.w	r3, r1, r3
 8001970:	4413      	add	r3, r2
 8001972:	333f      	adds	r3, #63	; 0x3f
 8001974:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001978:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800197a:	78fb      	ldrb	r3, [r7, #3]
 800197c:	78ba      	ldrb	r2, [r7, #2]
 800197e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001982:	b2d0      	uxtb	r0, r2
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	212c      	movs	r1, #44	; 0x2c
 8001988:	fb01 f303 	mul.w	r3, r1, r3
 800198c:	4413      	add	r3, r2
 800198e:	333a      	adds	r3, #58	; 0x3a
 8001990:	4602      	mov	r2, r0
 8001992:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001994:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001998:	2b00      	cmp	r3, #0
 800199a:	da09      	bge.n	80019b0 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800199c:	78fb      	ldrb	r3, [r7, #3]
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	212c      	movs	r1, #44	; 0x2c
 80019a2:	fb01 f303 	mul.w	r3, r1, r3
 80019a6:	4413      	add	r3, r2
 80019a8:	333b      	adds	r3, #59	; 0x3b
 80019aa:	2201      	movs	r2, #1
 80019ac:	701a      	strb	r2, [r3, #0]
 80019ae:	e008      	b.n	80019c2 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80019b0:	78fb      	ldrb	r3, [r7, #3]
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	212c      	movs	r1, #44	; 0x2c
 80019b6:	fb01 f303 	mul.w	r3, r1, r3
 80019ba:	4413      	add	r3, r2
 80019bc:	333b      	adds	r3, #59	; 0x3b
 80019be:	2200      	movs	r2, #0
 80019c0:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80019c2:	78fb      	ldrb	r3, [r7, #3]
 80019c4:	687a      	ldr	r2, [r7, #4]
 80019c6:	212c      	movs	r1, #44	; 0x2c
 80019c8:	fb01 f303 	mul.w	r3, r1, r3
 80019cc:	4413      	add	r3, r2
 80019ce:	333c      	adds	r3, #60	; 0x3c
 80019d0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80019d4:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6818      	ldr	r0, [r3, #0]
 80019da:	787c      	ldrb	r4, [r7, #1]
 80019dc:	78ba      	ldrb	r2, [r7, #2]
 80019de:	78f9      	ldrb	r1, [r7, #3]
 80019e0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80019e2:	9302      	str	r3, [sp, #8]
 80019e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019e8:	9301      	str	r3, [sp, #4]
 80019ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	4623      	mov	r3, r4
 80019f2:	f003 fd1f 	bl	8005434 <USB_HC_Init>
 80019f6:	4603      	mov	r3, r0
 80019f8:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3714      	adds	r7, #20
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd90      	pop	{r4, r7, pc}

08001a0c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	460b      	mov	r3, r1
 8001a16:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d101      	bne.n	8001a2a <HAL_HCD_HC_Halt+0x1e>
 8001a26:	2302      	movs	r3, #2
 8001a28:	e00f      	b.n	8001a4a <HAL_HCD_HC_Halt+0x3e>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	78fa      	ldrb	r2, [r7, #3]
 8001a38:	4611      	mov	r1, r2
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f003 ff5b 	bl	80058f6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2200      	movs	r2, #0
 8001a44:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
	...

08001a54 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	4608      	mov	r0, r1
 8001a5e:	4611      	mov	r1, r2
 8001a60:	461a      	mov	r2, r3
 8001a62:	4603      	mov	r3, r0
 8001a64:	70fb      	strb	r3, [r7, #3]
 8001a66:	460b      	mov	r3, r1
 8001a68:	70bb      	strb	r3, [r7, #2]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001a6e:	78fb      	ldrb	r3, [r7, #3]
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	212c      	movs	r1, #44	; 0x2c
 8001a74:	fb01 f303 	mul.w	r3, r1, r3
 8001a78:	4413      	add	r3, r2
 8001a7a:	333b      	adds	r3, #59	; 0x3b
 8001a7c:	78ba      	ldrb	r2, [r7, #2]
 8001a7e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001a80:	78fb      	ldrb	r3, [r7, #3]
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	212c      	movs	r1, #44	; 0x2c
 8001a86:	fb01 f303 	mul.w	r3, r1, r3
 8001a8a:	4413      	add	r3, r2
 8001a8c:	333f      	adds	r3, #63	; 0x3f
 8001a8e:	787a      	ldrb	r2, [r7, #1]
 8001a90:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001a92:	7c3b      	ldrb	r3, [r7, #16]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d112      	bne.n	8001abe <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001a98:	78fb      	ldrb	r3, [r7, #3]
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	212c      	movs	r1, #44	; 0x2c
 8001a9e:	fb01 f303 	mul.w	r3, r1, r3
 8001aa2:	4413      	add	r3, r2
 8001aa4:	3342      	adds	r3, #66	; 0x42
 8001aa6:	2203      	movs	r2, #3
 8001aa8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001aaa:	78fb      	ldrb	r3, [r7, #3]
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	212c      	movs	r1, #44	; 0x2c
 8001ab0:	fb01 f303 	mul.w	r3, r1, r3
 8001ab4:	4413      	add	r3, r2
 8001ab6:	333d      	adds	r3, #61	; 0x3d
 8001ab8:	7f3a      	ldrb	r2, [r7, #28]
 8001aba:	701a      	strb	r2, [r3, #0]
 8001abc:	e008      	b.n	8001ad0 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001abe:	78fb      	ldrb	r3, [r7, #3]
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	212c      	movs	r1, #44	; 0x2c
 8001ac4:	fb01 f303 	mul.w	r3, r1, r3
 8001ac8:	4413      	add	r3, r2
 8001aca:	3342      	adds	r3, #66	; 0x42
 8001acc:	2202      	movs	r2, #2
 8001ace:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001ad0:	787b      	ldrb	r3, [r7, #1]
 8001ad2:	2b03      	cmp	r3, #3
 8001ad4:	f200 80c6 	bhi.w	8001c64 <HAL_HCD_HC_SubmitRequest+0x210>
 8001ad8:	a201      	add	r2, pc, #4	; (adr r2, 8001ae0 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ade:	bf00      	nop
 8001ae0:	08001af1 	.word	0x08001af1
 8001ae4:	08001c51 	.word	0x08001c51
 8001ae8:	08001b55 	.word	0x08001b55
 8001aec:	08001bd3 	.word	0x08001bd3
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001af0:	7c3b      	ldrb	r3, [r7, #16]
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	f040 80b8 	bne.w	8001c68 <HAL_HCD_HC_SubmitRequest+0x214>
 8001af8:	78bb      	ldrb	r3, [r7, #2]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	f040 80b4 	bne.w	8001c68 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001b00:	8b3b      	ldrh	r3, [r7, #24]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d108      	bne.n	8001b18 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001b06:	78fb      	ldrb	r3, [r7, #3]
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	212c      	movs	r1, #44	; 0x2c
 8001b0c:	fb01 f303 	mul.w	r3, r1, r3
 8001b10:	4413      	add	r3, r2
 8001b12:	3355      	adds	r3, #85	; 0x55
 8001b14:	2201      	movs	r2, #1
 8001b16:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001b18:	78fb      	ldrb	r3, [r7, #3]
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	212c      	movs	r1, #44	; 0x2c
 8001b1e:	fb01 f303 	mul.w	r3, r1, r3
 8001b22:	4413      	add	r3, r2
 8001b24:	3355      	adds	r3, #85	; 0x55
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d109      	bne.n	8001b40 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b2c:	78fb      	ldrb	r3, [r7, #3]
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	212c      	movs	r1, #44	; 0x2c
 8001b32:	fb01 f303 	mul.w	r3, r1, r3
 8001b36:	4413      	add	r3, r2
 8001b38:	3342      	adds	r3, #66	; 0x42
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001b3e:	e093      	b.n	8001c68 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b40:	78fb      	ldrb	r3, [r7, #3]
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	212c      	movs	r1, #44	; 0x2c
 8001b46:	fb01 f303 	mul.w	r3, r1, r3
 8001b4a:	4413      	add	r3, r2
 8001b4c:	3342      	adds	r3, #66	; 0x42
 8001b4e:	2202      	movs	r2, #2
 8001b50:	701a      	strb	r2, [r3, #0]
      break;
 8001b52:	e089      	b.n	8001c68 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001b54:	78bb      	ldrb	r3, [r7, #2]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d11d      	bne.n	8001b96 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001b5a:	78fb      	ldrb	r3, [r7, #3]
 8001b5c:	687a      	ldr	r2, [r7, #4]
 8001b5e:	212c      	movs	r1, #44	; 0x2c
 8001b60:	fb01 f303 	mul.w	r3, r1, r3
 8001b64:	4413      	add	r3, r2
 8001b66:	3355      	adds	r3, #85	; 0x55
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d109      	bne.n	8001b82 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b6e:	78fb      	ldrb	r3, [r7, #3]
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	212c      	movs	r1, #44	; 0x2c
 8001b74:	fb01 f303 	mul.w	r3, r1, r3
 8001b78:	4413      	add	r3, r2
 8001b7a:	3342      	adds	r3, #66	; 0x42
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001b80:	e073      	b.n	8001c6a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b82:	78fb      	ldrb	r3, [r7, #3]
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	212c      	movs	r1, #44	; 0x2c
 8001b88:	fb01 f303 	mul.w	r3, r1, r3
 8001b8c:	4413      	add	r3, r2
 8001b8e:	3342      	adds	r3, #66	; 0x42
 8001b90:	2202      	movs	r2, #2
 8001b92:	701a      	strb	r2, [r3, #0]
      break;
 8001b94:	e069      	b.n	8001c6a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001b96:	78fb      	ldrb	r3, [r7, #3]
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	212c      	movs	r1, #44	; 0x2c
 8001b9c:	fb01 f303 	mul.w	r3, r1, r3
 8001ba0:	4413      	add	r3, r2
 8001ba2:	3354      	adds	r3, #84	; 0x54
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d109      	bne.n	8001bbe <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001baa:	78fb      	ldrb	r3, [r7, #3]
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	212c      	movs	r1, #44	; 0x2c
 8001bb0:	fb01 f303 	mul.w	r3, r1, r3
 8001bb4:	4413      	add	r3, r2
 8001bb6:	3342      	adds	r3, #66	; 0x42
 8001bb8:	2200      	movs	r2, #0
 8001bba:	701a      	strb	r2, [r3, #0]
      break;
 8001bbc:	e055      	b.n	8001c6a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001bbe:	78fb      	ldrb	r3, [r7, #3]
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	212c      	movs	r1, #44	; 0x2c
 8001bc4:	fb01 f303 	mul.w	r3, r1, r3
 8001bc8:	4413      	add	r3, r2
 8001bca:	3342      	adds	r3, #66	; 0x42
 8001bcc:	2202      	movs	r2, #2
 8001bce:	701a      	strb	r2, [r3, #0]
      break;
 8001bd0:	e04b      	b.n	8001c6a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001bd2:	78bb      	ldrb	r3, [r7, #2]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d11d      	bne.n	8001c14 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001bd8:	78fb      	ldrb	r3, [r7, #3]
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	212c      	movs	r1, #44	; 0x2c
 8001bde:	fb01 f303 	mul.w	r3, r1, r3
 8001be2:	4413      	add	r3, r2
 8001be4:	3355      	adds	r3, #85	; 0x55
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d109      	bne.n	8001c00 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001bec:	78fb      	ldrb	r3, [r7, #3]
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	212c      	movs	r1, #44	; 0x2c
 8001bf2:	fb01 f303 	mul.w	r3, r1, r3
 8001bf6:	4413      	add	r3, r2
 8001bf8:	3342      	adds	r3, #66	; 0x42
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001bfe:	e034      	b.n	8001c6a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c00:	78fb      	ldrb	r3, [r7, #3]
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	212c      	movs	r1, #44	; 0x2c
 8001c06:	fb01 f303 	mul.w	r3, r1, r3
 8001c0a:	4413      	add	r3, r2
 8001c0c:	3342      	adds	r3, #66	; 0x42
 8001c0e:	2202      	movs	r2, #2
 8001c10:	701a      	strb	r2, [r3, #0]
      break;
 8001c12:	e02a      	b.n	8001c6a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001c14:	78fb      	ldrb	r3, [r7, #3]
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	212c      	movs	r1, #44	; 0x2c
 8001c1a:	fb01 f303 	mul.w	r3, r1, r3
 8001c1e:	4413      	add	r3, r2
 8001c20:	3354      	adds	r3, #84	; 0x54
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d109      	bne.n	8001c3c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c28:	78fb      	ldrb	r3, [r7, #3]
 8001c2a:	687a      	ldr	r2, [r7, #4]
 8001c2c:	212c      	movs	r1, #44	; 0x2c
 8001c2e:	fb01 f303 	mul.w	r3, r1, r3
 8001c32:	4413      	add	r3, r2
 8001c34:	3342      	adds	r3, #66	; 0x42
 8001c36:	2200      	movs	r2, #0
 8001c38:	701a      	strb	r2, [r3, #0]
      break;
 8001c3a:	e016      	b.n	8001c6a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c3c:	78fb      	ldrb	r3, [r7, #3]
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	212c      	movs	r1, #44	; 0x2c
 8001c42:	fb01 f303 	mul.w	r3, r1, r3
 8001c46:	4413      	add	r3, r2
 8001c48:	3342      	adds	r3, #66	; 0x42
 8001c4a:	2202      	movs	r2, #2
 8001c4c:	701a      	strb	r2, [r3, #0]
      break;
 8001c4e:	e00c      	b.n	8001c6a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c50:	78fb      	ldrb	r3, [r7, #3]
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	212c      	movs	r1, #44	; 0x2c
 8001c56:	fb01 f303 	mul.w	r3, r1, r3
 8001c5a:	4413      	add	r3, r2
 8001c5c:	3342      	adds	r3, #66	; 0x42
 8001c5e:	2200      	movs	r2, #0
 8001c60:	701a      	strb	r2, [r3, #0]
      break;
 8001c62:	e002      	b.n	8001c6a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001c64:	bf00      	nop
 8001c66:	e000      	b.n	8001c6a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001c68:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001c6a:	78fb      	ldrb	r3, [r7, #3]
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	212c      	movs	r1, #44	; 0x2c
 8001c70:	fb01 f303 	mul.w	r3, r1, r3
 8001c74:	4413      	add	r3, r2
 8001c76:	3344      	adds	r3, #68	; 0x44
 8001c78:	697a      	ldr	r2, [r7, #20]
 8001c7a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001c7c:	78fb      	ldrb	r3, [r7, #3]
 8001c7e:	8b3a      	ldrh	r2, [r7, #24]
 8001c80:	6879      	ldr	r1, [r7, #4]
 8001c82:	202c      	movs	r0, #44	; 0x2c
 8001c84:	fb00 f303 	mul.w	r3, r0, r3
 8001c88:	440b      	add	r3, r1
 8001c8a:	334c      	adds	r3, #76	; 0x4c
 8001c8c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001c8e:	78fb      	ldrb	r3, [r7, #3]
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	212c      	movs	r1, #44	; 0x2c
 8001c94:	fb01 f303 	mul.w	r3, r1, r3
 8001c98:	4413      	add	r3, r2
 8001c9a:	3360      	adds	r3, #96	; 0x60
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001ca0:	78fb      	ldrb	r3, [r7, #3]
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	212c      	movs	r1, #44	; 0x2c
 8001ca6:	fb01 f303 	mul.w	r3, r1, r3
 8001caa:	4413      	add	r3, r2
 8001cac:	3350      	adds	r3, #80	; 0x50
 8001cae:	2200      	movs	r2, #0
 8001cb0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001cb2:	78fb      	ldrb	r3, [r7, #3]
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	212c      	movs	r1, #44	; 0x2c
 8001cb8:	fb01 f303 	mul.w	r3, r1, r3
 8001cbc:	4413      	add	r3, r2
 8001cbe:	3339      	adds	r3, #57	; 0x39
 8001cc0:	78fa      	ldrb	r2, [r7, #3]
 8001cc2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001cc4:	78fb      	ldrb	r3, [r7, #3]
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	212c      	movs	r1, #44	; 0x2c
 8001cca:	fb01 f303 	mul.w	r3, r1, r3
 8001cce:	4413      	add	r3, r2
 8001cd0:	3361      	adds	r3, #97	; 0x61
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6818      	ldr	r0, [r3, #0]
 8001cda:	78fb      	ldrb	r3, [r7, #3]
 8001cdc:	222c      	movs	r2, #44	; 0x2c
 8001cde:	fb02 f303 	mul.w	r3, r2, r3
 8001ce2:	3338      	adds	r3, #56	; 0x38
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	18d1      	adds	r1, r2, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	691b      	ldr	r3, [r3, #16]
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	461a      	mov	r2, r3
 8001cf0:	f003 fcae 	bl	8005650 <USB_HC_StartXfer>
 8001cf4:	4603      	mov	r3, r0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop

08001d00 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f003 f9d1 	bl	80050be <USB_GetMode>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	f040 80f6 	bne.w	8001f10 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f003 f9b5 	bl	8005098 <USB_ReadInterrupts>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	f000 80ec 	beq.w	8001f0e <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f003 f9ac 	bl	8005098 <USB_ReadInterrupts>
 8001d40:	4603      	mov	r3, r0
 8001d42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d46:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001d4a:	d104      	bne.n	8001d56 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001d54:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f003 f99c 	bl	8005098 <USB_ReadInterrupts>
 8001d60:	4603      	mov	r3, r0
 8001d62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001d6a:	d104      	bne.n	8001d76 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001d74:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f003 f98c 	bl	8005098 <USB_ReadInterrupts>
 8001d80:	4603      	mov	r3, r0
 8001d82:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001d86:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001d8a:	d104      	bne.n	8001d96 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001d94:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f003 f97c 	bl	8005098 <USB_ReadInterrupts>
 8001da0:	4603      	mov	r3, r0
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d103      	bne.n	8001db2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2202      	movs	r2, #2
 8001db0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f003 f96e 	bl	8005098 <USB_ReadInterrupts>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001dc2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001dc6:	d11c      	bne.n	8001e02 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001dd0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d10f      	bne.n	8001e02 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001de2:	2110      	movs	r1, #16
 8001de4:	6938      	ldr	r0, [r7, #16]
 8001de6:	f003 f87d 	bl	8004ee4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001dea:	6938      	ldr	r0, [r7, #16]
 8001dec:	f003 f89e 	bl	8004f2c <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2101      	movs	r1, #1
 8001df6:	4618      	mov	r0, r3
 8001df8:	f003 fa56 	bl	80052a8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f005 ffef 	bl	8007de0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f003 f946 	bl	8005098 <USB_ReadInterrupts>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e12:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e16:	d102      	bne.n	8001e1e <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f001 fa03 	bl	8003224 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f003 f938 	bl	8005098 <USB_ReadInterrupts>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	f003 0308 	and.w	r3, r3, #8
 8001e2e:	2b08      	cmp	r3, #8
 8001e30:	d106      	bne.n	8001e40 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f005 ffb8 	bl	8007da8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2208      	movs	r2, #8
 8001e3e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f003 f927 	bl	8005098 <USB_ReadInterrupts>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	f003 0310 	and.w	r3, r3, #16
 8001e50:	2b10      	cmp	r3, #16
 8001e52:	d101      	bne.n	8001e58 <HAL_HCD_IRQHandler+0x158>
 8001e54:	2301      	movs	r3, #1
 8001e56:	e000      	b.n	8001e5a <HAL_HCD_IRQHandler+0x15a>
 8001e58:	2300      	movs	r3, #0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d012      	beq.n	8001e84 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	699a      	ldr	r2, [r3, #24]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f022 0210 	bic.w	r2, r2, #16
 8001e6c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f001 f906 	bl	8003080 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	699a      	ldr	r2, [r3, #24]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f042 0210 	orr.w	r2, r2, #16
 8001e82:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f003 f905 	bl	8005098 <USB_ReadInterrupts>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e94:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e98:	d13a      	bne.n	8001f10 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f003 fd18 	bl	80058d4 <USB_HC_ReadInterrupt>
 8001ea4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	617b      	str	r3, [r7, #20]
 8001eaa:	e025      	b.n	8001ef8 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	f003 030f 	and.w	r3, r3, #15
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8001eb8:	f003 0301 	and.w	r3, r3, #1
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d018      	beq.n	8001ef2 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	015a      	lsls	r2, r3, #5
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ed2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ed6:	d106      	bne.n	8001ee6 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	4619      	mov	r1, r3
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f000 f8ab 	bl	800203a <HCD_HC_IN_IRQHandler>
 8001ee4:	e005      	b.n	8001ef2 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	4619      	mov	r1, r3
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f000 fcc6 	bl	800287e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	617b      	str	r3, [r7, #20]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	697a      	ldr	r2, [r7, #20]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d3d4      	bcc.n	8001eac <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f0a:	615a      	str	r2, [r3, #20]
 8001f0c:	e000      	b.n	8001f10 <HAL_HCD_IRQHandler+0x210>
      return;
 8001f0e:	bf00      	nop
    }
  }
}
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b082      	sub	sp, #8
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d101      	bne.n	8001f2c <HAL_HCD_Start+0x16>
 8001f28:	2302      	movs	r3, #2
 8001f2a:	e013      	b.n	8001f54 <HAL_HCD_Start+0x3e>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2101      	movs	r1, #1
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f003 fa18 	bl	8005370 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f002 ff5e 	bl	8004e06 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001f52:	2300      	movs	r3, #0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3708      	adds	r7, #8
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d101      	bne.n	8001f72 <HAL_HCD_Stop+0x16>
 8001f6e:	2302      	movs	r3, #2
 8001f70:	e00d      	b.n	8001f8e <HAL_HCD_Stop+0x32>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2201      	movs	r2, #1
 8001f76:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f003 fe12 	bl	8005ba8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2200      	movs	r2, #0
 8001f88:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b082      	sub	sp, #8
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f003 f9ba 	bl	800531c <USB_ResetPort>
 8001fa8:	4603      	mov	r3, r0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	b083      	sub	sp, #12
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
 8001fba:	460b      	mov	r3, r1
 8001fbc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001fbe:	78fb      	ldrb	r3, [r7, #3]
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	212c      	movs	r1, #44	; 0x2c
 8001fc4:	fb01 f303 	mul.w	r3, r1, r3
 8001fc8:	4413      	add	r3, r2
 8001fca:	3360      	adds	r3, #96	; 0x60
 8001fcc:	781b      	ldrb	r3, [r3, #0]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr

08001fda <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001fe6:	78fb      	ldrb	r3, [r7, #3]
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	212c      	movs	r1, #44	; 0x2c
 8001fec:	fb01 f303 	mul.w	r3, r1, r3
 8001ff0:	4413      	add	r3, r2
 8001ff2:	3350      	adds	r3, #80	; 0x50
 8001ff4:	681b      	ldr	r3, [r3, #0]
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b082      	sub	sp, #8
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4618      	mov	r0, r3
 8002010:	f003 f9fe 	bl	8005410 <USB_GetCurrentFrame>
 8002014:	4603      	mov	r3, r0
}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b082      	sub	sp, #8
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4618      	mov	r0, r3
 800202c:	f003 f9d9 	bl	80053e2 <USB_GetHostSpeed>
 8002030:	4603      	mov	r3, r0
}
 8002032:	4618      	mov	r0, r3
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b086      	sub	sp, #24
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
 8002042:	460b      	mov	r3, r1
 8002044:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002050:	78fb      	ldrb	r3, [r7, #3]
 8002052:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	015a      	lsls	r2, r3, #5
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	4413      	add	r3, r2
 800205c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f003 0304 	and.w	r3, r3, #4
 8002066:	2b04      	cmp	r3, #4
 8002068:	d119      	bne.n	800209e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	015a      	lsls	r2, r3, #5
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	4413      	add	r3, r2
 8002072:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002076:	461a      	mov	r2, r3
 8002078:	2304      	movs	r3, #4
 800207a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	015a      	lsls	r2, r3, #5
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	4413      	add	r3, r2
 8002084:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	0151      	lsls	r1, r2, #5
 800208e:	693a      	ldr	r2, [r7, #16]
 8002090:	440a      	add	r2, r1
 8002092:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002096:	f043 0302 	orr.w	r3, r3, #2
 800209a:	60d3      	str	r3, [r2, #12]
 800209c:	e101      	b.n	80022a2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	015a      	lsls	r2, r3, #5
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	4413      	add	r3, r2
 80020a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020b4:	d12b      	bne.n	800210e <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	015a      	lsls	r2, r3, #5
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	4413      	add	r3, r2
 80020be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020c2:	461a      	mov	r2, r3
 80020c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020c8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	212c      	movs	r1, #44	; 0x2c
 80020d0:	fb01 f303 	mul.w	r3, r1, r3
 80020d4:	4413      	add	r3, r2
 80020d6:	3361      	adds	r3, #97	; 0x61
 80020d8:	2207      	movs	r2, #7
 80020da:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	015a      	lsls	r2, r3, #5
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	4413      	add	r3, r2
 80020e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	0151      	lsls	r1, r2, #5
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	440a      	add	r2, r1
 80020f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80020f6:	f043 0302 	orr.w	r3, r3, #2
 80020fa:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	b2d2      	uxtb	r2, r2
 8002104:	4611      	mov	r1, r2
 8002106:	4618      	mov	r0, r3
 8002108:	f003 fbf5 	bl	80058f6 <USB_HC_Halt>
 800210c:	e0c9      	b.n	80022a2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	015a      	lsls	r2, r3, #5
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	4413      	add	r3, r2
 8002116:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f003 0320 	and.w	r3, r3, #32
 8002120:	2b20      	cmp	r3, #32
 8002122:	d109      	bne.n	8002138 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	015a      	lsls	r2, r3, #5
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	4413      	add	r3, r2
 800212c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002130:	461a      	mov	r2, r3
 8002132:	2320      	movs	r3, #32
 8002134:	6093      	str	r3, [r2, #8]
 8002136:	e0b4      	b.n	80022a2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	015a      	lsls	r2, r3, #5
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	4413      	add	r3, r2
 8002140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	f003 0308 	and.w	r3, r3, #8
 800214a:	2b08      	cmp	r3, #8
 800214c:	d133      	bne.n	80021b6 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	015a      	lsls	r2, r3, #5
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	4413      	add	r3, r2
 8002156:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	68fa      	ldr	r2, [r7, #12]
 800215e:	0151      	lsls	r1, r2, #5
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	440a      	add	r2, r1
 8002164:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002168:	f043 0302 	orr.w	r3, r3, #2
 800216c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	212c      	movs	r1, #44	; 0x2c
 8002174:	fb01 f303 	mul.w	r3, r1, r3
 8002178:	4413      	add	r3, r2
 800217a:	3361      	adds	r3, #97	; 0x61
 800217c:	2205      	movs	r2, #5
 800217e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	015a      	lsls	r2, r3, #5
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	4413      	add	r3, r2
 8002188:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800218c:	461a      	mov	r2, r3
 800218e:	2310      	movs	r3, #16
 8002190:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	015a      	lsls	r2, r3, #5
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	4413      	add	r3, r2
 800219a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800219e:	461a      	mov	r2, r3
 80021a0:	2308      	movs	r3, #8
 80021a2:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	68fa      	ldr	r2, [r7, #12]
 80021aa:	b2d2      	uxtb	r2, r2
 80021ac:	4611      	mov	r1, r2
 80021ae:	4618      	mov	r0, r3
 80021b0:	f003 fba1 	bl	80058f6 <USB_HC_Halt>
 80021b4:	e075      	b.n	80022a2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	015a      	lsls	r2, r3, #5
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	4413      	add	r3, r2
 80021be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021cc:	d134      	bne.n	8002238 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	015a      	lsls	r2, r3, #5
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	4413      	add	r3, r2
 80021d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	68fa      	ldr	r2, [r7, #12]
 80021de:	0151      	lsls	r1, r2, #5
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	440a      	add	r2, r1
 80021e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80021e8:	f043 0302 	orr.w	r3, r3, #2
 80021ec:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	212c      	movs	r1, #44	; 0x2c
 80021f4:	fb01 f303 	mul.w	r3, r1, r3
 80021f8:	4413      	add	r3, r2
 80021fa:	3361      	adds	r3, #97	; 0x61
 80021fc:	2208      	movs	r2, #8
 80021fe:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	015a      	lsls	r2, r3, #5
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	4413      	add	r3, r2
 8002208:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800220c:	461a      	mov	r2, r3
 800220e:	2310      	movs	r3, #16
 8002210:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	015a      	lsls	r2, r3, #5
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	4413      	add	r3, r2
 800221a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800221e:	461a      	mov	r2, r3
 8002220:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002224:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	68fa      	ldr	r2, [r7, #12]
 800222c:	b2d2      	uxtb	r2, r2
 800222e:	4611      	mov	r1, r2
 8002230:	4618      	mov	r0, r3
 8002232:	f003 fb60 	bl	80058f6 <USB_HC_Halt>
 8002236:	e034      	b.n	80022a2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	015a      	lsls	r2, r3, #5
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	4413      	add	r3, r2
 8002240:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800224a:	2b80      	cmp	r3, #128	; 0x80
 800224c:	d129      	bne.n	80022a2 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	015a      	lsls	r2, r3, #5
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	4413      	add	r3, r2
 8002256:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	68fa      	ldr	r2, [r7, #12]
 800225e:	0151      	lsls	r1, r2, #5
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	440a      	add	r2, r1
 8002264:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002268:	f043 0302 	orr.w	r3, r3, #2
 800226c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	212c      	movs	r1, #44	; 0x2c
 8002274:	fb01 f303 	mul.w	r3, r1, r3
 8002278:	4413      	add	r3, r2
 800227a:	3361      	adds	r3, #97	; 0x61
 800227c:	2206      	movs	r2, #6
 800227e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	68fa      	ldr	r2, [r7, #12]
 8002286:	b2d2      	uxtb	r2, r2
 8002288:	4611      	mov	r1, r2
 800228a:	4618      	mov	r0, r3
 800228c:	f003 fb33 	bl	80058f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	015a      	lsls	r2, r3, #5
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	4413      	add	r3, r2
 8002298:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800229c:	461a      	mov	r2, r3
 800229e:	2380      	movs	r3, #128	; 0x80
 80022a0:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	015a      	lsls	r2, r3, #5
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	4413      	add	r3, r2
 80022aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022b8:	d122      	bne.n	8002300 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	015a      	lsls	r2, r3, #5
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	4413      	add	r3, r2
 80022c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	0151      	lsls	r1, r2, #5
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	440a      	add	r2, r1
 80022d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80022d4:	f043 0302 	orr.w	r3, r3, #2
 80022d8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	b2d2      	uxtb	r2, r2
 80022e2:	4611      	mov	r1, r2
 80022e4:	4618      	mov	r0, r3
 80022e6:	f003 fb06 	bl	80058f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	015a      	lsls	r2, r3, #5
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	4413      	add	r3, r2
 80022f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022f6:	461a      	mov	r2, r3
 80022f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022fc:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80022fe:	e2ba      	b.n	8002876 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	015a      	lsls	r2, r3, #5
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	4413      	add	r3, r2
 8002308:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	2b01      	cmp	r3, #1
 8002314:	f040 811b 	bne.w	800254e <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	691b      	ldr	r3, [r3, #16]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d019      	beq.n	8002354 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002320:	687a      	ldr	r2, [r7, #4]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	212c      	movs	r1, #44	; 0x2c
 8002326:	fb01 f303 	mul.w	r3, r1, r3
 800232a:	4413      	add	r3, r2
 800232c:	3348      	adds	r3, #72	; 0x48
 800232e:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	0159      	lsls	r1, r3, #5
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	440b      	add	r3, r1
 8002338:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800233c:	691b      	ldr	r3, [r3, #16]
 800233e:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002342:	1ad2      	subs	r2, r2, r3
 8002344:	6879      	ldr	r1, [r7, #4]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	202c      	movs	r0, #44	; 0x2c
 800234a:	fb00 f303 	mul.w	r3, r0, r3
 800234e:	440b      	add	r3, r1
 8002350:	3350      	adds	r3, #80	; 0x50
 8002352:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	212c      	movs	r1, #44	; 0x2c
 800235a:	fb01 f303 	mul.w	r3, r1, r3
 800235e:	4413      	add	r3, r2
 8002360:	3361      	adds	r3, #97	; 0x61
 8002362:	2201      	movs	r2, #1
 8002364:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002366:	687a      	ldr	r2, [r7, #4]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	212c      	movs	r1, #44	; 0x2c
 800236c:	fb01 f303 	mul.w	r3, r1, r3
 8002370:	4413      	add	r3, r2
 8002372:	335c      	adds	r3, #92	; 0x5c
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	015a      	lsls	r2, r3, #5
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	4413      	add	r3, r2
 8002380:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002384:	461a      	mov	r2, r3
 8002386:	2301      	movs	r3, #1
 8002388:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	212c      	movs	r1, #44	; 0x2c
 8002390:	fb01 f303 	mul.w	r3, r1, r3
 8002394:	4413      	add	r3, r2
 8002396:	333f      	adds	r3, #63	; 0x3f
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d009      	beq.n	80023b2 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	212c      	movs	r1, #44	; 0x2c
 80023a4:	fb01 f303 	mul.w	r3, r1, r3
 80023a8:	4413      	add	r3, r2
 80023aa:	333f      	adds	r3, #63	; 0x3f
 80023ac:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d121      	bne.n	80023f6 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	015a      	lsls	r2, r3, #5
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	4413      	add	r3, r2
 80023ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	0151      	lsls	r1, r2, #5
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	440a      	add	r2, r1
 80023c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80023cc:	f043 0302 	orr.w	r3, r3, #2
 80023d0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	68fa      	ldr	r2, [r7, #12]
 80023d8:	b2d2      	uxtb	r2, r2
 80023da:	4611      	mov	r1, r2
 80023dc:	4618      	mov	r0, r3
 80023de:	f003 fa8a 	bl	80058f6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	015a      	lsls	r2, r3, #5
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	4413      	add	r3, r2
 80023ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023ee:	461a      	mov	r2, r3
 80023f0:	2310      	movs	r3, #16
 80023f2:	6093      	str	r3, [r2, #8]
 80023f4:	e066      	b.n	80024c4 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	212c      	movs	r1, #44	; 0x2c
 80023fc:	fb01 f303 	mul.w	r3, r1, r3
 8002400:	4413      	add	r3, r2
 8002402:	333f      	adds	r3, #63	; 0x3f
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	2b03      	cmp	r3, #3
 8002408:	d127      	bne.n	800245a <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	015a      	lsls	r2, r3, #5
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	4413      	add	r3, r2
 8002412:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	68fa      	ldr	r2, [r7, #12]
 800241a:	0151      	lsls	r1, r2, #5
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	440a      	add	r2, r1
 8002420:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002424:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002428:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	212c      	movs	r1, #44	; 0x2c
 8002430:	fb01 f303 	mul.w	r3, r1, r3
 8002434:	4413      	add	r3, r2
 8002436:	3360      	adds	r3, #96	; 0x60
 8002438:	2201      	movs	r2, #1
 800243a:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	b2d9      	uxtb	r1, r3
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	202c      	movs	r0, #44	; 0x2c
 8002446:	fb00 f303 	mul.w	r3, r0, r3
 800244a:	4413      	add	r3, r2
 800244c:	3360      	adds	r3, #96	; 0x60
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	461a      	mov	r2, r3
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f005 fcd2 	bl	8007dfc <HAL_HCD_HC_NotifyURBChange_Callback>
 8002458:	e034      	b.n	80024c4 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	212c      	movs	r1, #44	; 0x2c
 8002460:	fb01 f303 	mul.w	r3, r1, r3
 8002464:	4413      	add	r3, r2
 8002466:	333f      	adds	r3, #63	; 0x3f
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d12a      	bne.n	80024c4 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	212c      	movs	r1, #44	; 0x2c
 8002474:	fb01 f303 	mul.w	r3, r1, r3
 8002478:	4413      	add	r3, r2
 800247a:	3360      	adds	r3, #96	; 0x60
 800247c:	2201      	movs	r2, #1
 800247e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	212c      	movs	r1, #44	; 0x2c
 8002486:	fb01 f303 	mul.w	r3, r1, r3
 800248a:	4413      	add	r3, r2
 800248c:	3354      	adds	r3, #84	; 0x54
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	f083 0301 	eor.w	r3, r3, #1
 8002494:	b2d8      	uxtb	r0, r3
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	212c      	movs	r1, #44	; 0x2c
 800249c:	fb01 f303 	mul.w	r3, r1, r3
 80024a0:	4413      	add	r3, r2
 80024a2:	3354      	adds	r3, #84	; 0x54
 80024a4:	4602      	mov	r2, r0
 80024a6:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	b2d9      	uxtb	r1, r3
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	202c      	movs	r0, #44	; 0x2c
 80024b2:	fb00 f303 	mul.w	r3, r0, r3
 80024b6:	4413      	add	r3, r2
 80024b8:	3360      	adds	r3, #96	; 0x60
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	461a      	mov	r2, r3
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f005 fc9c 	bl	8007dfc <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d12b      	bne.n	8002524 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	212c      	movs	r1, #44	; 0x2c
 80024d2:	fb01 f303 	mul.w	r3, r1, r3
 80024d6:	4413      	add	r3, r2
 80024d8:	3348      	adds	r3, #72	; 0x48
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	6879      	ldr	r1, [r7, #4]
 80024de:	68fa      	ldr	r2, [r7, #12]
 80024e0:	202c      	movs	r0, #44	; 0x2c
 80024e2:	fb00 f202 	mul.w	r2, r0, r2
 80024e6:	440a      	add	r2, r1
 80024e8:	3240      	adds	r2, #64	; 0x40
 80024ea:	8812      	ldrh	r2, [r2, #0]
 80024ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80024f0:	f003 0301 	and.w	r3, r3, #1
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f000 81be 	beq.w	8002876 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	212c      	movs	r1, #44	; 0x2c
 8002500:	fb01 f303 	mul.w	r3, r1, r3
 8002504:	4413      	add	r3, r2
 8002506:	3354      	adds	r3, #84	; 0x54
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	f083 0301 	eor.w	r3, r3, #1
 800250e:	b2d8      	uxtb	r0, r3
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	212c      	movs	r1, #44	; 0x2c
 8002516:	fb01 f303 	mul.w	r3, r1, r3
 800251a:	4413      	add	r3, r2
 800251c:	3354      	adds	r3, #84	; 0x54
 800251e:	4602      	mov	r2, r0
 8002520:	701a      	strb	r2, [r3, #0]
}
 8002522:	e1a8      	b.n	8002876 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	212c      	movs	r1, #44	; 0x2c
 800252a:	fb01 f303 	mul.w	r3, r1, r3
 800252e:	4413      	add	r3, r2
 8002530:	3354      	adds	r3, #84	; 0x54
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	f083 0301 	eor.w	r3, r3, #1
 8002538:	b2d8      	uxtb	r0, r3
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	212c      	movs	r1, #44	; 0x2c
 8002540:	fb01 f303 	mul.w	r3, r1, r3
 8002544:	4413      	add	r3, r2
 8002546:	3354      	adds	r3, #84	; 0x54
 8002548:	4602      	mov	r2, r0
 800254a:	701a      	strb	r2, [r3, #0]
}
 800254c:	e193      	b.n	8002876 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	015a      	lsls	r2, r3, #5
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	4413      	add	r3, r2
 8002556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f003 0302 	and.w	r3, r3, #2
 8002560:	2b02      	cmp	r3, #2
 8002562:	f040 8106 	bne.w	8002772 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	015a      	lsls	r2, r3, #5
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	4413      	add	r3, r2
 800256e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	0151      	lsls	r1, r2, #5
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	440a      	add	r2, r1
 800257c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002580:	f023 0302 	bic.w	r3, r3, #2
 8002584:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	212c      	movs	r1, #44	; 0x2c
 800258c:	fb01 f303 	mul.w	r3, r1, r3
 8002590:	4413      	add	r3, r2
 8002592:	3361      	adds	r3, #97	; 0x61
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	2b01      	cmp	r3, #1
 8002598:	d109      	bne.n	80025ae <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	212c      	movs	r1, #44	; 0x2c
 80025a0:	fb01 f303 	mul.w	r3, r1, r3
 80025a4:	4413      	add	r3, r2
 80025a6:	3360      	adds	r3, #96	; 0x60
 80025a8:	2201      	movs	r2, #1
 80025aa:	701a      	strb	r2, [r3, #0]
 80025ac:	e0c9      	b.n	8002742 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	212c      	movs	r1, #44	; 0x2c
 80025b4:	fb01 f303 	mul.w	r3, r1, r3
 80025b8:	4413      	add	r3, r2
 80025ba:	3361      	adds	r3, #97	; 0x61
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	2b05      	cmp	r3, #5
 80025c0:	d109      	bne.n	80025d6 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	212c      	movs	r1, #44	; 0x2c
 80025c8:	fb01 f303 	mul.w	r3, r1, r3
 80025cc:	4413      	add	r3, r2
 80025ce:	3360      	adds	r3, #96	; 0x60
 80025d0:	2205      	movs	r2, #5
 80025d2:	701a      	strb	r2, [r3, #0]
 80025d4:	e0b5      	b.n	8002742 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	212c      	movs	r1, #44	; 0x2c
 80025dc:	fb01 f303 	mul.w	r3, r1, r3
 80025e0:	4413      	add	r3, r2
 80025e2:	3361      	adds	r3, #97	; 0x61
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b06      	cmp	r3, #6
 80025e8:	d009      	beq.n	80025fe <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	212c      	movs	r1, #44	; 0x2c
 80025f0:	fb01 f303 	mul.w	r3, r1, r3
 80025f4:	4413      	add	r3, r2
 80025f6:	3361      	adds	r3, #97	; 0x61
 80025f8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80025fa:	2b08      	cmp	r3, #8
 80025fc:	d150      	bne.n	80026a0 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	212c      	movs	r1, #44	; 0x2c
 8002604:	fb01 f303 	mul.w	r3, r1, r3
 8002608:	4413      	add	r3, r2
 800260a:	335c      	adds	r3, #92	; 0x5c
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	1c5a      	adds	r2, r3, #1
 8002610:	6879      	ldr	r1, [r7, #4]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	202c      	movs	r0, #44	; 0x2c
 8002616:	fb00 f303 	mul.w	r3, r0, r3
 800261a:	440b      	add	r3, r1
 800261c:	335c      	adds	r3, #92	; 0x5c
 800261e:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	212c      	movs	r1, #44	; 0x2c
 8002626:	fb01 f303 	mul.w	r3, r1, r3
 800262a:	4413      	add	r3, r2
 800262c:	335c      	adds	r3, #92	; 0x5c
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2b02      	cmp	r3, #2
 8002632:	d912      	bls.n	800265a <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	212c      	movs	r1, #44	; 0x2c
 800263a:	fb01 f303 	mul.w	r3, r1, r3
 800263e:	4413      	add	r3, r2
 8002640:	335c      	adds	r3, #92	; 0x5c
 8002642:	2200      	movs	r2, #0
 8002644:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	212c      	movs	r1, #44	; 0x2c
 800264c:	fb01 f303 	mul.w	r3, r1, r3
 8002650:	4413      	add	r3, r2
 8002652:	3360      	adds	r3, #96	; 0x60
 8002654:	2204      	movs	r2, #4
 8002656:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002658:	e073      	b.n	8002742 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	212c      	movs	r1, #44	; 0x2c
 8002660:	fb01 f303 	mul.w	r3, r1, r3
 8002664:	4413      	add	r3, r2
 8002666:	3360      	adds	r3, #96	; 0x60
 8002668:	2202      	movs	r2, #2
 800266a:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	015a      	lsls	r2, r3, #5
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	4413      	add	r3, r2
 8002674:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002682:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800268a:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	015a      	lsls	r2, r3, #5
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	4413      	add	r3, r2
 8002694:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002698:	461a      	mov	r2, r3
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800269e:	e050      	b.n	8002742 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	212c      	movs	r1, #44	; 0x2c
 80026a6:	fb01 f303 	mul.w	r3, r1, r3
 80026aa:	4413      	add	r3, r2
 80026ac:	3361      	adds	r3, #97	; 0x61
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	2b03      	cmp	r3, #3
 80026b2:	d122      	bne.n	80026fa <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	212c      	movs	r1, #44	; 0x2c
 80026ba:	fb01 f303 	mul.w	r3, r1, r3
 80026be:	4413      	add	r3, r2
 80026c0:	3360      	adds	r3, #96	; 0x60
 80026c2:	2202      	movs	r2, #2
 80026c4:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	015a      	lsls	r2, r3, #5
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	4413      	add	r3, r2
 80026ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80026dc:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80026e4:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	015a      	lsls	r2, r3, #5
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	4413      	add	r3, r2
 80026ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026f2:	461a      	mov	r2, r3
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	e023      	b.n	8002742 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	212c      	movs	r1, #44	; 0x2c
 8002700:	fb01 f303 	mul.w	r3, r1, r3
 8002704:	4413      	add	r3, r2
 8002706:	3361      	adds	r3, #97	; 0x61
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	2b07      	cmp	r3, #7
 800270c:	d119      	bne.n	8002742 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	212c      	movs	r1, #44	; 0x2c
 8002714:	fb01 f303 	mul.w	r3, r1, r3
 8002718:	4413      	add	r3, r2
 800271a:	335c      	adds	r3, #92	; 0x5c
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	1c5a      	adds	r2, r3, #1
 8002720:	6879      	ldr	r1, [r7, #4]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	202c      	movs	r0, #44	; 0x2c
 8002726:	fb00 f303 	mul.w	r3, r0, r3
 800272a:	440b      	add	r3, r1
 800272c:	335c      	adds	r3, #92	; 0x5c
 800272e:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	212c      	movs	r1, #44	; 0x2c
 8002736:	fb01 f303 	mul.w	r3, r1, r3
 800273a:	4413      	add	r3, r2
 800273c:	3360      	adds	r3, #96	; 0x60
 800273e:	2204      	movs	r2, #4
 8002740:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	015a      	lsls	r2, r3, #5
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	4413      	add	r3, r2
 800274a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800274e:	461a      	mov	r2, r3
 8002750:	2302      	movs	r3, #2
 8002752:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	b2d9      	uxtb	r1, r3
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	202c      	movs	r0, #44	; 0x2c
 800275e:	fb00 f303 	mul.w	r3, r0, r3
 8002762:	4413      	add	r3, r2
 8002764:	3360      	adds	r3, #96	; 0x60
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	461a      	mov	r2, r3
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f005 fb46 	bl	8007dfc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002770:	e081      	b.n	8002876 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	015a      	lsls	r2, r3, #5
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	4413      	add	r3, r2
 800277a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f003 0310 	and.w	r3, r3, #16
 8002784:	2b10      	cmp	r3, #16
 8002786:	d176      	bne.n	8002876 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	212c      	movs	r1, #44	; 0x2c
 800278e:	fb01 f303 	mul.w	r3, r1, r3
 8002792:	4413      	add	r3, r2
 8002794:	333f      	adds	r3, #63	; 0x3f
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	2b03      	cmp	r3, #3
 800279a:	d121      	bne.n	80027e0 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	212c      	movs	r1, #44	; 0x2c
 80027a2:	fb01 f303 	mul.w	r3, r1, r3
 80027a6:	4413      	add	r3, r2
 80027a8:	335c      	adds	r3, #92	; 0x5c
 80027aa:	2200      	movs	r2, #0
 80027ac:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	015a      	lsls	r2, r3, #5
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	4413      	add	r3, r2
 80027b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	0151      	lsls	r1, r2, #5
 80027c0:	693a      	ldr	r2, [r7, #16]
 80027c2:	440a      	add	r2, r1
 80027c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80027c8:	f043 0302 	orr.w	r3, r3, #2
 80027cc:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	b2d2      	uxtb	r2, r2
 80027d6:	4611      	mov	r1, r2
 80027d8:	4618      	mov	r0, r3
 80027da:	f003 f88c 	bl	80058f6 <USB_HC_Halt>
 80027de:	e041      	b.n	8002864 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	212c      	movs	r1, #44	; 0x2c
 80027e6:	fb01 f303 	mul.w	r3, r1, r3
 80027ea:	4413      	add	r3, r2
 80027ec:	333f      	adds	r3, #63	; 0x3f
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d009      	beq.n	8002808 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	212c      	movs	r1, #44	; 0x2c
 80027fa:	fb01 f303 	mul.w	r3, r1, r3
 80027fe:	4413      	add	r3, r2
 8002800:	333f      	adds	r3, #63	; 0x3f
 8002802:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002804:	2b02      	cmp	r3, #2
 8002806:	d12d      	bne.n	8002864 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	212c      	movs	r1, #44	; 0x2c
 800280e:	fb01 f303 	mul.w	r3, r1, r3
 8002812:	4413      	add	r3, r2
 8002814:	335c      	adds	r3, #92	; 0x5c
 8002816:	2200      	movs	r2, #0
 8002818:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d120      	bne.n	8002864 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	212c      	movs	r1, #44	; 0x2c
 8002828:	fb01 f303 	mul.w	r3, r1, r3
 800282c:	4413      	add	r3, r2
 800282e:	3361      	adds	r3, #97	; 0x61
 8002830:	2203      	movs	r2, #3
 8002832:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	015a      	lsls	r2, r3, #5
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	4413      	add	r3, r2
 800283c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	68fa      	ldr	r2, [r7, #12]
 8002844:	0151      	lsls	r1, r2, #5
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	440a      	add	r2, r1
 800284a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800284e:	f043 0302 	orr.w	r3, r3, #2
 8002852:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	b2d2      	uxtb	r2, r2
 800285c:	4611      	mov	r1, r2
 800285e:	4618      	mov	r0, r3
 8002860:	f003 f849 	bl	80058f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	015a      	lsls	r2, r3, #5
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	4413      	add	r3, r2
 800286c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002870:	461a      	mov	r2, r3
 8002872:	2310      	movs	r3, #16
 8002874:	6093      	str	r3, [r2, #8]
}
 8002876:	bf00      	nop
 8002878:	3718      	adds	r7, #24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b088      	sub	sp, #32
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
 8002886:	460b      	mov	r3, r1
 8002888:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002894:	78fb      	ldrb	r3, [r7, #3]
 8002896:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	015a      	lsls	r2, r3, #5
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	4413      	add	r3, r2
 80028a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 0304 	and.w	r3, r3, #4
 80028aa:	2b04      	cmp	r3, #4
 80028ac:	d119      	bne.n	80028e2 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	015a      	lsls	r2, r3, #5
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	4413      	add	r3, r2
 80028b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028ba:	461a      	mov	r2, r3
 80028bc:	2304      	movs	r3, #4
 80028be:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	015a      	lsls	r2, r3, #5
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	4413      	add	r3, r2
 80028c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	697a      	ldr	r2, [r7, #20]
 80028d0:	0151      	lsls	r1, r2, #5
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	440a      	add	r2, r1
 80028d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80028da:	f043 0302 	orr.w	r3, r3, #2
 80028de:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80028e0:	e3ca      	b.n	8003078 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	015a      	lsls	r2, r3, #5
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	4413      	add	r3, r2
 80028ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 0320 	and.w	r3, r3, #32
 80028f4:	2b20      	cmp	r3, #32
 80028f6:	d13e      	bne.n	8002976 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	015a      	lsls	r2, r3, #5
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	4413      	add	r3, r2
 8002900:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002904:	461a      	mov	r2, r3
 8002906:	2320      	movs	r3, #32
 8002908:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	212c      	movs	r1, #44	; 0x2c
 8002910:	fb01 f303 	mul.w	r3, r1, r3
 8002914:	4413      	add	r3, r2
 8002916:	333d      	adds	r3, #61	; 0x3d
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	2b01      	cmp	r3, #1
 800291c:	f040 83ac 	bne.w	8003078 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	212c      	movs	r1, #44	; 0x2c
 8002926:	fb01 f303 	mul.w	r3, r1, r3
 800292a:	4413      	add	r3, r2
 800292c:	333d      	adds	r3, #61	; 0x3d
 800292e:	2200      	movs	r2, #0
 8002930:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	212c      	movs	r1, #44	; 0x2c
 8002938:	fb01 f303 	mul.w	r3, r1, r3
 800293c:	4413      	add	r3, r2
 800293e:	3360      	adds	r3, #96	; 0x60
 8002940:	2202      	movs	r2, #2
 8002942:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	015a      	lsls	r2, r3, #5
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	4413      	add	r3, r2
 800294c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	697a      	ldr	r2, [r7, #20]
 8002954:	0151      	lsls	r1, r2, #5
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	440a      	add	r2, r1
 800295a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800295e:	f043 0302 	orr.w	r3, r3, #2
 8002962:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	b2d2      	uxtb	r2, r2
 800296c:	4611      	mov	r1, r2
 800296e:	4618      	mov	r0, r3
 8002970:	f002 ffc1 	bl	80058f6 <USB_HC_Halt>
}
 8002974:	e380      	b.n	8003078 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	015a      	lsls	r2, r3, #5
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	4413      	add	r3, r2
 800297e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002988:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800298c:	d122      	bne.n	80029d4 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	015a      	lsls	r2, r3, #5
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	4413      	add	r3, r2
 8002996:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	697a      	ldr	r2, [r7, #20]
 800299e:	0151      	lsls	r1, r2, #5
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	440a      	add	r2, r1
 80029a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80029a8:	f043 0302 	orr.w	r3, r3, #2
 80029ac:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	697a      	ldr	r2, [r7, #20]
 80029b4:	b2d2      	uxtb	r2, r2
 80029b6:	4611      	mov	r1, r2
 80029b8:	4618      	mov	r0, r3
 80029ba:	f002 ff9c 	bl	80058f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	015a      	lsls	r2, r3, #5
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	4413      	add	r3, r2
 80029c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029ca:	461a      	mov	r2, r3
 80029cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029d0:	6093      	str	r3, [r2, #8]
}
 80029d2:	e351      	b.n	8003078 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	015a      	lsls	r2, r3, #5
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	4413      	add	r3, r2
 80029dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d150      	bne.n	8002a8c <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	212c      	movs	r1, #44	; 0x2c
 80029f0:	fb01 f303 	mul.w	r3, r1, r3
 80029f4:	4413      	add	r3, r2
 80029f6:	335c      	adds	r3, #92	; 0x5c
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	015a      	lsls	r2, r3, #5
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	4413      	add	r3, r2
 8002a04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a0e:	2b40      	cmp	r3, #64	; 0x40
 8002a10:	d111      	bne.n	8002a36 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	212c      	movs	r1, #44	; 0x2c
 8002a18:	fb01 f303 	mul.w	r3, r1, r3
 8002a1c:	4413      	add	r3, r2
 8002a1e:	333d      	adds	r3, #61	; 0x3d
 8002a20:	2201      	movs	r2, #1
 8002a22:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	015a      	lsls	r2, r3, #5
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a30:	461a      	mov	r2, r3
 8002a32:	2340      	movs	r3, #64	; 0x40
 8002a34:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	015a      	lsls	r2, r3, #5
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	697a      	ldr	r2, [r7, #20]
 8002a46:	0151      	lsls	r1, r2, #5
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	440a      	add	r2, r1
 8002a4c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a50:	f043 0302 	orr.w	r3, r3, #2
 8002a54:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	4611      	mov	r1, r2
 8002a60:	4618      	mov	r0, r3
 8002a62:	f002 ff48 	bl	80058f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	015a      	lsls	r2, r3, #5
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a72:	461a      	mov	r2, r3
 8002a74:	2301      	movs	r3, #1
 8002a76:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	212c      	movs	r1, #44	; 0x2c
 8002a7e:	fb01 f303 	mul.w	r3, r1, r3
 8002a82:	4413      	add	r3, r2
 8002a84:	3361      	adds	r3, #97	; 0x61
 8002a86:	2201      	movs	r2, #1
 8002a88:	701a      	strb	r2, [r3, #0]
}
 8002a8a:	e2f5      	b.n	8003078 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	015a      	lsls	r2, r3, #5
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	4413      	add	r3, r2
 8002a94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a9e:	2b40      	cmp	r3, #64	; 0x40
 8002aa0:	d13c      	bne.n	8002b1c <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	212c      	movs	r1, #44	; 0x2c
 8002aa8:	fb01 f303 	mul.w	r3, r1, r3
 8002aac:	4413      	add	r3, r2
 8002aae:	3361      	adds	r3, #97	; 0x61
 8002ab0:	2204      	movs	r2, #4
 8002ab2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	212c      	movs	r1, #44	; 0x2c
 8002aba:	fb01 f303 	mul.w	r3, r1, r3
 8002abe:	4413      	add	r3, r2
 8002ac0:	333d      	adds	r3, #61	; 0x3d
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	212c      	movs	r1, #44	; 0x2c
 8002acc:	fb01 f303 	mul.w	r3, r1, r3
 8002ad0:	4413      	add	r3, r2
 8002ad2:	335c      	adds	r3, #92	; 0x5c
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	015a      	lsls	r2, r3, #5
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	4413      	add	r3, r2
 8002ae0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	0151      	lsls	r1, r2, #5
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	440a      	add	r2, r1
 8002aee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002af2:	f043 0302 	orr.w	r3, r3, #2
 8002af6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	697a      	ldr	r2, [r7, #20]
 8002afe:	b2d2      	uxtb	r2, r2
 8002b00:	4611      	mov	r1, r2
 8002b02:	4618      	mov	r0, r3
 8002b04:	f002 fef7 	bl	80058f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	015a      	lsls	r2, r3, #5
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	4413      	add	r3, r2
 8002b10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b14:	461a      	mov	r2, r3
 8002b16:	2340      	movs	r3, #64	; 0x40
 8002b18:	6093      	str	r3, [r2, #8]
}
 8002b1a:	e2ad      	b.n	8003078 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	015a      	lsls	r2, r3, #5
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	4413      	add	r3, r2
 8002b24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f003 0308 	and.w	r3, r3, #8
 8002b2e:	2b08      	cmp	r3, #8
 8002b30:	d12a      	bne.n	8002b88 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	015a      	lsls	r2, r3, #5
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	4413      	add	r3, r2
 8002b3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b3e:	461a      	mov	r2, r3
 8002b40:	2308      	movs	r3, #8
 8002b42:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	015a      	lsls	r2, r3, #5
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	4413      	add	r3, r2
 8002b4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	697a      	ldr	r2, [r7, #20]
 8002b54:	0151      	lsls	r1, r2, #5
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	440a      	add	r2, r1
 8002b5a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002b5e:	f043 0302 	orr.w	r3, r3, #2
 8002b62:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	697a      	ldr	r2, [r7, #20]
 8002b6a:	b2d2      	uxtb	r2, r2
 8002b6c:	4611      	mov	r1, r2
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f002 fec1 	bl	80058f6 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	212c      	movs	r1, #44	; 0x2c
 8002b7a:	fb01 f303 	mul.w	r3, r1, r3
 8002b7e:	4413      	add	r3, r2
 8002b80:	3361      	adds	r3, #97	; 0x61
 8002b82:	2205      	movs	r2, #5
 8002b84:	701a      	strb	r2, [r3, #0]
}
 8002b86:	e277      	b.n	8003078 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	015a      	lsls	r2, r3, #5
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	4413      	add	r3, r2
 8002b90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 0310 	and.w	r3, r3, #16
 8002b9a:	2b10      	cmp	r3, #16
 8002b9c:	d150      	bne.n	8002c40 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	212c      	movs	r1, #44	; 0x2c
 8002ba4:	fb01 f303 	mul.w	r3, r1, r3
 8002ba8:	4413      	add	r3, r2
 8002baa:	335c      	adds	r3, #92	; 0x5c
 8002bac:	2200      	movs	r2, #0
 8002bae:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	212c      	movs	r1, #44	; 0x2c
 8002bb6:	fb01 f303 	mul.w	r3, r1, r3
 8002bba:	4413      	add	r3, r2
 8002bbc:	3361      	adds	r3, #97	; 0x61
 8002bbe:	2203      	movs	r2, #3
 8002bc0:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	212c      	movs	r1, #44	; 0x2c
 8002bc8:	fb01 f303 	mul.w	r3, r1, r3
 8002bcc:	4413      	add	r3, r2
 8002bce:	333d      	adds	r3, #61	; 0x3d
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d112      	bne.n	8002bfc <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	212c      	movs	r1, #44	; 0x2c
 8002bdc:	fb01 f303 	mul.w	r3, r1, r3
 8002be0:	4413      	add	r3, r2
 8002be2:	333c      	adds	r3, #60	; 0x3c
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d108      	bne.n	8002bfc <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	212c      	movs	r1, #44	; 0x2c
 8002bf0:	fb01 f303 	mul.w	r3, r1, r3
 8002bf4:	4413      	add	r3, r2
 8002bf6:	333d      	adds	r3, #61	; 0x3d
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	015a      	lsls	r2, r3, #5
 8002c00:	69bb      	ldr	r3, [r7, #24]
 8002c02:	4413      	add	r3, r2
 8002c04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	0151      	lsls	r1, r2, #5
 8002c0e:	69ba      	ldr	r2, [r7, #24]
 8002c10:	440a      	add	r2, r1
 8002c12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002c16:	f043 0302 	orr.w	r3, r3, #2
 8002c1a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	b2d2      	uxtb	r2, r2
 8002c24:	4611      	mov	r1, r2
 8002c26:	4618      	mov	r0, r3
 8002c28:	f002 fe65 	bl	80058f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	015a      	lsls	r2, r3, #5
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	4413      	add	r3, r2
 8002c34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c38:	461a      	mov	r2, r3
 8002c3a:	2310      	movs	r3, #16
 8002c3c:	6093      	str	r3, [r2, #8]
}
 8002c3e:	e21b      	b.n	8003078 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	015a      	lsls	r2, r3, #5
 8002c44:	69bb      	ldr	r3, [r7, #24]
 8002c46:	4413      	add	r3, r2
 8002c48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c52:	2b80      	cmp	r3, #128	; 0x80
 8002c54:	d174      	bne.n	8002d40 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	691b      	ldr	r3, [r3, #16]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d121      	bne.n	8002ca2 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	212c      	movs	r1, #44	; 0x2c
 8002c64:	fb01 f303 	mul.w	r3, r1, r3
 8002c68:	4413      	add	r3, r2
 8002c6a:	3361      	adds	r3, #97	; 0x61
 8002c6c:	2206      	movs	r2, #6
 8002c6e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	015a      	lsls	r2, r3, #5
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	4413      	add	r3, r2
 8002c78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	697a      	ldr	r2, [r7, #20]
 8002c80:	0151      	lsls	r1, r2, #5
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	440a      	add	r2, r1
 8002c86:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002c8a:	f043 0302 	orr.w	r3, r3, #2
 8002c8e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	697a      	ldr	r2, [r7, #20]
 8002c96:	b2d2      	uxtb	r2, r2
 8002c98:	4611      	mov	r1, r2
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f002 fe2b 	bl	80058f6 <USB_HC_Halt>
 8002ca0:	e044      	b.n	8002d2c <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	212c      	movs	r1, #44	; 0x2c
 8002ca8:	fb01 f303 	mul.w	r3, r1, r3
 8002cac:	4413      	add	r3, r2
 8002cae:	335c      	adds	r3, #92	; 0x5c
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	1c5a      	adds	r2, r3, #1
 8002cb4:	6879      	ldr	r1, [r7, #4]
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	202c      	movs	r0, #44	; 0x2c
 8002cba:	fb00 f303 	mul.w	r3, r0, r3
 8002cbe:	440b      	add	r3, r1
 8002cc0:	335c      	adds	r3, #92	; 0x5c
 8002cc2:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	212c      	movs	r1, #44	; 0x2c
 8002cca:	fb01 f303 	mul.w	r3, r1, r3
 8002cce:	4413      	add	r3, r2
 8002cd0:	335c      	adds	r3, #92	; 0x5c
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d920      	bls.n	8002d1a <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	212c      	movs	r1, #44	; 0x2c
 8002cde:	fb01 f303 	mul.w	r3, r1, r3
 8002ce2:	4413      	add	r3, r2
 8002ce4:	335c      	adds	r3, #92	; 0x5c
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	212c      	movs	r1, #44	; 0x2c
 8002cf0:	fb01 f303 	mul.w	r3, r1, r3
 8002cf4:	4413      	add	r3, r2
 8002cf6:	3360      	adds	r3, #96	; 0x60
 8002cf8:	2204      	movs	r2, #4
 8002cfa:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	b2d9      	uxtb	r1, r3
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	202c      	movs	r0, #44	; 0x2c
 8002d06:	fb00 f303 	mul.w	r3, r0, r3
 8002d0a:	4413      	add	r3, r2
 8002d0c:	3360      	adds	r3, #96	; 0x60
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	461a      	mov	r2, r3
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f005 f872 	bl	8007dfc <HAL_HCD_HC_NotifyURBChange_Callback>
 8002d18:	e008      	b.n	8002d2c <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	212c      	movs	r1, #44	; 0x2c
 8002d20:	fb01 f303 	mul.w	r3, r1, r3
 8002d24:	4413      	add	r3, r2
 8002d26:	3360      	adds	r3, #96	; 0x60
 8002d28:	2202      	movs	r2, #2
 8002d2a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	015a      	lsls	r2, r3, #5
 8002d30:	69bb      	ldr	r3, [r7, #24]
 8002d32:	4413      	add	r3, r2
 8002d34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d38:	461a      	mov	r2, r3
 8002d3a:	2380      	movs	r3, #128	; 0x80
 8002d3c:	6093      	str	r3, [r2, #8]
}
 8002d3e:	e19b      	b.n	8003078 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	015a      	lsls	r2, r3, #5
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	4413      	add	r3, r2
 8002d48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d56:	d134      	bne.n	8002dc2 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	015a      	lsls	r2, r3, #5
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	4413      	add	r3, r2
 8002d60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	0151      	lsls	r1, r2, #5
 8002d6a:	69ba      	ldr	r2, [r7, #24]
 8002d6c:	440a      	add	r2, r1
 8002d6e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002d72:	f043 0302 	orr.w	r3, r3, #2
 8002d76:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	697a      	ldr	r2, [r7, #20]
 8002d7e:	b2d2      	uxtb	r2, r2
 8002d80:	4611      	mov	r1, r2
 8002d82:	4618      	mov	r0, r3
 8002d84:	f002 fdb7 	bl	80058f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	015a      	lsls	r2, r3, #5
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	4413      	add	r3, r2
 8002d90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d94:	461a      	mov	r2, r3
 8002d96:	2310      	movs	r3, #16
 8002d98:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	015a      	lsls	r2, r3, #5
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	4413      	add	r3, r2
 8002da2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002da6:	461a      	mov	r2, r3
 8002da8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dac:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	212c      	movs	r1, #44	; 0x2c
 8002db4:	fb01 f303 	mul.w	r3, r1, r3
 8002db8:	4413      	add	r3, r2
 8002dba:	3361      	adds	r3, #97	; 0x61
 8002dbc:	2208      	movs	r2, #8
 8002dbe:	701a      	strb	r2, [r3, #0]
}
 8002dc0:	e15a      	b.n	8003078 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	015a      	lsls	r2, r3, #5
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	4413      	add	r3, r2
 8002dca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	f040 814f 	bne.w	8003078 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	015a      	lsls	r2, r3, #5
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	4413      	add	r3, r2
 8002de2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	697a      	ldr	r2, [r7, #20]
 8002dea:	0151      	lsls	r1, r2, #5
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	440a      	add	r2, r1
 8002df0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002df4:	f023 0302 	bic.w	r3, r3, #2
 8002df8:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	212c      	movs	r1, #44	; 0x2c
 8002e00:	fb01 f303 	mul.w	r3, r1, r3
 8002e04:	4413      	add	r3, r2
 8002e06:	3361      	adds	r3, #97	; 0x61
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d17d      	bne.n	8002f0a <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	212c      	movs	r1, #44	; 0x2c
 8002e14:	fb01 f303 	mul.w	r3, r1, r3
 8002e18:	4413      	add	r3, r2
 8002e1a:	3360      	adds	r3, #96	; 0x60
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	212c      	movs	r1, #44	; 0x2c
 8002e26:	fb01 f303 	mul.w	r3, r1, r3
 8002e2a:	4413      	add	r3, r2
 8002e2c:	333f      	adds	r3, #63	; 0x3f
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d00a      	beq.n	8002e4a <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	212c      	movs	r1, #44	; 0x2c
 8002e3a:	fb01 f303 	mul.w	r3, r1, r3
 8002e3e:	4413      	add	r3, r2
 8002e40:	333f      	adds	r3, #63	; 0x3f
 8002e42:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002e44:	2b03      	cmp	r3, #3
 8002e46:	f040 8100 	bne.w	800304a <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d113      	bne.n	8002e7a <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	212c      	movs	r1, #44	; 0x2c
 8002e58:	fb01 f303 	mul.w	r3, r1, r3
 8002e5c:	4413      	add	r3, r2
 8002e5e:	3355      	adds	r3, #85	; 0x55
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	f083 0301 	eor.w	r3, r3, #1
 8002e66:	b2d8      	uxtb	r0, r3
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	212c      	movs	r1, #44	; 0x2c
 8002e6e:	fb01 f303 	mul.w	r3, r1, r3
 8002e72:	4413      	add	r3, r2
 8002e74:	3355      	adds	r3, #85	; 0x55
 8002e76:	4602      	mov	r2, r0
 8002e78:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	691b      	ldr	r3, [r3, #16]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	f040 80e3 	bne.w	800304a <HCD_HC_OUT_IRQHandler+0x7cc>
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	212c      	movs	r1, #44	; 0x2c
 8002e8a:	fb01 f303 	mul.w	r3, r1, r3
 8002e8e:	4413      	add	r3, r2
 8002e90:	334c      	adds	r3, #76	; 0x4c
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 80d8 	beq.w	800304a <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	212c      	movs	r1, #44	; 0x2c
 8002ea0:	fb01 f303 	mul.w	r3, r1, r3
 8002ea4:	4413      	add	r3, r2
 8002ea6:	334c      	adds	r3, #76	; 0x4c
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	6879      	ldr	r1, [r7, #4]
 8002eac:	697a      	ldr	r2, [r7, #20]
 8002eae:	202c      	movs	r0, #44	; 0x2c
 8002eb0:	fb00 f202 	mul.w	r2, r0, r2
 8002eb4:	440a      	add	r2, r1
 8002eb6:	3240      	adds	r2, #64	; 0x40
 8002eb8:	8812      	ldrh	r2, [r2, #0]
 8002eba:	4413      	add	r3, r2
 8002ebc:	3b01      	subs	r3, #1
 8002ebe:	6879      	ldr	r1, [r7, #4]
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	202c      	movs	r0, #44	; 0x2c
 8002ec4:	fb00 f202 	mul.w	r2, r0, r2
 8002ec8:	440a      	add	r2, r1
 8002eca:	3240      	adds	r2, #64	; 0x40
 8002ecc:	8812      	ldrh	r2, [r2, #0]
 8002ece:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ed2:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	f000 80b5 	beq.w	800304a <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	212c      	movs	r1, #44	; 0x2c
 8002ee6:	fb01 f303 	mul.w	r3, r1, r3
 8002eea:	4413      	add	r3, r2
 8002eec:	3355      	adds	r3, #85	; 0x55
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	f083 0301 	eor.w	r3, r3, #1
 8002ef4:	b2d8      	uxtb	r0, r3
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	212c      	movs	r1, #44	; 0x2c
 8002efc:	fb01 f303 	mul.w	r3, r1, r3
 8002f00:	4413      	add	r3, r2
 8002f02:	3355      	adds	r3, #85	; 0x55
 8002f04:	4602      	mov	r2, r0
 8002f06:	701a      	strb	r2, [r3, #0]
 8002f08:	e09f      	b.n	800304a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	212c      	movs	r1, #44	; 0x2c
 8002f10:	fb01 f303 	mul.w	r3, r1, r3
 8002f14:	4413      	add	r3, r2
 8002f16:	3361      	adds	r3, #97	; 0x61
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	2b03      	cmp	r3, #3
 8002f1c:	d109      	bne.n	8002f32 <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	212c      	movs	r1, #44	; 0x2c
 8002f24:	fb01 f303 	mul.w	r3, r1, r3
 8002f28:	4413      	add	r3, r2
 8002f2a:	3360      	adds	r3, #96	; 0x60
 8002f2c:	2202      	movs	r2, #2
 8002f2e:	701a      	strb	r2, [r3, #0]
 8002f30:	e08b      	b.n	800304a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	212c      	movs	r1, #44	; 0x2c
 8002f38:	fb01 f303 	mul.w	r3, r1, r3
 8002f3c:	4413      	add	r3, r2
 8002f3e:	3361      	adds	r3, #97	; 0x61
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	2b04      	cmp	r3, #4
 8002f44:	d109      	bne.n	8002f5a <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	212c      	movs	r1, #44	; 0x2c
 8002f4c:	fb01 f303 	mul.w	r3, r1, r3
 8002f50:	4413      	add	r3, r2
 8002f52:	3360      	adds	r3, #96	; 0x60
 8002f54:	2202      	movs	r2, #2
 8002f56:	701a      	strb	r2, [r3, #0]
 8002f58:	e077      	b.n	800304a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	212c      	movs	r1, #44	; 0x2c
 8002f60:	fb01 f303 	mul.w	r3, r1, r3
 8002f64:	4413      	add	r3, r2
 8002f66:	3361      	adds	r3, #97	; 0x61
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	2b05      	cmp	r3, #5
 8002f6c:	d109      	bne.n	8002f82 <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	212c      	movs	r1, #44	; 0x2c
 8002f74:	fb01 f303 	mul.w	r3, r1, r3
 8002f78:	4413      	add	r3, r2
 8002f7a:	3360      	adds	r3, #96	; 0x60
 8002f7c:	2205      	movs	r2, #5
 8002f7e:	701a      	strb	r2, [r3, #0]
 8002f80:	e063      	b.n	800304a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	212c      	movs	r1, #44	; 0x2c
 8002f88:	fb01 f303 	mul.w	r3, r1, r3
 8002f8c:	4413      	add	r3, r2
 8002f8e:	3361      	adds	r3, #97	; 0x61
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	2b06      	cmp	r3, #6
 8002f94:	d009      	beq.n	8002faa <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	212c      	movs	r1, #44	; 0x2c
 8002f9c:	fb01 f303 	mul.w	r3, r1, r3
 8002fa0:	4413      	add	r3, r2
 8002fa2:	3361      	adds	r3, #97	; 0x61
 8002fa4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002fa6:	2b08      	cmp	r3, #8
 8002fa8:	d14f      	bne.n	800304a <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	212c      	movs	r1, #44	; 0x2c
 8002fb0:	fb01 f303 	mul.w	r3, r1, r3
 8002fb4:	4413      	add	r3, r2
 8002fb6:	335c      	adds	r3, #92	; 0x5c
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	1c5a      	adds	r2, r3, #1
 8002fbc:	6879      	ldr	r1, [r7, #4]
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	202c      	movs	r0, #44	; 0x2c
 8002fc2:	fb00 f303 	mul.w	r3, r0, r3
 8002fc6:	440b      	add	r3, r1
 8002fc8:	335c      	adds	r3, #92	; 0x5c
 8002fca:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	212c      	movs	r1, #44	; 0x2c
 8002fd2:	fb01 f303 	mul.w	r3, r1, r3
 8002fd6:	4413      	add	r3, r2
 8002fd8:	335c      	adds	r3, #92	; 0x5c
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	d912      	bls.n	8003006 <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	212c      	movs	r1, #44	; 0x2c
 8002fe6:	fb01 f303 	mul.w	r3, r1, r3
 8002fea:	4413      	add	r3, r2
 8002fec:	335c      	adds	r3, #92	; 0x5c
 8002fee:	2200      	movs	r2, #0
 8002ff0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	212c      	movs	r1, #44	; 0x2c
 8002ff8:	fb01 f303 	mul.w	r3, r1, r3
 8002ffc:	4413      	add	r3, r2
 8002ffe:	3360      	adds	r3, #96	; 0x60
 8003000:	2204      	movs	r2, #4
 8003002:	701a      	strb	r2, [r3, #0]
 8003004:	e021      	b.n	800304a <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	212c      	movs	r1, #44	; 0x2c
 800300c:	fb01 f303 	mul.w	r3, r1, r3
 8003010:	4413      	add	r3, r2
 8003012:	3360      	adds	r3, #96	; 0x60
 8003014:	2202      	movs	r2, #2
 8003016:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	015a      	lsls	r2, r3, #5
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	4413      	add	r3, r2
 8003020:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800302e:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003036:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	015a      	lsls	r2, r3, #5
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	4413      	add	r3, r2
 8003040:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003044:	461a      	mov	r2, r3
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	015a      	lsls	r2, r3, #5
 800304e:	69bb      	ldr	r3, [r7, #24]
 8003050:	4413      	add	r3, r2
 8003052:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003056:	461a      	mov	r2, r3
 8003058:	2302      	movs	r3, #2
 800305a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	b2d9      	uxtb	r1, r3
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	202c      	movs	r0, #44	; 0x2c
 8003066:	fb00 f303 	mul.w	r3, r0, r3
 800306a:	4413      	add	r3, r2
 800306c:	3360      	adds	r3, #96	; 0x60
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	461a      	mov	r2, r3
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f004 fec2 	bl	8007dfc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003078:	bf00      	nop
 800307a:	3720      	adds	r7, #32
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b08a      	sub	sp, #40	; 0x28
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003090:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	6a1b      	ldr	r3, [r3, #32]
 8003098:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	f003 030f 	and.w	r3, r3, #15
 80030a0:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	0c5b      	lsrs	r3, r3, #17
 80030a6:	f003 030f 	and.w	r3, r3, #15
 80030aa:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	091b      	lsrs	r3, r3, #4
 80030b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80030b4:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d004      	beq.n	80030c6 <HCD_RXQLVL_IRQHandler+0x46>
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	2b05      	cmp	r3, #5
 80030c0:	f000 80a9 	beq.w	8003216 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80030c4:	e0aa      	b.n	800321c <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	f000 80a6 	beq.w	800321a <HCD_RXQLVL_IRQHandler+0x19a>
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	212c      	movs	r1, #44	; 0x2c
 80030d4:	fb01 f303 	mul.w	r3, r1, r3
 80030d8:	4413      	add	r3, r2
 80030da:	3344      	adds	r3, #68	; 0x44
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	f000 809b 	beq.w	800321a <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	212c      	movs	r1, #44	; 0x2c
 80030ea:	fb01 f303 	mul.w	r3, r1, r3
 80030ee:	4413      	add	r3, r2
 80030f0:	3350      	adds	r3, #80	; 0x50
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	441a      	add	r2, r3
 80030f8:	6879      	ldr	r1, [r7, #4]
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	202c      	movs	r0, #44	; 0x2c
 80030fe:	fb00 f303 	mul.w	r3, r0, r3
 8003102:	440b      	add	r3, r1
 8003104:	334c      	adds	r3, #76	; 0x4c
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	429a      	cmp	r2, r3
 800310a:	d87a      	bhi.n	8003202 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6818      	ldr	r0, [r3, #0]
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	212c      	movs	r1, #44	; 0x2c
 8003116:	fb01 f303 	mul.w	r3, r1, r3
 800311a:	4413      	add	r3, r2
 800311c:	3344      	adds	r3, #68	; 0x44
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	b292      	uxth	r2, r2
 8003124:	4619      	mov	r1, r3
 8003126:	f001 ff5f 	bl	8004fe8 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	212c      	movs	r1, #44	; 0x2c
 8003130:	fb01 f303 	mul.w	r3, r1, r3
 8003134:	4413      	add	r3, r2
 8003136:	3344      	adds	r3, #68	; 0x44
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	441a      	add	r2, r3
 800313e:	6879      	ldr	r1, [r7, #4]
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	202c      	movs	r0, #44	; 0x2c
 8003144:	fb00 f303 	mul.w	r3, r0, r3
 8003148:	440b      	add	r3, r1
 800314a:	3344      	adds	r3, #68	; 0x44
 800314c:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	212c      	movs	r1, #44	; 0x2c
 8003154:	fb01 f303 	mul.w	r3, r1, r3
 8003158:	4413      	add	r3, r2
 800315a:	3350      	adds	r3, #80	; 0x50
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	441a      	add	r2, r3
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	202c      	movs	r0, #44	; 0x2c
 8003168:	fb00 f303 	mul.w	r3, r0, r3
 800316c:	440b      	add	r3, r1
 800316e:	3350      	adds	r3, #80	; 0x50
 8003170:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	015a      	lsls	r2, r3, #5
 8003176:	6a3b      	ldr	r3, [r7, #32]
 8003178:	4413      	add	r3, r2
 800317a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	0cdb      	lsrs	r3, r3, #19
 8003182:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003186:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	212c      	movs	r1, #44	; 0x2c
 800318e:	fb01 f303 	mul.w	r3, r1, r3
 8003192:	4413      	add	r3, r2
 8003194:	3340      	adds	r3, #64	; 0x40
 8003196:	881b      	ldrh	r3, [r3, #0]
 8003198:	461a      	mov	r2, r3
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	4293      	cmp	r3, r2
 800319e:	d13c      	bne.n	800321a <HCD_RXQLVL_IRQHandler+0x19a>
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d039      	beq.n	800321a <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	015a      	lsls	r2, r3, #5
 80031aa:	6a3b      	ldr	r3, [r7, #32]
 80031ac:	4413      	add	r3, r2
 80031ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80031bc:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80031c4:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	015a      	lsls	r2, r3, #5
 80031ca:	6a3b      	ldr	r3, [r7, #32]
 80031cc:	4413      	add	r3, r2
 80031ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031d2:	461a      	mov	r2, r3
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	212c      	movs	r1, #44	; 0x2c
 80031de:	fb01 f303 	mul.w	r3, r1, r3
 80031e2:	4413      	add	r3, r2
 80031e4:	3354      	adds	r3, #84	; 0x54
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	f083 0301 	eor.w	r3, r3, #1
 80031ec:	b2d8      	uxtb	r0, r3
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	69bb      	ldr	r3, [r7, #24]
 80031f2:	212c      	movs	r1, #44	; 0x2c
 80031f4:	fb01 f303 	mul.w	r3, r1, r3
 80031f8:	4413      	add	r3, r2
 80031fa:	3354      	adds	r3, #84	; 0x54
 80031fc:	4602      	mov	r2, r0
 80031fe:	701a      	strb	r2, [r3, #0]
      break;
 8003200:	e00b      	b.n	800321a <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	69bb      	ldr	r3, [r7, #24]
 8003206:	212c      	movs	r1, #44	; 0x2c
 8003208:	fb01 f303 	mul.w	r3, r1, r3
 800320c:	4413      	add	r3, r2
 800320e:	3360      	adds	r3, #96	; 0x60
 8003210:	2204      	movs	r2, #4
 8003212:	701a      	strb	r2, [r3, #0]
      break;
 8003214:	e001      	b.n	800321a <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8003216:	bf00      	nop
 8003218:	e000      	b.n	800321c <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 800321a:	bf00      	nop
  }
}
 800321c:	bf00      	nop
 800321e:	3728      	adds	r7, #40	; 0x28
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b086      	sub	sp, #24
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003250:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f003 0302 	and.w	r3, r3, #2
 8003258:	2b02      	cmp	r3, #2
 800325a:	d10b      	bne.n	8003274 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f003 0301 	and.w	r3, r3, #1
 8003262:	2b01      	cmp	r3, #1
 8003264:	d102      	bne.n	800326c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f004 fdac 	bl	8007dc4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f043 0302 	orr.w	r3, r3, #2
 8003272:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f003 0308 	and.w	r3, r3, #8
 800327a:	2b08      	cmp	r3, #8
 800327c:	d132      	bne.n	80032e4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	f043 0308 	orr.w	r3, r3, #8
 8003284:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f003 0304 	and.w	r3, r3, #4
 800328c:	2b04      	cmp	r3, #4
 800328e:	d126      	bne.n	80032de <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	2b02      	cmp	r3, #2
 8003296:	d113      	bne.n	80032c0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800329e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80032a2:	d106      	bne.n	80032b2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2102      	movs	r1, #2
 80032aa:	4618      	mov	r0, r3
 80032ac:	f001 fffc 	bl	80052a8 <USB_InitFSLSPClkSel>
 80032b0:	e011      	b.n	80032d6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2101      	movs	r1, #1
 80032b8:	4618      	mov	r0, r3
 80032ba:	f001 fff5 	bl	80052a8 <USB_InitFSLSPClkSel>
 80032be:	e00a      	b.n	80032d6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d106      	bne.n	80032d6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032ce:	461a      	mov	r2, r3
 80032d0:	f64e 2360 	movw	r3, #60000	; 0xea60
 80032d4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f004 fd9e 	bl	8007e18 <HAL_HCD_PortEnabled_Callback>
 80032dc:	e002      	b.n	80032e4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f004 fda8 	bl	8007e34 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f003 0320 	and.w	r3, r3, #32
 80032ea:	2b20      	cmp	r3, #32
 80032ec:	d103      	bne.n	80032f6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	f043 0320 	orr.w	r3, r3, #32
 80032f4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80032fc:	461a      	mov	r2, r3
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	6013      	str	r3, [r2, #0]
}
 8003302:	bf00      	nop
 8003304:	3718      	adds	r7, #24
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
	...

0800330c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e12b      	b.n	8003576 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d106      	bne.n	8003338 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7fd fdb6 	bl	8000ea4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2224      	movs	r2, #36	; 0x24
 800333c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 0201 	bic.w	r2, r2, #1
 800334e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800335e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800336e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003370:	f000 fd5c 	bl	8003e2c <HAL_RCC_GetPCLK1Freq>
 8003374:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	4a81      	ldr	r2, [pc, #516]	; (8003580 <HAL_I2C_Init+0x274>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d807      	bhi.n	8003390 <HAL_I2C_Init+0x84>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	4a80      	ldr	r2, [pc, #512]	; (8003584 <HAL_I2C_Init+0x278>)
 8003384:	4293      	cmp	r3, r2
 8003386:	bf94      	ite	ls
 8003388:	2301      	movls	r3, #1
 800338a:	2300      	movhi	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	e006      	b.n	800339e <HAL_I2C_Init+0x92>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	4a7d      	ldr	r2, [pc, #500]	; (8003588 <HAL_I2C_Init+0x27c>)
 8003394:	4293      	cmp	r3, r2
 8003396:	bf94      	ite	ls
 8003398:	2301      	movls	r3, #1
 800339a:	2300      	movhi	r3, #0
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e0e7      	b.n	8003576 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	4a78      	ldr	r2, [pc, #480]	; (800358c <HAL_I2C_Init+0x280>)
 80033aa:	fba2 2303 	umull	r2, r3, r2, r3
 80033ae:	0c9b      	lsrs	r3, r3, #18
 80033b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68ba      	ldr	r2, [r7, #8]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	4a6a      	ldr	r2, [pc, #424]	; (8003580 <HAL_I2C_Init+0x274>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d802      	bhi.n	80033e0 <HAL_I2C_Init+0xd4>
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	3301      	adds	r3, #1
 80033de:	e009      	b.n	80033f4 <HAL_I2C_Init+0xe8>
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80033e6:	fb02 f303 	mul.w	r3, r2, r3
 80033ea:	4a69      	ldr	r2, [pc, #420]	; (8003590 <HAL_I2C_Init+0x284>)
 80033ec:	fba2 2303 	umull	r2, r3, r2, r3
 80033f0:	099b      	lsrs	r3, r3, #6
 80033f2:	3301      	adds	r3, #1
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	6812      	ldr	r2, [r2, #0]
 80033f8:	430b      	orrs	r3, r1
 80033fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	69db      	ldr	r3, [r3, #28]
 8003402:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003406:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	495c      	ldr	r1, [pc, #368]	; (8003580 <HAL_I2C_Init+0x274>)
 8003410:	428b      	cmp	r3, r1
 8003412:	d819      	bhi.n	8003448 <HAL_I2C_Init+0x13c>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	1e59      	subs	r1, r3, #1
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003422:	1c59      	adds	r1, r3, #1
 8003424:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003428:	400b      	ands	r3, r1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <HAL_I2C_Init+0x138>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	1e59      	subs	r1, r3, #1
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	fbb1 f3f3 	udiv	r3, r1, r3
 800343c:	3301      	adds	r3, #1
 800343e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003442:	e051      	b.n	80034e8 <HAL_I2C_Init+0x1dc>
 8003444:	2304      	movs	r3, #4
 8003446:	e04f      	b.n	80034e8 <HAL_I2C_Init+0x1dc>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d111      	bne.n	8003474 <HAL_I2C_Init+0x168>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	1e58      	subs	r0, r3, #1
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6859      	ldr	r1, [r3, #4]
 8003458:	460b      	mov	r3, r1
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	440b      	add	r3, r1
 800345e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003462:	3301      	adds	r3, #1
 8003464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003468:	2b00      	cmp	r3, #0
 800346a:	bf0c      	ite	eq
 800346c:	2301      	moveq	r3, #1
 800346e:	2300      	movne	r3, #0
 8003470:	b2db      	uxtb	r3, r3
 8003472:	e012      	b.n	800349a <HAL_I2C_Init+0x18e>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	1e58      	subs	r0, r3, #1
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6859      	ldr	r1, [r3, #4]
 800347c:	460b      	mov	r3, r1
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	440b      	add	r3, r1
 8003482:	0099      	lsls	r1, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	fbb0 f3f3 	udiv	r3, r0, r3
 800348a:	3301      	adds	r3, #1
 800348c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003490:	2b00      	cmp	r3, #0
 8003492:	bf0c      	ite	eq
 8003494:	2301      	moveq	r3, #1
 8003496:	2300      	movne	r3, #0
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <HAL_I2C_Init+0x196>
 800349e:	2301      	movs	r3, #1
 80034a0:	e022      	b.n	80034e8 <HAL_I2C_Init+0x1dc>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10e      	bne.n	80034c8 <HAL_I2C_Init+0x1bc>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	1e58      	subs	r0, r3, #1
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6859      	ldr	r1, [r3, #4]
 80034b2:	460b      	mov	r3, r1
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	440b      	add	r3, r1
 80034b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80034bc:	3301      	adds	r3, #1
 80034be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034c6:	e00f      	b.n	80034e8 <HAL_I2C_Init+0x1dc>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	1e58      	subs	r0, r3, #1
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6859      	ldr	r1, [r3, #4]
 80034d0:	460b      	mov	r3, r1
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	440b      	add	r3, r1
 80034d6:	0099      	lsls	r1, r3, #2
 80034d8:	440b      	add	r3, r1
 80034da:	fbb0 f3f3 	udiv	r3, r0, r3
 80034de:	3301      	adds	r3, #1
 80034e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80034e8:	6879      	ldr	r1, [r7, #4]
 80034ea:	6809      	ldr	r1, [r1, #0]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	69da      	ldr	r2, [r3, #28]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	431a      	orrs	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	430a      	orrs	r2, r1
 800350a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003516:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	6911      	ldr	r1, [r2, #16]
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	68d2      	ldr	r2, [r2, #12]
 8003522:	4311      	orrs	r1, r2
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	6812      	ldr	r2, [r2, #0]
 8003528:	430b      	orrs	r3, r1
 800352a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	695a      	ldr	r2, [r3, #20]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	431a      	orrs	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	430a      	orrs	r2, r1
 8003546:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f042 0201 	orr.w	r2, r2, #1
 8003556:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2220      	movs	r2, #32
 8003562:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	000186a0 	.word	0x000186a0
 8003584:	001e847f 	.word	0x001e847f
 8003588:	003d08ff 	.word	0x003d08ff
 800358c:	431bde83 	.word	0x431bde83
 8003590:	10624dd3 	.word	0x10624dd3

08003594 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b086      	sub	sp, #24
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d101      	bne.n	80035a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e264      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d075      	beq.n	800369e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035b2:	4ba3      	ldr	r3, [pc, #652]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f003 030c 	and.w	r3, r3, #12
 80035ba:	2b04      	cmp	r3, #4
 80035bc:	d00c      	beq.n	80035d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035be:	4ba0      	ldr	r3, [pc, #640]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035c6:	2b08      	cmp	r3, #8
 80035c8:	d112      	bne.n	80035f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ca:	4b9d      	ldr	r3, [pc, #628]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035d6:	d10b      	bne.n	80035f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035d8:	4b99      	ldr	r3, [pc, #612]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d05b      	beq.n	800369c <HAL_RCC_OscConfig+0x108>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d157      	bne.n	800369c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e23f      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035f8:	d106      	bne.n	8003608 <HAL_RCC_OscConfig+0x74>
 80035fa:	4b91      	ldr	r3, [pc, #580]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a90      	ldr	r2, [pc, #576]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003600:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003604:	6013      	str	r3, [r2, #0]
 8003606:	e01d      	b.n	8003644 <HAL_RCC_OscConfig+0xb0>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003610:	d10c      	bne.n	800362c <HAL_RCC_OscConfig+0x98>
 8003612:	4b8b      	ldr	r3, [pc, #556]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a8a      	ldr	r2, [pc, #552]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003618:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800361c:	6013      	str	r3, [r2, #0]
 800361e:	4b88      	ldr	r3, [pc, #544]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a87      	ldr	r2, [pc, #540]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003624:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003628:	6013      	str	r3, [r2, #0]
 800362a:	e00b      	b.n	8003644 <HAL_RCC_OscConfig+0xb0>
 800362c:	4b84      	ldr	r3, [pc, #528]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a83      	ldr	r2, [pc, #524]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003632:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003636:	6013      	str	r3, [r2, #0]
 8003638:	4b81      	ldr	r3, [pc, #516]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a80      	ldr	r2, [pc, #512]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 800363e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003642:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d013      	beq.n	8003674 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800364c:	f7fd fdf6 	bl	800123c <HAL_GetTick>
 8003650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003652:	e008      	b.n	8003666 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003654:	f7fd fdf2 	bl	800123c <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b64      	cmp	r3, #100	; 0x64
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e204      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003666:	4b76      	ldr	r3, [pc, #472]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0f0      	beq.n	8003654 <HAL_RCC_OscConfig+0xc0>
 8003672:	e014      	b.n	800369e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003674:	f7fd fde2 	bl	800123c <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800367c:	f7fd fdde 	bl	800123c <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b64      	cmp	r3, #100	; 0x64
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e1f0      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800368e:	4b6c      	ldr	r3, [pc, #432]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1f0      	bne.n	800367c <HAL_RCC_OscConfig+0xe8>
 800369a:	e000      	b.n	800369e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800369c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d063      	beq.n	8003772 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036aa:	4b65      	ldr	r3, [pc, #404]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f003 030c 	and.w	r3, r3, #12
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00b      	beq.n	80036ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036b6:	4b62      	ldr	r3, [pc, #392]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036be:	2b08      	cmp	r3, #8
 80036c0:	d11c      	bne.n	80036fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036c2:	4b5f      	ldr	r3, [pc, #380]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d116      	bne.n	80036fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ce:	4b5c      	ldr	r3, [pc, #368]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d005      	beq.n	80036e6 <HAL_RCC_OscConfig+0x152>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d001      	beq.n	80036e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e1c4      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036e6:	4b56      	ldr	r3, [pc, #344]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	00db      	lsls	r3, r3, #3
 80036f4:	4952      	ldr	r1, [pc, #328]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036fa:	e03a      	b.n	8003772 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d020      	beq.n	8003746 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003704:	4b4f      	ldr	r3, [pc, #316]	; (8003844 <HAL_RCC_OscConfig+0x2b0>)
 8003706:	2201      	movs	r2, #1
 8003708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800370a:	f7fd fd97 	bl	800123c <HAL_GetTick>
 800370e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003710:	e008      	b.n	8003724 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003712:	f7fd fd93 	bl	800123c <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b02      	cmp	r3, #2
 800371e:	d901      	bls.n	8003724 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e1a5      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003724:	4b46      	ldr	r3, [pc, #280]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0302 	and.w	r3, r3, #2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d0f0      	beq.n	8003712 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003730:	4b43      	ldr	r3, [pc, #268]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	00db      	lsls	r3, r3, #3
 800373e:	4940      	ldr	r1, [pc, #256]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003740:	4313      	orrs	r3, r2
 8003742:	600b      	str	r3, [r1, #0]
 8003744:	e015      	b.n	8003772 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003746:	4b3f      	ldr	r3, [pc, #252]	; (8003844 <HAL_RCC_OscConfig+0x2b0>)
 8003748:	2200      	movs	r2, #0
 800374a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800374c:	f7fd fd76 	bl	800123c <HAL_GetTick>
 8003750:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003752:	e008      	b.n	8003766 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003754:	f7fd fd72 	bl	800123c <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b02      	cmp	r3, #2
 8003760:	d901      	bls.n	8003766 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e184      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003766:	4b36      	ldr	r3, [pc, #216]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1f0      	bne.n	8003754 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0308 	and.w	r3, r3, #8
 800377a:	2b00      	cmp	r3, #0
 800377c:	d030      	beq.n	80037e0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d016      	beq.n	80037b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003786:	4b30      	ldr	r3, [pc, #192]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003788:	2201      	movs	r2, #1
 800378a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800378c:	f7fd fd56 	bl	800123c <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003792:	e008      	b.n	80037a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003794:	f7fd fd52 	bl	800123c <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d901      	bls.n	80037a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e164      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037a6:	4b26      	ldr	r3, [pc, #152]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80037a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d0f0      	beq.n	8003794 <HAL_RCC_OscConfig+0x200>
 80037b2:	e015      	b.n	80037e0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037b4:	4b24      	ldr	r3, [pc, #144]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ba:	f7fd fd3f 	bl	800123c <HAL_GetTick>
 80037be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037c0:	e008      	b.n	80037d4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037c2:	f7fd fd3b 	bl	800123c <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d901      	bls.n	80037d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e14d      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037d4:	4b1a      	ldr	r3, [pc, #104]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80037d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037d8:	f003 0302 	and.w	r3, r3, #2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1f0      	bne.n	80037c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0304 	and.w	r3, r3, #4
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	f000 80a0 	beq.w	800392e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037ee:	2300      	movs	r3, #0
 80037f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037f2:	4b13      	ldr	r3, [pc, #76]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 80037f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d10f      	bne.n	800381e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037fe:	2300      	movs	r3, #0
 8003800:	60bb      	str	r3, [r7, #8]
 8003802:	4b0f      	ldr	r3, [pc, #60]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003806:	4a0e      	ldr	r2, [pc, #56]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003808:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800380c:	6413      	str	r3, [r2, #64]	; 0x40
 800380e:	4b0c      	ldr	r3, [pc, #48]	; (8003840 <HAL_RCC_OscConfig+0x2ac>)
 8003810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003816:	60bb      	str	r3, [r7, #8]
 8003818:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800381a:	2301      	movs	r3, #1
 800381c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800381e:	4b0b      	ldr	r3, [pc, #44]	; (800384c <HAL_RCC_OscConfig+0x2b8>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003826:	2b00      	cmp	r3, #0
 8003828:	d121      	bne.n	800386e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800382a:	4b08      	ldr	r3, [pc, #32]	; (800384c <HAL_RCC_OscConfig+0x2b8>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a07      	ldr	r2, [pc, #28]	; (800384c <HAL_RCC_OscConfig+0x2b8>)
 8003830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003834:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003836:	f7fd fd01 	bl	800123c <HAL_GetTick>
 800383a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800383c:	e011      	b.n	8003862 <HAL_RCC_OscConfig+0x2ce>
 800383e:	bf00      	nop
 8003840:	40023800 	.word	0x40023800
 8003844:	42470000 	.word	0x42470000
 8003848:	42470e80 	.word	0x42470e80
 800384c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003850:	f7fd fcf4 	bl	800123c <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e106      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003862:	4b85      	ldr	r3, [pc, #532]	; (8003a78 <HAL_RCC_OscConfig+0x4e4>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800386a:	2b00      	cmp	r3, #0
 800386c:	d0f0      	beq.n	8003850 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d106      	bne.n	8003884 <HAL_RCC_OscConfig+0x2f0>
 8003876:	4b81      	ldr	r3, [pc, #516]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 8003878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800387a:	4a80      	ldr	r2, [pc, #512]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 800387c:	f043 0301 	orr.w	r3, r3, #1
 8003880:	6713      	str	r3, [r2, #112]	; 0x70
 8003882:	e01c      	b.n	80038be <HAL_RCC_OscConfig+0x32a>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	2b05      	cmp	r3, #5
 800388a:	d10c      	bne.n	80038a6 <HAL_RCC_OscConfig+0x312>
 800388c:	4b7b      	ldr	r3, [pc, #492]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 800388e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003890:	4a7a      	ldr	r2, [pc, #488]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 8003892:	f043 0304 	orr.w	r3, r3, #4
 8003896:	6713      	str	r3, [r2, #112]	; 0x70
 8003898:	4b78      	ldr	r3, [pc, #480]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 800389a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800389c:	4a77      	ldr	r2, [pc, #476]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 800389e:	f043 0301 	orr.w	r3, r3, #1
 80038a2:	6713      	str	r3, [r2, #112]	; 0x70
 80038a4:	e00b      	b.n	80038be <HAL_RCC_OscConfig+0x32a>
 80038a6:	4b75      	ldr	r3, [pc, #468]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 80038a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038aa:	4a74      	ldr	r2, [pc, #464]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 80038ac:	f023 0301 	bic.w	r3, r3, #1
 80038b0:	6713      	str	r3, [r2, #112]	; 0x70
 80038b2:	4b72      	ldr	r3, [pc, #456]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 80038b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b6:	4a71      	ldr	r2, [pc, #452]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 80038b8:	f023 0304 	bic.w	r3, r3, #4
 80038bc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d015      	beq.n	80038f2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c6:	f7fd fcb9 	bl	800123c <HAL_GetTick>
 80038ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038cc:	e00a      	b.n	80038e4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038ce:	f7fd fcb5 	bl	800123c <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80038dc:	4293      	cmp	r3, r2
 80038de:	d901      	bls.n	80038e4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e0c5      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e4:	4b65      	ldr	r3, [pc, #404]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 80038e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0ee      	beq.n	80038ce <HAL_RCC_OscConfig+0x33a>
 80038f0:	e014      	b.n	800391c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038f2:	f7fd fca3 	bl	800123c <HAL_GetTick>
 80038f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038f8:	e00a      	b.n	8003910 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038fa:	f7fd fc9f 	bl	800123c <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	f241 3288 	movw	r2, #5000	; 0x1388
 8003908:	4293      	cmp	r3, r2
 800390a:	d901      	bls.n	8003910 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	e0af      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003910:	4b5a      	ldr	r3, [pc, #360]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 8003912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003914:	f003 0302 	and.w	r3, r3, #2
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1ee      	bne.n	80038fa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800391c:	7dfb      	ldrb	r3, [r7, #23]
 800391e:	2b01      	cmp	r3, #1
 8003920:	d105      	bne.n	800392e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003922:	4b56      	ldr	r3, [pc, #344]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 8003924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003926:	4a55      	ldr	r2, [pc, #340]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 8003928:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800392c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	699b      	ldr	r3, [r3, #24]
 8003932:	2b00      	cmp	r3, #0
 8003934:	f000 809b 	beq.w	8003a6e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003938:	4b50      	ldr	r3, [pc, #320]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	f003 030c 	and.w	r3, r3, #12
 8003940:	2b08      	cmp	r3, #8
 8003942:	d05c      	beq.n	80039fe <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	2b02      	cmp	r3, #2
 800394a:	d141      	bne.n	80039d0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800394c:	4b4c      	ldr	r3, [pc, #304]	; (8003a80 <HAL_RCC_OscConfig+0x4ec>)
 800394e:	2200      	movs	r2, #0
 8003950:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003952:	f7fd fc73 	bl	800123c <HAL_GetTick>
 8003956:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003958:	e008      	b.n	800396c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800395a:	f7fd fc6f 	bl	800123c <HAL_GetTick>
 800395e:	4602      	mov	r2, r0
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	2b02      	cmp	r3, #2
 8003966:	d901      	bls.n	800396c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e081      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800396c:	4b43      	ldr	r3, [pc, #268]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d1f0      	bne.n	800395a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	69da      	ldr	r2, [r3, #28]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a1b      	ldr	r3, [r3, #32]
 8003980:	431a      	orrs	r2, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003986:	019b      	lsls	r3, r3, #6
 8003988:	431a      	orrs	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398e:	085b      	lsrs	r3, r3, #1
 8003990:	3b01      	subs	r3, #1
 8003992:	041b      	lsls	r3, r3, #16
 8003994:	431a      	orrs	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800399a:	061b      	lsls	r3, r3, #24
 800399c:	4937      	ldr	r1, [pc, #220]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039a2:	4b37      	ldr	r3, [pc, #220]	; (8003a80 <HAL_RCC_OscConfig+0x4ec>)
 80039a4:	2201      	movs	r2, #1
 80039a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a8:	f7fd fc48 	bl	800123c <HAL_GetTick>
 80039ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ae:	e008      	b.n	80039c2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039b0:	f7fd fc44 	bl	800123c <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e056      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039c2:	4b2e      	ldr	r3, [pc, #184]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d0f0      	beq.n	80039b0 <HAL_RCC_OscConfig+0x41c>
 80039ce:	e04e      	b.n	8003a6e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039d0:	4b2b      	ldr	r3, [pc, #172]	; (8003a80 <HAL_RCC_OscConfig+0x4ec>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d6:	f7fd fc31 	bl	800123c <HAL_GetTick>
 80039da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039dc:	e008      	b.n	80039f0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039de:	f7fd fc2d 	bl	800123c <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d901      	bls.n	80039f0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e03f      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039f0:	4b22      	ldr	r3, [pc, #136]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d1f0      	bne.n	80039de <HAL_RCC_OscConfig+0x44a>
 80039fc:	e037      	b.n	8003a6e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d101      	bne.n	8003a0a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e032      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a0a:	4b1c      	ldr	r3, [pc, #112]	; (8003a7c <HAL_RCC_OscConfig+0x4e8>)
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	699b      	ldr	r3, [r3, #24]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d028      	beq.n	8003a6a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d121      	bne.n	8003a6a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d11a      	bne.n	8003a6a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a40:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d111      	bne.n	8003a6a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a50:	085b      	lsrs	r3, r3, #1
 8003a52:	3b01      	subs	r3, #1
 8003a54:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d107      	bne.n	8003a6a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a64:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d001      	beq.n	8003a6e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e000      	b.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3718      	adds	r7, #24
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	40007000 	.word	0x40007000
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	42470060 	.word	0x42470060

08003a84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d101      	bne.n	8003a98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e0cc      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a98:	4b68      	ldr	r3, [pc, #416]	; (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0307 	and.w	r3, r3, #7
 8003aa0:	683a      	ldr	r2, [r7, #0]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d90c      	bls.n	8003ac0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aa6:	4b65      	ldr	r3, [pc, #404]	; (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	b2d2      	uxtb	r2, r2
 8003aac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aae:	4b63      	ldr	r3, [pc, #396]	; (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0307 	and.w	r3, r3, #7
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d001      	beq.n	8003ac0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e0b8      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d020      	beq.n	8003b0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0304 	and.w	r3, r3, #4
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d005      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ad8:	4b59      	ldr	r3, [pc, #356]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	4a58      	ldr	r2, [pc, #352]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003ade:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003ae2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0308 	and.w	r3, r3, #8
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d005      	beq.n	8003afc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003af0:	4b53      	ldr	r3, [pc, #332]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	4a52      	ldr	r2, [pc, #328]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003af6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003afa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003afc:	4b50      	ldr	r3, [pc, #320]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	494d      	ldr	r1, [pc, #308]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d044      	beq.n	8003ba4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d107      	bne.n	8003b32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b22:	4b47      	ldr	r3, [pc, #284]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d119      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e07f      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d003      	beq.n	8003b42 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b3e:	2b03      	cmp	r3, #3
 8003b40:	d107      	bne.n	8003b52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b42:	4b3f      	ldr	r3, [pc, #252]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d109      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e06f      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b52:	4b3b      	ldr	r3, [pc, #236]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e067      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b62:	4b37      	ldr	r3, [pc, #220]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f023 0203 	bic.w	r2, r3, #3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	4934      	ldr	r1, [pc, #208]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b74:	f7fd fb62 	bl	800123c <HAL_GetTick>
 8003b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b7a:	e00a      	b.n	8003b92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b7c:	f7fd fb5e 	bl	800123c <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d901      	bls.n	8003b92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e04f      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b92:	4b2b      	ldr	r3, [pc, #172]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f003 020c 	and.w	r2, r3, #12
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d1eb      	bne.n	8003b7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ba4:	4b25      	ldr	r3, [pc, #148]	; (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0307 	and.w	r3, r3, #7
 8003bac:	683a      	ldr	r2, [r7, #0]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d20c      	bcs.n	8003bcc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bb2:	4b22      	ldr	r3, [pc, #136]	; (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	b2d2      	uxtb	r2, r2
 8003bb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bba:	4b20      	ldr	r3, [pc, #128]	; (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0307 	and.w	r3, r3, #7
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d001      	beq.n	8003bcc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e032      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d008      	beq.n	8003bea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bd8:	4b19      	ldr	r3, [pc, #100]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	4916      	ldr	r1, [pc, #88]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d009      	beq.n	8003c0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bf6:	4b12      	ldr	r3, [pc, #72]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	490e      	ldr	r1, [pc, #56]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c0a:	f000 f821 	bl	8003c50 <HAL_RCC_GetSysClockFreq>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	4b0b      	ldr	r3, [pc, #44]	; (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	091b      	lsrs	r3, r3, #4
 8003c16:	f003 030f 	and.w	r3, r3, #15
 8003c1a:	490a      	ldr	r1, [pc, #40]	; (8003c44 <HAL_RCC_ClockConfig+0x1c0>)
 8003c1c:	5ccb      	ldrb	r3, [r1, r3]
 8003c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c22:	4a09      	ldr	r2, [pc, #36]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c26:	4b09      	ldr	r3, [pc, #36]	; (8003c4c <HAL_RCC_ClockConfig+0x1c8>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fd fac2 	bl	80011b4 <HAL_InitTick>

  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3710      	adds	r7, #16
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	40023c00 	.word	0x40023c00
 8003c40:	40023800 	.word	0x40023800
 8003c44:	08008b6c 	.word	0x08008b6c
 8003c48:	20000000 	.word	0x20000000
 8003c4c:	20000004 	.word	0x20000004

08003c50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c50:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003c54:	b084      	sub	sp, #16
 8003c56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	607b      	str	r3, [r7, #4]
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	60fb      	str	r3, [r7, #12]
 8003c60:	2300      	movs	r3, #0
 8003c62:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003c64:	2300      	movs	r3, #0
 8003c66:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c68:	4b67      	ldr	r3, [pc, #412]	; (8003e08 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f003 030c 	and.w	r3, r3, #12
 8003c70:	2b08      	cmp	r3, #8
 8003c72:	d00d      	beq.n	8003c90 <HAL_RCC_GetSysClockFreq+0x40>
 8003c74:	2b08      	cmp	r3, #8
 8003c76:	f200 80bd 	bhi.w	8003df4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d002      	beq.n	8003c84 <HAL_RCC_GetSysClockFreq+0x34>
 8003c7e:	2b04      	cmp	r3, #4
 8003c80:	d003      	beq.n	8003c8a <HAL_RCC_GetSysClockFreq+0x3a>
 8003c82:	e0b7      	b.n	8003df4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c84:	4b61      	ldr	r3, [pc, #388]	; (8003e0c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003c86:	60bb      	str	r3, [r7, #8]
       break;
 8003c88:	e0b7      	b.n	8003dfa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c8a:	4b61      	ldr	r3, [pc, #388]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003c8c:	60bb      	str	r3, [r7, #8]
      break;
 8003c8e:	e0b4      	b.n	8003dfa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c90:	4b5d      	ldr	r3, [pc, #372]	; (8003e08 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c98:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c9a:	4b5b      	ldr	r3, [pc, #364]	; (8003e08 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d04d      	beq.n	8003d42 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ca6:	4b58      	ldr	r3, [pc, #352]	; (8003e08 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	099b      	lsrs	r3, r3, #6
 8003cac:	461a      	mov	r2, r3
 8003cae:	f04f 0300 	mov.w	r3, #0
 8003cb2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003cb6:	f04f 0100 	mov.w	r1, #0
 8003cba:	ea02 0800 	and.w	r8, r2, r0
 8003cbe:	ea03 0901 	and.w	r9, r3, r1
 8003cc2:	4640      	mov	r0, r8
 8003cc4:	4649      	mov	r1, r9
 8003cc6:	f04f 0200 	mov.w	r2, #0
 8003cca:	f04f 0300 	mov.w	r3, #0
 8003cce:	014b      	lsls	r3, r1, #5
 8003cd0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003cd4:	0142      	lsls	r2, r0, #5
 8003cd6:	4610      	mov	r0, r2
 8003cd8:	4619      	mov	r1, r3
 8003cda:	ebb0 0008 	subs.w	r0, r0, r8
 8003cde:	eb61 0109 	sbc.w	r1, r1, r9
 8003ce2:	f04f 0200 	mov.w	r2, #0
 8003ce6:	f04f 0300 	mov.w	r3, #0
 8003cea:	018b      	lsls	r3, r1, #6
 8003cec:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003cf0:	0182      	lsls	r2, r0, #6
 8003cf2:	1a12      	subs	r2, r2, r0
 8003cf4:	eb63 0301 	sbc.w	r3, r3, r1
 8003cf8:	f04f 0000 	mov.w	r0, #0
 8003cfc:	f04f 0100 	mov.w	r1, #0
 8003d00:	00d9      	lsls	r1, r3, #3
 8003d02:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003d06:	00d0      	lsls	r0, r2, #3
 8003d08:	4602      	mov	r2, r0
 8003d0a:	460b      	mov	r3, r1
 8003d0c:	eb12 0208 	adds.w	r2, r2, r8
 8003d10:	eb43 0309 	adc.w	r3, r3, r9
 8003d14:	f04f 0000 	mov.w	r0, #0
 8003d18:	f04f 0100 	mov.w	r1, #0
 8003d1c:	0259      	lsls	r1, r3, #9
 8003d1e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003d22:	0250      	lsls	r0, r2, #9
 8003d24:	4602      	mov	r2, r0
 8003d26:	460b      	mov	r3, r1
 8003d28:	4610      	mov	r0, r2
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	461a      	mov	r2, r3
 8003d30:	f04f 0300 	mov.w	r3, #0
 8003d34:	f7fc fa9c 	bl	8000270 <__aeabi_uldivmod>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	60fb      	str	r3, [r7, #12]
 8003d40:	e04a      	b.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d42:	4b31      	ldr	r3, [pc, #196]	; (8003e08 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	099b      	lsrs	r3, r3, #6
 8003d48:	461a      	mov	r2, r3
 8003d4a:	f04f 0300 	mov.w	r3, #0
 8003d4e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003d52:	f04f 0100 	mov.w	r1, #0
 8003d56:	ea02 0400 	and.w	r4, r2, r0
 8003d5a:	ea03 0501 	and.w	r5, r3, r1
 8003d5e:	4620      	mov	r0, r4
 8003d60:	4629      	mov	r1, r5
 8003d62:	f04f 0200 	mov.w	r2, #0
 8003d66:	f04f 0300 	mov.w	r3, #0
 8003d6a:	014b      	lsls	r3, r1, #5
 8003d6c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003d70:	0142      	lsls	r2, r0, #5
 8003d72:	4610      	mov	r0, r2
 8003d74:	4619      	mov	r1, r3
 8003d76:	1b00      	subs	r0, r0, r4
 8003d78:	eb61 0105 	sbc.w	r1, r1, r5
 8003d7c:	f04f 0200 	mov.w	r2, #0
 8003d80:	f04f 0300 	mov.w	r3, #0
 8003d84:	018b      	lsls	r3, r1, #6
 8003d86:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003d8a:	0182      	lsls	r2, r0, #6
 8003d8c:	1a12      	subs	r2, r2, r0
 8003d8e:	eb63 0301 	sbc.w	r3, r3, r1
 8003d92:	f04f 0000 	mov.w	r0, #0
 8003d96:	f04f 0100 	mov.w	r1, #0
 8003d9a:	00d9      	lsls	r1, r3, #3
 8003d9c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003da0:	00d0      	lsls	r0, r2, #3
 8003da2:	4602      	mov	r2, r0
 8003da4:	460b      	mov	r3, r1
 8003da6:	1912      	adds	r2, r2, r4
 8003da8:	eb45 0303 	adc.w	r3, r5, r3
 8003dac:	f04f 0000 	mov.w	r0, #0
 8003db0:	f04f 0100 	mov.w	r1, #0
 8003db4:	0299      	lsls	r1, r3, #10
 8003db6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003dba:	0290      	lsls	r0, r2, #10
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	4610      	mov	r0, r2
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	f04f 0300 	mov.w	r3, #0
 8003dcc:	f7fc fa50 	bl	8000270 <__aeabi_uldivmod>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	460b      	mov	r3, r1
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003dd8:	4b0b      	ldr	r3, [pc, #44]	; (8003e08 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	0c1b      	lsrs	r3, r3, #16
 8003dde:	f003 0303 	and.w	r3, r3, #3
 8003de2:	3301      	adds	r3, #1
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df0:	60bb      	str	r3, [r7, #8]
      break;
 8003df2:	e002      	b.n	8003dfa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003df4:	4b05      	ldr	r3, [pc, #20]	; (8003e0c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003df6:	60bb      	str	r3, [r7, #8]
      break;
 8003df8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dfa:	68bb      	ldr	r3, [r7, #8]
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003e06:	bf00      	nop
 8003e08:	40023800 	.word	0x40023800
 8003e0c:	00f42400 	.word	0x00f42400
 8003e10:	007a1200 	.word	0x007a1200

08003e14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e18:	4b03      	ldr	r3, [pc, #12]	; (8003e28 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop
 8003e28:	20000000 	.word	0x20000000

08003e2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e30:	f7ff fff0 	bl	8003e14 <HAL_RCC_GetHCLKFreq>
 8003e34:	4602      	mov	r2, r0
 8003e36:	4b05      	ldr	r3, [pc, #20]	; (8003e4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	0a9b      	lsrs	r3, r3, #10
 8003e3c:	f003 0307 	and.w	r3, r3, #7
 8003e40:	4903      	ldr	r1, [pc, #12]	; (8003e50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e42:	5ccb      	ldrb	r3, [r1, r3]
 8003e44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	40023800 	.word	0x40023800
 8003e50:	08008b7c 	.word	0x08008b7c

08003e54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e07b      	b.n	8003f5e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d108      	bne.n	8003e80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e76:	d009      	beq.n	8003e8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	61da      	str	r2, [r3, #28]
 8003e7e:	e005      	b.n	8003e8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d106      	bne.n	8003eac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f7fd f844 	bl	8000f34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2202      	movs	r2, #2
 8003eb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ec2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003ed4:	431a      	orrs	r2, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ede:	431a      	orrs	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	431a      	orrs	r2, r3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003efc:	431a      	orrs	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	69db      	ldr	r3, [r3, #28]
 8003f02:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f06:	431a      	orrs	r2, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6a1b      	ldr	r3, [r3, #32]
 8003f0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f10:	ea42 0103 	orr.w	r1, r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f18:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	430a      	orrs	r2, r1
 8003f22:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	699b      	ldr	r3, [r3, #24]
 8003f28:	0c1b      	lsrs	r3, r3, #16
 8003f2a:	f003 0104 	and.w	r1, r3, #4
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f32:	f003 0210 	and.w	r2, r3, #16
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	69da      	ldr	r2, [r3, #28]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f4c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b08c      	sub	sp, #48	; 0x30
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	60f8      	str	r0, [r7, #12]
 8003f6e:	60b9      	str	r1, [r7, #8]
 8003f70:	607a      	str	r2, [r7, #4]
 8003f72:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003f74:	2301      	movs	r3, #1
 8003f76:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d101      	bne.n	8003f8c <HAL_SPI_TransmitReceive+0x26>
 8003f88:	2302      	movs	r3, #2
 8003f8a:	e18a      	b.n	80042a2 <HAL_SPI_TransmitReceive+0x33c>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f94:	f7fd f952 	bl	800123c <HAL_GetTick>
 8003f98:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fa0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003faa:	887b      	ldrh	r3, [r7, #2]
 8003fac:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003fae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d00f      	beq.n	8003fd6 <HAL_SPI_TransmitReceive+0x70>
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fbc:	d107      	bne.n	8003fce <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d103      	bne.n	8003fce <HAL_SPI_TransmitReceive+0x68>
 8003fc6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003fca:	2b04      	cmp	r3, #4
 8003fcc:	d003      	beq.n	8003fd6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003fce:	2302      	movs	r3, #2
 8003fd0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003fd4:	e15b      	b.n	800428e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d005      	beq.n	8003fe8 <HAL_SPI_TransmitReceive+0x82>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d002      	beq.n	8003fe8 <HAL_SPI_TransmitReceive+0x82>
 8003fe2:	887b      	ldrh	r3, [r7, #2]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d103      	bne.n	8003ff0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003fee:	e14e      	b.n	800428e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	2b04      	cmp	r3, #4
 8003ffa:	d003      	beq.n	8004004 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2205      	movs	r2, #5
 8004000:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	887a      	ldrh	r2, [r7, #2]
 8004014:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	887a      	ldrh	r2, [r7, #2]
 800401a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	68ba      	ldr	r2, [r7, #8]
 8004020:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	887a      	ldrh	r2, [r7, #2]
 8004026:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	887a      	ldrh	r2, [r7, #2]
 800402c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2200      	movs	r2, #0
 8004038:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004044:	2b40      	cmp	r3, #64	; 0x40
 8004046:	d007      	beq.n	8004058 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004056:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004060:	d178      	bne.n	8004154 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d002      	beq.n	8004070 <HAL_SPI_TransmitReceive+0x10a>
 800406a:	8b7b      	ldrh	r3, [r7, #26]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d166      	bne.n	800413e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004074:	881a      	ldrh	r2, [r3, #0]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004080:	1c9a      	adds	r2, r3, #2
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800408a:	b29b      	uxth	r3, r3
 800408c:	3b01      	subs	r3, #1
 800408e:	b29a      	uxth	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004094:	e053      	b.n	800413e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b02      	cmp	r3, #2
 80040a2:	d11b      	bne.n	80040dc <HAL_SPI_TransmitReceive+0x176>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d016      	beq.n	80040dc <HAL_SPI_TransmitReceive+0x176>
 80040ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d113      	bne.n	80040dc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b8:	881a      	ldrh	r2, [r3, #0]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c4:	1c9a      	adds	r2, r3, #2
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	3b01      	subs	r3, #1
 80040d2:	b29a      	uxth	r2, r3
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80040d8:	2300      	movs	r3, #0
 80040da:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d119      	bne.n	800411e <HAL_SPI_TransmitReceive+0x1b8>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d014      	beq.n	800411e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68da      	ldr	r2, [r3, #12]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040fe:	b292      	uxth	r2, r2
 8004100:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004106:	1c9a      	adds	r2, r3, #2
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004110:	b29b      	uxth	r3, r3
 8004112:	3b01      	subs	r3, #1
 8004114:	b29a      	uxth	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800411a:	2301      	movs	r3, #1
 800411c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800411e:	f7fd f88d 	bl	800123c <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800412a:	429a      	cmp	r2, r3
 800412c:	d807      	bhi.n	800413e <HAL_SPI_TransmitReceive+0x1d8>
 800412e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004130:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004134:	d003      	beq.n	800413e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800413c:	e0a7      	b.n	800428e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004142:	b29b      	uxth	r3, r3
 8004144:	2b00      	cmp	r3, #0
 8004146:	d1a6      	bne.n	8004096 <HAL_SPI_TransmitReceive+0x130>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800414c:	b29b      	uxth	r3, r3
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1a1      	bne.n	8004096 <HAL_SPI_TransmitReceive+0x130>
 8004152:	e07c      	b.n	800424e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d002      	beq.n	8004162 <HAL_SPI_TransmitReceive+0x1fc>
 800415c:	8b7b      	ldrh	r3, [r7, #26]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d16b      	bne.n	800423a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	330c      	adds	r3, #12
 800416c:	7812      	ldrb	r2, [r2, #0]
 800416e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004174:	1c5a      	adds	r2, r3, #1
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800417e:	b29b      	uxth	r3, r3
 8004180:	3b01      	subs	r3, #1
 8004182:	b29a      	uxth	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004188:	e057      	b.n	800423a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f003 0302 	and.w	r3, r3, #2
 8004194:	2b02      	cmp	r3, #2
 8004196:	d11c      	bne.n	80041d2 <HAL_SPI_TransmitReceive+0x26c>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800419c:	b29b      	uxth	r3, r3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d017      	beq.n	80041d2 <HAL_SPI_TransmitReceive+0x26c>
 80041a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d114      	bne.n	80041d2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	330c      	adds	r3, #12
 80041b2:	7812      	ldrb	r2, [r2, #0]
 80041b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ba:	1c5a      	adds	r2, r3, #1
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	3b01      	subs	r3, #1
 80041c8:	b29a      	uxth	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041ce:	2300      	movs	r3, #0
 80041d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f003 0301 	and.w	r3, r3, #1
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d119      	bne.n	8004214 <HAL_SPI_TransmitReceive+0x2ae>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d014      	beq.n	8004214 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	68da      	ldr	r2, [r3, #12]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f4:	b2d2      	uxtb	r2, r2
 80041f6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fc:	1c5a      	adds	r2, r3, #1
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004206:	b29b      	uxth	r3, r3
 8004208:	3b01      	subs	r3, #1
 800420a:	b29a      	uxth	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004210:	2301      	movs	r3, #1
 8004212:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004214:	f7fd f812 	bl	800123c <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004220:	429a      	cmp	r2, r3
 8004222:	d803      	bhi.n	800422c <HAL_SPI_TransmitReceive+0x2c6>
 8004224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004226:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800422a:	d102      	bne.n	8004232 <HAL_SPI_TransmitReceive+0x2cc>
 800422c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800422e:	2b00      	cmp	r3, #0
 8004230:	d103      	bne.n	800423a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004238:	e029      	b.n	800428e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800423e:	b29b      	uxth	r3, r3
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1a2      	bne.n	800418a <HAL_SPI_TransmitReceive+0x224>
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004248:	b29b      	uxth	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d19d      	bne.n	800418a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800424e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004250:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004252:	68f8      	ldr	r0, [r7, #12]
 8004254:	f000 f8b2 	bl	80043bc <SPI_EndRxTxTransaction>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d006      	beq.n	800426c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2220      	movs	r2, #32
 8004268:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800426a:	e010      	b.n	800428e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d10b      	bne.n	800428c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004274:	2300      	movs	r3, #0
 8004276:	617b      	str	r3, [r7, #20]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	617b      	str	r3, [r7, #20]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	617b      	str	r3, [r7, #20]
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	e000      	b.n	800428e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800428c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2201      	movs	r2, #1
 8004292:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800429e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3730      	adds	r7, #48	; 0x30
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
	...

080042ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b088      	sub	sp, #32
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	603b      	str	r3, [r7, #0]
 80042b8:	4613      	mov	r3, r2
 80042ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80042bc:	f7fc ffbe 	bl	800123c <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c4:	1a9b      	subs	r3, r3, r2
 80042c6:	683a      	ldr	r2, [r7, #0]
 80042c8:	4413      	add	r3, r2
 80042ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80042cc:	f7fc ffb6 	bl	800123c <HAL_GetTick>
 80042d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80042d2:	4b39      	ldr	r3, [pc, #228]	; (80043b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	015b      	lsls	r3, r3, #5
 80042d8:	0d1b      	lsrs	r3, r3, #20
 80042da:	69fa      	ldr	r2, [r7, #28]
 80042dc:	fb02 f303 	mul.w	r3, r2, r3
 80042e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80042e2:	e054      	b.n	800438e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042ea:	d050      	beq.n	800438e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042ec:	f7fc ffa6 	bl	800123c <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	69fa      	ldr	r2, [r7, #28]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d902      	bls.n	8004302 <SPI_WaitFlagStateUntilTimeout+0x56>
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d13d      	bne.n	800437e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004310:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800431a:	d111      	bne.n	8004340 <SPI_WaitFlagStateUntilTimeout+0x94>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004324:	d004      	beq.n	8004330 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800432e:	d107      	bne.n	8004340 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800433e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004344:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004348:	d10f      	bne.n	800436a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004358:	601a      	str	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004368:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	2201      	movs	r2, #1
 800436e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2200      	movs	r2, #0
 8004376:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e017      	b.n	80043ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d101      	bne.n	8004388 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004384:	2300      	movs	r3, #0
 8004386:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	3b01      	subs	r3, #1
 800438c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	689a      	ldr	r2, [r3, #8]
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	4013      	ands	r3, r2
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	429a      	cmp	r2, r3
 800439c:	bf0c      	ite	eq
 800439e:	2301      	moveq	r3, #1
 80043a0:	2300      	movne	r3, #0
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	461a      	mov	r2, r3
 80043a6:	79fb      	ldrb	r3, [r7, #7]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d19b      	bne.n	80042e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80043ac:	2300      	movs	r3, #0
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3720      	adds	r7, #32
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	20000000 	.word	0x20000000

080043bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b088      	sub	sp, #32
 80043c0:	af02      	add	r7, sp, #8
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80043c8:	4b1b      	ldr	r3, [pc, #108]	; (8004438 <SPI_EndRxTxTransaction+0x7c>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a1b      	ldr	r2, [pc, #108]	; (800443c <SPI_EndRxTxTransaction+0x80>)
 80043ce:	fba2 2303 	umull	r2, r3, r2, r3
 80043d2:	0d5b      	lsrs	r3, r3, #21
 80043d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043d8:	fb02 f303 	mul.w	r3, r2, r3
 80043dc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043e6:	d112      	bne.n	800440e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	9300      	str	r3, [sp, #0]
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	2200      	movs	r2, #0
 80043f0:	2180      	movs	r1, #128	; 0x80
 80043f2:	68f8      	ldr	r0, [r7, #12]
 80043f4:	f7ff ff5a 	bl	80042ac <SPI_WaitFlagStateUntilTimeout>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d016      	beq.n	800442c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004402:	f043 0220 	orr.w	r2, r3, #32
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e00f      	b.n	800442e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00a      	beq.n	800442a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	3b01      	subs	r3, #1
 8004418:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004424:	2b80      	cmp	r3, #128	; 0x80
 8004426:	d0f2      	beq.n	800440e <SPI_EndRxTxTransaction+0x52>
 8004428:	e000      	b.n	800442c <SPI_EndRxTxTransaction+0x70>
        break;
 800442a:	bf00      	nop
  }

  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3718      	adds	r7, #24
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	20000000 	.word	0x20000000
 800443c:	165e9f81 	.word	0x165e9f81

08004440 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d101      	bne.n	8004452 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e041      	b.n	80044d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d106      	bne.n	800446c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f7fc fdac 	bl	8000fc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2202      	movs	r2, #2
 8004470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	3304      	adds	r3, #4
 800447c:	4619      	mov	r1, r3
 800447e:	4610      	mov	r0, r2
 8004480:	f000 fa96 	bl	80049b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3708      	adds	r7, #8
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
	...

080044e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d001      	beq.n	80044f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e04e      	b.n	8004596 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2202      	movs	r2, #2
 80044fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68da      	ldr	r2, [r3, #12]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f042 0201 	orr.w	r2, r2, #1
 800450e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a23      	ldr	r2, [pc, #140]	; (80045a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d022      	beq.n	8004560 <HAL_TIM_Base_Start_IT+0x80>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004522:	d01d      	beq.n	8004560 <HAL_TIM_Base_Start_IT+0x80>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a1f      	ldr	r2, [pc, #124]	; (80045a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d018      	beq.n	8004560 <HAL_TIM_Base_Start_IT+0x80>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a1e      	ldr	r2, [pc, #120]	; (80045ac <HAL_TIM_Base_Start_IT+0xcc>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d013      	beq.n	8004560 <HAL_TIM_Base_Start_IT+0x80>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a1c      	ldr	r2, [pc, #112]	; (80045b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d00e      	beq.n	8004560 <HAL_TIM_Base_Start_IT+0x80>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a1b      	ldr	r2, [pc, #108]	; (80045b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d009      	beq.n	8004560 <HAL_TIM_Base_Start_IT+0x80>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a19      	ldr	r2, [pc, #100]	; (80045b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d004      	beq.n	8004560 <HAL_TIM_Base_Start_IT+0x80>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a18      	ldr	r2, [pc, #96]	; (80045bc <HAL_TIM_Base_Start_IT+0xdc>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d111      	bne.n	8004584 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f003 0307 	and.w	r3, r3, #7
 800456a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2b06      	cmp	r3, #6
 8004570:	d010      	beq.n	8004594 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f042 0201 	orr.w	r2, r2, #1
 8004580:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004582:	e007      	b.n	8004594 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f042 0201 	orr.w	r2, r2, #1
 8004592:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3714      	adds	r7, #20
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	40010000 	.word	0x40010000
 80045a8:	40000400 	.word	0x40000400
 80045ac:	40000800 	.word	0x40000800
 80045b0:	40000c00 	.word	0x40000c00
 80045b4:	40010400 	.word	0x40010400
 80045b8:	40014000 	.word	0x40014000
 80045bc:	40001800 	.word	0x40001800

080045c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b082      	sub	sp, #8
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d122      	bne.n	800461c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	f003 0302 	and.w	r3, r3, #2
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d11b      	bne.n	800461c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f06f 0202 	mvn.w	r2, #2
 80045ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2201      	movs	r2, #1
 80045f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d003      	beq.n	800460a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 f9b5 	bl	8004972 <HAL_TIM_IC_CaptureCallback>
 8004608:	e005      	b.n	8004616 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 f9a7 	bl	800495e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 f9b8 	bl	8004986 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	f003 0304 	and.w	r3, r3, #4
 8004626:	2b04      	cmp	r3, #4
 8004628:	d122      	bne.n	8004670 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	f003 0304 	and.w	r3, r3, #4
 8004634:	2b04      	cmp	r3, #4
 8004636:	d11b      	bne.n	8004670 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f06f 0204 	mvn.w	r2, #4
 8004640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2202      	movs	r2, #2
 8004646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	699b      	ldr	r3, [r3, #24]
 800464e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 f98b 	bl	8004972 <HAL_TIM_IC_CaptureCallback>
 800465c:	e005      	b.n	800466a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 f97d 	bl	800495e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 f98e 	bl	8004986 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	f003 0308 	and.w	r3, r3, #8
 800467a:	2b08      	cmp	r3, #8
 800467c:	d122      	bne.n	80046c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	f003 0308 	and.w	r3, r3, #8
 8004688:	2b08      	cmp	r3, #8
 800468a:	d11b      	bne.n	80046c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f06f 0208 	mvn.w	r2, #8
 8004694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2204      	movs	r2, #4
 800469a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	69db      	ldr	r3, [r3, #28]
 80046a2:	f003 0303 	and.w	r3, r3, #3
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f961 	bl	8004972 <HAL_TIM_IC_CaptureCallback>
 80046b0:	e005      	b.n	80046be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f953 	bl	800495e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 f964 	bl	8004986 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	f003 0310 	and.w	r3, r3, #16
 80046ce:	2b10      	cmp	r3, #16
 80046d0:	d122      	bne.n	8004718 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	f003 0310 	and.w	r3, r3, #16
 80046dc:	2b10      	cmp	r3, #16
 80046de:	d11b      	bne.n	8004718 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f06f 0210 	mvn.w	r2, #16
 80046e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2208      	movs	r2, #8
 80046ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	69db      	ldr	r3, [r3, #28]
 80046f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f000 f937 	bl	8004972 <HAL_TIM_IC_CaptureCallback>
 8004704:	e005      	b.n	8004712 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 f929 	bl	800495e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 f93a 	bl	8004986 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b01      	cmp	r3, #1
 8004724:	d10e      	bne.n	8004744 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	f003 0301 	and.w	r3, r3, #1
 8004730:	2b01      	cmp	r3, #1
 8004732:	d107      	bne.n	8004744 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f06f 0201 	mvn.w	r2, #1
 800473c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f7fc f988 	bl	8000a54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800474e:	2b80      	cmp	r3, #128	; 0x80
 8004750:	d10e      	bne.n	8004770 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800475c:	2b80      	cmp	r3, #128	; 0x80
 800475e:	d107      	bne.n	8004770 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 fae0 	bl	8004d30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	691b      	ldr	r3, [r3, #16]
 8004776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800477a:	2b40      	cmp	r3, #64	; 0x40
 800477c:	d10e      	bne.n	800479c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004788:	2b40      	cmp	r3, #64	; 0x40
 800478a:	d107      	bne.n	800479c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f000 f8ff 	bl	800499a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	691b      	ldr	r3, [r3, #16]
 80047a2:	f003 0320 	and.w	r3, r3, #32
 80047a6:	2b20      	cmp	r3, #32
 80047a8:	d10e      	bne.n	80047c8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	f003 0320 	and.w	r3, r3, #32
 80047b4:	2b20      	cmp	r3, #32
 80047b6:	d107      	bne.n	80047c8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f06f 0220 	mvn.w	r2, #32
 80047c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 faaa 	bl	8004d1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047c8:	bf00      	nop
 80047ca:	3708      	adds	r7, #8
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047da:	2300      	movs	r3, #0
 80047dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d101      	bne.n	80047ec <HAL_TIM_ConfigClockSource+0x1c>
 80047e8:	2302      	movs	r3, #2
 80047ea:	e0b4      	b.n	8004956 <HAL_TIM_ConfigClockSource+0x186>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2202      	movs	r2, #2
 80047f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800480a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004812:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68ba      	ldr	r2, [r7, #8]
 800481a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004824:	d03e      	beq.n	80048a4 <HAL_TIM_ConfigClockSource+0xd4>
 8004826:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800482a:	f200 8087 	bhi.w	800493c <HAL_TIM_ConfigClockSource+0x16c>
 800482e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004832:	f000 8086 	beq.w	8004942 <HAL_TIM_ConfigClockSource+0x172>
 8004836:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800483a:	d87f      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 800483c:	2b70      	cmp	r3, #112	; 0x70
 800483e:	d01a      	beq.n	8004876 <HAL_TIM_ConfigClockSource+0xa6>
 8004840:	2b70      	cmp	r3, #112	; 0x70
 8004842:	d87b      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 8004844:	2b60      	cmp	r3, #96	; 0x60
 8004846:	d050      	beq.n	80048ea <HAL_TIM_ConfigClockSource+0x11a>
 8004848:	2b60      	cmp	r3, #96	; 0x60
 800484a:	d877      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 800484c:	2b50      	cmp	r3, #80	; 0x50
 800484e:	d03c      	beq.n	80048ca <HAL_TIM_ConfigClockSource+0xfa>
 8004850:	2b50      	cmp	r3, #80	; 0x50
 8004852:	d873      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 8004854:	2b40      	cmp	r3, #64	; 0x40
 8004856:	d058      	beq.n	800490a <HAL_TIM_ConfigClockSource+0x13a>
 8004858:	2b40      	cmp	r3, #64	; 0x40
 800485a:	d86f      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 800485c:	2b30      	cmp	r3, #48	; 0x30
 800485e:	d064      	beq.n	800492a <HAL_TIM_ConfigClockSource+0x15a>
 8004860:	2b30      	cmp	r3, #48	; 0x30
 8004862:	d86b      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 8004864:	2b20      	cmp	r3, #32
 8004866:	d060      	beq.n	800492a <HAL_TIM_ConfigClockSource+0x15a>
 8004868:	2b20      	cmp	r3, #32
 800486a:	d867      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 800486c:	2b00      	cmp	r3, #0
 800486e:	d05c      	beq.n	800492a <HAL_TIM_ConfigClockSource+0x15a>
 8004870:	2b10      	cmp	r3, #16
 8004872:	d05a      	beq.n	800492a <HAL_TIM_ConfigClockSource+0x15a>
 8004874:	e062      	b.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6818      	ldr	r0, [r3, #0]
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	6899      	ldr	r1, [r3, #8]
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685a      	ldr	r2, [r3, #4]
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f000 f9ad 	bl	8004be4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004898:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68ba      	ldr	r2, [r7, #8]
 80048a0:	609a      	str	r2, [r3, #8]
      break;
 80048a2:	e04f      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6818      	ldr	r0, [r3, #0]
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	6899      	ldr	r1, [r3, #8]
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	685a      	ldr	r2, [r3, #4]
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	f000 f996 	bl	8004be4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	689a      	ldr	r2, [r3, #8]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048c6:	609a      	str	r2, [r3, #8]
      break;
 80048c8:	e03c      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6818      	ldr	r0, [r3, #0]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	6859      	ldr	r1, [r3, #4]
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	461a      	mov	r2, r3
 80048d8:	f000 f90a 	bl	8004af0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2150      	movs	r1, #80	; 0x50
 80048e2:	4618      	mov	r0, r3
 80048e4:	f000 f963 	bl	8004bae <TIM_ITRx_SetConfig>
      break;
 80048e8:	e02c      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6818      	ldr	r0, [r3, #0]
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	6859      	ldr	r1, [r3, #4]
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	461a      	mov	r2, r3
 80048f8:	f000 f929 	bl	8004b4e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2160      	movs	r1, #96	; 0x60
 8004902:	4618      	mov	r0, r3
 8004904:	f000 f953 	bl	8004bae <TIM_ITRx_SetConfig>
      break;
 8004908:	e01c      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6818      	ldr	r0, [r3, #0]
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	6859      	ldr	r1, [r3, #4]
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	461a      	mov	r2, r3
 8004918:	f000 f8ea 	bl	8004af0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2140      	movs	r1, #64	; 0x40
 8004922:	4618      	mov	r0, r3
 8004924:	f000 f943 	bl	8004bae <TIM_ITRx_SetConfig>
      break;
 8004928:	e00c      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4619      	mov	r1, r3
 8004934:	4610      	mov	r0, r2
 8004936:	f000 f93a 	bl	8004bae <TIM_ITRx_SetConfig>
      break;
 800493a:	e003      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	73fb      	strb	r3, [r7, #15]
      break;
 8004940:	e000      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004942:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004954:	7bfb      	ldrb	r3, [r7, #15]
}
 8004956:	4618      	mov	r0, r3
 8004958:	3710      	adds	r7, #16
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}

0800495e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800495e:	b480      	push	{r7}
 8004960:	b083      	sub	sp, #12
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004966:	bf00      	nop
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr

08004972 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004972:	b480      	push	{r7}
 8004974:	b083      	sub	sp, #12
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800497a:	bf00      	nop
 800497c:	370c      	adds	r7, #12
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr

08004986 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004986:	b480      	push	{r7}
 8004988:	b083      	sub	sp, #12
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800498e:	bf00      	nop
 8004990:	370c      	adds	r7, #12
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr

0800499a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800499a:	b480      	push	{r7}
 800499c:	b083      	sub	sp, #12
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049a2:	bf00      	nop
 80049a4:	370c      	adds	r7, #12
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
	...

080049b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b085      	sub	sp, #20
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a40      	ldr	r2, [pc, #256]	; (8004ac4 <TIM_Base_SetConfig+0x114>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d013      	beq.n	80049f0 <TIM_Base_SetConfig+0x40>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049ce:	d00f      	beq.n	80049f0 <TIM_Base_SetConfig+0x40>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a3d      	ldr	r2, [pc, #244]	; (8004ac8 <TIM_Base_SetConfig+0x118>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d00b      	beq.n	80049f0 <TIM_Base_SetConfig+0x40>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a3c      	ldr	r2, [pc, #240]	; (8004acc <TIM_Base_SetConfig+0x11c>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d007      	beq.n	80049f0 <TIM_Base_SetConfig+0x40>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a3b      	ldr	r2, [pc, #236]	; (8004ad0 <TIM_Base_SetConfig+0x120>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d003      	beq.n	80049f0 <TIM_Base_SetConfig+0x40>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a3a      	ldr	r2, [pc, #232]	; (8004ad4 <TIM_Base_SetConfig+0x124>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d108      	bne.n	8004a02 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a2f      	ldr	r2, [pc, #188]	; (8004ac4 <TIM_Base_SetConfig+0x114>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d02b      	beq.n	8004a62 <TIM_Base_SetConfig+0xb2>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a10:	d027      	beq.n	8004a62 <TIM_Base_SetConfig+0xb2>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a2c      	ldr	r2, [pc, #176]	; (8004ac8 <TIM_Base_SetConfig+0x118>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d023      	beq.n	8004a62 <TIM_Base_SetConfig+0xb2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a2b      	ldr	r2, [pc, #172]	; (8004acc <TIM_Base_SetConfig+0x11c>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d01f      	beq.n	8004a62 <TIM_Base_SetConfig+0xb2>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a2a      	ldr	r2, [pc, #168]	; (8004ad0 <TIM_Base_SetConfig+0x120>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d01b      	beq.n	8004a62 <TIM_Base_SetConfig+0xb2>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a29      	ldr	r2, [pc, #164]	; (8004ad4 <TIM_Base_SetConfig+0x124>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d017      	beq.n	8004a62 <TIM_Base_SetConfig+0xb2>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a28      	ldr	r2, [pc, #160]	; (8004ad8 <TIM_Base_SetConfig+0x128>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d013      	beq.n	8004a62 <TIM_Base_SetConfig+0xb2>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a27      	ldr	r2, [pc, #156]	; (8004adc <TIM_Base_SetConfig+0x12c>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d00f      	beq.n	8004a62 <TIM_Base_SetConfig+0xb2>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a26      	ldr	r2, [pc, #152]	; (8004ae0 <TIM_Base_SetConfig+0x130>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d00b      	beq.n	8004a62 <TIM_Base_SetConfig+0xb2>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a25      	ldr	r2, [pc, #148]	; (8004ae4 <TIM_Base_SetConfig+0x134>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d007      	beq.n	8004a62 <TIM_Base_SetConfig+0xb2>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a24      	ldr	r2, [pc, #144]	; (8004ae8 <TIM_Base_SetConfig+0x138>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d003      	beq.n	8004a62 <TIM_Base_SetConfig+0xb2>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a23      	ldr	r2, [pc, #140]	; (8004aec <TIM_Base_SetConfig+0x13c>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d108      	bne.n	8004a74 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68fa      	ldr	r2, [r7, #12]
 8004a86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	689a      	ldr	r2, [r3, #8]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a0a      	ldr	r2, [pc, #40]	; (8004ac4 <TIM_Base_SetConfig+0x114>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d003      	beq.n	8004aa8 <TIM_Base_SetConfig+0xf8>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a0c      	ldr	r2, [pc, #48]	; (8004ad4 <TIM_Base_SetConfig+0x124>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d103      	bne.n	8004ab0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	691a      	ldr	r2, [r3, #16]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	615a      	str	r2, [r3, #20]
}
 8004ab6:	bf00      	nop
 8004ab8:	3714      	adds	r7, #20
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	40010000 	.word	0x40010000
 8004ac8:	40000400 	.word	0x40000400
 8004acc:	40000800 	.word	0x40000800
 8004ad0:	40000c00 	.word	0x40000c00
 8004ad4:	40010400 	.word	0x40010400
 8004ad8:	40014000 	.word	0x40014000
 8004adc:	40014400 	.word	0x40014400
 8004ae0:	40014800 	.word	0x40014800
 8004ae4:	40001800 	.word	0x40001800
 8004ae8:	40001c00 	.word	0x40001c00
 8004aec:	40002000 	.word	0x40002000

08004af0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b087      	sub	sp, #28
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6a1b      	ldr	r3, [r3, #32]
 8004b00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6a1b      	ldr	r3, [r3, #32]
 8004b06:	f023 0201 	bic.w	r2, r3, #1
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	011b      	lsls	r3, r3, #4
 8004b20:	693a      	ldr	r2, [r7, #16]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	f023 030a 	bic.w	r3, r3, #10
 8004b2c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b2e:	697a      	ldr	r2, [r7, #20]
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	693a      	ldr	r2, [r7, #16]
 8004b3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	621a      	str	r2, [r3, #32]
}
 8004b42:	bf00      	nop
 8004b44:	371c      	adds	r7, #28
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr

08004b4e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b087      	sub	sp, #28
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	60f8      	str	r0, [r7, #12]
 8004b56:	60b9      	str	r1, [r7, #8]
 8004b58:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	f023 0210 	bic.w	r2, r3, #16
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6a1b      	ldr	r3, [r3, #32]
 8004b70:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b78:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	031b      	lsls	r3, r3, #12
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b8a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	011b      	lsls	r3, r3, #4
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	697a      	ldr	r2, [r7, #20]
 8004b9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	693a      	ldr	r2, [r7, #16]
 8004ba0:	621a      	str	r2, [r3, #32]
}
 8004ba2:	bf00      	nop
 8004ba4:	371c      	adds	r7, #28
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b085      	sub	sp, #20
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
 8004bb6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bc4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004bc6:	683a      	ldr	r2, [r7, #0]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	f043 0307 	orr.w	r3, r3, #7
 8004bd0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	68fa      	ldr	r2, [r7, #12]
 8004bd6:	609a      	str	r2, [r3, #8]
}
 8004bd8:	bf00      	nop
 8004bda:	3714      	adds	r7, #20
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr

08004be4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b087      	sub	sp, #28
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
 8004bf0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bfe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	021a      	lsls	r2, r3, #8
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	431a      	orrs	r2, r3
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	609a      	str	r2, [r3, #8]
}
 8004c18:	bf00      	nop
 8004c1a:	371c      	adds	r7, #28
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b085      	sub	sp, #20
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d101      	bne.n	8004c3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c38:	2302      	movs	r3, #2
 8004c3a:	e05a      	b.n	8004cf2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2202      	movs	r2, #2
 8004c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a21      	ldr	r2, [pc, #132]	; (8004d00 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d022      	beq.n	8004cc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c88:	d01d      	beq.n	8004cc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a1d      	ldr	r2, [pc, #116]	; (8004d04 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d018      	beq.n	8004cc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a1b      	ldr	r2, [pc, #108]	; (8004d08 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d013      	beq.n	8004cc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a1a      	ldr	r2, [pc, #104]	; (8004d0c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d00e      	beq.n	8004cc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a18      	ldr	r2, [pc, #96]	; (8004d10 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d009      	beq.n	8004cc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a17      	ldr	r2, [pc, #92]	; (8004d14 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d004      	beq.n	8004cc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a15      	ldr	r2, [pc, #84]	; (8004d18 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d10c      	bne.n	8004ce0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ccc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	68ba      	ldr	r2, [r7, #8]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	68ba      	ldr	r2, [r7, #8]
 8004cde:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3714      	adds	r7, #20
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	40010000 	.word	0x40010000
 8004d04:	40000400 	.word	0x40000400
 8004d08:	40000800 	.word	0x40000800
 8004d0c:	40000c00 	.word	0x40000c00
 8004d10:	40010400 	.word	0x40010400
 8004d14:	40014000 	.word	0x40014000
 8004d18:	40001800 	.word	0x40001800

08004d1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d24:	bf00      	nop
 8004d26:	370c      	adds	r7, #12
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b083      	sub	sp, #12
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d38:	bf00      	nop
 8004d3a:	370c      	adds	r7, #12
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr

08004d44 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004d44:	b084      	sub	sp, #16
 8004d46:	b580      	push	{r7, lr}
 8004d48:	b084      	sub	sp, #16
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
 8004d4e:	f107 001c 	add.w	r0, r7, #28
 8004d52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d122      	bne.n	8004da2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d60:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004d70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004d84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d105      	bne.n	8004d96 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f000 f9a0 	bl	80050dc <USB_CoreReset>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	73fb      	strb	r3, [r7, #15]
 8004da0:	e01a      	b.n	8004dd8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 f994 	bl	80050dc <USB_CoreReset>
 8004db4:	4603      	mov	r3, r0
 8004db6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004db8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d106      	bne.n	8004dcc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	639a      	str	r2, [r3, #56]	; 0x38
 8004dca:	e005      	b.n	8004dd8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d10b      	bne.n	8004df6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	f043 0206 	orr.w	r2, r3, #6
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f043 0220 	orr.w	r2, r3, #32
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3710      	adds	r7, #16
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e02:	b004      	add	sp, #16
 8004e04:	4770      	bx	lr

08004e06 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f043 0201 	orr.w	r2, r3, #1
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	f023 0201 	bic.w	r2, r3, #1
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	370c      	adds	r7, #12
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	b084      	sub	sp, #16
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
 8004e52:	460b      	mov	r3, r1
 8004e54:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004e56:	2300      	movs	r3, #0
 8004e58:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004e66:	78fb      	ldrb	r3, [r7, #3]
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d115      	bne.n	8004e98 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004e78:	2001      	movs	r0, #1
 8004e7a:	f7fc f9eb 	bl	8001254 <HAL_Delay>
      ms++;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	3301      	adds	r3, #1
 8004e82:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f000 f91a 	bl	80050be <USB_GetMode>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d01e      	beq.n	8004ece <USB_SetCurrentMode+0x84>
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2b31      	cmp	r3, #49	; 0x31
 8004e94:	d9f0      	bls.n	8004e78 <USB_SetCurrentMode+0x2e>
 8004e96:	e01a      	b.n	8004ece <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004e98:	78fb      	ldrb	r3, [r7, #3]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d115      	bne.n	8004eca <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004eaa:	2001      	movs	r0, #1
 8004eac:	f7fc f9d2 	bl	8001254 <HAL_Delay>
      ms++;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 f901 	bl	80050be <USB_GetMode>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d005      	beq.n	8004ece <USB_SetCurrentMode+0x84>
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2b31      	cmp	r3, #49	; 0x31
 8004ec6:	d9f0      	bls.n	8004eaa <USB_SetCurrentMode+0x60>
 8004ec8:	e001      	b.n	8004ece <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e005      	b.n	8004eda <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2b32      	cmp	r3, #50	; 0x32
 8004ed2:	d101      	bne.n	8004ed8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e000      	b.n	8004eda <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004ed8:	2300      	movs	r3, #0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3710      	adds	r7, #16
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
	...

08004ee4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b085      	sub	sp, #20
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	019b      	lsls	r3, r3, #6
 8004ef6:	f043 0220 	orr.w	r2, r3, #32
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	3301      	adds	r3, #1
 8004f02:	60fb      	str	r3, [r7, #12]
 8004f04:	4a08      	ldr	r2, [pc, #32]	; (8004f28 <USB_FlushTxFifo+0x44>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d901      	bls.n	8004f0e <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e006      	b.n	8004f1c <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	f003 0320 	and.w	r3, r3, #32
 8004f16:	2b20      	cmp	r3, #32
 8004f18:	d0f1      	beq.n	8004efe <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004f1a:	2300      	movs	r3, #0
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3714      	adds	r7, #20
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr
 8004f28:	00030d40 	.word	0x00030d40

08004f2c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f34:	2300      	movs	r3, #0
 8004f36:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2210      	movs	r2, #16
 8004f3c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	3301      	adds	r3, #1
 8004f42:	60fb      	str	r3, [r7, #12]
 8004f44:	4a08      	ldr	r2, [pc, #32]	; (8004f68 <USB_FlushRxFifo+0x3c>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d901      	bls.n	8004f4e <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e006      	b.n	8004f5c <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	f003 0310 	and.w	r3, r3, #16
 8004f56:	2b10      	cmp	r3, #16
 8004f58:	d0f1      	beq.n	8004f3e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004f5a:	2300      	movs	r3, #0
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3714      	adds	r7, #20
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr
 8004f68:	00030d40 	.word	0x00030d40

08004f6c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b089      	sub	sp, #36	; 0x24
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	4611      	mov	r1, r2
 8004f78:	461a      	mov	r2, r3
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	71fb      	strb	r3, [r7, #7]
 8004f7e:	4613      	mov	r3, r2
 8004f80:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004f8a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d123      	bne.n	8004fda <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004f92:	88bb      	ldrh	r3, [r7, #4]
 8004f94:	3303      	adds	r3, #3
 8004f96:	089b      	lsrs	r3, r3, #2
 8004f98:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	61bb      	str	r3, [r7, #24]
 8004f9e:	e018      	b.n	8004fd2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004fa0:	79fb      	ldrb	r3, [r7, #7]
 8004fa2:	031a      	lsls	r2, r3, #12
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	4413      	add	r3, r2
 8004fa8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004fac:	461a      	mov	r2, r3
 8004fae:	69fb      	ldr	r3, [r7, #28]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004fba:	69fb      	ldr	r3, [r7, #28]
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	3301      	adds	r3, #1
 8004fca:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	3301      	adds	r3, #1
 8004fd0:	61bb      	str	r3, [r7, #24]
 8004fd2:	69ba      	ldr	r2, [r7, #24]
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d3e2      	bcc.n	8004fa0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004fda:	2300      	movs	r3, #0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3724      	adds	r7, #36	; 0x24
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr

08004fe8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b08b      	sub	sp, #44	; 0x2c
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	4613      	mov	r3, r2
 8004ff4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004ffe:	88fb      	ldrh	r3, [r7, #6]
 8005000:	089b      	lsrs	r3, r3, #2
 8005002:	b29b      	uxth	r3, r3
 8005004:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005006:	88fb      	ldrh	r3, [r7, #6]
 8005008:	f003 0303 	and.w	r3, r3, #3
 800500c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800500e:	2300      	movs	r3, #0
 8005010:	623b      	str	r3, [r7, #32]
 8005012:	e014      	b.n	800503e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005014:	69bb      	ldr	r3, [r7, #24]
 8005016:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800501e:	601a      	str	r2, [r3, #0]
    pDest++;
 8005020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005022:	3301      	adds	r3, #1
 8005024:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005028:	3301      	adds	r3, #1
 800502a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800502c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502e:	3301      	adds	r3, #1
 8005030:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005034:	3301      	adds	r3, #1
 8005036:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005038:	6a3b      	ldr	r3, [r7, #32]
 800503a:	3301      	adds	r3, #1
 800503c:	623b      	str	r3, [r7, #32]
 800503e:	6a3a      	ldr	r2, [r7, #32]
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	429a      	cmp	r2, r3
 8005044:	d3e6      	bcc.n	8005014 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005046:	8bfb      	ldrh	r3, [r7, #30]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d01e      	beq.n	800508a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800504c:	2300      	movs	r3, #0
 800504e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005050:	69bb      	ldr	r3, [r7, #24]
 8005052:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005056:	461a      	mov	r2, r3
 8005058:	f107 0310 	add.w	r3, r7, #16
 800505c:	6812      	ldr	r2, [r2, #0]
 800505e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	6a3b      	ldr	r3, [r7, #32]
 8005064:	b2db      	uxtb	r3, r3
 8005066:	00db      	lsls	r3, r3, #3
 8005068:	fa22 f303 	lsr.w	r3, r2, r3
 800506c:	b2da      	uxtb	r2, r3
 800506e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005070:	701a      	strb	r2, [r3, #0]
      i++;
 8005072:	6a3b      	ldr	r3, [r7, #32]
 8005074:	3301      	adds	r3, #1
 8005076:	623b      	str	r3, [r7, #32]
      pDest++;
 8005078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507a:	3301      	adds	r3, #1
 800507c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800507e:	8bfb      	ldrh	r3, [r7, #30]
 8005080:	3b01      	subs	r3, #1
 8005082:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005084:	8bfb      	ldrh	r3, [r7, #30]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d1ea      	bne.n	8005060 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800508a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800508c:	4618      	mov	r0, r3
 800508e:	372c      	adds	r7, #44	; 0x2c
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	695b      	ldr	r3, [r3, #20]
 80050a4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	4013      	ands	r3, r2
 80050ae:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80050b0:	68fb      	ldr	r3, [r7, #12]
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3714      	adds	r7, #20
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr

080050be <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80050be:	b480      	push	{r7}
 80050c0:	b083      	sub	sp, #12
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	f003 0301 	and.w	r3, r3, #1
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	370c      	adds	r7, #12
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
	...

080050dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80050dc:	b480      	push	{r7}
 80050de:	b085      	sub	sp, #20
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	3301      	adds	r3, #1
 80050ec:	60fb      	str	r3, [r7, #12]
 80050ee:	4a13      	ldr	r2, [pc, #76]	; (800513c <USB_CoreReset+0x60>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d901      	bls.n	80050f8 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e01a      	b.n	800512e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	691b      	ldr	r3, [r3, #16]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	daf3      	bge.n	80050e8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005100:	2300      	movs	r3, #0
 8005102:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	f043 0201 	orr.w	r2, r3, #1
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	3301      	adds	r3, #1
 8005114:	60fb      	str	r3, [r7, #12]
 8005116:	4a09      	ldr	r2, [pc, #36]	; (800513c <USB_CoreReset+0x60>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d901      	bls.n	8005120 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e006      	b.n	800512e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	691b      	ldr	r3, [r3, #16]
 8005124:	f003 0301 	and.w	r3, r3, #1
 8005128:	2b01      	cmp	r3, #1
 800512a:	d0f1      	beq.n	8005110 <USB_CoreReset+0x34>

  return HAL_OK;
 800512c:	2300      	movs	r3, #0
}
 800512e:	4618      	mov	r0, r3
 8005130:	3714      	adds	r7, #20
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	00030d40 	.word	0x00030d40

08005140 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005140:	b084      	sub	sp, #16
 8005142:	b580      	push	{r7, lr}
 8005144:	b084      	sub	sp, #16
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
 800514a:	f107 001c 	add.w	r0, r7, #28
 800514e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800515c:	461a      	mov	r2, r3
 800515e:	2300      	movs	r3, #0
 8005160:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005166:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005172:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800517e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800518a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800518e:	2b00      	cmp	r3, #0
 8005190:	d018      	beq.n	80051c4 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005194:	2b01      	cmp	r3, #1
 8005196:	d10a      	bne.n	80051ae <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68ba      	ldr	r2, [r7, #8]
 80051a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80051a6:	f043 0304 	orr.w	r3, r3, #4
 80051aa:	6013      	str	r3, [r2, #0]
 80051ac:	e014      	b.n	80051d8 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	68ba      	ldr	r2, [r7, #8]
 80051b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80051bc:	f023 0304 	bic.w	r3, r3, #4
 80051c0:	6013      	str	r3, [r2, #0]
 80051c2:	e009      	b.n	80051d8 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68ba      	ldr	r2, [r7, #8]
 80051ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80051d2:	f023 0304 	bic.w	r3, r3, #4
 80051d6:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80051d8:	2110      	movs	r1, #16
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f7ff fe82 	bl	8004ee4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f7ff fea3 	bl	8004f2c <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80051e6:	2300      	movs	r3, #0
 80051e8:	60fb      	str	r3, [r7, #12]
 80051ea:	e015      	b.n	8005218 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	015a      	lsls	r2, r3, #5
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	4413      	add	r3, r2
 80051f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051f8:	461a      	mov	r2, r3
 80051fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80051fe:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	015a      	lsls	r2, r3, #5
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	4413      	add	r3, r2
 8005208:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800520c:	461a      	mov	r2, r3
 800520e:	2300      	movs	r3, #0
 8005210:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	3301      	adds	r3, #1
 8005216:	60fb      	str	r3, [r7, #12]
 8005218:	6a3b      	ldr	r3, [r7, #32]
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	429a      	cmp	r2, r3
 800521e:	d3e5      	bcc.n	80051ec <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800522c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005236:	2b00      	cmp	r3, #0
 8005238:	d00b      	beq.n	8005252 <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005240:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	4a13      	ldr	r2, [pc, #76]	; (8005294 <USB_HostInit+0x154>)
 8005246:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a13      	ldr	r2, [pc, #76]	; (8005298 <USB_HostInit+0x158>)
 800524c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005250:	e009      	b.n	8005266 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2280      	movs	r2, #128	; 0x80
 8005256:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4a10      	ldr	r2, [pc, #64]	; (800529c <USB_HostInit+0x15c>)
 800525c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a0f      	ldr	r2, [pc, #60]	; (80052a0 <USB_HostInit+0x160>)
 8005262:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005268:	2b00      	cmp	r3, #0
 800526a:	d105      	bne.n	8005278 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	f043 0210 	orr.w	r2, r3, #16
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	699a      	ldr	r2, [r3, #24]
 800527c:	4b09      	ldr	r3, [pc, #36]	; (80052a4 <USB_HostInit+0x164>)
 800527e:	4313      	orrs	r3, r2
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3710      	adds	r7, #16
 800528a:	46bd      	mov	sp, r7
 800528c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005290:	b004      	add	sp, #16
 8005292:	4770      	bx	lr
 8005294:	01000200 	.word	0x01000200
 8005298:	00e00300 	.word	0x00e00300
 800529c:	00600080 	.word	0x00600080
 80052a0:	004000e0 	.word	0x004000e0
 80052a4:	a3200008 	.word	0xa3200008

080052a8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b085      	sub	sp, #20
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	460b      	mov	r3, r1
 80052b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052c6:	f023 0303 	bic.w	r3, r3, #3
 80052ca:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	78fb      	ldrb	r3, [r7, #3]
 80052d6:	f003 0303 	and.w	r3, r3, #3
 80052da:	68f9      	ldr	r1, [r7, #12]
 80052dc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80052e0:	4313      	orrs	r3, r2
 80052e2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80052e4:	78fb      	ldrb	r3, [r7, #3]
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d107      	bne.n	80052fa <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052f0:	461a      	mov	r2, r3
 80052f2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80052f6:	6053      	str	r3, [r2, #4]
 80052f8:	e009      	b.n	800530e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80052fa:	78fb      	ldrb	r3, [r7, #3]
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d106      	bne.n	800530e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005306:	461a      	mov	r2, r3
 8005308:	f241 7370 	movw	r3, #6000	; 0x1770
 800530c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3714      	adds	r7, #20
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005328:	2300      	movs	r3, #0
 800532a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800533c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	68fa      	ldr	r2, [r7, #12]
 8005342:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005346:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800534a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800534c:	2064      	movs	r0, #100	; 0x64
 800534e:	f7fb ff81 	bl	8001254 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800535a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800535e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005360:	200a      	movs	r0, #10
 8005362:	f7fb ff77 	bl	8001254 <HAL_Delay>

  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	460b      	mov	r3, r1
 800537a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005380:	2300      	movs	r3, #0
 8005382:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005394:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800539c:	2b00      	cmp	r3, #0
 800539e:	d109      	bne.n	80053b4 <USB_DriveVbus+0x44>
 80053a0:	78fb      	ldrb	r3, [r7, #3]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d106      	bne.n	80053b4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80053ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80053b2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053be:	d109      	bne.n	80053d4 <USB_DriveVbus+0x64>
 80053c0:	78fb      	ldrb	r3, [r7, #3]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d106      	bne.n	80053d4 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80053ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053d2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3714      	adds	r7, #20
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr

080053e2 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80053e2:	b480      	push	{r7}
 80053e4:	b085      	sub	sp, #20
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80053ee:	2300      	movs	r3, #0
 80053f0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	0c5b      	lsrs	r3, r3, #17
 8005400:	f003 0303 	and.w	r3, r3, #3
}
 8005404:	4618      	mov	r0, r3
 8005406:	3714      	adds	r7, #20
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr

08005410 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005410:	b480      	push	{r7}
 8005412:	b085      	sub	sp, #20
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	b29b      	uxth	r3, r3
}
 8005426:	4618      	mov	r0, r3
 8005428:	3714      	adds	r7, #20
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr
	...

08005434 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b088      	sub	sp, #32
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	4608      	mov	r0, r1
 800543e:	4611      	mov	r1, r2
 8005440:	461a      	mov	r2, r3
 8005442:	4603      	mov	r3, r0
 8005444:	70fb      	strb	r3, [r7, #3]
 8005446:	460b      	mov	r3, r1
 8005448:	70bb      	strb	r3, [r7, #2]
 800544a:	4613      	mov	r3, r2
 800544c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800544e:	2300      	movs	r3, #0
 8005450:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8005456:	78fb      	ldrb	r3, [r7, #3]
 8005458:	015a      	lsls	r2, r3, #5
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	4413      	add	r3, r2
 800545e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005462:	461a      	mov	r2, r3
 8005464:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005468:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800546a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800546e:	2b03      	cmp	r3, #3
 8005470:	d87e      	bhi.n	8005570 <USB_HC_Init+0x13c>
 8005472:	a201      	add	r2, pc, #4	; (adr r2, 8005478 <USB_HC_Init+0x44>)
 8005474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005478:	08005489 	.word	0x08005489
 800547c:	08005533 	.word	0x08005533
 8005480:	08005489 	.word	0x08005489
 8005484:	080054f5 	.word	0x080054f5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005488:	78fb      	ldrb	r3, [r7, #3]
 800548a:	015a      	lsls	r2, r3, #5
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	4413      	add	r3, r2
 8005490:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005494:	461a      	mov	r2, r3
 8005496:	f240 439d 	movw	r3, #1181	; 0x49d
 800549a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800549c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	da10      	bge.n	80054c6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80054a4:	78fb      	ldrb	r3, [r7, #3]
 80054a6:	015a      	lsls	r2, r3, #5
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	4413      	add	r3, r2
 80054ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	78fa      	ldrb	r2, [r7, #3]
 80054b4:	0151      	lsls	r1, r2, #5
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	440a      	add	r2, r1
 80054ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054c2:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80054c4:	e057      	b.n	8005576 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d051      	beq.n	8005576 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80054d2:	78fb      	ldrb	r3, [r7, #3]
 80054d4:	015a      	lsls	r2, r3, #5
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	4413      	add	r3, r2
 80054da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	78fa      	ldrb	r2, [r7, #3]
 80054e2:	0151      	lsls	r1, r2, #5
 80054e4:	693a      	ldr	r2, [r7, #16]
 80054e6:	440a      	add	r2, r1
 80054e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054ec:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80054f0:	60d3      	str	r3, [r2, #12]
      break;
 80054f2:	e040      	b.n	8005576 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80054f4:	78fb      	ldrb	r3, [r7, #3]
 80054f6:	015a      	lsls	r2, r3, #5
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	4413      	add	r3, r2
 80054fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005500:	461a      	mov	r2, r3
 8005502:	f240 639d 	movw	r3, #1693	; 0x69d
 8005506:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005508:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800550c:	2b00      	cmp	r3, #0
 800550e:	da34      	bge.n	800557a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005510:	78fb      	ldrb	r3, [r7, #3]
 8005512:	015a      	lsls	r2, r3, #5
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	4413      	add	r3, r2
 8005518:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	78fa      	ldrb	r2, [r7, #3]
 8005520:	0151      	lsls	r1, r2, #5
 8005522:	693a      	ldr	r2, [r7, #16]
 8005524:	440a      	add	r2, r1
 8005526:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800552a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800552e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005530:	e023      	b.n	800557a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005532:	78fb      	ldrb	r3, [r7, #3]
 8005534:	015a      	lsls	r2, r3, #5
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	4413      	add	r3, r2
 800553a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800553e:	461a      	mov	r2, r3
 8005540:	f240 2325 	movw	r3, #549	; 0x225
 8005544:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005546:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800554a:	2b00      	cmp	r3, #0
 800554c:	da17      	bge.n	800557e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800554e:	78fb      	ldrb	r3, [r7, #3]
 8005550:	015a      	lsls	r2, r3, #5
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	4413      	add	r3, r2
 8005556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	78fa      	ldrb	r2, [r7, #3]
 800555e:	0151      	lsls	r1, r2, #5
 8005560:	693a      	ldr	r2, [r7, #16]
 8005562:	440a      	add	r2, r1
 8005564:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005568:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800556c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800556e:	e006      	b.n	800557e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	77fb      	strb	r3, [r7, #31]
      break;
 8005574:	e004      	b.n	8005580 <USB_HC_Init+0x14c>
      break;
 8005576:	bf00      	nop
 8005578:	e002      	b.n	8005580 <USB_HC_Init+0x14c>
      break;
 800557a:	bf00      	nop
 800557c:	e000      	b.n	8005580 <USB_HC_Init+0x14c>
      break;
 800557e:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005586:	699a      	ldr	r2, [r3, #24]
 8005588:	78fb      	ldrb	r3, [r7, #3]
 800558a:	f003 030f 	and.w	r3, r3, #15
 800558e:	2101      	movs	r1, #1
 8005590:	fa01 f303 	lsl.w	r3, r1, r3
 8005594:	6939      	ldr	r1, [r7, #16]
 8005596:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800559a:	4313      	orrs	r3, r2
 800559c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	699b      	ldr	r3, [r3, #24]
 80055a2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80055aa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	da03      	bge.n	80055ba <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80055b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055b6:	61bb      	str	r3, [r7, #24]
 80055b8:	e001      	b.n	80055be <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 80055ba:	2300      	movs	r3, #0
 80055bc:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f7ff ff0f 	bl	80053e2 <USB_GetHostSpeed>
 80055c4:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80055c6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d106      	bne.n	80055dc <USB_HC_Init+0x1a8>
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2b02      	cmp	r3, #2
 80055d2:	d003      	beq.n	80055dc <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80055d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80055d8:	617b      	str	r3, [r7, #20]
 80055da:	e001      	b.n	80055e0 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80055dc:	2300      	movs	r3, #0
 80055de:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80055e0:	787b      	ldrb	r3, [r7, #1]
 80055e2:	059b      	lsls	r3, r3, #22
 80055e4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80055e8:	78bb      	ldrb	r3, [r7, #2]
 80055ea:	02db      	lsls	r3, r3, #11
 80055ec:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80055f0:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80055f2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80055f6:	049b      	lsls	r3, r3, #18
 80055f8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80055fc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80055fe:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005600:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005604:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800560a:	78fb      	ldrb	r3, [r7, #3]
 800560c:	0159      	lsls	r1, r3, #5
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	440b      	add	r3, r1
 8005612:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005616:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800561c:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800561e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005622:	2b03      	cmp	r3, #3
 8005624:	d10f      	bne.n	8005646 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8005626:	78fb      	ldrb	r3, [r7, #3]
 8005628:	015a      	lsls	r2, r3, #5
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	4413      	add	r3, r2
 800562e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	78fa      	ldrb	r2, [r7, #3]
 8005636:	0151      	lsls	r1, r2, #5
 8005638:	693a      	ldr	r2, [r7, #16]
 800563a:	440a      	add	r2, r1
 800563c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005640:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005644:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005646:	7ffb      	ldrb	r3, [r7, #31]
}
 8005648:	4618      	mov	r0, r3
 800564a:	3720      	adds	r7, #32
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b08c      	sub	sp, #48	; 0x30
 8005654:	af02      	add	r7, sp, #8
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	4613      	mov	r3, r2
 800565c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	785b      	ldrb	r3, [r3, #1]
 8005666:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005668:	f44f 7380 	mov.w	r3, #256	; 0x100
 800566c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005676:	2b00      	cmp	r3, #0
 8005678:	d02d      	beq.n	80056d6 <USB_HC_StartXfer+0x86>
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	791b      	ldrb	r3, [r3, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d129      	bne.n	80056d6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8005682:	79fb      	ldrb	r3, [r7, #7]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d117      	bne.n	80056b8 <USB_HC_StartXfer+0x68>
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	79db      	ldrb	r3, [r3, #7]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d003      	beq.n	8005698 <USB_HC_StartXfer+0x48>
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	79db      	ldrb	r3, [r3, #7]
 8005694:	2b02      	cmp	r3, #2
 8005696:	d10f      	bne.n	80056b8 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	015a      	lsls	r2, r3, #5
 800569c:	6a3b      	ldr	r3, [r7, #32]
 800569e:	4413      	add	r3, r2
 80056a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	69fa      	ldr	r2, [r7, #28]
 80056a8:	0151      	lsls	r1, r2, #5
 80056aa:	6a3a      	ldr	r2, [r7, #32]
 80056ac:	440a      	add	r2, r1
 80056ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056b6:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80056b8:	79fb      	ldrb	r3, [r7, #7]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d10b      	bne.n	80056d6 <USB_HC_StartXfer+0x86>
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	795b      	ldrb	r3, [r3, #5]
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d107      	bne.n	80056d6 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	785b      	ldrb	r3, [r3, #1]
 80056ca:	4619      	mov	r1, r3
 80056cc:	68f8      	ldr	r0, [r7, #12]
 80056ce:	f000 fa2f 	bl	8005b30 <USB_DoPing>
      return HAL_OK;
 80056d2:	2300      	movs	r3, #0
 80056d4:	e0f8      	b.n	80058c8 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	695b      	ldr	r3, [r3, #20]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d018      	beq.n	8005710 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	68ba      	ldr	r2, [r7, #8]
 80056e4:	8912      	ldrh	r2, [r2, #8]
 80056e6:	4413      	add	r3, r2
 80056e8:	3b01      	subs	r3, #1
 80056ea:	68ba      	ldr	r2, [r7, #8]
 80056ec:	8912      	ldrh	r2, [r2, #8]
 80056ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80056f2:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80056f4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80056f6:	8b7b      	ldrh	r3, [r7, #26]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d90b      	bls.n	8005714 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80056fc:	8b7b      	ldrh	r3, [r7, #26]
 80056fe:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005700:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	8912      	ldrh	r2, [r2, #8]
 8005706:	fb02 f203 	mul.w	r2, r2, r3
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	611a      	str	r2, [r3, #16]
 800570e:	e001      	b.n	8005714 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8005710:	2301      	movs	r3, #1
 8005712:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	78db      	ldrb	r3, [r3, #3]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d007      	beq.n	800572c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800571c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800571e:	68ba      	ldr	r2, [r7, #8]
 8005720:	8912      	ldrh	r2, [r2, #8]
 8005722:	fb02 f203 	mul.w	r2, r2, r3
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	611a      	str	r2, [r3, #16]
 800572a:	e003      	b.n	8005734 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	695a      	ldr	r2, [r3, #20]
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	691b      	ldr	r3, [r3, #16]
 8005738:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800573c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800573e:	04d9      	lsls	r1, r3, #19
 8005740:	4b63      	ldr	r3, [pc, #396]	; (80058d0 <USB_HC_StartXfer+0x280>)
 8005742:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005744:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	7a9b      	ldrb	r3, [r3, #10]
 800574a:	075b      	lsls	r3, r3, #29
 800574c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005750:	69f9      	ldr	r1, [r7, #28]
 8005752:	0148      	lsls	r0, r1, #5
 8005754:	6a39      	ldr	r1, [r7, #32]
 8005756:	4401      	add	r1, r0
 8005758:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800575c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800575e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005760:	79fb      	ldrb	r3, [r7, #7]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d009      	beq.n	800577a <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	68d9      	ldr	r1, [r3, #12]
 800576a:	69fb      	ldr	r3, [r7, #28]
 800576c:	015a      	lsls	r2, r3, #5
 800576e:	6a3b      	ldr	r3, [r7, #32]
 8005770:	4413      	add	r3, r2
 8005772:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005776:	460a      	mov	r2, r1
 8005778:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800577a:	6a3b      	ldr	r3, [r7, #32]
 800577c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f003 0301 	and.w	r3, r3, #1
 8005786:	2b00      	cmp	r3, #0
 8005788:	bf0c      	ite	eq
 800578a:	2301      	moveq	r3, #1
 800578c:	2300      	movne	r3, #0
 800578e:	b2db      	uxtb	r3, r3
 8005790:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	015a      	lsls	r2, r3, #5
 8005796:	6a3b      	ldr	r3, [r7, #32]
 8005798:	4413      	add	r3, r2
 800579a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	69fa      	ldr	r2, [r7, #28]
 80057a2:	0151      	lsls	r1, r2, #5
 80057a4:	6a3a      	ldr	r2, [r7, #32]
 80057a6:	440a      	add	r2, r1
 80057a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057ac:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80057b0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80057b2:	69fb      	ldr	r3, [r7, #28]
 80057b4:	015a      	lsls	r2, r3, #5
 80057b6:	6a3b      	ldr	r3, [r7, #32]
 80057b8:	4413      	add	r3, r2
 80057ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	7e7b      	ldrb	r3, [r7, #25]
 80057c2:	075b      	lsls	r3, r3, #29
 80057c4:	69f9      	ldr	r1, [r7, #28]
 80057c6:	0148      	lsls	r0, r1, #5
 80057c8:	6a39      	ldr	r1, [r7, #32]
 80057ca:	4401      	add	r1, r0
 80057cc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80057d0:	4313      	orrs	r3, r2
 80057d2:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80057d4:	69fb      	ldr	r3, [r7, #28]
 80057d6:	015a      	lsls	r2, r3, #5
 80057d8:	6a3b      	ldr	r3, [r7, #32]
 80057da:	4413      	add	r3, r2
 80057dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80057ea:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	78db      	ldrb	r3, [r3, #3]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d004      	beq.n	80057fe <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057fa:	613b      	str	r3, [r7, #16]
 80057fc:	e003      	b.n	8005806 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005804:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800580c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	015a      	lsls	r2, r3, #5
 8005812:	6a3b      	ldr	r3, [r7, #32]
 8005814:	4413      	add	r3, r2
 8005816:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800581a:	461a      	mov	r2, r3
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005820:	79fb      	ldrb	r3, [r7, #7]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d001      	beq.n	800582a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8005826:	2300      	movs	r3, #0
 8005828:	e04e      	b.n	80058c8 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	78db      	ldrb	r3, [r3, #3]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d149      	bne.n	80058c6 <USB_HC_StartXfer+0x276>
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	695b      	ldr	r3, [r3, #20]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d045      	beq.n	80058c6 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	79db      	ldrb	r3, [r3, #7]
 800583e:	2b03      	cmp	r3, #3
 8005840:	d830      	bhi.n	80058a4 <USB_HC_StartXfer+0x254>
 8005842:	a201      	add	r2, pc, #4	; (adr r2, 8005848 <USB_HC_StartXfer+0x1f8>)
 8005844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005848:	08005859 	.word	0x08005859
 800584c:	0800587d 	.word	0x0800587d
 8005850:	08005859 	.word	0x08005859
 8005854:	0800587d 	.word	0x0800587d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	695b      	ldr	r3, [r3, #20]
 800585c:	3303      	adds	r3, #3
 800585e:	089b      	lsrs	r3, r3, #2
 8005860:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005862:	8afa      	ldrh	r2, [r7, #22]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005868:	b29b      	uxth	r3, r3
 800586a:	429a      	cmp	r2, r3
 800586c:	d91c      	bls.n	80058a8 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	699b      	ldr	r3, [r3, #24]
 8005872:	f043 0220 	orr.w	r2, r3, #32
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	619a      	str	r2, [r3, #24]
        }
        break;
 800587a:	e015      	b.n	80058a8 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	3303      	adds	r3, #3
 8005882:	089b      	lsrs	r3, r3, #2
 8005884:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005886:	8afa      	ldrh	r2, [r7, #22]
 8005888:	6a3b      	ldr	r3, [r7, #32]
 800588a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	b29b      	uxth	r3, r3
 8005892:	429a      	cmp	r2, r3
 8005894:	d90a      	bls.n	80058ac <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	619a      	str	r2, [r3, #24]
        }
        break;
 80058a2:	e003      	b.n	80058ac <USB_HC_StartXfer+0x25c>

      default:
        break;
 80058a4:	bf00      	nop
 80058a6:	e002      	b.n	80058ae <USB_HC_StartXfer+0x25e>
        break;
 80058a8:	bf00      	nop
 80058aa:	e000      	b.n	80058ae <USB_HC_StartXfer+0x25e>
        break;
 80058ac:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	68d9      	ldr	r1, [r3, #12]
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	785a      	ldrb	r2, [r3, #1]
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	2000      	movs	r0, #0
 80058be:	9000      	str	r0, [sp, #0]
 80058c0:	68f8      	ldr	r0, [r7, #12]
 80058c2:	f7ff fb53 	bl	8004f6c <USB_WritePacket>
  }

  return HAL_OK;
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3728      	adds	r7, #40	; 0x28
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	1ff80000 	.word	0x1ff80000

080058d4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b085      	sub	sp, #20
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058e6:	695b      	ldr	r3, [r3, #20]
 80058e8:	b29b      	uxth	r3, r3
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3714      	adds	r7, #20
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr

080058f6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b089      	sub	sp, #36	; 0x24
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
 80058fe:	460b      	mov	r3, r1
 8005900:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 8005906:	78fb      	ldrb	r3, [r7, #3]
 8005908:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800590a:	2300      	movs	r3, #0
 800590c:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	015a      	lsls	r2, r3, #5
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	4413      	add	r3, r2
 8005916:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	0c9b      	lsrs	r3, r3, #18
 800591e:	f003 0303 	and.w	r3, r3, #3
 8005922:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	015a      	lsls	r2, r3, #5
 8005928:	69bb      	ldr	r3, [r7, #24]
 800592a:	4413      	add	r3, r2
 800592c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	0fdb      	lsrs	r3, r3, #31
 8005934:	f003 0301 	and.w	r3, r3, #1
 8005938:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	f003 0320 	and.w	r3, r3, #32
 8005942:	2b20      	cmp	r3, #32
 8005944:	d104      	bne.n	8005950 <USB_HC_Halt+0x5a>
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d101      	bne.n	8005950 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800594c:	2300      	movs	r3, #0
 800594e:	e0e8      	b.n	8005b22 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d002      	beq.n	800595c <USB_HC_Halt+0x66>
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	2b02      	cmp	r3, #2
 800595a:	d173      	bne.n	8005a44 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	015a      	lsls	r2, r3, #5
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	4413      	add	r3, r2
 8005964:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	0151      	lsls	r1, r2, #5
 800596e:	69ba      	ldr	r2, [r7, #24]
 8005970:	440a      	add	r2, r1
 8005972:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005976:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800597a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	f003 0320 	and.w	r3, r3, #32
 8005984:	2b00      	cmp	r3, #0
 8005986:	f040 80cb 	bne.w	8005b20 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800598e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005992:	2b00      	cmp	r3, #0
 8005994:	d143      	bne.n	8005a1e <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	015a      	lsls	r2, r3, #5
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	4413      	add	r3, r2
 800599e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	0151      	lsls	r1, r2, #5
 80059a8:	69ba      	ldr	r2, [r7, #24]
 80059aa:	440a      	add	r2, r1
 80059ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80059b4:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	015a      	lsls	r2, r3, #5
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	4413      	add	r3, r2
 80059be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	697a      	ldr	r2, [r7, #20]
 80059c6:	0151      	lsls	r1, r2, #5
 80059c8:	69ba      	ldr	r2, [r7, #24]
 80059ca:	440a      	add	r2, r1
 80059cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80059d4:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	015a      	lsls	r2, r3, #5
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	4413      	add	r3, r2
 80059de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	0151      	lsls	r1, r2, #5
 80059e8:	69ba      	ldr	r2, [r7, #24]
 80059ea:	440a      	add	r2, r1
 80059ec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059f0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80059f4:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	3301      	adds	r3, #1
 80059fa:	61fb      	str	r3, [r7, #28]
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a02:	d81d      	bhi.n	8005a40 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	015a      	lsls	r2, r3, #5
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	4413      	add	r3, r2
 8005a0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a1a:	d0ec      	beq.n	80059f6 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005a1c:	e080      	b.n	8005b20 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	015a      	lsls	r2, r3, #5
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	4413      	add	r3, r2
 8005a26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	697a      	ldr	r2, [r7, #20]
 8005a2e:	0151      	lsls	r1, r2, #5
 8005a30:	69ba      	ldr	r2, [r7, #24]
 8005a32:	440a      	add	r2, r1
 8005a34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005a3c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005a3e:	e06f      	b.n	8005b20 <USB_HC_Halt+0x22a>
            break;
 8005a40:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005a42:	e06d      	b.n	8005b20 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	015a      	lsls	r2, r3, #5
 8005a48:	69bb      	ldr	r3, [r7, #24]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	697a      	ldr	r2, [r7, #20]
 8005a54:	0151      	lsls	r1, r2, #5
 8005a56:	69ba      	ldr	r2, [r7, #24]
 8005a58:	440a      	add	r2, r1
 8005a5a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a5e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005a62:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a6a:	691b      	ldr	r3, [r3, #16]
 8005a6c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d143      	bne.n	8005afc <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	015a      	lsls	r2, r3, #5
 8005a78:	69bb      	ldr	r3, [r7, #24]
 8005a7a:	4413      	add	r3, r2
 8005a7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	697a      	ldr	r2, [r7, #20]
 8005a84:	0151      	lsls	r1, r2, #5
 8005a86:	69ba      	ldr	r2, [r7, #24]
 8005a88:	440a      	add	r2, r1
 8005a8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005a92:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	015a      	lsls	r2, r3, #5
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	4413      	add	r3, r2
 8005a9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	697a      	ldr	r2, [r7, #20]
 8005aa4:	0151      	lsls	r1, r2, #5
 8005aa6:	69ba      	ldr	r2, [r7, #24]
 8005aa8:	440a      	add	r2, r1
 8005aaa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005aae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ab2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	015a      	lsls	r2, r3, #5
 8005ab8:	69bb      	ldr	r3, [r7, #24]
 8005aba:	4413      	add	r3, r2
 8005abc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	697a      	ldr	r2, [r7, #20]
 8005ac4:	0151      	lsls	r1, r2, #5
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	440a      	add	r2, r1
 8005aca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ace:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005ad2:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	3301      	adds	r3, #1
 8005ad8:	61fb      	str	r3, [r7, #28]
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ae0:	d81d      	bhi.n	8005b1e <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	015a      	lsls	r2, r3, #5
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	4413      	add	r3, r2
 8005aea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005af4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005af8:	d0ec      	beq.n	8005ad4 <USB_HC_Halt+0x1de>
 8005afa:	e011      	b.n	8005b20 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	015a      	lsls	r2, r3, #5
 8005b00:	69bb      	ldr	r3, [r7, #24]
 8005b02:	4413      	add	r3, r2
 8005b04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	697a      	ldr	r2, [r7, #20]
 8005b0c:	0151      	lsls	r1, r2, #5
 8005b0e:	69ba      	ldr	r2, [r7, #24]
 8005b10:	440a      	add	r2, r1
 8005b12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b1a:	6013      	str	r3, [r2, #0]
 8005b1c:	e000      	b.n	8005b20 <USB_HC_Halt+0x22a>
          break;
 8005b1e:	bf00      	nop
    }
  }

  return HAL_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3724      	adds	r7, #36	; 0x24
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr
	...

08005b30 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b087      	sub	sp, #28
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	460b      	mov	r3, r1
 8005b3a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005b40:	78fb      	ldrb	r3, [r7, #3]
 8005b42:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005b44:	2301      	movs	r3, #1
 8005b46:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	04da      	lsls	r2, r3, #19
 8005b4c:	4b15      	ldr	r3, [pc, #84]	; (8005ba4 <USB_DoPing+0x74>)
 8005b4e:	4013      	ands	r3, r2
 8005b50:	693a      	ldr	r2, [r7, #16]
 8005b52:	0151      	lsls	r1, r2, #5
 8005b54:	697a      	ldr	r2, [r7, #20]
 8005b56:	440a      	add	r2, r1
 8005b58:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b60:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	015a      	lsls	r2, r3, #5
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	4413      	add	r3, r2
 8005b6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005b78:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b80:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	015a      	lsls	r2, r3, #5
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	4413      	add	r3, r2
 8005b8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b8e:	461a      	mov	r2, r3
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	371c      	adds	r7, #28
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	1ff80000 	.word	0x1ff80000

08005ba8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b086      	sub	sp, #24
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f7ff f935 	bl	8004e28 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8005bbe:	2110      	movs	r1, #16
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f7ff f98f 	bl	8004ee4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f7ff f9b0 	bl	8004f2c <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005bcc:	2300      	movs	r3, #0
 8005bce:	613b      	str	r3, [r7, #16]
 8005bd0:	e01f      	b.n	8005c12 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	015a      	lsls	r2, r3, #5
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	4413      	add	r3, r2
 8005bda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005be8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005bf0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005bf8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	015a      	lsls	r2, r3, #5
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	4413      	add	r3, r2
 8005c02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c06:	461a      	mov	r2, r3
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	613b      	str	r3, [r7, #16]
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	2b0f      	cmp	r3, #15
 8005c16:	d9dc      	bls.n	8005bd2 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005c18:	2300      	movs	r3, #0
 8005c1a:	613b      	str	r3, [r7, #16]
 8005c1c:	e034      	b.n	8005c88 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	015a      	lsls	r2, r3, #5
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	4413      	add	r3, r2
 8005c26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c34:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c3c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005c44:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	015a      	lsls	r2, r3, #5
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c52:	461a      	mov	r2, r3
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	3301      	adds	r3, #1
 8005c5c:	617b      	str	r3, [r7, #20]
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c64:	d80c      	bhi.n	8005c80 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	015a      	lsls	r2, r3, #5
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c78:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c7c:	d0ec      	beq.n	8005c58 <USB_StopHost+0xb0>
 8005c7e:	e000      	b.n	8005c82 <USB_StopHost+0xda>
        break;
 8005c80:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	3301      	adds	r3, #1
 8005c86:	613b      	str	r3, [r7, #16]
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	2b0f      	cmp	r3, #15
 8005c8c:	d9c7      	bls.n	8005c1e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c94:	461a      	mov	r2, r3
 8005c96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c9a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ca2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f7ff f8ae 	bl	8004e06 <USB_EnableGlobalInt>

  return HAL_OK;
 8005caa:	2300      	movs	r3, #0
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	3718      	adds	r7, #24
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bd80      	pop	{r7, pc}

08005cb4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005cb8:	4904      	ldr	r1, [pc, #16]	; (8005ccc <MX_FATFS_Init+0x18>)
 8005cba:	4805      	ldr	r0, [pc, #20]	; (8005cd0 <MX_FATFS_Init+0x1c>)
 8005cbc:	f001 ffa4 	bl	8007c08 <FATFS_LinkDriver>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	4b03      	ldr	r3, [pc, #12]	; (8005cd4 <MX_FATFS_Init+0x20>)
 8005cc6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005cc8:	bf00      	nop
 8005cca:	bd80      	pop	{r7, pc}
 8005ccc:	20000218 	.word	0x20000218
 8005cd0:	2000000c 	.word	0x2000000c
 8005cd4:	2000021c 	.word	0x2000021c

08005cd8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	4603      	mov	r3, r0
 8005ce0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8005ce2:	4b06      	ldr	r3, [pc, #24]	; (8005cfc <USER_initialize+0x24>)
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	701a      	strb	r2, [r3, #0]
    return Stat;
 8005ce8:	4b04      	ldr	r3, [pc, #16]	; (8005cfc <USER_initialize+0x24>)
 8005cea:	781b      	ldrb	r3, [r3, #0]
 8005cec:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	370c      	adds	r7, #12
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr
 8005cfa:	bf00      	nop
 8005cfc:	20000009 	.word	0x20000009

08005d00 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	4603      	mov	r3, r0
 8005d08:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8005d0a:	4b06      	ldr	r3, [pc, #24]	; (8005d24 <USER_status+0x24>)
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8005d10:	4b04      	ldr	r3, [pc, #16]	; (8005d24 <USER_status+0x24>)
 8005d12:	781b      	ldrb	r3, [r3, #0]
 8005d14:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	370c      	adds	r7, #12
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr
 8005d22:	bf00      	nop
 8005d24:	20000009 	.word	0x20000009

08005d28 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60b9      	str	r1, [r7, #8]
 8005d30:	607a      	str	r2, [r7, #4]
 8005d32:	603b      	str	r3, [r7, #0]
 8005d34:	4603      	mov	r3, r0
 8005d36:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8005d38:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3714      	adds	r7, #20
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr

08005d46 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b085      	sub	sp, #20
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	60b9      	str	r1, [r7, #8]
 8005d4e:	607a      	str	r2, [r7, #4]
 8005d50:	603b      	str	r3, [r7, #0]
 8005d52:	4603      	mov	r3, r0
 8005d54:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8005d56:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3714      	adds	r7, #20
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr

08005d64 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b085      	sub	sp, #20
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	603a      	str	r2, [r7, #0]
 8005d6e:	71fb      	strb	r3, [r7, #7]
 8005d70:	460b      	mov	r3, r1
 8005d72:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	73fb      	strb	r3, [r7, #15]
    return res;
 8005d78:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3714      	adds	r7, #20
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8005d86:	b590      	push	{r4, r7, lr}
 8005d88:	b089      	sub	sp, #36	; 0x24
 8005d8a:	af04      	add	r7, sp, #16
 8005d8c:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8005d8e:	2301      	movs	r3, #1
 8005d90:	2202      	movs	r2, #2
 8005d92:	2102      	movs	r1, #2
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 fc67 	bl	8006668 <USBH_FindInterface>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005d9e:	7bfb      	ldrb	r3, [r7, #15]
 8005da0:	2bff      	cmp	r3, #255	; 0xff
 8005da2:	d002      	beq.n	8005daa <USBH_CDC_InterfaceInit+0x24>
 8005da4:	7bfb      	ldrb	r3, [r7, #15]
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d901      	bls.n	8005dae <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005daa:	2302      	movs	r3, #2
 8005dac:	e13d      	b.n	800602a <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8005dae:	7bfb      	ldrb	r3, [r7, #15]
 8005db0:	4619      	mov	r1, r3
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 fc3c 	bl	8006630 <USBH_SelectInterface>
 8005db8:	4603      	mov	r3, r0
 8005dba:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8005dbc:	7bbb      	ldrb	r3, [r7, #14]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d001      	beq.n	8005dc6 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005dc2:	2302      	movs	r3, #2
 8005dc4:	e131      	b.n	800602a <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8005dcc:	2050      	movs	r0, #80	; 0x50
 8005dce:	f002 fa5d 	bl	800828c <malloc>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005ddc:	69db      	ldr	r3, [r3, #28]
 8005dde:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005de6:	2302      	movs	r3, #2
 8005de8:	e11f      	b.n	800602a <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8005dea:	2250      	movs	r2, #80	; 0x50
 8005dec:	2100      	movs	r1, #0
 8005dee:	68b8      	ldr	r0, [r7, #8]
 8005df0:	f002 fa5c 	bl	80082ac <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8005df4:	7bfb      	ldrb	r3, [r7, #15]
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	211a      	movs	r1, #26
 8005dfa:	fb01 f303 	mul.w	r3, r1, r3
 8005dfe:	4413      	add	r3, r2
 8005e00:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	b25b      	sxtb	r3, r3
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	da15      	bge.n	8005e38 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005e0c:	7bfb      	ldrb	r3, [r7, #15]
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	211a      	movs	r1, #26
 8005e12:	fb01 f303 	mul.w	r3, r1, r3
 8005e16:	4413      	add	r3, r2
 8005e18:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005e1c:	781a      	ldrb	r2, [r3, #0]
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005e22:	7bfb      	ldrb	r3, [r7, #15]
 8005e24:	687a      	ldr	r2, [r7, #4]
 8005e26:	211a      	movs	r1, #26
 8005e28:	fb01 f303 	mul.w	r3, r1, r3
 8005e2c:	4413      	add	r3, r2
 8005e2e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005e32:	881a      	ldrh	r2, [r3, #0]
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	785b      	ldrb	r3, [r3, #1]
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f001 fe33 	bl	8007aaa <USBH_AllocPipe>
 8005e44:	4603      	mov	r3, r0
 8005e46:	461a      	mov	r2, r3
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	7819      	ldrb	r1, [r3, #0]
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	7858      	ldrb	r0, [r3, #1]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005e60:	68ba      	ldr	r2, [r7, #8]
 8005e62:	8952      	ldrh	r2, [r2, #10]
 8005e64:	9202      	str	r2, [sp, #8]
 8005e66:	2203      	movs	r2, #3
 8005e68:	9201      	str	r2, [sp, #4]
 8005e6a:	9300      	str	r3, [sp, #0]
 8005e6c:	4623      	mov	r3, r4
 8005e6e:	4602      	mov	r2, r0
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f001 fdeb 	bl	8007a4c <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	781b      	ldrb	r3, [r3, #0]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f002 f956 	bl	8008130 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8005e84:	2300      	movs	r3, #0
 8005e86:	2200      	movs	r2, #0
 8005e88:	210a      	movs	r1, #10
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f000 fbec 	bl	8006668 <USBH_FindInterface>
 8005e90:	4603      	mov	r3, r0
 8005e92:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005e94:	7bfb      	ldrb	r3, [r7, #15]
 8005e96:	2bff      	cmp	r3, #255	; 0xff
 8005e98:	d002      	beq.n	8005ea0 <USBH_CDC_InterfaceInit+0x11a>
 8005e9a:	7bfb      	ldrb	r3, [r7, #15]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d901      	bls.n	8005ea4 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	e0c2      	b.n	800602a <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8005ea4:	7bfb      	ldrb	r3, [r7, #15]
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	211a      	movs	r1, #26
 8005eaa:	fb01 f303 	mul.w	r3, r1, r3
 8005eae:	4413      	add	r3, r2
 8005eb0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	b25b      	sxtb	r3, r3
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	da16      	bge.n	8005eea <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005ebc:	7bfb      	ldrb	r3, [r7, #15]
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	211a      	movs	r1, #26
 8005ec2:	fb01 f303 	mul.w	r3, r1, r3
 8005ec6:	4413      	add	r3, r2
 8005ec8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005ecc:	781a      	ldrb	r2, [r3, #0]
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005ed2:	7bfb      	ldrb	r3, [r7, #15]
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	211a      	movs	r1, #26
 8005ed8:	fb01 f303 	mul.w	r3, r1, r3
 8005edc:	4413      	add	r3, r2
 8005ede:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005ee2:	881a      	ldrh	r2, [r3, #0]
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	835a      	strh	r2, [r3, #26]
 8005ee8:	e015      	b.n	8005f16 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005eea:	7bfb      	ldrb	r3, [r7, #15]
 8005eec:	687a      	ldr	r2, [r7, #4]
 8005eee:	211a      	movs	r1, #26
 8005ef0:	fb01 f303 	mul.w	r3, r1, r3
 8005ef4:	4413      	add	r3, r2
 8005ef6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005efa:	781a      	ldrb	r2, [r3, #0]
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005f00:	7bfb      	ldrb	r3, [r7, #15]
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	211a      	movs	r1, #26
 8005f06:	fb01 f303 	mul.w	r3, r1, r3
 8005f0a:	4413      	add	r3, r2
 8005f0c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005f10:	881a      	ldrh	r2, [r3, #0]
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8005f16:	7bfb      	ldrb	r3, [r7, #15]
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	211a      	movs	r1, #26
 8005f1c:	fb01 f303 	mul.w	r3, r1, r3
 8005f20:	4413      	add	r3, r2
 8005f22:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005f26:	781b      	ldrb	r3, [r3, #0]
 8005f28:	b25b      	sxtb	r3, r3
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	da16      	bge.n	8005f5c <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005f2e:	7bfb      	ldrb	r3, [r7, #15]
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	211a      	movs	r1, #26
 8005f34:	fb01 f303 	mul.w	r3, r1, r3
 8005f38:	4413      	add	r3, r2
 8005f3a:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005f3e:	781a      	ldrb	r2, [r3, #0]
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005f44:	7bfb      	ldrb	r3, [r7, #15]
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	211a      	movs	r1, #26
 8005f4a:	fb01 f303 	mul.w	r3, r1, r3
 8005f4e:	4413      	add	r3, r2
 8005f50:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005f54:	881a      	ldrh	r2, [r3, #0]
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	835a      	strh	r2, [r3, #26]
 8005f5a:	e015      	b.n	8005f88 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005f5c:	7bfb      	ldrb	r3, [r7, #15]
 8005f5e:	687a      	ldr	r2, [r7, #4]
 8005f60:	211a      	movs	r1, #26
 8005f62:	fb01 f303 	mul.w	r3, r1, r3
 8005f66:	4413      	add	r3, r2
 8005f68:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005f6c:	781a      	ldrb	r2, [r3, #0]
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005f72:	7bfb      	ldrb	r3, [r7, #15]
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	211a      	movs	r1, #26
 8005f78:	fb01 f303 	mul.w	r3, r1, r3
 8005f7c:	4413      	add	r3, r2
 8005f7e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005f82:	881a      	ldrh	r2, [r3, #0]
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	7b9b      	ldrb	r3, [r3, #14]
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f001 fd8b 	bl	8007aaa <USBH_AllocPipe>
 8005f94:	4603      	mov	r3, r0
 8005f96:	461a      	mov	r2, r3
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	7bdb      	ldrb	r3, [r3, #15]
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f001 fd81 	bl	8007aaa <USBH_AllocPipe>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	461a      	mov	r2, r3
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	7b59      	ldrb	r1, [r3, #13]
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	7b98      	ldrb	r0, [r3, #14]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	8b12      	ldrh	r2, [r2, #24]
 8005fc8:	9202      	str	r2, [sp, #8]
 8005fca:	2202      	movs	r2, #2
 8005fcc:	9201      	str	r2, [sp, #4]
 8005fce:	9300      	str	r3, [sp, #0]
 8005fd0:	4623      	mov	r3, r4
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f001 fd39 	bl	8007a4c <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	7b19      	ldrb	r1, [r3, #12]
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	7bd8      	ldrb	r0, [r3, #15]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005fee:	68ba      	ldr	r2, [r7, #8]
 8005ff0:	8b52      	ldrh	r2, [r2, #26]
 8005ff2:	9202      	str	r2, [sp, #8]
 8005ff4:	2202      	movs	r2, #2
 8005ff6:	9201      	str	r2, [sp, #4]
 8005ff8:	9300      	str	r3, [sp, #0]
 8005ffa:	4623      	mov	r3, r4
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f001 fd24 	bl	8007a4c <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	2200      	movs	r2, #0
 8006008:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	7b5b      	ldrb	r3, [r3, #13]
 8006010:	2200      	movs	r2, #0
 8006012:	4619      	mov	r1, r3
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f002 f88b 	bl	8008130 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	7b1b      	ldrb	r3, [r3, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	4619      	mov	r1, r3
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f002 f884 	bl	8008130 <USBH_LL_SetToggle>

  return USBH_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	3714      	adds	r7, #20
 800602e:	46bd      	mov	sp, r7
 8006030:	bd90      	pop	{r4, r7, pc}

08006032 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006032:	b580      	push	{r7, lr}
 8006034:	b084      	sub	sp, #16
 8006036:	af00      	add	r7, sp, #0
 8006038:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006040:	69db      	ldr	r3, [r3, #28]
 8006042:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	781b      	ldrb	r3, [r3, #0]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d00e      	beq.n	800606a <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	4619      	mov	r1, r3
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f001 fd19 	bl	8007a8a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	781b      	ldrb	r3, [r3, #0]
 800605c:	4619      	mov	r1, r3
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f001 fd44 	bl	8007aec <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2200      	movs	r2, #0
 8006068:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	7b1b      	ldrb	r3, [r3, #12]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00e      	beq.n	8006090 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	7b1b      	ldrb	r3, [r3, #12]
 8006076:	4619      	mov	r1, r3
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f001 fd06 	bl	8007a8a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	7b1b      	ldrb	r3, [r3, #12]
 8006082:	4619      	mov	r1, r3
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f001 fd31 	bl	8007aec <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2200      	movs	r2, #0
 800608e:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	7b5b      	ldrb	r3, [r3, #13]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d00e      	beq.n	80060b6 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	7b5b      	ldrb	r3, [r3, #13]
 800609c:	4619      	mov	r1, r3
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f001 fcf3 	bl	8007a8a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	7b5b      	ldrb	r3, [r3, #13]
 80060a8:	4619      	mov	r1, r3
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f001 fd1e 	bl	8007aec <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80060bc:	69db      	ldr	r3, [r3, #28]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d00b      	beq.n	80060da <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80060c8:	69db      	ldr	r3, [r3, #28]
 80060ca:	4618      	mov	r0, r3
 80060cc:	f002 f8e6 	bl	800829c <free>
    phost->pActiveClass->pData = 0U;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80060d6:	2200      	movs	r2, #0
 80060d8:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b084      	sub	sp, #16
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80060f2:	69db      	ldr	r3, [r3, #28]
 80060f4:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	3340      	adds	r3, #64	; 0x40
 80060fa:	4619      	mov	r1, r3
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 f8b2 	bl	8006266 <GetLineCoding>
 8006102:	4603      	mov	r3, r0
 8006104:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006106:	7afb      	ldrb	r3, [r7, #11]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d105      	bne.n	8006118 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006112:	2102      	movs	r1, #2
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006118:	7afb      	ldrb	r3, [r7, #11]
}
 800611a:	4618      	mov	r0, r3
 800611c:	3710      	adds	r7, #16
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
	...

08006124 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800612c:	2301      	movs	r3, #1
 800612e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006130:	2300      	movs	r3, #0
 8006132:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800613a:	69db      	ldr	r3, [r3, #28]
 800613c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006144:	2b04      	cmp	r3, #4
 8006146:	d877      	bhi.n	8006238 <USBH_CDC_Process+0x114>
 8006148:	a201      	add	r2, pc, #4	; (adr r2, 8006150 <USBH_CDC_Process+0x2c>)
 800614a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800614e:	bf00      	nop
 8006150:	08006165 	.word	0x08006165
 8006154:	0800616b 	.word	0x0800616b
 8006158:	0800619b 	.word	0x0800619b
 800615c:	0800620f 	.word	0x0800620f
 8006160:	0800621d 	.word	0x0800621d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006164:	2300      	movs	r3, #0
 8006166:	73fb      	strb	r3, [r7, #15]
      break;
 8006168:	e06d      	b.n	8006246 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800616e:	4619      	mov	r1, r3
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 f897 	bl	80062a4 <SetLineCoding>
 8006176:	4603      	mov	r3, r0
 8006178:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800617a:	7bbb      	ldrb	r3, [r7, #14]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d104      	bne.n	800618a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	2202      	movs	r2, #2
 8006184:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006188:	e058      	b.n	800623c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800618a:	7bbb      	ldrb	r3, [r7, #14]
 800618c:	2b01      	cmp	r3, #1
 800618e:	d055      	beq.n	800623c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	2204      	movs	r2, #4
 8006194:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006198:	e050      	b.n	800623c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	3340      	adds	r3, #64	; 0x40
 800619e:	4619      	mov	r1, r3
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f000 f860 	bl	8006266 <GetLineCoding>
 80061a6:	4603      	mov	r3, r0
 80061a8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80061aa:	7bbb      	ldrb	r3, [r7, #14]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d126      	bne.n	80061fe <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061c2:	791b      	ldrb	r3, [r3, #4]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d13b      	bne.n	8006240 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061d2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d133      	bne.n	8006240 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061e2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d12b      	bne.n	8006240 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061f0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d124      	bne.n	8006240 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 f958 	bl	80064ac <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80061fc:	e020      	b.n	8006240 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80061fe:	7bbb      	ldrb	r3, [r7, #14]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d01d      	beq.n	8006240 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	2204      	movs	r2, #4
 8006208:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800620c:	e018      	b.n	8006240 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 f867 	bl	80062e2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f000 f8da 	bl	80063ce <CDC_ProcessReception>
      break;
 800621a:	e014      	b.n	8006246 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800621c:	2100      	movs	r1, #0
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 ffe3 	bl	80071ea <USBH_ClrFeature>
 8006224:	4603      	mov	r3, r0
 8006226:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006228:	7bbb      	ldrb	r3, [r7, #14]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10a      	bne.n	8006244 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8006236:	e005      	b.n	8006244 <USBH_CDC_Process+0x120>

    default:
      break;
 8006238:	bf00      	nop
 800623a:	e004      	b.n	8006246 <USBH_CDC_Process+0x122>
      break;
 800623c:	bf00      	nop
 800623e:	e002      	b.n	8006246 <USBH_CDC_Process+0x122>
      break;
 8006240:	bf00      	nop
 8006242:	e000      	b.n	8006246 <USBH_CDC_Process+0x122>
      break;
 8006244:	bf00      	nop

  }

  return status;
 8006246:	7bfb      	ldrb	r3, [r7, #15]
}
 8006248:	4618      	mov	r0, r3
 800624a:	3710      	adds	r7, #16
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006258:	2300      	movs	r3, #0
}
 800625a:	4618      	mov	r0, r3
 800625c:	370c      	adds	r7, #12
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr

08006266 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006266:	b580      	push	{r7, lr}
 8006268:	b082      	sub	sp, #8
 800626a:	af00      	add	r7, sp, #0
 800626c:	6078      	str	r0, [r7, #4]
 800626e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	22a1      	movs	r2, #161	; 0xa1
 8006274:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2221      	movs	r2, #33	; 0x21
 800627a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2207      	movs	r2, #7
 800628c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	2207      	movs	r2, #7
 8006292:	4619      	mov	r1, r3
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f001 f988 	bl	80075aa <USBH_CtlReq>
 800629a:	4603      	mov	r3, r0
}
 800629c:	4618      	mov	r0, r3
 800629e:	3708      	adds	r7, #8
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b082      	sub	sp, #8
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2221      	movs	r2, #33	; 0x21
 80062b2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2220      	movs	r2, #32
 80062b8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2207      	movs	r2, #7
 80062ca:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	2207      	movs	r2, #7
 80062d0:	4619      	mov	r1, r3
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f001 f969 	bl	80075aa <USBH_CtlReq>
 80062d8:	4603      	mov	r3, r0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3708      	adds	r7, #8
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}

080062e2 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80062e2:	b580      	push	{r7, lr}
 80062e4:	b086      	sub	sp, #24
 80062e6:	af02      	add	r7, sp, #8
 80062e8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062f0:	69db      	ldr	r3, [r3, #28]
 80062f2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80062f4:	2300      	movs	r3, #0
 80062f6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d002      	beq.n	8006308 <CDC_ProcessTransmission+0x26>
 8006302:	2b02      	cmp	r3, #2
 8006304:	d023      	beq.n	800634e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8006306:	e05e      	b.n	80063c6 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630c:	68fa      	ldr	r2, [r7, #12]
 800630e:	8b12      	ldrh	r2, [r2, #24]
 8006310:	4293      	cmp	r3, r2
 8006312:	d90b      	bls.n	800632c <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	69d9      	ldr	r1, [r3, #28]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	8b1a      	ldrh	r2, [r3, #24]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	7b5b      	ldrb	r3, [r3, #13]
 8006320:	2001      	movs	r0, #1
 8006322:	9000      	str	r0, [sp, #0]
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f001 fb4e 	bl	80079c6 <USBH_BulkSendData>
 800632a:	e00b      	b.n	8006344 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8006334:	b29a      	uxth	r2, r3
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	7b5b      	ldrb	r3, [r3, #13]
 800633a:	2001      	movs	r0, #1
 800633c:	9000      	str	r0, [sp, #0]
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f001 fb41 	bl	80079c6 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2202      	movs	r2, #2
 8006348:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800634c:	e03b      	b.n	80063c6 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	7b5b      	ldrb	r3, [r3, #13]
 8006352:	4619      	mov	r1, r3
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f001 fec1 	bl	80080dc <USBH_LL_GetURBState>
 800635a:	4603      	mov	r3, r0
 800635c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800635e:	7afb      	ldrb	r3, [r7, #11]
 8006360:	2b01      	cmp	r3, #1
 8006362:	d128      	bne.n	80063b6 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	8b12      	ldrh	r2, [r2, #24]
 800636c:	4293      	cmp	r3, r2
 800636e:	d90e      	bls.n	800638e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	8b12      	ldrh	r2, [r2, #24]
 8006378:	1a9a      	subs	r2, r3, r2
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	69db      	ldr	r3, [r3, #28]
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	8b12      	ldrh	r2, [r2, #24]
 8006386:	441a      	add	r2, r3
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	61da      	str	r2, [r3, #28]
 800638c:	e002      	b.n	8006394 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2200      	movs	r2, #0
 8006392:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006398:	2b00      	cmp	r3, #0
 800639a:	d004      	beq.n	80063a6 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80063a4:	e00e      	b.n	80063c4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 f868 	bl	8006484 <USBH_CDC_TransmitCallback>
      break;
 80063b4:	e006      	b.n	80063c4 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80063b6:	7afb      	ldrb	r3, [r7, #11]
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d103      	bne.n	80063c4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80063c4:	bf00      	nop
  }
}
 80063c6:	bf00      	nop
 80063c8:	3710      	adds	r7, #16
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}

080063ce <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b086      	sub	sp, #24
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80063dc:	69db      	ldr	r3, [r3, #28]
 80063de:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80063e0:	2300      	movs	r3, #0
 80063e2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80063ea:	2b03      	cmp	r3, #3
 80063ec:	d002      	beq.n	80063f4 <CDC_ProcessReception+0x26>
 80063ee:	2b04      	cmp	r3, #4
 80063f0:	d00e      	beq.n	8006410 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80063f2:	e043      	b.n	800647c <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	6a19      	ldr	r1, [r3, #32]
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	8b5a      	ldrh	r2, [r3, #26]
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	7b1b      	ldrb	r3, [r3, #12]
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f001 fb05 	bl	8007a10 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	2204      	movs	r2, #4
 800640a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800640e:	e035      	b.n	800647c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	7b1b      	ldrb	r3, [r3, #12]
 8006414:	4619      	mov	r1, r3
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f001 fe60 	bl	80080dc <USBH_LL_GetURBState>
 800641c:	4603      	mov	r3, r0
 800641e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006420:	7cfb      	ldrb	r3, [r7, #19]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d129      	bne.n	800647a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	7b1b      	ldrb	r3, [r3, #12]
 800642a:	4619      	mov	r1, r3
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f001 fdc3 	bl	8007fb8 <USBH_LL_GetLastXferSize>
 8006432:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006438:	68fa      	ldr	r2, [r7, #12]
 800643a:	429a      	cmp	r2, r3
 800643c:	d016      	beq.n	800646c <CDC_ProcessReception+0x9e>
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	8b5b      	ldrh	r3, [r3, #26]
 8006442:	461a      	mov	r2, r3
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	4293      	cmp	r3, r2
 8006448:	d910      	bls.n	800646c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	1ad2      	subs	r2, r2, r3
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	6a1a      	ldr	r2, [r3, #32]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	441a      	add	r2, r3
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	2203      	movs	r2, #3
 8006466:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800646a:	e006      	b.n	800647a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f000 f80f 	bl	8006498 <USBH_CDC_ReceiveCallback>
      break;
 800647a:	bf00      	nop
  }
}
 800647c:	bf00      	nop
 800647e:	3718      	adds	r7, #24
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80064a0:	bf00      	nop
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80064b4:	bf00      	nop
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	4613      	mov	r3, r2
 80064cc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d101      	bne.n	80064d8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80064d4:	2302      	movs	r3, #2
 80064d6:	e029      	b.n	800652c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	79fa      	ldrb	r2, [r7, #7]
 80064dc:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 80064f0:	68f8      	ldr	r0, [r7, #12]
 80064f2:	f000 f81f 	bl	8006534 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2200      	movs	r2, #0
 8006502:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2200      	movs	r2, #0
 800650a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2200      	movs	r2, #0
 8006512:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d003      	beq.n	8006524 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	68ba      	ldr	r2, [r7, #8]
 8006520:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f001 fc93 	bl	8007e50 <USBH_LL_Init>

  return USBH_OK;
 800652a:	2300      	movs	r3, #0
}
 800652c:	4618      	mov	r0, r3
 800652e:	3710      	adds	r7, #16
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}

08006534 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006534:	b480      	push	{r7}
 8006536:	b085      	sub	sp, #20
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800653c:	2300      	movs	r3, #0
 800653e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006540:	2300      	movs	r3, #0
 8006542:	60fb      	str	r3, [r7, #12]
 8006544:	e009      	b.n	800655a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8006546:	687a      	ldr	r2, [r7, #4]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	33e0      	adds	r3, #224	; 0xe0
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	4413      	add	r3, r2
 8006550:	2200      	movs	r2, #0
 8006552:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	3301      	adds	r3, #1
 8006558:	60fb      	str	r3, [r7, #12]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2b0e      	cmp	r3, #14
 800655e:	d9f2      	bls.n	8006546 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006560:	2300      	movs	r3, #0
 8006562:	60fb      	str	r3, [r7, #12]
 8006564:	e009      	b.n	800657a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	4413      	add	r3, r2
 800656c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006570:	2200      	movs	r2, #0
 8006572:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	3301      	adds	r3, #1
 8006578:	60fb      	str	r3, [r7, #12]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006580:	d3f1      	bcc.n	8006566 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2201      	movs	r2, #1
 8006592:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2201      	movs	r2, #1
 80065a0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2240      	movs	r2, #64	; 0x40
 80065a6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2201      	movs	r2, #1
 80065ba:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80065ce:	2300      	movs	r3, #0
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3714      	adds	r7, #20
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr

080065dc <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80065dc:	b480      	push	{r7}
 80065de:	b085      	sub	sp, #20
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80065e6:	2300      	movs	r3, #0
 80065e8:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d016      	beq.n	800661e <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d10e      	bne.n	8006618 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006600:	1c59      	adds	r1, r3, #1
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	33de      	adds	r3, #222	; 0xde
 800660c:	6839      	ldr	r1, [r7, #0]
 800660e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006612:	2300      	movs	r3, #0
 8006614:	73fb      	strb	r3, [r7, #15]
 8006616:	e004      	b.n	8006622 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006618:	2302      	movs	r3, #2
 800661a:	73fb      	strb	r3, [r7, #15]
 800661c:	e001      	b.n	8006622 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800661e:	2302      	movs	r3, #2
 8006620:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006622:	7bfb      	ldrb	r3, [r7, #15]
}
 8006624:	4618      	mov	r0, r3
 8006626:	3714      	adds	r7, #20
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006630:	b480      	push	{r7}
 8006632:	b085      	sub	sp, #20
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	460b      	mov	r3, r1
 800663a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800663c:	2300      	movs	r3, #0
 800663e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8006646:	78fa      	ldrb	r2, [r7, #3]
 8006648:	429a      	cmp	r2, r3
 800664a:	d204      	bcs.n	8006656 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	78fa      	ldrb	r2, [r7, #3]
 8006650:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8006654:	e001      	b.n	800665a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006656:	2302      	movs	r3, #2
 8006658:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800665a:	7bfb      	ldrb	r3, [r7, #15]
}
 800665c:	4618      	mov	r0, r3
 800665e:	3714      	adds	r7, #20
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006668:	b480      	push	{r7}
 800666a:	b087      	sub	sp, #28
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	4608      	mov	r0, r1
 8006672:	4611      	mov	r1, r2
 8006674:	461a      	mov	r2, r3
 8006676:	4603      	mov	r3, r0
 8006678:	70fb      	strb	r3, [r7, #3]
 800667a:	460b      	mov	r3, r1
 800667c:	70bb      	strb	r3, [r7, #2]
 800667e:	4613      	mov	r3, r2
 8006680:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006682:	2300      	movs	r3, #0
 8006684:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8006686:	2300      	movs	r3, #0
 8006688:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006690:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006692:	e025      	b.n	80066e0 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006694:	7dfb      	ldrb	r3, [r7, #23]
 8006696:	221a      	movs	r2, #26
 8006698:	fb02 f303 	mul.w	r3, r2, r3
 800669c:	3308      	adds	r3, #8
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	4413      	add	r3, r2
 80066a2:	3302      	adds	r3, #2
 80066a4:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	795b      	ldrb	r3, [r3, #5]
 80066aa:	78fa      	ldrb	r2, [r7, #3]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d002      	beq.n	80066b6 <USBH_FindInterface+0x4e>
 80066b0:	78fb      	ldrb	r3, [r7, #3]
 80066b2:	2bff      	cmp	r3, #255	; 0xff
 80066b4:	d111      	bne.n	80066da <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80066ba:	78ba      	ldrb	r2, [r7, #2]
 80066bc:	429a      	cmp	r2, r3
 80066be:	d002      	beq.n	80066c6 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80066c0:	78bb      	ldrb	r3, [r7, #2]
 80066c2:	2bff      	cmp	r3, #255	; 0xff
 80066c4:	d109      	bne.n	80066da <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80066ca:	787a      	ldrb	r2, [r7, #1]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d002      	beq.n	80066d6 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80066d0:	787b      	ldrb	r3, [r7, #1]
 80066d2:	2bff      	cmp	r3, #255	; 0xff
 80066d4:	d101      	bne.n	80066da <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80066d6:	7dfb      	ldrb	r3, [r7, #23]
 80066d8:	e006      	b.n	80066e8 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80066da:	7dfb      	ldrb	r3, [r7, #23]
 80066dc:	3301      	adds	r3, #1
 80066de:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80066e0:	7dfb      	ldrb	r3, [r7, #23]
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d9d6      	bls.n	8006694 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80066e6:	23ff      	movs	r3, #255	; 0xff
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	371c      	adds	r7, #28
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f001 fbe3 	bl	8007ec8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8006702:	2101      	movs	r1, #1
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f001 fcfc 	bl	8008102 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800670a:	2300      	movs	r3, #0
}
 800670c:	4618      	mov	r0, r3
 800670e:	3708      	adds	r7, #8
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b088      	sub	sp, #32
 8006718:	af04      	add	r7, sp, #16
 800671a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800671c:	2302      	movs	r3, #2
 800671e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006720:	2300      	movs	r3, #0
 8006722:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800672a:	b2db      	uxtb	r3, r3
 800672c:	2b01      	cmp	r3, #1
 800672e:	d102      	bne.n	8006736 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2203      	movs	r2, #3
 8006734:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	b2db      	uxtb	r3, r3
 800673c:	2b0b      	cmp	r3, #11
 800673e:	f200 81b3 	bhi.w	8006aa8 <USBH_Process+0x394>
 8006742:	a201      	add	r2, pc, #4	; (adr r2, 8006748 <USBH_Process+0x34>)
 8006744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006748:	08006779 	.word	0x08006779
 800674c:	080067ab 	.word	0x080067ab
 8006750:	08006813 	.word	0x08006813
 8006754:	08006a43 	.word	0x08006a43
 8006758:	08006aa9 	.word	0x08006aa9
 800675c:	080068b7 	.word	0x080068b7
 8006760:	080069e9 	.word	0x080069e9
 8006764:	080068ed 	.word	0x080068ed
 8006768:	0800690d 	.word	0x0800690d
 800676c:	0800692d 	.word	0x0800692d
 8006770:	0800695b 	.word	0x0800695b
 8006774:	08006a2b 	.word	0x08006a2b
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800677e:	b2db      	uxtb	r3, r3
 8006780:	2b00      	cmp	r3, #0
 8006782:	f000 8193 	beq.w	8006aac <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2201      	movs	r2, #1
 800678a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800678c:	20c8      	movs	r0, #200	; 0xc8
 800678e:	f001 fcff 	bl	8008190 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f001 fbf5 	bl	8007f82 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80067a8:	e180      	b.n	8006aac <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d107      	bne.n	80067c4 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2202      	movs	r2, #2
 80067c0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80067c2:	e182      	b.n	8006aca <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80067ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80067ce:	d914      	bls.n	80067fa <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80067d6:	3301      	adds	r3, #1
 80067d8:	b2da      	uxtb	r2, r3
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80067e6:	2b03      	cmp	r3, #3
 80067e8:	d903      	bls.n	80067f2 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	220d      	movs	r2, #13
 80067ee:	701a      	strb	r2, [r3, #0]
      break;
 80067f0:	e16b      	b.n	8006aca <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	701a      	strb	r2, [r3, #0]
      break;
 80067f8:	e167      	b.n	8006aca <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006800:	f103 020a 	add.w	r2, r3, #10
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800680a:	200a      	movs	r0, #10
 800680c:	f001 fcc0 	bl	8008190 <USBH_Delay>
      break;
 8006810:	e15b      	b.n	8006aca <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006818:	2b00      	cmp	r3, #0
 800681a:	d005      	beq.n	8006828 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006822:	2104      	movs	r1, #4
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006828:	2064      	movs	r0, #100	; 0x64
 800682a:	f001 fcb1 	bl	8008190 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f001 fb80 	bl	8007f34 <USBH_LL_GetSpeed>
 8006834:	4603      	mov	r3, r0
 8006836:	461a      	mov	r2, r3
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2205      	movs	r2, #5
 8006842:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006844:	2100      	movs	r1, #0
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f001 f92f 	bl	8007aaa <USBH_AllocPipe>
 800684c:	4603      	mov	r3, r0
 800684e:	461a      	mov	r2, r3
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006854:	2180      	movs	r1, #128	; 0x80
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f001 f927 	bl	8007aaa <USBH_AllocPipe>
 800685c:	4603      	mov	r3, r0
 800685e:	461a      	mov	r2, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	7919      	ldrb	r1, [r3, #4]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006878:	b292      	uxth	r2, r2
 800687a:	9202      	str	r2, [sp, #8]
 800687c:	2200      	movs	r2, #0
 800687e:	9201      	str	r2, [sp, #4]
 8006880:	9300      	str	r3, [sp, #0]
 8006882:	4603      	mov	r3, r0
 8006884:	2280      	movs	r2, #128	; 0x80
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f001 f8e0 	bl	8007a4c <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	7959      	ldrb	r1, [r3, #5]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80068a0:	b292      	uxth	r2, r2
 80068a2:	9202      	str	r2, [sp, #8]
 80068a4:	2200      	movs	r2, #0
 80068a6:	9201      	str	r2, [sp, #4]
 80068a8:	9300      	str	r3, [sp, #0]
 80068aa:	4603      	mov	r3, r0
 80068ac:	2200      	movs	r2, #0
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f001 f8cc 	bl	8007a4c <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80068b4:	e109      	b.n	8006aca <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 f90c 	bl	8006ad4 <USBH_HandleEnum>
 80068bc:	4603      	mov	r3, r0
 80068be:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80068c0:	7bbb      	ldrb	r3, [r7, #14]
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	f040 80f3 	bne.w	8006ab0 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d103      	bne.n	80068e4 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2208      	movs	r2, #8
 80068e0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80068e2:	e0e5      	b.n	8006ab0 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2207      	movs	r2, #7
 80068e8:	701a      	strb	r2, [r3, #0]
      break;
 80068ea:	e0e1      	b.n	8006ab0 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f000 80de 	beq.w	8006ab4 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80068fe:	2101      	movs	r1, #1
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2208      	movs	r2, #8
 8006908:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800690a:	e0d3      	b.n	8006ab4 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8006912:	b29b      	uxth	r3, r3
 8006914:	4619      	mov	r1, r3
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 fc20 	bl	800715c <USBH_SetCfg>
 800691c:	4603      	mov	r3, r0
 800691e:	2b00      	cmp	r3, #0
 8006920:	f040 80ca 	bne.w	8006ab8 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2209      	movs	r2, #9
 8006928:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800692a:	e0c5      	b.n	8006ab8 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8006932:	f003 0320 	and.w	r3, r3, #32
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00b      	beq.n	8006952 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800693a:	2101      	movs	r1, #1
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 fc30 	bl	80071a2 <USBH_SetFeature>
 8006942:	4603      	mov	r3, r0
 8006944:	2b00      	cmp	r3, #0
 8006946:	f040 80b9 	bne.w	8006abc <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	220a      	movs	r2, #10
 800694e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006950:	e0b4      	b.n	8006abc <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	220a      	movs	r2, #10
 8006956:	701a      	strb	r2, [r3, #0]
      break;
 8006958:	e0b0      	b.n	8006abc <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006960:	2b00      	cmp	r3, #0
 8006962:	f000 80ad 	beq.w	8006ac0 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2200      	movs	r2, #0
 800696a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800696e:	2300      	movs	r3, #0
 8006970:	73fb      	strb	r3, [r7, #15]
 8006972:	e016      	b.n	80069a2 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006974:	7bfa      	ldrb	r2, [r7, #15]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	32de      	adds	r2, #222	; 0xde
 800697a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800697e:	791a      	ldrb	r2, [r3, #4]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8006986:	429a      	cmp	r2, r3
 8006988:	d108      	bne.n	800699c <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 800698a:	7bfa      	ldrb	r2, [r7, #15]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	32de      	adds	r2, #222	; 0xde
 8006990:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800699a:	e005      	b.n	80069a8 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800699c:	7bfb      	ldrb	r3, [r7, #15]
 800699e:	3301      	adds	r3, #1
 80069a0:	73fb      	strb	r3, [r7, #15]
 80069a2:	7bfb      	ldrb	r3, [r7, #15]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d0e5      	beq.n	8006974 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d016      	beq.n	80069e0 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	4798      	blx	r3
 80069be:	4603      	mov	r3, r0
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d109      	bne.n	80069d8 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2206      	movs	r2, #6
 80069c8:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80069d0:	2103      	movs	r1, #3
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80069d6:	e073      	b.n	8006ac0 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	220d      	movs	r2, #13
 80069dc:	701a      	strb	r2, [r3, #0]
      break;
 80069de:	e06f      	b.n	8006ac0 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	220d      	movs	r2, #13
 80069e4:	701a      	strb	r2, [r3, #0]
      break;
 80069e6:	e06b      	b.n	8006ac0 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d017      	beq.n	8006a22 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80069f8:	691b      	ldr	r3, [r3, #16]
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	4798      	blx	r3
 80069fe:	4603      	mov	r3, r0
 8006a00:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006a02:	7bbb      	ldrb	r3, [r7, #14]
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d103      	bne.n	8006a12 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	220b      	movs	r2, #11
 8006a0e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006a10:	e058      	b.n	8006ac4 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 8006a12:	7bbb      	ldrb	r3, [r7, #14]
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	2b02      	cmp	r3, #2
 8006a18:	d154      	bne.n	8006ac4 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	220d      	movs	r2, #13
 8006a1e:	701a      	strb	r2, [r3, #0]
      break;
 8006a20:	e050      	b.n	8006ac4 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	220d      	movs	r2, #13
 8006a26:	701a      	strb	r2, [r3, #0]
      break;
 8006a28:	e04c      	b.n	8006ac4 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d049      	beq.n	8006ac8 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a3a:	695b      	ldr	r3, [r3, #20]
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	4798      	blx	r3
      }
      break;
 8006a40:	e042      	b.n	8006ac8 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f7ff fd72 	bl	8006534 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d009      	beq.n	8006a6e <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d005      	beq.n	8006a84 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006a7e:	2105      	movs	r1, #5
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d107      	bne.n	8006aa0 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f7ff fe2b 	bl	80066f4 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006a9e:	e014      	b.n	8006aca <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f001 fa11 	bl	8007ec8 <USBH_LL_Start>
      break;
 8006aa6:	e010      	b.n	8006aca <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8006aa8:	bf00      	nop
 8006aaa:	e00e      	b.n	8006aca <USBH_Process+0x3b6>
      break;
 8006aac:	bf00      	nop
 8006aae:	e00c      	b.n	8006aca <USBH_Process+0x3b6>
      break;
 8006ab0:	bf00      	nop
 8006ab2:	e00a      	b.n	8006aca <USBH_Process+0x3b6>
    break;
 8006ab4:	bf00      	nop
 8006ab6:	e008      	b.n	8006aca <USBH_Process+0x3b6>
      break;
 8006ab8:	bf00      	nop
 8006aba:	e006      	b.n	8006aca <USBH_Process+0x3b6>
      break;
 8006abc:	bf00      	nop
 8006abe:	e004      	b.n	8006aca <USBH_Process+0x3b6>
      break;
 8006ac0:	bf00      	nop
 8006ac2:	e002      	b.n	8006aca <USBH_Process+0x3b6>
      break;
 8006ac4:	bf00      	nop
 8006ac6:	e000      	b.n	8006aca <USBH_Process+0x3b6>
      break;
 8006ac8:	bf00      	nop
  }
  return USBH_OK;
 8006aca:	2300      	movs	r3, #0
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3710      	adds	r7, #16
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b088      	sub	sp, #32
 8006ad8:	af04      	add	r7, sp, #16
 8006ada:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006adc:	2301      	movs	r3, #1
 8006ade:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	785b      	ldrb	r3, [r3, #1]
 8006ae8:	2b07      	cmp	r3, #7
 8006aea:	f200 81c1 	bhi.w	8006e70 <USBH_HandleEnum+0x39c>
 8006aee:	a201      	add	r2, pc, #4	; (adr r2, 8006af4 <USBH_HandleEnum+0x20>)
 8006af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af4:	08006b15 	.word	0x08006b15
 8006af8:	08006bd3 	.word	0x08006bd3
 8006afc:	08006c3d 	.word	0x08006c3d
 8006b00:	08006ccb 	.word	0x08006ccb
 8006b04:	08006d35 	.word	0x08006d35
 8006b08:	08006da5 	.word	0x08006da5
 8006b0c:	08006deb 	.word	0x08006deb
 8006b10:	08006e31 	.word	0x08006e31
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006b14:	2108      	movs	r1, #8
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 fa50 	bl	8006fbc <USBH_Get_DevDesc>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006b20:	7bbb      	ldrb	r3, [r7, #14]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d130      	bne.n	8006b88 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2201      	movs	r2, #1
 8006b34:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	7919      	ldrb	r1, [r3, #4]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006b4a:	b292      	uxth	r2, r2
 8006b4c:	9202      	str	r2, [sp, #8]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	9201      	str	r2, [sp, #4]
 8006b52:	9300      	str	r3, [sp, #0]
 8006b54:	4603      	mov	r3, r0
 8006b56:	2280      	movs	r2, #128	; 0x80
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 ff77 	bl	8007a4c <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	7959      	ldrb	r1, [r3, #5]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006b72:	b292      	uxth	r2, r2
 8006b74:	9202      	str	r2, [sp, #8]
 8006b76:	2200      	movs	r2, #0
 8006b78:	9201      	str	r2, [sp, #4]
 8006b7a:	9300      	str	r3, [sp, #0]
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2200      	movs	r2, #0
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f000 ff63 	bl	8007a4c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006b86:	e175      	b.n	8006e74 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006b88:	7bbb      	ldrb	r3, [r7, #14]
 8006b8a:	2b03      	cmp	r3, #3
 8006b8c:	f040 8172 	bne.w	8006e74 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006b96:	3301      	adds	r3, #1
 8006b98:	b2da      	uxtb	r2, r3
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006ba6:	2b03      	cmp	r3, #3
 8006ba8:	d903      	bls.n	8006bb2 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	220d      	movs	r2, #13
 8006bae:	701a      	strb	r2, [r3, #0]
      break;
 8006bb0:	e160      	b.n	8006e74 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	795b      	ldrb	r3, [r3, #5]
 8006bb6:	4619      	mov	r1, r3
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f000 ff97 	bl	8007aec <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	791b      	ldrb	r3, [r3, #4]
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f000 ff91 	bl	8007aec <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	701a      	strb	r2, [r3, #0]
      break;
 8006bd0:	e150      	b.n	8006e74 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006bd2:	2112      	movs	r1, #18
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 f9f1 	bl	8006fbc <USBH_Get_DevDesc>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006bde:	7bbb      	ldrb	r3, [r7, #14]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d103      	bne.n	8006bec <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2202      	movs	r2, #2
 8006be8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006bea:	e145      	b.n	8006e78 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006bec:	7bbb      	ldrb	r3, [r7, #14]
 8006bee:	2b03      	cmp	r3, #3
 8006bf0:	f040 8142 	bne.w	8006e78 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	b2da      	uxtb	r2, r3
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006c0a:	2b03      	cmp	r3, #3
 8006c0c:	d903      	bls.n	8006c16 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	220d      	movs	r2, #13
 8006c12:	701a      	strb	r2, [r3, #0]
      break;
 8006c14:	e130      	b.n	8006e78 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	795b      	ldrb	r3, [r3, #5]
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f000 ff65 	bl	8007aec <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	791b      	ldrb	r3, [r3, #4]
 8006c26:	4619      	mov	r1, r3
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 ff5f 	bl	8007aec <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	701a      	strb	r2, [r3, #0]
      break;
 8006c3a:	e11d      	b.n	8006e78 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006c3c:	2101      	movs	r1, #1
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 fa68 	bl	8007114 <USBH_SetAddress>
 8006c44:	4603      	mov	r3, r0
 8006c46:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006c48:	7bbb      	ldrb	r3, [r7, #14]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d132      	bne.n	8006cb4 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8006c4e:	2002      	movs	r0, #2
 8006c50:	f001 fa9e 	bl	8008190 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2201      	movs	r2, #1
 8006c58:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2203      	movs	r2, #3
 8006c60:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	7919      	ldrb	r1, [r3, #4]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006c76:	b292      	uxth	r2, r2
 8006c78:	9202      	str	r2, [sp, #8]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	9201      	str	r2, [sp, #4]
 8006c7e:	9300      	str	r3, [sp, #0]
 8006c80:	4603      	mov	r3, r0
 8006c82:	2280      	movs	r2, #128	; 0x80
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 fee1 	bl	8007a4c <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	7959      	ldrb	r1, [r3, #5]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006c9e:	b292      	uxth	r2, r2
 8006ca0:	9202      	str	r2, [sp, #8]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	9201      	str	r2, [sp, #4]
 8006ca6:	9300      	str	r3, [sp, #0]
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2200      	movs	r2, #0
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f000 fecd 	bl	8007a4c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006cb2:	e0e3      	b.n	8006e7c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006cb4:	7bbb      	ldrb	r3, [r7, #14]
 8006cb6:	2b03      	cmp	r3, #3
 8006cb8:	f040 80e0 	bne.w	8006e7c <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	220d      	movs	r2, #13
 8006cc0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	705a      	strb	r2, [r3, #1]
      break;
 8006cc8:	e0d8      	b.n	8006e7c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006cca:	2109      	movs	r1, #9
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f000 f99d 	bl	800700c <USBH_Get_CfgDesc>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006cd6:	7bbb      	ldrb	r3, [r7, #14]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d103      	bne.n	8006ce4 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2204      	movs	r2, #4
 8006ce0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006ce2:	e0cd      	b.n	8006e80 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006ce4:	7bbb      	ldrb	r3, [r7, #14]
 8006ce6:	2b03      	cmp	r3, #3
 8006ce8:	f040 80ca 	bne.w	8006e80 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	b2da      	uxtb	r2, r3
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006d02:	2b03      	cmp	r3, #3
 8006d04:	d903      	bls.n	8006d0e <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	220d      	movs	r2, #13
 8006d0a:	701a      	strb	r2, [r3, #0]
      break;
 8006d0c:	e0b8      	b.n	8006e80 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	795b      	ldrb	r3, [r3, #5]
 8006d12:	4619      	mov	r1, r3
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f000 fee9 	bl	8007aec <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	791b      	ldrb	r3, [r3, #4]
 8006d1e:	4619      	mov	r1, r3
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 fee3 	bl	8007aec <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	701a      	strb	r2, [r3, #0]
      break;
 8006d32:	e0a5      	b.n	8006e80 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8006d3a:	4619      	mov	r1, r3
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f000 f965 	bl	800700c <USBH_Get_CfgDesc>
 8006d42:	4603      	mov	r3, r0
 8006d44:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006d46:	7bbb      	ldrb	r3, [r7, #14]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d103      	bne.n	8006d54 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2205      	movs	r2, #5
 8006d50:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006d52:	e097      	b.n	8006e84 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006d54:	7bbb      	ldrb	r3, [r7, #14]
 8006d56:	2b03      	cmp	r3, #3
 8006d58:	f040 8094 	bne.w	8006e84 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006d62:	3301      	adds	r3, #1
 8006d64:	b2da      	uxtb	r2, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006d72:	2b03      	cmp	r3, #3
 8006d74:	d903      	bls.n	8006d7e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	220d      	movs	r2, #13
 8006d7a:	701a      	strb	r2, [r3, #0]
      break;
 8006d7c:	e082      	b.n	8006e84 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	795b      	ldrb	r3, [r3, #5]
 8006d82:	4619      	mov	r1, r3
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 feb1 	bl	8007aec <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	791b      	ldrb	r3, [r3, #4]
 8006d8e:	4619      	mov	r1, r3
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f000 feab 	bl	8007aec <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	701a      	strb	r2, [r3, #0]
      break;
 8006da2:	e06f      	b.n	8006e84 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d019      	beq.n	8006de2 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006dba:	23ff      	movs	r3, #255	; 0xff
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f000 f949 	bl	8007054 <USBH_Get_StringDesc>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006dc6:	7bbb      	ldrb	r3, [r7, #14]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d103      	bne.n	8006dd4 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2206      	movs	r2, #6
 8006dd0:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006dd2:	e059      	b.n	8006e88 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006dd4:	7bbb      	ldrb	r3, [r7, #14]
 8006dd6:	2b03      	cmp	r3, #3
 8006dd8:	d156      	bne.n	8006e88 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2206      	movs	r2, #6
 8006dde:	705a      	strb	r2, [r3, #1]
      break;
 8006de0:	e052      	b.n	8006e88 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2206      	movs	r2, #6
 8006de6:	705a      	strb	r2, [r3, #1]
      break;
 8006de8:	e04e      	b.n	8006e88 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d019      	beq.n	8006e28 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006e00:	23ff      	movs	r3, #255	; 0xff
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 f926 	bl	8007054 <USBH_Get_StringDesc>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006e0c:	7bbb      	ldrb	r3, [r7, #14]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d103      	bne.n	8006e1a <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2207      	movs	r2, #7
 8006e16:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006e18:	e038      	b.n	8006e8c <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006e1a:	7bbb      	ldrb	r3, [r7, #14]
 8006e1c:	2b03      	cmp	r3, #3
 8006e1e:	d135      	bne.n	8006e8c <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2207      	movs	r2, #7
 8006e24:	705a      	strb	r2, [r3, #1]
      break;
 8006e26:	e031      	b.n	8006e8c <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2207      	movs	r2, #7
 8006e2c:	705a      	strb	r2, [r3, #1]
      break;
 8006e2e:	e02d      	b.n	8006e8c <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d017      	beq.n	8006e6a <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006e46:	23ff      	movs	r3, #255	; 0xff
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f000 f903 	bl	8007054 <USBH_Get_StringDesc>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006e52:	7bbb      	ldrb	r3, [r7, #14]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d102      	bne.n	8006e5e <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8006e5c:	e018      	b.n	8006e90 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006e5e:	7bbb      	ldrb	r3, [r7, #14]
 8006e60:	2b03      	cmp	r3, #3
 8006e62:	d115      	bne.n	8006e90 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8006e64:	2300      	movs	r3, #0
 8006e66:	73fb      	strb	r3, [r7, #15]
      break;
 8006e68:	e012      	b.n	8006e90 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	73fb      	strb	r3, [r7, #15]
      break;
 8006e6e:	e00f      	b.n	8006e90 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8006e70:	bf00      	nop
 8006e72:	e00e      	b.n	8006e92 <USBH_HandleEnum+0x3be>
      break;
 8006e74:	bf00      	nop
 8006e76:	e00c      	b.n	8006e92 <USBH_HandleEnum+0x3be>
      break;
 8006e78:	bf00      	nop
 8006e7a:	e00a      	b.n	8006e92 <USBH_HandleEnum+0x3be>
      break;
 8006e7c:	bf00      	nop
 8006e7e:	e008      	b.n	8006e92 <USBH_HandleEnum+0x3be>
      break;
 8006e80:	bf00      	nop
 8006e82:	e006      	b.n	8006e92 <USBH_HandleEnum+0x3be>
      break;
 8006e84:	bf00      	nop
 8006e86:	e004      	b.n	8006e92 <USBH_HandleEnum+0x3be>
      break;
 8006e88:	bf00      	nop
 8006e8a:	e002      	b.n	8006e92 <USBH_HandleEnum+0x3be>
      break;
 8006e8c:	bf00      	nop
 8006e8e:	e000      	b.n	8006e92 <USBH_HandleEnum+0x3be>
      break;
 8006e90:	bf00      	nop
  }
  return Status;
 8006e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3710      	adds	r7, #16
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	683a      	ldr	r2, [r7, #0]
 8006eaa:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8006eae:	bf00      	nop
 8006eb0:	370c      	adds	r7, #12
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr

08006eba <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006eba:	b580      	push	{r7, lr}
 8006ebc:	b082      	sub	sp, #8
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006ec8:	1c5a      	adds	r2, r3, #1
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f000 f804 	bl	8006ede <USBH_HandleSof>
}
 8006ed6:	bf00      	nop
 8006ed8:	3708      	adds	r7, #8
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}

08006ede <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006ede:	b580      	push	{r7, lr}
 8006ee0:	b082      	sub	sp, #8
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	781b      	ldrb	r3, [r3, #0]
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	2b0b      	cmp	r3, #11
 8006eee:	d10a      	bne.n	8006f06 <USBH_HandleSof+0x28>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d005      	beq.n	8006f06 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f00:	699b      	ldr	r3, [r3, #24]
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	4798      	blx	r3
  }
}
 8006f06:	bf00      	nop
 8006f08:	3708      	adds	r7, #8
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}

08006f0e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006f0e:	b480      	push	{r7}
 8006f10:	b083      	sub	sp, #12
 8006f12:	af00      	add	r7, sp, #0
 8006f14:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8006f1e:	bf00      	nop
}
 8006f20:	370c      	adds	r7, #12
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr

08006f2a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8006f2a:	b480      	push	{r7}
 8006f2c:	b083      	sub	sp, #12
 8006f2e:	af00      	add	r7, sp, #0
 8006f30:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8006f3a:	bf00      	nop
}
 8006f3c:	370c      	adds	r7, #12
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f44:	4770      	bx	lr

08006f46 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8006f46:	b480      	push	{r7}
 8006f48:	b083      	sub	sp, #12
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2201      	movs	r2, #1
 8006f52:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2200      	movs	r2, #0
 8006f62:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006f66:	2300      	movs	r3, #0
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	370c      	adds	r7, #12
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr

08006f74 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b082      	sub	sp, #8
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 ffb2 	bl	8007efe <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	791b      	ldrb	r3, [r3, #4]
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f000 fda3 	bl	8007aec <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	795b      	ldrb	r3, [r3, #5]
 8006faa:	4619      	mov	r1, r3
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 fd9d 	bl	8007aec <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006fb2:	2300      	movs	r3, #0
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3708      	adds	r7, #8
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b086      	sub	sp, #24
 8006fc0:	af02      	add	r7, sp, #8
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8006fce:	78fb      	ldrb	r3, [r7, #3]
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	9300      	str	r3, [sp, #0]
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006fda:	2100      	movs	r1, #0
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f000 f864 	bl	80070aa <USBH_GetDescriptor>
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	73fb      	strb	r3, [r7, #15]
 8006fe6:	7bfb      	ldrb	r3, [r7, #15]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d10a      	bne.n	8007002 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f203 3026 	addw	r0, r3, #806	; 0x326
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006ff8:	78fa      	ldrb	r2, [r7, #3]
 8006ffa:	b292      	uxth	r2, r2
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	f000 f918 	bl	8007232 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8007002:	7bfb      	ldrb	r3, [r7, #15]
}
 8007004:	4618      	mov	r0, r3
 8007006:	3710      	adds	r7, #16
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800700c:	b580      	push	{r7, lr}
 800700e:	b086      	sub	sp, #24
 8007010:	af02      	add	r7, sp, #8
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	460b      	mov	r3, r1
 8007016:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	331c      	adds	r3, #28
 800701c:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800701e:	887b      	ldrh	r3, [r7, #2]
 8007020:	9300      	str	r3, [sp, #0]
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007028:	2100      	movs	r1, #0
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 f83d 	bl	80070aa <USBH_GetDescriptor>
 8007030:	4603      	mov	r3, r0
 8007032:	72fb      	strb	r3, [r7, #11]
 8007034:	7afb      	ldrb	r3, [r7, #11]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d107      	bne.n	800704a <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007040:	887a      	ldrh	r2, [r7, #2]
 8007042:	68f9      	ldr	r1, [r7, #12]
 8007044:	4618      	mov	r0, r3
 8007046:	f000 f964 	bl	8007312 <USBH_ParseCfgDesc>
  }

  return status;
 800704a:	7afb      	ldrb	r3, [r7, #11]
}
 800704c:	4618      	mov	r0, r3
 800704e:	3710      	adds	r7, #16
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b088      	sub	sp, #32
 8007058:	af02      	add	r7, sp, #8
 800705a:	60f8      	str	r0, [r7, #12]
 800705c:	607a      	str	r2, [r7, #4]
 800705e:	461a      	mov	r2, r3
 8007060:	460b      	mov	r3, r1
 8007062:	72fb      	strb	r3, [r7, #11]
 8007064:	4613      	mov	r3, r2
 8007066:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8007068:	7afb      	ldrb	r3, [r7, #11]
 800706a:	b29b      	uxth	r3, r3
 800706c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007070:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007078:	893b      	ldrh	r3, [r7, #8]
 800707a:	9300      	str	r3, [sp, #0]
 800707c:	460b      	mov	r3, r1
 800707e:	2100      	movs	r1, #0
 8007080:	68f8      	ldr	r0, [r7, #12]
 8007082:	f000 f812 	bl	80070aa <USBH_GetDescriptor>
 8007086:	4603      	mov	r3, r0
 8007088:	75fb      	strb	r3, [r7, #23]
 800708a:	7dfb      	ldrb	r3, [r7, #23]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d107      	bne.n	80070a0 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007096:	893a      	ldrh	r2, [r7, #8]
 8007098:	6879      	ldr	r1, [r7, #4]
 800709a:	4618      	mov	r0, r3
 800709c:	f000 fa37 	bl	800750e <USBH_ParseStringDesc>
  }

  return status;
 80070a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3718      	adds	r7, #24
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}

080070aa <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 80070aa:	b580      	push	{r7, lr}
 80070ac:	b084      	sub	sp, #16
 80070ae:	af00      	add	r7, sp, #0
 80070b0:	60f8      	str	r0, [r7, #12]
 80070b2:	607b      	str	r3, [r7, #4]
 80070b4:	460b      	mov	r3, r1
 80070b6:	72fb      	strb	r3, [r7, #11]
 80070b8:	4613      	mov	r3, r2
 80070ba:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	789b      	ldrb	r3, [r3, #2]
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d11c      	bne.n	80070fe <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80070c4:	7afb      	ldrb	r3, [r7, #11]
 80070c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80070ca:	b2da      	uxtb	r2, r3
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2206      	movs	r2, #6
 80070d4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	893a      	ldrh	r2, [r7, #8]
 80070da:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80070dc:	893b      	ldrh	r3, [r7, #8]
 80070de:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80070e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070e6:	d104      	bne.n	80070f2 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f240 4209 	movw	r2, #1033	; 0x409
 80070ee:	829a      	strh	r2, [r3, #20]
 80070f0:	e002      	b.n	80070f8 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2200      	movs	r2, #0
 80070f6:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	8b3a      	ldrh	r2, [r7, #24]
 80070fc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80070fe:	8b3b      	ldrh	r3, [r7, #24]
 8007100:	461a      	mov	r2, r3
 8007102:	6879      	ldr	r1, [r7, #4]
 8007104:	68f8      	ldr	r0, [r7, #12]
 8007106:	f000 fa50 	bl	80075aa <USBH_CtlReq>
 800710a:	4603      	mov	r3, r0
}
 800710c:	4618      	mov	r0, r3
 800710e:	3710      	adds	r7, #16
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}

08007114 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b082      	sub	sp, #8
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	460b      	mov	r3, r1
 800711e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	789b      	ldrb	r3, [r3, #2]
 8007124:	2b01      	cmp	r3, #1
 8007126:	d10f      	bne.n	8007148 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2205      	movs	r2, #5
 8007132:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007134:	78fb      	ldrb	r3, [r7, #3]
 8007136:	b29a      	uxth	r2, r3
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007148:	2200      	movs	r2, #0
 800714a:	2100      	movs	r1, #0
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f000 fa2c 	bl	80075aa <USBH_CtlReq>
 8007152:	4603      	mov	r3, r0
}
 8007154:	4618      	mov	r0, r3
 8007156:	3708      	adds	r7, #8
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}

0800715c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b082      	sub	sp, #8
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	460b      	mov	r3, r1
 8007166:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	789b      	ldrb	r3, [r3, #2]
 800716c:	2b01      	cmp	r3, #1
 800716e:	d10e      	bne.n	800718e <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2209      	movs	r2, #9
 800717a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	887a      	ldrh	r2, [r7, #2]
 8007180:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800718e:	2200      	movs	r2, #0
 8007190:	2100      	movs	r1, #0
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 fa09 	bl	80075aa <USBH_CtlReq>
 8007198:	4603      	mov	r3, r0
}
 800719a:	4618      	mov	r0, r3
 800719c:	3708      	adds	r7, #8
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}

080071a2 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80071a2:	b580      	push	{r7, lr}
 80071a4:	b082      	sub	sp, #8
 80071a6:	af00      	add	r7, sp, #0
 80071a8:	6078      	str	r0, [r7, #4]
 80071aa:	460b      	mov	r3, r1
 80071ac:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	789b      	ldrb	r3, [r3, #2]
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d10f      	bne.n	80071d6 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2203      	movs	r2, #3
 80071c0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80071c2:	78fb      	ldrb	r3, [r7, #3]
 80071c4:	b29a      	uxth	r2, r3
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2200      	movs	r2, #0
 80071d4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80071d6:	2200      	movs	r2, #0
 80071d8:	2100      	movs	r1, #0
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f9e5 	bl	80075aa <USBH_CtlReq>
 80071e0:	4603      	mov	r3, r0
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3708      	adds	r7, #8
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}

080071ea <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80071ea:	b580      	push	{r7, lr}
 80071ec:	b082      	sub	sp, #8
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
 80071f2:	460b      	mov	r3, r1
 80071f4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	789b      	ldrb	r3, [r3, #2]
 80071fa:	2b01      	cmp	r3, #1
 80071fc:	d10f      	bne.n	800721e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2202      	movs	r2, #2
 8007202:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007210:	78fb      	ldrb	r3, [r7, #3]
 8007212:	b29a      	uxth	r2, r3
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800721e:	2200      	movs	r2, #0
 8007220:	2100      	movs	r1, #0
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 f9c1 	bl	80075aa <USBH_CtlReq>
 8007228:	4603      	mov	r3, r0
}
 800722a:	4618      	mov	r0, r3
 800722c:	3708      	adds	r7, #8
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}

08007232 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8007232:	b480      	push	{r7}
 8007234:	b085      	sub	sp, #20
 8007236:	af00      	add	r7, sp, #0
 8007238:	60f8      	str	r0, [r7, #12]
 800723a:	60b9      	str	r1, [r7, #8]
 800723c:	4613      	mov	r3, r2
 800723e:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	781a      	ldrb	r2, [r3, #0]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	785a      	ldrb	r2, [r3, #1]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	3302      	adds	r3, #2
 8007254:	781b      	ldrb	r3, [r3, #0]
 8007256:	b29a      	uxth	r2, r3
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	3303      	adds	r3, #3
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	b29b      	uxth	r3, r3
 8007260:	021b      	lsls	r3, r3, #8
 8007262:	b29b      	uxth	r3, r3
 8007264:	4313      	orrs	r3, r2
 8007266:	b29a      	uxth	r2, r3
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	791a      	ldrb	r2, [r3, #4]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	795a      	ldrb	r2, [r3, #5]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	799a      	ldrb	r2, [r3, #6]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	79da      	ldrb	r2, [r3, #7]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800728c:	88fb      	ldrh	r3, [r7, #6]
 800728e:	2b08      	cmp	r3, #8
 8007290:	d939      	bls.n	8007306 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	3308      	adds	r3, #8
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	b29a      	uxth	r2, r3
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	3309      	adds	r3, #9
 800729e:	781b      	ldrb	r3, [r3, #0]
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	021b      	lsls	r3, r3, #8
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	4313      	orrs	r3, r2
 80072a8:	b29a      	uxth	r2, r3
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	330a      	adds	r3, #10
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	b29a      	uxth	r2, r3
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	330b      	adds	r3, #11
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	b29b      	uxth	r3, r3
 80072be:	021b      	lsls	r3, r3, #8
 80072c0:	b29b      	uxth	r3, r3
 80072c2:	4313      	orrs	r3, r2
 80072c4:	b29a      	uxth	r2, r3
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	330c      	adds	r3, #12
 80072ce:	781b      	ldrb	r3, [r3, #0]
 80072d0:	b29a      	uxth	r2, r3
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	330d      	adds	r3, #13
 80072d6:	781b      	ldrb	r3, [r3, #0]
 80072d8:	b29b      	uxth	r3, r3
 80072da:	021b      	lsls	r3, r3, #8
 80072dc:	b29b      	uxth	r3, r3
 80072de:	4313      	orrs	r3, r2
 80072e0:	b29a      	uxth	r2, r3
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	7b9a      	ldrb	r2, [r3, #14]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	7bda      	ldrb	r2, [r3, #15]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	7c1a      	ldrb	r2, [r3, #16]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	7c5a      	ldrb	r2, [r3, #17]
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	745a      	strb	r2, [r3, #17]
  }
}
 8007306:	bf00      	nop
 8007308:	3714      	adds	r7, #20
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr

08007312 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8007312:	b580      	push	{r7, lr}
 8007314:	b08a      	sub	sp, #40	; 0x28
 8007316:	af00      	add	r7, sp, #0
 8007318:	60f8      	str	r0, [r7, #12]
 800731a:	60b9      	str	r1, [r7, #8]
 800731c:	4613      	mov	r3, r2
 800731e:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007324:	2300      	movs	r3, #0
 8007326:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800732a:	2300      	movs	r3, #0
 800732c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	781a      	ldrb	r2, [r3, #0]
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	785a      	ldrb	r2, [r3, #1]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	3302      	adds	r3, #2
 8007348:	781b      	ldrb	r3, [r3, #0]
 800734a:	b29a      	uxth	r2, r3
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	3303      	adds	r3, #3
 8007350:	781b      	ldrb	r3, [r3, #0]
 8007352:	b29b      	uxth	r3, r3
 8007354:	021b      	lsls	r3, r3, #8
 8007356:	b29b      	uxth	r3, r3
 8007358:	4313      	orrs	r3, r2
 800735a:	b29a      	uxth	r2, r3
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	791a      	ldrb	r2, [r3, #4]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	795a      	ldrb	r2, [r3, #5]
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	799a      	ldrb	r2, [r3, #6]
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	79da      	ldrb	r2, [r3, #7]
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	7a1a      	ldrb	r2, [r3, #8]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007388:	88fb      	ldrh	r3, [r7, #6]
 800738a:	2b09      	cmp	r3, #9
 800738c:	d95f      	bls.n	800744e <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800738e:	2309      	movs	r3, #9
 8007390:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8007392:	2300      	movs	r3, #0
 8007394:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007396:	e051      	b.n	800743c <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007398:	f107 0316 	add.w	r3, r7, #22
 800739c:	4619      	mov	r1, r3
 800739e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80073a0:	f000 f8e8 	bl	8007574 <USBH_GetNextDesc>
 80073a4:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 80073a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a8:	785b      	ldrb	r3, [r3, #1]
 80073aa:	2b04      	cmp	r3, #4
 80073ac:	d146      	bne.n	800743c <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 80073ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80073b2:	221a      	movs	r2, #26
 80073b4:	fb02 f303 	mul.w	r3, r2, r3
 80073b8:	3308      	adds	r3, #8
 80073ba:	68fa      	ldr	r2, [r7, #12]
 80073bc:	4413      	add	r3, r2
 80073be:	3302      	adds	r3, #2
 80073c0:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80073c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80073c4:	69f8      	ldr	r0, [r7, #28]
 80073c6:	f000 f846 	bl	8007456 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80073ca:	2300      	movs	r3, #0
 80073cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 80073d0:	2300      	movs	r3, #0
 80073d2:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80073d4:	e022      	b.n	800741c <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80073d6:	f107 0316 	add.w	r3, r7, #22
 80073da:	4619      	mov	r1, r3
 80073dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80073de:	f000 f8c9 	bl	8007574 <USBH_GetNextDesc>
 80073e2:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80073e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e6:	785b      	ldrb	r3, [r3, #1]
 80073e8:	2b05      	cmp	r3, #5
 80073ea:	d117      	bne.n	800741c <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80073ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80073f0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80073f4:	3201      	adds	r2, #1
 80073f6:	00d2      	lsls	r2, r2, #3
 80073f8:	211a      	movs	r1, #26
 80073fa:	fb01 f303 	mul.w	r3, r1, r3
 80073fe:	4413      	add	r3, r2
 8007400:	3308      	adds	r3, #8
 8007402:	68fa      	ldr	r2, [r7, #12]
 8007404:	4413      	add	r3, r2
 8007406:	3304      	adds	r3, #4
 8007408:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800740a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800740c:	69b8      	ldr	r0, [r7, #24]
 800740e:	f000 f851 	bl	80074b4 <USBH_ParseEPDesc>
            ep_ix++;
 8007412:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007416:	3301      	adds	r3, #1
 8007418:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	791b      	ldrb	r3, [r3, #4]
 8007420:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8007424:	429a      	cmp	r2, r3
 8007426:	d204      	bcs.n	8007432 <USBH_ParseCfgDesc+0x120>
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	885a      	ldrh	r2, [r3, #2]
 800742c:	8afb      	ldrh	r3, [r7, #22]
 800742e:	429a      	cmp	r2, r3
 8007430:	d8d1      	bhi.n	80073d6 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8007432:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007436:	3301      	adds	r3, #1
 8007438:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800743c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007440:	2b01      	cmp	r3, #1
 8007442:	d804      	bhi.n	800744e <USBH_ParseCfgDesc+0x13c>
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	885a      	ldrh	r2, [r3, #2]
 8007448:	8afb      	ldrh	r3, [r7, #22]
 800744a:	429a      	cmp	r2, r3
 800744c:	d8a4      	bhi.n	8007398 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800744e:	bf00      	nop
 8007450:	3728      	adds	r7, #40	; 0x28
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}

08007456 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8007456:	b480      	push	{r7}
 8007458:	b083      	sub	sp, #12
 800745a:	af00      	add	r7, sp, #0
 800745c:	6078      	str	r0, [r7, #4]
 800745e:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	781a      	ldrb	r2, [r3, #0]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	785a      	ldrb	r2, [r3, #1]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	789a      	ldrb	r2, [r3, #2]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	78da      	ldrb	r2, [r3, #3]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	791a      	ldrb	r2, [r3, #4]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	795a      	ldrb	r2, [r3, #5]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	799a      	ldrb	r2, [r3, #6]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	79da      	ldrb	r2, [r3, #7]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	7a1a      	ldrb	r2, [r3, #8]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	721a      	strb	r2, [r3, #8]
}
 80074a8:	bf00      	nop
 80074aa:	370c      	adds	r7, #12
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	781a      	ldrb	r2, [r3, #0]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	785a      	ldrb	r2, [r3, #1]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	789a      	ldrb	r2, [r3, #2]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	78da      	ldrb	r2, [r3, #3]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	3304      	adds	r3, #4
 80074e2:	781b      	ldrb	r3, [r3, #0]
 80074e4:	b29a      	uxth	r2, r3
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	3305      	adds	r3, #5
 80074ea:	781b      	ldrb	r3, [r3, #0]
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	021b      	lsls	r3, r3, #8
 80074f0:	b29b      	uxth	r3, r3
 80074f2:	4313      	orrs	r3, r2
 80074f4:	b29a      	uxth	r2, r3
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	799a      	ldrb	r2, [r3, #6]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	719a      	strb	r2, [r3, #6]
}
 8007502:	bf00      	nop
 8007504:	370c      	adds	r7, #12
 8007506:	46bd      	mov	sp, r7
 8007508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750c:	4770      	bx	lr

0800750e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800750e:	b480      	push	{r7}
 8007510:	b087      	sub	sp, #28
 8007512:	af00      	add	r7, sp, #0
 8007514:	60f8      	str	r0, [r7, #12]
 8007516:	60b9      	str	r1, [r7, #8]
 8007518:	4613      	mov	r3, r2
 800751a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	3301      	adds	r3, #1
 8007520:	781b      	ldrb	r3, [r3, #0]
 8007522:	2b03      	cmp	r3, #3
 8007524:	d120      	bne.n	8007568 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	781b      	ldrb	r3, [r3, #0]
 800752a:	1e9a      	subs	r2, r3, #2
 800752c:	88fb      	ldrh	r3, [r7, #6]
 800752e:	4293      	cmp	r3, r2
 8007530:	bf28      	it	cs
 8007532:	4613      	movcs	r3, r2
 8007534:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	3302      	adds	r3, #2
 800753a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800753c:	2300      	movs	r3, #0
 800753e:	82fb      	strh	r3, [r7, #22]
 8007540:	e00b      	b.n	800755a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007542:	8afb      	ldrh	r3, [r7, #22]
 8007544:	68fa      	ldr	r2, [r7, #12]
 8007546:	4413      	add	r3, r2
 8007548:	781a      	ldrb	r2, [r3, #0]
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	3301      	adds	r3, #1
 8007552:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007554:	8afb      	ldrh	r3, [r7, #22]
 8007556:	3302      	adds	r3, #2
 8007558:	82fb      	strh	r3, [r7, #22]
 800755a:	8afa      	ldrh	r2, [r7, #22]
 800755c:	8abb      	ldrh	r3, [r7, #20]
 800755e:	429a      	cmp	r2, r3
 8007560:	d3ef      	bcc.n	8007542 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	2200      	movs	r2, #0
 8007566:	701a      	strb	r2, [r3, #0]
  }
}
 8007568:	bf00      	nop
 800756a:	371c      	adds	r7, #28
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr

08007574 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8007574:	b480      	push	{r7}
 8007576:	b085      	sub	sp, #20
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	881a      	ldrh	r2, [r3, #0]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	781b      	ldrb	r3, [r3, #0]
 8007586:	b29b      	uxth	r3, r3
 8007588:	4413      	add	r3, r2
 800758a:	b29a      	uxth	r2, r3
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	781b      	ldrb	r3, [r3, #0]
 8007594:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4413      	add	r3, r2
 800759a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800759c:	68fb      	ldr	r3, [r7, #12]
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3714      	adds	r7, #20
 80075a2:	46bd      	mov	sp, r7
 80075a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a8:	4770      	bx	lr

080075aa <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b086      	sub	sp, #24
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	60f8      	str	r0, [r7, #12]
 80075b2:	60b9      	str	r1, [r7, #8]
 80075b4:	4613      	mov	r3, r2
 80075b6:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80075b8:	2301      	movs	r3, #1
 80075ba:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	789b      	ldrb	r3, [r3, #2]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d002      	beq.n	80075ca <USBH_CtlReq+0x20>
 80075c4:	2b02      	cmp	r3, #2
 80075c6:	d00f      	beq.n	80075e8 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 80075c8:	e027      	b.n	800761a <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	68ba      	ldr	r2, [r7, #8]
 80075ce:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	88fa      	ldrh	r2, [r7, #6]
 80075d4:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2201      	movs	r2, #1
 80075da:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	2202      	movs	r2, #2
 80075e0:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80075e2:	2301      	movs	r3, #1
 80075e4:	75fb      	strb	r3, [r7, #23]
      break;
 80075e6:	e018      	b.n	800761a <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f000 f81b 	bl	8007624 <USBH_HandleControl>
 80075ee:	4603      	mov	r3, r0
 80075f0:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80075f2:	7dfb      	ldrb	r3, [r7, #23]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d002      	beq.n	80075fe <USBH_CtlReq+0x54>
 80075f8:	7dfb      	ldrb	r3, [r7, #23]
 80075fa:	2b03      	cmp	r3, #3
 80075fc:	d106      	bne.n	800760c <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2201      	movs	r2, #1
 8007602:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2200      	movs	r2, #0
 8007608:	761a      	strb	r2, [r3, #24]
      break;
 800760a:	e005      	b.n	8007618 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800760c:	7dfb      	ldrb	r3, [r7, #23]
 800760e:	2b02      	cmp	r3, #2
 8007610:	d102      	bne.n	8007618 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2201      	movs	r2, #1
 8007616:	709a      	strb	r2, [r3, #2]
      break;
 8007618:	bf00      	nop
  }
  return status;
 800761a:	7dfb      	ldrb	r3, [r7, #23]
}
 800761c:	4618      	mov	r0, r3
 800761e:	3718      	adds	r7, #24
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b086      	sub	sp, #24
 8007628:	af02      	add	r7, sp, #8
 800762a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800762c:	2301      	movs	r3, #1
 800762e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007630:	2300      	movs	r3, #0
 8007632:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	7e1b      	ldrb	r3, [r3, #24]
 8007638:	3b01      	subs	r3, #1
 800763a:	2b0a      	cmp	r3, #10
 800763c:	f200 8156 	bhi.w	80078ec <USBH_HandleControl+0x2c8>
 8007640:	a201      	add	r2, pc, #4	; (adr r2, 8007648 <USBH_HandleControl+0x24>)
 8007642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007646:	bf00      	nop
 8007648:	08007675 	.word	0x08007675
 800764c:	0800768f 	.word	0x0800768f
 8007650:	080076f9 	.word	0x080076f9
 8007654:	0800771f 	.word	0x0800771f
 8007658:	08007757 	.word	0x08007757
 800765c:	08007781 	.word	0x08007781
 8007660:	080077d3 	.word	0x080077d3
 8007664:	080077f5 	.word	0x080077f5
 8007668:	08007831 	.word	0x08007831
 800766c:	08007857 	.word	0x08007857
 8007670:	08007895 	.word	0x08007895
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f103 0110 	add.w	r1, r3, #16
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	795b      	ldrb	r3, [r3, #5]
 800767e:	461a      	mov	r2, r3
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f000 f943 	bl	800790c <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2202      	movs	r2, #2
 800768a:	761a      	strb	r2, [r3, #24]
      break;
 800768c:	e139      	b.n	8007902 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	795b      	ldrb	r3, [r3, #5]
 8007692:	4619      	mov	r1, r3
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f000 fd21 	bl	80080dc <USBH_LL_GetURBState>
 800769a:	4603      	mov	r3, r0
 800769c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800769e:	7bbb      	ldrb	r3, [r7, #14]
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d11e      	bne.n	80076e2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	7c1b      	ldrb	r3, [r3, #16]
 80076a8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80076ac:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	8adb      	ldrh	r3, [r3, #22]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d00a      	beq.n	80076cc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80076b6:	7b7b      	ldrb	r3, [r7, #13]
 80076b8:	2b80      	cmp	r3, #128	; 0x80
 80076ba:	d103      	bne.n	80076c4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2203      	movs	r2, #3
 80076c0:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80076c2:	e115      	b.n	80078f0 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2205      	movs	r2, #5
 80076c8:	761a      	strb	r2, [r3, #24]
      break;
 80076ca:	e111      	b.n	80078f0 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 80076cc:	7b7b      	ldrb	r3, [r7, #13]
 80076ce:	2b80      	cmp	r3, #128	; 0x80
 80076d0:	d103      	bne.n	80076da <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2209      	movs	r2, #9
 80076d6:	761a      	strb	r2, [r3, #24]
      break;
 80076d8:	e10a      	b.n	80078f0 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2207      	movs	r2, #7
 80076de:	761a      	strb	r2, [r3, #24]
      break;
 80076e0:	e106      	b.n	80078f0 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80076e2:	7bbb      	ldrb	r3, [r7, #14]
 80076e4:	2b04      	cmp	r3, #4
 80076e6:	d003      	beq.n	80076f0 <USBH_HandleControl+0xcc>
 80076e8:	7bbb      	ldrb	r3, [r7, #14]
 80076ea:	2b02      	cmp	r3, #2
 80076ec:	f040 8100 	bne.w	80078f0 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	220b      	movs	r2, #11
 80076f4:	761a      	strb	r2, [r3, #24]
      break;
 80076f6:	e0fb      	b.n	80078f0 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80076fe:	b29a      	uxth	r2, r3
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6899      	ldr	r1, [r3, #8]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	899a      	ldrh	r2, [r3, #12]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	791b      	ldrb	r3, [r3, #4]
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f000 f93a 	bl	800798a <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2204      	movs	r2, #4
 800771a:	761a      	strb	r2, [r3, #24]
      break;
 800771c:	e0f1      	b.n	8007902 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	791b      	ldrb	r3, [r3, #4]
 8007722:	4619      	mov	r1, r3
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f000 fcd9 	bl	80080dc <USBH_LL_GetURBState>
 800772a:	4603      	mov	r3, r0
 800772c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800772e:	7bbb      	ldrb	r3, [r7, #14]
 8007730:	2b01      	cmp	r3, #1
 8007732:	d102      	bne.n	800773a <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2209      	movs	r2, #9
 8007738:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800773a:	7bbb      	ldrb	r3, [r7, #14]
 800773c:	2b05      	cmp	r3, #5
 800773e:	d102      	bne.n	8007746 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007740:	2303      	movs	r3, #3
 8007742:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007744:	e0d6      	b.n	80078f4 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8007746:	7bbb      	ldrb	r3, [r7, #14]
 8007748:	2b04      	cmp	r3, #4
 800774a:	f040 80d3 	bne.w	80078f4 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	220b      	movs	r2, #11
 8007752:	761a      	strb	r2, [r3, #24]
      break;
 8007754:	e0ce      	b.n	80078f4 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6899      	ldr	r1, [r3, #8]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	899a      	ldrh	r2, [r3, #12]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	795b      	ldrb	r3, [r3, #5]
 8007762:	2001      	movs	r0, #1
 8007764:	9000      	str	r0, [sp, #0]
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 f8ea 	bl	8007940 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007772:	b29a      	uxth	r2, r3
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2206      	movs	r2, #6
 800777c:	761a      	strb	r2, [r3, #24]
      break;
 800777e:	e0c0      	b.n	8007902 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	795b      	ldrb	r3, [r3, #5]
 8007784:	4619      	mov	r1, r3
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 fca8 	bl	80080dc <USBH_LL_GetURBState>
 800778c:	4603      	mov	r3, r0
 800778e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007790:	7bbb      	ldrb	r3, [r7, #14]
 8007792:	2b01      	cmp	r3, #1
 8007794:	d103      	bne.n	800779e <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2207      	movs	r2, #7
 800779a:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800779c:	e0ac      	b.n	80078f8 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800779e:	7bbb      	ldrb	r3, [r7, #14]
 80077a0:	2b05      	cmp	r3, #5
 80077a2:	d105      	bne.n	80077b0 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	220c      	movs	r2, #12
 80077a8:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80077aa:	2303      	movs	r3, #3
 80077ac:	73fb      	strb	r3, [r7, #15]
      break;
 80077ae:	e0a3      	b.n	80078f8 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 80077b0:	7bbb      	ldrb	r3, [r7, #14]
 80077b2:	2b02      	cmp	r3, #2
 80077b4:	d103      	bne.n	80077be <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2205      	movs	r2, #5
 80077ba:	761a      	strb	r2, [r3, #24]
      break;
 80077bc:	e09c      	b.n	80078f8 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 80077be:	7bbb      	ldrb	r3, [r7, #14]
 80077c0:	2b04      	cmp	r3, #4
 80077c2:	f040 8099 	bne.w	80078f8 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	220b      	movs	r2, #11
 80077ca:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80077cc:	2302      	movs	r3, #2
 80077ce:	73fb      	strb	r3, [r7, #15]
      break;
 80077d0:	e092      	b.n	80078f8 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	791b      	ldrb	r3, [r3, #4]
 80077d6:	2200      	movs	r2, #0
 80077d8:	2100      	movs	r1, #0
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 f8d5 	bl	800798a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80077e6:	b29a      	uxth	r2, r3
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2208      	movs	r2, #8
 80077f0:	761a      	strb	r2, [r3, #24]

      break;
 80077f2:	e086      	b.n	8007902 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	791b      	ldrb	r3, [r3, #4]
 80077f8:	4619      	mov	r1, r3
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f000 fc6e 	bl	80080dc <USBH_LL_GetURBState>
 8007800:	4603      	mov	r3, r0
 8007802:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007804:	7bbb      	ldrb	r3, [r7, #14]
 8007806:	2b01      	cmp	r3, #1
 8007808:	d105      	bne.n	8007816 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	220d      	movs	r2, #13
 800780e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007810:	2300      	movs	r3, #0
 8007812:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007814:	e072      	b.n	80078fc <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8007816:	7bbb      	ldrb	r3, [r7, #14]
 8007818:	2b04      	cmp	r3, #4
 800781a:	d103      	bne.n	8007824 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	220b      	movs	r2, #11
 8007820:	761a      	strb	r2, [r3, #24]
      break;
 8007822:	e06b      	b.n	80078fc <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8007824:	7bbb      	ldrb	r3, [r7, #14]
 8007826:	2b05      	cmp	r3, #5
 8007828:	d168      	bne.n	80078fc <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800782a:	2303      	movs	r3, #3
 800782c:	73fb      	strb	r3, [r7, #15]
      break;
 800782e:	e065      	b.n	80078fc <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	795b      	ldrb	r3, [r3, #5]
 8007834:	2201      	movs	r2, #1
 8007836:	9200      	str	r2, [sp, #0]
 8007838:	2200      	movs	r2, #0
 800783a:	2100      	movs	r1, #0
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 f87f 	bl	8007940 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007848:	b29a      	uxth	r2, r3
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	220a      	movs	r2, #10
 8007852:	761a      	strb	r2, [r3, #24]
      break;
 8007854:	e055      	b.n	8007902 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	795b      	ldrb	r3, [r3, #5]
 800785a:	4619      	mov	r1, r3
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f000 fc3d 	bl	80080dc <USBH_LL_GetURBState>
 8007862:	4603      	mov	r3, r0
 8007864:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007866:	7bbb      	ldrb	r3, [r7, #14]
 8007868:	2b01      	cmp	r3, #1
 800786a:	d105      	bne.n	8007878 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800786c:	2300      	movs	r3, #0
 800786e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	220d      	movs	r2, #13
 8007874:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007876:	e043      	b.n	8007900 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007878:	7bbb      	ldrb	r3, [r7, #14]
 800787a:	2b02      	cmp	r3, #2
 800787c:	d103      	bne.n	8007886 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2209      	movs	r2, #9
 8007882:	761a      	strb	r2, [r3, #24]
      break;
 8007884:	e03c      	b.n	8007900 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8007886:	7bbb      	ldrb	r3, [r7, #14]
 8007888:	2b04      	cmp	r3, #4
 800788a:	d139      	bne.n	8007900 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	220b      	movs	r2, #11
 8007890:	761a      	strb	r2, [r3, #24]
      break;
 8007892:	e035      	b.n	8007900 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	7e5b      	ldrb	r3, [r3, #25]
 8007898:	3301      	adds	r3, #1
 800789a:	b2da      	uxtb	r2, r3
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	765a      	strb	r2, [r3, #25]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	7e5b      	ldrb	r3, [r3, #25]
 80078a4:	2b02      	cmp	r3, #2
 80078a6:	d806      	bhi.n	80078b6 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2201      	movs	r2, #1
 80078b2:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80078b4:	e025      	b.n	8007902 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80078bc:	2106      	movs	r1, #6
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	795b      	ldrb	r3, [r3, #5]
 80078cc:	4619      	mov	r1, r3
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 f90c 	bl	8007aec <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	791b      	ldrb	r3, [r3, #4]
 80078d8:	4619      	mov	r1, r3
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f000 f906 	bl	8007aec <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80078e6:	2302      	movs	r3, #2
 80078e8:	73fb      	strb	r3, [r7, #15]
      break;
 80078ea:	e00a      	b.n	8007902 <USBH_HandleControl+0x2de>

    default:
      break;
 80078ec:	bf00      	nop
 80078ee:	e008      	b.n	8007902 <USBH_HandleControl+0x2de>
      break;
 80078f0:	bf00      	nop
 80078f2:	e006      	b.n	8007902 <USBH_HandleControl+0x2de>
      break;
 80078f4:	bf00      	nop
 80078f6:	e004      	b.n	8007902 <USBH_HandleControl+0x2de>
      break;
 80078f8:	bf00      	nop
 80078fa:	e002      	b.n	8007902 <USBH_HandleControl+0x2de>
      break;
 80078fc:	bf00      	nop
 80078fe:	e000      	b.n	8007902 <USBH_HandleControl+0x2de>
      break;
 8007900:	bf00      	nop
  }

  return status;
 8007902:	7bfb      	ldrb	r3, [r7, #15]
}
 8007904:	4618      	mov	r0, r3
 8007906:	3710      	adds	r7, #16
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b088      	sub	sp, #32
 8007910:	af04      	add	r7, sp, #16
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	4613      	mov	r3, r2
 8007918:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800791a:	79f9      	ldrb	r1, [r7, #7]
 800791c:	2300      	movs	r3, #0
 800791e:	9303      	str	r3, [sp, #12]
 8007920:	2308      	movs	r3, #8
 8007922:	9302      	str	r3, [sp, #8]
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	9301      	str	r3, [sp, #4]
 8007928:	2300      	movs	r3, #0
 800792a:	9300      	str	r3, [sp, #0]
 800792c:	2300      	movs	r3, #0
 800792e:	2200      	movs	r2, #0
 8007930:	68f8      	ldr	r0, [r7, #12]
 8007932:	f000 fba2 	bl	800807a <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8007936:	2300      	movs	r3, #0
}
 8007938:	4618      	mov	r0, r3
 800793a:	3710      	adds	r7, #16
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b088      	sub	sp, #32
 8007944:	af04      	add	r7, sp, #16
 8007946:	60f8      	str	r0, [r7, #12]
 8007948:	60b9      	str	r1, [r7, #8]
 800794a:	4611      	mov	r1, r2
 800794c:	461a      	mov	r2, r3
 800794e:	460b      	mov	r3, r1
 8007950:	80fb      	strh	r3, [r7, #6]
 8007952:	4613      	mov	r3, r2
 8007954:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800795c:	2b00      	cmp	r3, #0
 800795e:	d001      	beq.n	8007964 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007960:	2300      	movs	r3, #0
 8007962:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007964:	7979      	ldrb	r1, [r7, #5]
 8007966:	7e3b      	ldrb	r3, [r7, #24]
 8007968:	9303      	str	r3, [sp, #12]
 800796a:	88fb      	ldrh	r3, [r7, #6]
 800796c:	9302      	str	r3, [sp, #8]
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	9301      	str	r3, [sp, #4]
 8007972:	2301      	movs	r3, #1
 8007974:	9300      	str	r3, [sp, #0]
 8007976:	2300      	movs	r3, #0
 8007978:	2200      	movs	r2, #0
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f000 fb7d 	bl	800807a <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	3710      	adds	r7, #16
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}

0800798a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800798a:	b580      	push	{r7, lr}
 800798c:	b088      	sub	sp, #32
 800798e:	af04      	add	r7, sp, #16
 8007990:	60f8      	str	r0, [r7, #12]
 8007992:	60b9      	str	r1, [r7, #8]
 8007994:	4611      	mov	r1, r2
 8007996:	461a      	mov	r2, r3
 8007998:	460b      	mov	r3, r1
 800799a:	80fb      	strh	r3, [r7, #6]
 800799c:	4613      	mov	r3, r2
 800799e:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80079a0:	7979      	ldrb	r1, [r7, #5]
 80079a2:	2300      	movs	r3, #0
 80079a4:	9303      	str	r3, [sp, #12]
 80079a6:	88fb      	ldrh	r3, [r7, #6]
 80079a8:	9302      	str	r3, [sp, #8]
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	9301      	str	r3, [sp, #4]
 80079ae:	2301      	movs	r3, #1
 80079b0:	9300      	str	r3, [sp, #0]
 80079b2:	2300      	movs	r3, #0
 80079b4:	2201      	movs	r2, #1
 80079b6:	68f8      	ldr	r0, [r7, #12]
 80079b8:	f000 fb5f 	bl	800807a <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80079bc:	2300      	movs	r3, #0

}
 80079be:	4618      	mov	r0, r3
 80079c0:	3710      	adds	r7, #16
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}

080079c6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80079c6:	b580      	push	{r7, lr}
 80079c8:	b088      	sub	sp, #32
 80079ca:	af04      	add	r7, sp, #16
 80079cc:	60f8      	str	r0, [r7, #12]
 80079ce:	60b9      	str	r1, [r7, #8]
 80079d0:	4611      	mov	r1, r2
 80079d2:	461a      	mov	r2, r3
 80079d4:	460b      	mov	r3, r1
 80079d6:	80fb      	strh	r3, [r7, #6]
 80079d8:	4613      	mov	r3, r2
 80079da:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d001      	beq.n	80079ea <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80079e6:	2300      	movs	r3, #0
 80079e8:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80079ea:	7979      	ldrb	r1, [r7, #5]
 80079ec:	7e3b      	ldrb	r3, [r7, #24]
 80079ee:	9303      	str	r3, [sp, #12]
 80079f0:	88fb      	ldrh	r3, [r7, #6]
 80079f2:	9302      	str	r3, [sp, #8]
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	9301      	str	r3, [sp, #4]
 80079f8:	2301      	movs	r3, #1
 80079fa:	9300      	str	r3, [sp, #0]
 80079fc:	2302      	movs	r3, #2
 80079fe:	2200      	movs	r2, #0
 8007a00:	68f8      	ldr	r0, [r7, #12]
 8007a02:	f000 fb3a 	bl	800807a <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007a06:	2300      	movs	r3, #0
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	3710      	adds	r7, #16
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b088      	sub	sp, #32
 8007a14:	af04      	add	r7, sp, #16
 8007a16:	60f8      	str	r0, [r7, #12]
 8007a18:	60b9      	str	r1, [r7, #8]
 8007a1a:	4611      	mov	r1, r2
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	460b      	mov	r3, r1
 8007a20:	80fb      	strh	r3, [r7, #6]
 8007a22:	4613      	mov	r3, r2
 8007a24:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007a26:	7979      	ldrb	r1, [r7, #5]
 8007a28:	2300      	movs	r3, #0
 8007a2a:	9303      	str	r3, [sp, #12]
 8007a2c:	88fb      	ldrh	r3, [r7, #6]
 8007a2e:	9302      	str	r3, [sp, #8]
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	9301      	str	r3, [sp, #4]
 8007a34:	2301      	movs	r3, #1
 8007a36:	9300      	str	r3, [sp, #0]
 8007a38:	2302      	movs	r3, #2
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	68f8      	ldr	r0, [r7, #12]
 8007a3e:	f000 fb1c 	bl	800807a <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8007a42:	2300      	movs	r3, #0
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3710      	adds	r7, #16
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b086      	sub	sp, #24
 8007a50:	af04      	add	r7, sp, #16
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	4608      	mov	r0, r1
 8007a56:	4611      	mov	r1, r2
 8007a58:	461a      	mov	r2, r3
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	70fb      	strb	r3, [r7, #3]
 8007a5e:	460b      	mov	r3, r1
 8007a60:	70bb      	strb	r3, [r7, #2]
 8007a62:	4613      	mov	r3, r2
 8007a64:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007a66:	7878      	ldrb	r0, [r7, #1]
 8007a68:	78ba      	ldrb	r2, [r7, #2]
 8007a6a:	78f9      	ldrb	r1, [r7, #3]
 8007a6c:	8b3b      	ldrh	r3, [r7, #24]
 8007a6e:	9302      	str	r3, [sp, #8]
 8007a70:	7d3b      	ldrb	r3, [r7, #20]
 8007a72:	9301      	str	r3, [sp, #4]
 8007a74:	7c3b      	ldrb	r3, [r7, #16]
 8007a76:	9300      	str	r3, [sp, #0]
 8007a78:	4603      	mov	r3, r0
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 faaf 	bl	8007fde <USBH_LL_OpenPipe>

  return USBH_OK;
 8007a80:	2300      	movs	r3, #0
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3708      	adds	r7, #8
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}

08007a8a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8007a8a:	b580      	push	{r7, lr}
 8007a8c:	b082      	sub	sp, #8
 8007a8e:	af00      	add	r7, sp, #0
 8007a90:	6078      	str	r0, [r7, #4]
 8007a92:	460b      	mov	r3, r1
 8007a94:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8007a96:	78fb      	ldrb	r3, [r7, #3]
 8007a98:	4619      	mov	r1, r3
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 face 	bl	800803c <USBH_LL_ClosePipe>

  return USBH_OK;
 8007aa0:	2300      	movs	r3, #0
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3708      	adds	r7, #8
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}

08007aaa <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007aaa:	b580      	push	{r7, lr}
 8007aac:	b084      	sub	sp, #16
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 f836 	bl	8007b28 <USBH_GetFreePipe>
 8007abc:	4603      	mov	r3, r0
 8007abe:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007ac0:	89fb      	ldrh	r3, [r7, #14]
 8007ac2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d00a      	beq.n	8007ae0 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8007aca:	78fa      	ldrb	r2, [r7, #3]
 8007acc:	89fb      	ldrh	r3, [r7, #14]
 8007ace:	f003 030f 	and.w	r3, r3, #15
 8007ad2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007ad6:	6879      	ldr	r1, [r7, #4]
 8007ad8:	33e0      	adds	r3, #224	; 0xe0
 8007ada:	009b      	lsls	r3, r3, #2
 8007adc:	440b      	add	r3, r1
 8007ade:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007ae0:	89fb      	ldrh	r3, [r7, #14]
 8007ae2:	b2db      	uxtb	r3, r3
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3710      	adds	r7, #16
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}

08007aec <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b083      	sub	sp, #12
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	460b      	mov	r3, r1
 8007af6:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8007af8:	78fb      	ldrb	r3, [r7, #3]
 8007afa:	2b0a      	cmp	r3, #10
 8007afc:	d80d      	bhi.n	8007b1a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007afe:	78fb      	ldrb	r3, [r7, #3]
 8007b00:	687a      	ldr	r2, [r7, #4]
 8007b02:	33e0      	adds	r3, #224	; 0xe0
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	4413      	add	r3, r2
 8007b08:	685a      	ldr	r2, [r3, #4]
 8007b0a:	78fb      	ldrb	r3, [r7, #3]
 8007b0c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007b10:	6879      	ldr	r1, [r7, #4]
 8007b12:	33e0      	adds	r3, #224	; 0xe0
 8007b14:	009b      	lsls	r3, r3, #2
 8007b16:	440b      	add	r3, r1
 8007b18:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	370c      	adds	r7, #12
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007b30:	2300      	movs	r3, #0
 8007b32:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8007b34:	2300      	movs	r3, #0
 8007b36:	73fb      	strb	r3, [r7, #15]
 8007b38:	e00f      	b.n	8007b5a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8007b3a:	7bfb      	ldrb	r3, [r7, #15]
 8007b3c:	687a      	ldr	r2, [r7, #4]
 8007b3e:	33e0      	adds	r3, #224	; 0xe0
 8007b40:	009b      	lsls	r3, r3, #2
 8007b42:	4413      	add	r3, r2
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d102      	bne.n	8007b54 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8007b4e:	7bfb      	ldrb	r3, [r7, #15]
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	e007      	b.n	8007b64 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8007b54:	7bfb      	ldrb	r3, [r7, #15]
 8007b56:	3301      	adds	r3, #1
 8007b58:	73fb      	strb	r3, [r7, #15]
 8007b5a:	7bfb      	ldrb	r3, [r7, #15]
 8007b5c:	2b0a      	cmp	r3, #10
 8007b5e:	d9ec      	bls.n	8007b3a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007b60:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3714      	adds	r7, #20
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b087      	sub	sp, #28
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	4613      	mov	r3, r2
 8007b7c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007b82:	2300      	movs	r3, #0
 8007b84:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007b86:	4b1f      	ldr	r3, [pc, #124]	; (8007c04 <FATFS_LinkDriverEx+0x94>)
 8007b88:	7a5b      	ldrb	r3, [r3, #9]
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d131      	bne.n	8007bf4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007b90:	4b1c      	ldr	r3, [pc, #112]	; (8007c04 <FATFS_LinkDriverEx+0x94>)
 8007b92:	7a5b      	ldrb	r3, [r3, #9]
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	461a      	mov	r2, r3
 8007b98:	4b1a      	ldr	r3, [pc, #104]	; (8007c04 <FATFS_LinkDriverEx+0x94>)
 8007b9a:	2100      	movs	r1, #0
 8007b9c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007b9e:	4b19      	ldr	r3, [pc, #100]	; (8007c04 <FATFS_LinkDriverEx+0x94>)
 8007ba0:	7a5b      	ldrb	r3, [r3, #9]
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	4a17      	ldr	r2, [pc, #92]	; (8007c04 <FATFS_LinkDriverEx+0x94>)
 8007ba6:	009b      	lsls	r3, r3, #2
 8007ba8:	4413      	add	r3, r2
 8007baa:	68fa      	ldr	r2, [r7, #12]
 8007bac:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007bae:	4b15      	ldr	r3, [pc, #84]	; (8007c04 <FATFS_LinkDriverEx+0x94>)
 8007bb0:	7a5b      	ldrb	r3, [r3, #9]
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	461a      	mov	r2, r3
 8007bb6:	4b13      	ldr	r3, [pc, #76]	; (8007c04 <FATFS_LinkDriverEx+0x94>)
 8007bb8:	4413      	add	r3, r2
 8007bba:	79fa      	ldrb	r2, [r7, #7]
 8007bbc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007bbe:	4b11      	ldr	r3, [pc, #68]	; (8007c04 <FATFS_LinkDriverEx+0x94>)
 8007bc0:	7a5b      	ldrb	r3, [r3, #9]
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	1c5a      	adds	r2, r3, #1
 8007bc6:	b2d1      	uxtb	r1, r2
 8007bc8:	4a0e      	ldr	r2, [pc, #56]	; (8007c04 <FATFS_LinkDriverEx+0x94>)
 8007bca:	7251      	strb	r1, [r2, #9]
 8007bcc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007bce:	7dbb      	ldrb	r3, [r7, #22]
 8007bd0:	3330      	adds	r3, #48	; 0x30
 8007bd2:	b2da      	uxtb	r2, r3
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	3301      	adds	r3, #1
 8007bdc:	223a      	movs	r2, #58	; 0x3a
 8007bde:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	3302      	adds	r3, #2
 8007be4:	222f      	movs	r2, #47	; 0x2f
 8007be6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	3303      	adds	r3, #3
 8007bec:	2200      	movs	r2, #0
 8007bee:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007bf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	371c      	adds	r7, #28
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
 8007c02:	bf00      	nop
 8007c04:	20000104 	.word	0x20000104

08007c08 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007c12:	2200      	movs	r2, #0
 8007c14:	6839      	ldr	r1, [r7, #0]
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f7ff ffaa 	bl	8007b70 <FATFS_LinkDriverEx>
 8007c1c:	4603      	mov	r3, r0
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3708      	adds	r7, #8
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
	...

08007c28 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	490e      	ldr	r1, [pc, #56]	; (8007c68 <MX_USB_HOST_Init+0x40>)
 8007c30:	480e      	ldr	r0, [pc, #56]	; (8007c6c <MX_USB_HOST_Init+0x44>)
 8007c32:	f7fe fc45 	bl	80064c0 <USBH_Init>
 8007c36:	4603      	mov	r3, r0
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d001      	beq.n	8007c40 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007c3c:	f7f8 ff24 	bl	8000a88 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007c40:	490b      	ldr	r1, [pc, #44]	; (8007c70 <MX_USB_HOST_Init+0x48>)
 8007c42:	480a      	ldr	r0, [pc, #40]	; (8007c6c <MX_USB_HOST_Init+0x44>)
 8007c44:	f7fe fcca 	bl	80065dc <USBH_RegisterClass>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d001      	beq.n	8007c52 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007c4e:	f7f8 ff1b 	bl	8000a88 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8007c52:	4806      	ldr	r0, [pc, #24]	; (8007c6c <MX_USB_HOST_Init+0x44>)
 8007c54:	f7fe fd4e 	bl	80066f4 <USBH_Start>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d001      	beq.n	8007c62 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007c5e:	f7f8 ff13 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8007c62:	bf00      	nop
 8007c64:	bd80      	pop	{r7, pc}
 8007c66:	bf00      	nop
 8007c68:	08007c89 	.word	0x08007c89
 8007c6c:	20002288 	.word	0x20002288
 8007c70:	20000020 	.word	0x20000020

08007c74 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007c78:	4802      	ldr	r0, [pc, #8]	; (8007c84 <MX_USB_HOST_Process+0x10>)
 8007c7a:	f7fe fd4b 	bl	8006714 <USBH_Process>
}
 8007c7e:	bf00      	nop
 8007c80:	bd80      	pop	{r7, pc}
 8007c82:	bf00      	nop
 8007c84:	20002288 	.word	0x20002288

08007c88 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b083      	sub	sp, #12
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	460b      	mov	r3, r1
 8007c92:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007c94:	78fb      	ldrb	r3, [r7, #3]
 8007c96:	3b01      	subs	r3, #1
 8007c98:	2b04      	cmp	r3, #4
 8007c9a:	d819      	bhi.n	8007cd0 <USBH_UserProcess+0x48>
 8007c9c:	a201      	add	r2, pc, #4	; (adr r2, 8007ca4 <USBH_UserProcess+0x1c>)
 8007c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca2:	bf00      	nop
 8007ca4:	08007cd1 	.word	0x08007cd1
 8007ca8:	08007cc1 	.word	0x08007cc1
 8007cac:	08007cd1 	.word	0x08007cd1
 8007cb0:	08007cc9 	.word	0x08007cc9
 8007cb4:	08007cb9 	.word	0x08007cb9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007cb8:	4b09      	ldr	r3, [pc, #36]	; (8007ce0 <USBH_UserProcess+0x58>)
 8007cba:	2203      	movs	r2, #3
 8007cbc:	701a      	strb	r2, [r3, #0]
  break;
 8007cbe:	e008      	b.n	8007cd2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8007cc0:	4b07      	ldr	r3, [pc, #28]	; (8007ce0 <USBH_UserProcess+0x58>)
 8007cc2:	2202      	movs	r2, #2
 8007cc4:	701a      	strb	r2, [r3, #0]
  break;
 8007cc6:	e004      	b.n	8007cd2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007cc8:	4b05      	ldr	r3, [pc, #20]	; (8007ce0 <USBH_UserProcess+0x58>)
 8007cca:	2201      	movs	r2, #1
 8007ccc:	701a      	strb	r2, [r3, #0]
  break;
 8007cce:	e000      	b.n	8007cd2 <USBH_UserProcess+0x4a>

  default:
  break;
 8007cd0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8007cd2:	bf00      	nop
 8007cd4:	370c      	adds	r7, #12
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cdc:	4770      	bx	lr
 8007cde:	bf00      	nop
 8007ce0:	20000110 	.word	0x20000110

08007ce4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b08a      	sub	sp, #40	; 0x28
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007cec:	f107 0314 	add.w	r3, r7, #20
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	601a      	str	r2, [r3, #0]
 8007cf4:	605a      	str	r2, [r3, #4]
 8007cf6:	609a      	str	r2, [r3, #8]
 8007cf8:	60da      	str	r2, [r3, #12]
 8007cfa:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007d04:	d147      	bne.n	8007d96 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d06:	2300      	movs	r3, #0
 8007d08:	613b      	str	r3, [r7, #16]
 8007d0a:	4b25      	ldr	r3, [pc, #148]	; (8007da0 <HAL_HCD_MspInit+0xbc>)
 8007d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d0e:	4a24      	ldr	r2, [pc, #144]	; (8007da0 <HAL_HCD_MspInit+0xbc>)
 8007d10:	f043 0301 	orr.w	r3, r3, #1
 8007d14:	6313      	str	r3, [r2, #48]	; 0x30
 8007d16:	4b22      	ldr	r3, [pc, #136]	; (8007da0 <HAL_HCD_MspInit+0xbc>)
 8007d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d1a:	f003 0301 	and.w	r3, r3, #1
 8007d1e:	613b      	str	r3, [r7, #16]
 8007d20:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8007d22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8007d30:	f107 0314 	add.w	r3, r7, #20
 8007d34:	4619      	mov	r1, r3
 8007d36:	481b      	ldr	r0, [pc, #108]	; (8007da4 <HAL_HCD_MspInit+0xc0>)
 8007d38:	f7f9 fbc2 	bl	80014c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007d3c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d42:	2302      	movs	r3, #2
 8007d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d46:	2300      	movs	r3, #0
 8007d48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007d4e:	230a      	movs	r3, #10
 8007d50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007d52:	f107 0314 	add.w	r3, r7, #20
 8007d56:	4619      	mov	r1, r3
 8007d58:	4812      	ldr	r0, [pc, #72]	; (8007da4 <HAL_HCD_MspInit+0xc0>)
 8007d5a:	f7f9 fbb1 	bl	80014c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007d5e:	4b10      	ldr	r3, [pc, #64]	; (8007da0 <HAL_HCD_MspInit+0xbc>)
 8007d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d62:	4a0f      	ldr	r2, [pc, #60]	; (8007da0 <HAL_HCD_MspInit+0xbc>)
 8007d64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d68:	6353      	str	r3, [r2, #52]	; 0x34
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	60fb      	str	r3, [r7, #12]
 8007d6e:	4b0c      	ldr	r3, [pc, #48]	; (8007da0 <HAL_HCD_MspInit+0xbc>)
 8007d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d72:	4a0b      	ldr	r2, [pc, #44]	; (8007da0 <HAL_HCD_MspInit+0xbc>)
 8007d74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007d78:	6453      	str	r3, [r2, #68]	; 0x44
 8007d7a:	4b09      	ldr	r3, [pc, #36]	; (8007da0 <HAL_HCD_MspInit+0xbc>)
 8007d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d82:	60fb      	str	r3, [r7, #12]
 8007d84:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007d86:	2200      	movs	r2, #0
 8007d88:	2100      	movs	r1, #0
 8007d8a:	2043      	movs	r0, #67	; 0x43
 8007d8c:	f7f9 fb61 	bl	8001452 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007d90:	2043      	movs	r0, #67	; 0x43
 8007d92:	f7f9 fb7a 	bl	800148a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007d96:	bf00      	nop
 8007d98:	3728      	adds	r7, #40	; 0x28
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop
 8007da0:	40023800 	.word	0x40023800
 8007da4:	40020000 	.word	0x40020000

08007da8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b082      	sub	sp, #8
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007db6:	4618      	mov	r0, r3
 8007db8:	f7ff f87f 	bl	8006eba <USBH_LL_IncTimer>
}
 8007dbc:	bf00      	nop
 8007dbe:	3708      	adds	r7, #8
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}

08007dc4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b082      	sub	sp, #8
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f7ff f8b7 	bl	8006f46 <USBH_LL_Connect>
}
 8007dd8:	bf00      	nop
 8007dda:	3708      	adds	r7, #8
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b082      	sub	sp, #8
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007dee:	4618      	mov	r0, r3
 8007df0:	f7ff f8c0 	bl	8006f74 <USBH_LL_Disconnect>
}
 8007df4:	bf00      	nop
 8007df6:	3708      	adds	r7, #8
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}

08007dfc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b083      	sub	sp, #12
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	460b      	mov	r3, r1
 8007e06:	70fb      	strb	r3, [r7, #3]
 8007e08:	4613      	mov	r3, r2
 8007e0a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8007e0c:	bf00      	nop
 8007e0e:	370c      	adds	r7, #12
 8007e10:	46bd      	mov	sp, r7
 8007e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e16:	4770      	bx	lr

08007e18 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007e26:	4618      	mov	r0, r3
 8007e28:	f7ff f871 	bl	8006f0e <USBH_LL_PortEnabled>
}
 8007e2c:	bf00      	nop
 8007e2e:	3708      	adds	r7, #8
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b082      	sub	sp, #8
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007e42:	4618      	mov	r0, r3
 8007e44:	f7ff f871 	bl	8006f2a <USBH_LL_PortDisabled>
}
 8007e48:	bf00      	nop
 8007e4a:	3708      	adds	r7, #8
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}

08007e50 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b082      	sub	sp, #8
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d12a      	bne.n	8007eb8 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8007e62:	4a18      	ldr	r2, [pc, #96]	; (8007ec4 <USBH_LL_Init+0x74>)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	4a15      	ldr	r2, [pc, #84]	; (8007ec4 <USBH_LL_Init+0x74>)
 8007e6e:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007e72:	4b14      	ldr	r3, [pc, #80]	; (8007ec4 <USBH_LL_Init+0x74>)
 8007e74:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007e78:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007e7a:	4b12      	ldr	r3, [pc, #72]	; (8007ec4 <USBH_LL_Init+0x74>)
 8007e7c:	2208      	movs	r2, #8
 8007e7e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007e80:	4b10      	ldr	r3, [pc, #64]	; (8007ec4 <USBH_LL_Init+0x74>)
 8007e82:	2201      	movs	r2, #1
 8007e84:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007e86:	4b0f      	ldr	r3, [pc, #60]	; (8007ec4 <USBH_LL_Init+0x74>)
 8007e88:	2200      	movs	r2, #0
 8007e8a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007e8c:	4b0d      	ldr	r3, [pc, #52]	; (8007ec4 <USBH_LL_Init+0x74>)
 8007e8e:	2202      	movs	r2, #2
 8007e90:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007e92:	4b0c      	ldr	r3, [pc, #48]	; (8007ec4 <USBH_LL_Init+0x74>)
 8007e94:	2200      	movs	r2, #0
 8007e96:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007e98:	480a      	ldr	r0, [pc, #40]	; (8007ec4 <USBH_LL_Init+0x74>)
 8007e9a:	f7f9 fcc6 	bl	800182a <HAL_HCD_Init>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d001      	beq.n	8007ea8 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007ea4:	f7f8 fdf0 	bl	8000a88 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007ea8:	4806      	ldr	r0, [pc, #24]	; (8007ec4 <USBH_LL_Init+0x74>)
 8007eaa:	f7fa f8aa 	bl	8002002 <HAL_HCD_GetCurrentFrame>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	4619      	mov	r1, r3
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f7fe fff2 	bl	8006e9c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007eb8:	2300      	movs	r3, #0
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3708      	adds	r7, #8
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	20002660 	.word	0x20002660

08007ec8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f7fa f819 	bl	8001f16 <HAL_HCD_Start>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007ee8:	7bfb      	ldrb	r3, [r7, #15]
 8007eea:	4618      	mov	r0, r3
 8007eec:	f000 f95c 	bl	80081a8 <USBH_Get_USB_Status>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007ef4:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3710      	adds	r7, #16
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}

08007efe <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8007efe:	b580      	push	{r7, lr}
 8007f00:	b084      	sub	sp, #16
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f06:	2300      	movs	r3, #0
 8007f08:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007f14:	4618      	mov	r0, r3
 8007f16:	f7fa f821 	bl	8001f5c <HAL_HCD_Stop>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007f1e:	7bfb      	ldrb	r3, [r7, #15]
 8007f20:	4618      	mov	r0, r3
 8007f22:	f000 f941 	bl	80081a8 <USBH_Get_USB_Status>
 8007f26:	4603      	mov	r3, r0
 8007f28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007f2a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	3710      	adds	r7, #16
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd80      	pop	{r7, pc}

08007f34 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b084      	sub	sp, #16
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007f46:	4618      	mov	r0, r3
 8007f48:	f7fa f869 	bl	800201e <HAL_HCD_GetCurrentSpeed>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	2b02      	cmp	r3, #2
 8007f50:	d00c      	beq.n	8007f6c <USBH_LL_GetSpeed+0x38>
 8007f52:	2b02      	cmp	r3, #2
 8007f54:	d80d      	bhi.n	8007f72 <USBH_LL_GetSpeed+0x3e>
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d002      	beq.n	8007f60 <USBH_LL_GetSpeed+0x2c>
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d003      	beq.n	8007f66 <USBH_LL_GetSpeed+0x32>
 8007f5e:	e008      	b.n	8007f72 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007f60:	2300      	movs	r3, #0
 8007f62:	73fb      	strb	r3, [r7, #15]
    break;
 8007f64:	e008      	b.n	8007f78 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007f66:	2301      	movs	r3, #1
 8007f68:	73fb      	strb	r3, [r7, #15]
    break;
 8007f6a:	e005      	b.n	8007f78 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007f6c:	2302      	movs	r3, #2
 8007f6e:	73fb      	strb	r3, [r7, #15]
    break;
 8007f70:	e002      	b.n	8007f78 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8007f72:	2301      	movs	r3, #1
 8007f74:	73fb      	strb	r3, [r7, #15]
    break;
 8007f76:	bf00      	nop
  }
  return  speed;
 8007f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3710      	adds	r7, #16
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}

08007f82 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8007f82:	b580      	push	{r7, lr}
 8007f84:	b084      	sub	sp, #16
 8007f86:	af00      	add	r7, sp, #0
 8007f88:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f7f9 fffc 	bl	8001f96 <HAL_HCD_ResetPort>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007fa2:	7bfb      	ldrb	r3, [r7, #15]
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	f000 f8ff 	bl	80081a8 <USBH_Get_USB_Status>
 8007faa:	4603      	mov	r3, r0
 8007fac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007fae:	7bbb      	ldrb	r3, [r7, #14]
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3710      	adds	r7, #16
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007fca:	78fa      	ldrb	r2, [r7, #3]
 8007fcc:	4611      	mov	r1, r2
 8007fce:	4618      	mov	r0, r3
 8007fd0:	f7fa f803 	bl	8001fda <HAL_HCD_HC_GetXferCount>
 8007fd4:	4603      	mov	r3, r0
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3708      	adds	r7, #8
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}

08007fde <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007fde:	b590      	push	{r4, r7, lr}
 8007fe0:	b089      	sub	sp, #36	; 0x24
 8007fe2:	af04      	add	r7, sp, #16
 8007fe4:	6078      	str	r0, [r7, #4]
 8007fe6:	4608      	mov	r0, r1
 8007fe8:	4611      	mov	r1, r2
 8007fea:	461a      	mov	r2, r3
 8007fec:	4603      	mov	r3, r0
 8007fee:	70fb      	strb	r3, [r7, #3]
 8007ff0:	460b      	mov	r3, r1
 8007ff2:	70bb      	strb	r3, [r7, #2]
 8007ff4:	4613      	mov	r3, r2
 8007ff6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008006:	787c      	ldrb	r4, [r7, #1]
 8008008:	78ba      	ldrb	r2, [r7, #2]
 800800a:	78f9      	ldrb	r1, [r7, #3]
 800800c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800800e:	9302      	str	r3, [sp, #8]
 8008010:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008014:	9301      	str	r3, [sp, #4]
 8008016:	f897 3020 	ldrb.w	r3, [r7, #32]
 800801a:	9300      	str	r3, [sp, #0]
 800801c:	4623      	mov	r3, r4
 800801e:	f7f9 fc66 	bl	80018ee <HAL_HCD_HC_Init>
 8008022:	4603      	mov	r3, r0
 8008024:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008026:	7bfb      	ldrb	r3, [r7, #15]
 8008028:	4618      	mov	r0, r3
 800802a:	f000 f8bd 	bl	80081a8 <USBH_Get_USB_Status>
 800802e:	4603      	mov	r3, r0
 8008030:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008032:	7bbb      	ldrb	r3, [r7, #14]
}
 8008034:	4618      	mov	r0, r3
 8008036:	3714      	adds	r7, #20
 8008038:	46bd      	mov	sp, r7
 800803a:	bd90      	pop	{r4, r7, pc}

0800803c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b084      	sub	sp, #16
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	460b      	mov	r3, r1
 8008046:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008048:	2300      	movs	r3, #0
 800804a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800804c:	2300      	movs	r3, #0
 800804e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008056:	78fa      	ldrb	r2, [r7, #3]
 8008058:	4611      	mov	r1, r2
 800805a:	4618      	mov	r0, r3
 800805c:	f7f9 fcd6 	bl	8001a0c <HAL_HCD_HC_Halt>
 8008060:	4603      	mov	r3, r0
 8008062:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008064:	7bfb      	ldrb	r3, [r7, #15]
 8008066:	4618      	mov	r0, r3
 8008068:	f000 f89e 	bl	80081a8 <USBH_Get_USB_Status>
 800806c:	4603      	mov	r3, r0
 800806e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008070:	7bbb      	ldrb	r3, [r7, #14]
}
 8008072:	4618      	mov	r0, r3
 8008074:	3710      	adds	r7, #16
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}

0800807a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800807a:	b590      	push	{r4, r7, lr}
 800807c:	b089      	sub	sp, #36	; 0x24
 800807e:	af04      	add	r7, sp, #16
 8008080:	6078      	str	r0, [r7, #4]
 8008082:	4608      	mov	r0, r1
 8008084:	4611      	mov	r1, r2
 8008086:	461a      	mov	r2, r3
 8008088:	4603      	mov	r3, r0
 800808a:	70fb      	strb	r3, [r7, #3]
 800808c:	460b      	mov	r3, r1
 800808e:	70bb      	strb	r3, [r7, #2]
 8008090:	4613      	mov	r3, r2
 8008092:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008094:	2300      	movs	r3, #0
 8008096:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008098:	2300      	movs	r3, #0
 800809a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80080a2:	787c      	ldrb	r4, [r7, #1]
 80080a4:	78ba      	ldrb	r2, [r7, #2]
 80080a6:	78f9      	ldrb	r1, [r7, #3]
 80080a8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80080ac:	9303      	str	r3, [sp, #12]
 80080ae:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80080b0:	9302      	str	r3, [sp, #8]
 80080b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b4:	9301      	str	r3, [sp, #4]
 80080b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80080ba:	9300      	str	r3, [sp, #0]
 80080bc:	4623      	mov	r3, r4
 80080be:	f7f9 fcc9 	bl	8001a54 <HAL_HCD_HC_SubmitRequest>
 80080c2:	4603      	mov	r3, r0
 80080c4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80080c6:	7bfb      	ldrb	r3, [r7, #15]
 80080c8:	4618      	mov	r0, r3
 80080ca:	f000 f86d 	bl	80081a8 <USBH_Get_USB_Status>
 80080ce:	4603      	mov	r3, r0
 80080d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80080d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3714      	adds	r7, #20
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd90      	pop	{r4, r7, pc}

080080dc <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b082      	sub	sp, #8
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	460b      	mov	r3, r1
 80080e6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80080ee:	78fa      	ldrb	r2, [r7, #3]
 80080f0:	4611      	mov	r1, r2
 80080f2:	4618      	mov	r0, r3
 80080f4:	f7f9 ff5d 	bl	8001fb2 <HAL_HCD_HC_GetURBState>
 80080f8:	4603      	mov	r3, r0
}
 80080fa:	4618      	mov	r0, r3
 80080fc:	3708      	adds	r7, #8
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}

08008102 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008102:	b580      	push	{r7, lr}
 8008104:	b082      	sub	sp, #8
 8008106:	af00      	add	r7, sp, #0
 8008108:	6078      	str	r0, [r7, #4]
 800810a:	460b      	mov	r3, r1
 800810c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008114:	2b01      	cmp	r3, #1
 8008116:	d103      	bne.n	8008120 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008118:	78fb      	ldrb	r3, [r7, #3]
 800811a:	4618      	mov	r0, r3
 800811c:	f000 f870 	bl	8008200 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008120:	20c8      	movs	r0, #200	; 0xc8
 8008122:	f7f9 f897 	bl	8001254 <HAL_Delay>
  return USBH_OK;
 8008126:	2300      	movs	r3, #0
}
 8008128:	4618      	mov	r0, r3
 800812a:	3708      	adds	r7, #8
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008130:	b480      	push	{r7}
 8008132:	b085      	sub	sp, #20
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	460b      	mov	r3, r1
 800813a:	70fb      	strb	r3, [r7, #3]
 800813c:	4613      	mov	r3, r2
 800813e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008146:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008148:	78fb      	ldrb	r3, [r7, #3]
 800814a:	68fa      	ldr	r2, [r7, #12]
 800814c:	212c      	movs	r1, #44	; 0x2c
 800814e:	fb01 f303 	mul.w	r3, r1, r3
 8008152:	4413      	add	r3, r2
 8008154:	333b      	adds	r3, #59	; 0x3b
 8008156:	781b      	ldrb	r3, [r3, #0]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d009      	beq.n	8008170 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800815c:	78fb      	ldrb	r3, [r7, #3]
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	212c      	movs	r1, #44	; 0x2c
 8008162:	fb01 f303 	mul.w	r3, r1, r3
 8008166:	4413      	add	r3, r2
 8008168:	3354      	adds	r3, #84	; 0x54
 800816a:	78ba      	ldrb	r2, [r7, #2]
 800816c:	701a      	strb	r2, [r3, #0]
 800816e:	e008      	b.n	8008182 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008170:	78fb      	ldrb	r3, [r7, #3]
 8008172:	68fa      	ldr	r2, [r7, #12]
 8008174:	212c      	movs	r1, #44	; 0x2c
 8008176:	fb01 f303 	mul.w	r3, r1, r3
 800817a:	4413      	add	r3, r2
 800817c:	3355      	adds	r3, #85	; 0x55
 800817e:	78ba      	ldrb	r2, [r7, #2]
 8008180:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008182:	2300      	movs	r3, #0
}
 8008184:	4618      	mov	r0, r3
 8008186:	3714      	adds	r7, #20
 8008188:	46bd      	mov	sp, r7
 800818a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818e:	4770      	bx	lr

08008190 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f7f9 f85b 	bl	8001254 <HAL_Delay>
}
 800819e:	bf00      	nop
 80081a0:	3708      	adds	r7, #8
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
	...

080081a8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b085      	sub	sp, #20
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	4603      	mov	r3, r0
 80081b0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80081b2:	2300      	movs	r3, #0
 80081b4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80081b6:	79fb      	ldrb	r3, [r7, #7]
 80081b8:	2b03      	cmp	r3, #3
 80081ba:	d817      	bhi.n	80081ec <USBH_Get_USB_Status+0x44>
 80081bc:	a201      	add	r2, pc, #4	; (adr r2, 80081c4 <USBH_Get_USB_Status+0x1c>)
 80081be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081c2:	bf00      	nop
 80081c4:	080081d5 	.word	0x080081d5
 80081c8:	080081db 	.word	0x080081db
 80081cc:	080081e1 	.word	0x080081e1
 80081d0:	080081e7 	.word	0x080081e7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80081d4:	2300      	movs	r3, #0
 80081d6:	73fb      	strb	r3, [r7, #15]
    break;
 80081d8:	e00b      	b.n	80081f2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80081da:	2302      	movs	r3, #2
 80081dc:	73fb      	strb	r3, [r7, #15]
    break;
 80081de:	e008      	b.n	80081f2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80081e0:	2301      	movs	r3, #1
 80081e2:	73fb      	strb	r3, [r7, #15]
    break;
 80081e4:	e005      	b.n	80081f2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80081e6:	2302      	movs	r3, #2
 80081e8:	73fb      	strb	r3, [r7, #15]
    break;
 80081ea:	e002      	b.n	80081f2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80081ec:	2302      	movs	r3, #2
 80081ee:	73fb      	strb	r3, [r7, #15]
    break;
 80081f0:	bf00      	nop
  }
  return usb_status;
 80081f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3714      	adds	r7, #20
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr

08008200 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	4603      	mov	r3, r0
 8008208:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800820a:	79fb      	ldrb	r3, [r7, #7]
 800820c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800820e:	79fb      	ldrb	r3, [r7, #7]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d102      	bne.n	800821a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8008214:	2301      	movs	r3, #1
 8008216:	73fb      	strb	r3, [r7, #15]
 8008218:	e001      	b.n	800821e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800821a:	2300      	movs	r3, #0
 800821c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800821e:	7bfb      	ldrb	r3, [r7, #15]
 8008220:	461a      	mov	r2, r3
 8008222:	2101      	movs	r1, #1
 8008224:	4803      	ldr	r0, [pc, #12]	; (8008234 <MX_DriverVbusFS+0x34>)
 8008226:	f7f9 fae7 	bl	80017f8 <HAL_GPIO_WritePin>
}
 800822a:	bf00      	nop
 800822c:	3710      	adds	r7, #16
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}
 8008232:	bf00      	nop
 8008234:	40020800 	.word	0x40020800

08008238 <__errno>:
 8008238:	4b01      	ldr	r3, [pc, #4]	; (8008240 <__errno+0x8>)
 800823a:	6818      	ldr	r0, [r3, #0]
 800823c:	4770      	bx	lr
 800823e:	bf00      	nop
 8008240:	20000040 	.word	0x20000040

08008244 <__libc_init_array>:
 8008244:	b570      	push	{r4, r5, r6, lr}
 8008246:	4d0d      	ldr	r5, [pc, #52]	; (800827c <__libc_init_array+0x38>)
 8008248:	4c0d      	ldr	r4, [pc, #52]	; (8008280 <__libc_init_array+0x3c>)
 800824a:	1b64      	subs	r4, r4, r5
 800824c:	10a4      	asrs	r4, r4, #2
 800824e:	2600      	movs	r6, #0
 8008250:	42a6      	cmp	r6, r4
 8008252:	d109      	bne.n	8008268 <__libc_init_array+0x24>
 8008254:	4d0b      	ldr	r5, [pc, #44]	; (8008284 <__libc_init_array+0x40>)
 8008256:	4c0c      	ldr	r4, [pc, #48]	; (8008288 <__libc_init_array+0x44>)
 8008258:	f000 fc5e 	bl	8008b18 <_init>
 800825c:	1b64      	subs	r4, r4, r5
 800825e:	10a4      	asrs	r4, r4, #2
 8008260:	2600      	movs	r6, #0
 8008262:	42a6      	cmp	r6, r4
 8008264:	d105      	bne.n	8008272 <__libc_init_array+0x2e>
 8008266:	bd70      	pop	{r4, r5, r6, pc}
 8008268:	f855 3b04 	ldr.w	r3, [r5], #4
 800826c:	4798      	blx	r3
 800826e:	3601      	adds	r6, #1
 8008270:	e7ee      	b.n	8008250 <__libc_init_array+0xc>
 8008272:	f855 3b04 	ldr.w	r3, [r5], #4
 8008276:	4798      	blx	r3
 8008278:	3601      	adds	r6, #1
 800827a:	e7f2      	b.n	8008262 <__libc_init_array+0x1e>
 800827c:	08008bc0 	.word	0x08008bc0
 8008280:	08008bc0 	.word	0x08008bc0
 8008284:	08008bc0 	.word	0x08008bc0
 8008288:	08008bc4 	.word	0x08008bc4

0800828c <malloc>:
 800828c:	4b02      	ldr	r3, [pc, #8]	; (8008298 <malloc+0xc>)
 800828e:	4601      	mov	r1, r0
 8008290:	6818      	ldr	r0, [r3, #0]
 8008292:	f000 b863 	b.w	800835c <_malloc_r>
 8008296:	bf00      	nop
 8008298:	20000040 	.word	0x20000040

0800829c <free>:
 800829c:	4b02      	ldr	r3, [pc, #8]	; (80082a8 <free+0xc>)
 800829e:	4601      	mov	r1, r0
 80082a0:	6818      	ldr	r0, [r3, #0]
 80082a2:	f000 b80b 	b.w	80082bc <_free_r>
 80082a6:	bf00      	nop
 80082a8:	20000040 	.word	0x20000040

080082ac <memset>:
 80082ac:	4402      	add	r2, r0
 80082ae:	4603      	mov	r3, r0
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d100      	bne.n	80082b6 <memset+0xa>
 80082b4:	4770      	bx	lr
 80082b6:	f803 1b01 	strb.w	r1, [r3], #1
 80082ba:	e7f9      	b.n	80082b0 <memset+0x4>

080082bc <_free_r>:
 80082bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082be:	2900      	cmp	r1, #0
 80082c0:	d048      	beq.n	8008354 <_free_r+0x98>
 80082c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082c6:	9001      	str	r0, [sp, #4]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	f1a1 0404 	sub.w	r4, r1, #4
 80082ce:	bfb8      	it	lt
 80082d0:	18e4      	addlt	r4, r4, r3
 80082d2:	f000 f8cd 	bl	8008470 <__malloc_lock>
 80082d6:	4a20      	ldr	r2, [pc, #128]	; (8008358 <_free_r+0x9c>)
 80082d8:	9801      	ldr	r0, [sp, #4]
 80082da:	6813      	ldr	r3, [r2, #0]
 80082dc:	4615      	mov	r5, r2
 80082de:	b933      	cbnz	r3, 80082ee <_free_r+0x32>
 80082e0:	6063      	str	r3, [r4, #4]
 80082e2:	6014      	str	r4, [r2, #0]
 80082e4:	b003      	add	sp, #12
 80082e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80082ea:	f000 b8c7 	b.w	800847c <__malloc_unlock>
 80082ee:	42a3      	cmp	r3, r4
 80082f0:	d90b      	bls.n	800830a <_free_r+0x4e>
 80082f2:	6821      	ldr	r1, [r4, #0]
 80082f4:	1862      	adds	r2, r4, r1
 80082f6:	4293      	cmp	r3, r2
 80082f8:	bf04      	itt	eq
 80082fa:	681a      	ldreq	r2, [r3, #0]
 80082fc:	685b      	ldreq	r3, [r3, #4]
 80082fe:	6063      	str	r3, [r4, #4]
 8008300:	bf04      	itt	eq
 8008302:	1852      	addeq	r2, r2, r1
 8008304:	6022      	streq	r2, [r4, #0]
 8008306:	602c      	str	r4, [r5, #0]
 8008308:	e7ec      	b.n	80082e4 <_free_r+0x28>
 800830a:	461a      	mov	r2, r3
 800830c:	685b      	ldr	r3, [r3, #4]
 800830e:	b10b      	cbz	r3, 8008314 <_free_r+0x58>
 8008310:	42a3      	cmp	r3, r4
 8008312:	d9fa      	bls.n	800830a <_free_r+0x4e>
 8008314:	6811      	ldr	r1, [r2, #0]
 8008316:	1855      	adds	r5, r2, r1
 8008318:	42a5      	cmp	r5, r4
 800831a:	d10b      	bne.n	8008334 <_free_r+0x78>
 800831c:	6824      	ldr	r4, [r4, #0]
 800831e:	4421      	add	r1, r4
 8008320:	1854      	adds	r4, r2, r1
 8008322:	42a3      	cmp	r3, r4
 8008324:	6011      	str	r1, [r2, #0]
 8008326:	d1dd      	bne.n	80082e4 <_free_r+0x28>
 8008328:	681c      	ldr	r4, [r3, #0]
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	6053      	str	r3, [r2, #4]
 800832e:	4421      	add	r1, r4
 8008330:	6011      	str	r1, [r2, #0]
 8008332:	e7d7      	b.n	80082e4 <_free_r+0x28>
 8008334:	d902      	bls.n	800833c <_free_r+0x80>
 8008336:	230c      	movs	r3, #12
 8008338:	6003      	str	r3, [r0, #0]
 800833a:	e7d3      	b.n	80082e4 <_free_r+0x28>
 800833c:	6825      	ldr	r5, [r4, #0]
 800833e:	1961      	adds	r1, r4, r5
 8008340:	428b      	cmp	r3, r1
 8008342:	bf04      	itt	eq
 8008344:	6819      	ldreq	r1, [r3, #0]
 8008346:	685b      	ldreq	r3, [r3, #4]
 8008348:	6063      	str	r3, [r4, #4]
 800834a:	bf04      	itt	eq
 800834c:	1949      	addeq	r1, r1, r5
 800834e:	6021      	streq	r1, [r4, #0]
 8008350:	6054      	str	r4, [r2, #4]
 8008352:	e7c7      	b.n	80082e4 <_free_r+0x28>
 8008354:	b003      	add	sp, #12
 8008356:	bd30      	pop	{r4, r5, pc}
 8008358:	20000114 	.word	0x20000114

0800835c <_malloc_r>:
 800835c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800835e:	1ccd      	adds	r5, r1, #3
 8008360:	f025 0503 	bic.w	r5, r5, #3
 8008364:	3508      	adds	r5, #8
 8008366:	2d0c      	cmp	r5, #12
 8008368:	bf38      	it	cc
 800836a:	250c      	movcc	r5, #12
 800836c:	2d00      	cmp	r5, #0
 800836e:	4606      	mov	r6, r0
 8008370:	db01      	blt.n	8008376 <_malloc_r+0x1a>
 8008372:	42a9      	cmp	r1, r5
 8008374:	d903      	bls.n	800837e <_malloc_r+0x22>
 8008376:	230c      	movs	r3, #12
 8008378:	6033      	str	r3, [r6, #0]
 800837a:	2000      	movs	r0, #0
 800837c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800837e:	f000 f877 	bl	8008470 <__malloc_lock>
 8008382:	4921      	ldr	r1, [pc, #132]	; (8008408 <_malloc_r+0xac>)
 8008384:	680a      	ldr	r2, [r1, #0]
 8008386:	4614      	mov	r4, r2
 8008388:	b99c      	cbnz	r4, 80083b2 <_malloc_r+0x56>
 800838a:	4f20      	ldr	r7, [pc, #128]	; (800840c <_malloc_r+0xb0>)
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	b923      	cbnz	r3, 800839a <_malloc_r+0x3e>
 8008390:	4621      	mov	r1, r4
 8008392:	4630      	mov	r0, r6
 8008394:	f000 f83c 	bl	8008410 <_sbrk_r>
 8008398:	6038      	str	r0, [r7, #0]
 800839a:	4629      	mov	r1, r5
 800839c:	4630      	mov	r0, r6
 800839e:	f000 f837 	bl	8008410 <_sbrk_r>
 80083a2:	1c43      	adds	r3, r0, #1
 80083a4:	d123      	bne.n	80083ee <_malloc_r+0x92>
 80083a6:	230c      	movs	r3, #12
 80083a8:	6033      	str	r3, [r6, #0]
 80083aa:	4630      	mov	r0, r6
 80083ac:	f000 f866 	bl	800847c <__malloc_unlock>
 80083b0:	e7e3      	b.n	800837a <_malloc_r+0x1e>
 80083b2:	6823      	ldr	r3, [r4, #0]
 80083b4:	1b5b      	subs	r3, r3, r5
 80083b6:	d417      	bmi.n	80083e8 <_malloc_r+0x8c>
 80083b8:	2b0b      	cmp	r3, #11
 80083ba:	d903      	bls.n	80083c4 <_malloc_r+0x68>
 80083bc:	6023      	str	r3, [r4, #0]
 80083be:	441c      	add	r4, r3
 80083c0:	6025      	str	r5, [r4, #0]
 80083c2:	e004      	b.n	80083ce <_malloc_r+0x72>
 80083c4:	6863      	ldr	r3, [r4, #4]
 80083c6:	42a2      	cmp	r2, r4
 80083c8:	bf0c      	ite	eq
 80083ca:	600b      	streq	r3, [r1, #0]
 80083cc:	6053      	strne	r3, [r2, #4]
 80083ce:	4630      	mov	r0, r6
 80083d0:	f000 f854 	bl	800847c <__malloc_unlock>
 80083d4:	f104 000b 	add.w	r0, r4, #11
 80083d8:	1d23      	adds	r3, r4, #4
 80083da:	f020 0007 	bic.w	r0, r0, #7
 80083de:	1ac2      	subs	r2, r0, r3
 80083e0:	d0cc      	beq.n	800837c <_malloc_r+0x20>
 80083e2:	1a1b      	subs	r3, r3, r0
 80083e4:	50a3      	str	r3, [r4, r2]
 80083e6:	e7c9      	b.n	800837c <_malloc_r+0x20>
 80083e8:	4622      	mov	r2, r4
 80083ea:	6864      	ldr	r4, [r4, #4]
 80083ec:	e7cc      	b.n	8008388 <_malloc_r+0x2c>
 80083ee:	1cc4      	adds	r4, r0, #3
 80083f0:	f024 0403 	bic.w	r4, r4, #3
 80083f4:	42a0      	cmp	r0, r4
 80083f6:	d0e3      	beq.n	80083c0 <_malloc_r+0x64>
 80083f8:	1a21      	subs	r1, r4, r0
 80083fa:	4630      	mov	r0, r6
 80083fc:	f000 f808 	bl	8008410 <_sbrk_r>
 8008400:	3001      	adds	r0, #1
 8008402:	d1dd      	bne.n	80083c0 <_malloc_r+0x64>
 8008404:	e7cf      	b.n	80083a6 <_malloc_r+0x4a>
 8008406:	bf00      	nop
 8008408:	20000114 	.word	0x20000114
 800840c:	20000118 	.word	0x20000118

08008410 <_sbrk_r>:
 8008410:	b538      	push	{r3, r4, r5, lr}
 8008412:	4d06      	ldr	r5, [pc, #24]	; (800842c <_sbrk_r+0x1c>)
 8008414:	2300      	movs	r3, #0
 8008416:	4604      	mov	r4, r0
 8008418:	4608      	mov	r0, r1
 800841a:	602b      	str	r3, [r5, #0]
 800841c:	f7f8 fe36 	bl	800108c <_sbrk>
 8008420:	1c43      	adds	r3, r0, #1
 8008422:	d102      	bne.n	800842a <_sbrk_r+0x1a>
 8008424:	682b      	ldr	r3, [r5, #0]
 8008426:	b103      	cbz	r3, 800842a <_sbrk_r+0x1a>
 8008428:	6023      	str	r3, [r4, #0]
 800842a:	bd38      	pop	{r3, r4, r5, pc}
 800842c:	20002964 	.word	0x20002964

08008430 <siprintf>:
 8008430:	b40e      	push	{r1, r2, r3}
 8008432:	b500      	push	{lr}
 8008434:	b09c      	sub	sp, #112	; 0x70
 8008436:	ab1d      	add	r3, sp, #116	; 0x74
 8008438:	9002      	str	r0, [sp, #8]
 800843a:	9006      	str	r0, [sp, #24]
 800843c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008440:	4809      	ldr	r0, [pc, #36]	; (8008468 <siprintf+0x38>)
 8008442:	9107      	str	r1, [sp, #28]
 8008444:	9104      	str	r1, [sp, #16]
 8008446:	4909      	ldr	r1, [pc, #36]	; (800846c <siprintf+0x3c>)
 8008448:	f853 2b04 	ldr.w	r2, [r3], #4
 800844c:	9105      	str	r1, [sp, #20]
 800844e:	6800      	ldr	r0, [r0, #0]
 8008450:	9301      	str	r3, [sp, #4]
 8008452:	a902      	add	r1, sp, #8
 8008454:	f000 f874 	bl	8008540 <_svfiprintf_r>
 8008458:	9b02      	ldr	r3, [sp, #8]
 800845a:	2200      	movs	r2, #0
 800845c:	701a      	strb	r2, [r3, #0]
 800845e:	b01c      	add	sp, #112	; 0x70
 8008460:	f85d eb04 	ldr.w	lr, [sp], #4
 8008464:	b003      	add	sp, #12
 8008466:	4770      	bx	lr
 8008468:	20000040 	.word	0x20000040
 800846c:	ffff0208 	.word	0xffff0208

08008470 <__malloc_lock>:
 8008470:	4801      	ldr	r0, [pc, #4]	; (8008478 <__malloc_lock+0x8>)
 8008472:	f000 baf9 	b.w	8008a68 <__retarget_lock_acquire_recursive>
 8008476:	bf00      	nop
 8008478:	2000296c 	.word	0x2000296c

0800847c <__malloc_unlock>:
 800847c:	4801      	ldr	r0, [pc, #4]	; (8008484 <__malloc_unlock+0x8>)
 800847e:	f000 baf4 	b.w	8008a6a <__retarget_lock_release_recursive>
 8008482:	bf00      	nop
 8008484:	2000296c 	.word	0x2000296c

08008488 <__ssputs_r>:
 8008488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800848c:	688e      	ldr	r6, [r1, #8]
 800848e:	429e      	cmp	r6, r3
 8008490:	4682      	mov	sl, r0
 8008492:	460c      	mov	r4, r1
 8008494:	4690      	mov	r8, r2
 8008496:	461f      	mov	r7, r3
 8008498:	d838      	bhi.n	800850c <__ssputs_r+0x84>
 800849a:	898a      	ldrh	r2, [r1, #12]
 800849c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80084a0:	d032      	beq.n	8008508 <__ssputs_r+0x80>
 80084a2:	6825      	ldr	r5, [r4, #0]
 80084a4:	6909      	ldr	r1, [r1, #16]
 80084a6:	eba5 0901 	sub.w	r9, r5, r1
 80084aa:	6965      	ldr	r5, [r4, #20]
 80084ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80084b4:	3301      	adds	r3, #1
 80084b6:	444b      	add	r3, r9
 80084b8:	106d      	asrs	r5, r5, #1
 80084ba:	429d      	cmp	r5, r3
 80084bc:	bf38      	it	cc
 80084be:	461d      	movcc	r5, r3
 80084c0:	0553      	lsls	r3, r2, #21
 80084c2:	d531      	bpl.n	8008528 <__ssputs_r+0xa0>
 80084c4:	4629      	mov	r1, r5
 80084c6:	f7ff ff49 	bl	800835c <_malloc_r>
 80084ca:	4606      	mov	r6, r0
 80084cc:	b950      	cbnz	r0, 80084e4 <__ssputs_r+0x5c>
 80084ce:	230c      	movs	r3, #12
 80084d0:	f8ca 3000 	str.w	r3, [sl]
 80084d4:	89a3      	ldrh	r3, [r4, #12]
 80084d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084da:	81a3      	strh	r3, [r4, #12]
 80084dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80084e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084e4:	6921      	ldr	r1, [r4, #16]
 80084e6:	464a      	mov	r2, r9
 80084e8:	f000 fac0 	bl	8008a6c <memcpy>
 80084ec:	89a3      	ldrh	r3, [r4, #12]
 80084ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80084f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084f6:	81a3      	strh	r3, [r4, #12]
 80084f8:	6126      	str	r6, [r4, #16]
 80084fa:	6165      	str	r5, [r4, #20]
 80084fc:	444e      	add	r6, r9
 80084fe:	eba5 0509 	sub.w	r5, r5, r9
 8008502:	6026      	str	r6, [r4, #0]
 8008504:	60a5      	str	r5, [r4, #8]
 8008506:	463e      	mov	r6, r7
 8008508:	42be      	cmp	r6, r7
 800850a:	d900      	bls.n	800850e <__ssputs_r+0x86>
 800850c:	463e      	mov	r6, r7
 800850e:	4632      	mov	r2, r6
 8008510:	6820      	ldr	r0, [r4, #0]
 8008512:	4641      	mov	r1, r8
 8008514:	f000 fab8 	bl	8008a88 <memmove>
 8008518:	68a3      	ldr	r3, [r4, #8]
 800851a:	6822      	ldr	r2, [r4, #0]
 800851c:	1b9b      	subs	r3, r3, r6
 800851e:	4432      	add	r2, r6
 8008520:	60a3      	str	r3, [r4, #8]
 8008522:	6022      	str	r2, [r4, #0]
 8008524:	2000      	movs	r0, #0
 8008526:	e7db      	b.n	80084e0 <__ssputs_r+0x58>
 8008528:	462a      	mov	r2, r5
 800852a:	f000 fac7 	bl	8008abc <_realloc_r>
 800852e:	4606      	mov	r6, r0
 8008530:	2800      	cmp	r0, #0
 8008532:	d1e1      	bne.n	80084f8 <__ssputs_r+0x70>
 8008534:	6921      	ldr	r1, [r4, #16]
 8008536:	4650      	mov	r0, sl
 8008538:	f7ff fec0 	bl	80082bc <_free_r>
 800853c:	e7c7      	b.n	80084ce <__ssputs_r+0x46>
	...

08008540 <_svfiprintf_r>:
 8008540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008544:	4698      	mov	r8, r3
 8008546:	898b      	ldrh	r3, [r1, #12]
 8008548:	061b      	lsls	r3, r3, #24
 800854a:	b09d      	sub	sp, #116	; 0x74
 800854c:	4607      	mov	r7, r0
 800854e:	460d      	mov	r5, r1
 8008550:	4614      	mov	r4, r2
 8008552:	d50e      	bpl.n	8008572 <_svfiprintf_r+0x32>
 8008554:	690b      	ldr	r3, [r1, #16]
 8008556:	b963      	cbnz	r3, 8008572 <_svfiprintf_r+0x32>
 8008558:	2140      	movs	r1, #64	; 0x40
 800855a:	f7ff feff 	bl	800835c <_malloc_r>
 800855e:	6028      	str	r0, [r5, #0]
 8008560:	6128      	str	r0, [r5, #16]
 8008562:	b920      	cbnz	r0, 800856e <_svfiprintf_r+0x2e>
 8008564:	230c      	movs	r3, #12
 8008566:	603b      	str	r3, [r7, #0]
 8008568:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800856c:	e0d1      	b.n	8008712 <_svfiprintf_r+0x1d2>
 800856e:	2340      	movs	r3, #64	; 0x40
 8008570:	616b      	str	r3, [r5, #20]
 8008572:	2300      	movs	r3, #0
 8008574:	9309      	str	r3, [sp, #36]	; 0x24
 8008576:	2320      	movs	r3, #32
 8008578:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800857c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008580:	2330      	movs	r3, #48	; 0x30
 8008582:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800872c <_svfiprintf_r+0x1ec>
 8008586:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800858a:	f04f 0901 	mov.w	r9, #1
 800858e:	4623      	mov	r3, r4
 8008590:	469a      	mov	sl, r3
 8008592:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008596:	b10a      	cbz	r2, 800859c <_svfiprintf_r+0x5c>
 8008598:	2a25      	cmp	r2, #37	; 0x25
 800859a:	d1f9      	bne.n	8008590 <_svfiprintf_r+0x50>
 800859c:	ebba 0b04 	subs.w	fp, sl, r4
 80085a0:	d00b      	beq.n	80085ba <_svfiprintf_r+0x7a>
 80085a2:	465b      	mov	r3, fp
 80085a4:	4622      	mov	r2, r4
 80085a6:	4629      	mov	r1, r5
 80085a8:	4638      	mov	r0, r7
 80085aa:	f7ff ff6d 	bl	8008488 <__ssputs_r>
 80085ae:	3001      	adds	r0, #1
 80085b0:	f000 80aa 	beq.w	8008708 <_svfiprintf_r+0x1c8>
 80085b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085b6:	445a      	add	r2, fp
 80085b8:	9209      	str	r2, [sp, #36]	; 0x24
 80085ba:	f89a 3000 	ldrb.w	r3, [sl]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	f000 80a2 	beq.w	8008708 <_svfiprintf_r+0x1c8>
 80085c4:	2300      	movs	r3, #0
 80085c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80085ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085ce:	f10a 0a01 	add.w	sl, sl, #1
 80085d2:	9304      	str	r3, [sp, #16]
 80085d4:	9307      	str	r3, [sp, #28]
 80085d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085da:	931a      	str	r3, [sp, #104]	; 0x68
 80085dc:	4654      	mov	r4, sl
 80085de:	2205      	movs	r2, #5
 80085e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085e4:	4851      	ldr	r0, [pc, #324]	; (800872c <_svfiprintf_r+0x1ec>)
 80085e6:	f7f7 fdf3 	bl	80001d0 <memchr>
 80085ea:	9a04      	ldr	r2, [sp, #16]
 80085ec:	b9d8      	cbnz	r0, 8008626 <_svfiprintf_r+0xe6>
 80085ee:	06d0      	lsls	r0, r2, #27
 80085f0:	bf44      	itt	mi
 80085f2:	2320      	movmi	r3, #32
 80085f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085f8:	0711      	lsls	r1, r2, #28
 80085fa:	bf44      	itt	mi
 80085fc:	232b      	movmi	r3, #43	; 0x2b
 80085fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008602:	f89a 3000 	ldrb.w	r3, [sl]
 8008606:	2b2a      	cmp	r3, #42	; 0x2a
 8008608:	d015      	beq.n	8008636 <_svfiprintf_r+0xf6>
 800860a:	9a07      	ldr	r2, [sp, #28]
 800860c:	4654      	mov	r4, sl
 800860e:	2000      	movs	r0, #0
 8008610:	f04f 0c0a 	mov.w	ip, #10
 8008614:	4621      	mov	r1, r4
 8008616:	f811 3b01 	ldrb.w	r3, [r1], #1
 800861a:	3b30      	subs	r3, #48	; 0x30
 800861c:	2b09      	cmp	r3, #9
 800861e:	d94e      	bls.n	80086be <_svfiprintf_r+0x17e>
 8008620:	b1b0      	cbz	r0, 8008650 <_svfiprintf_r+0x110>
 8008622:	9207      	str	r2, [sp, #28]
 8008624:	e014      	b.n	8008650 <_svfiprintf_r+0x110>
 8008626:	eba0 0308 	sub.w	r3, r0, r8
 800862a:	fa09 f303 	lsl.w	r3, r9, r3
 800862e:	4313      	orrs	r3, r2
 8008630:	9304      	str	r3, [sp, #16]
 8008632:	46a2      	mov	sl, r4
 8008634:	e7d2      	b.n	80085dc <_svfiprintf_r+0x9c>
 8008636:	9b03      	ldr	r3, [sp, #12]
 8008638:	1d19      	adds	r1, r3, #4
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	9103      	str	r1, [sp, #12]
 800863e:	2b00      	cmp	r3, #0
 8008640:	bfbb      	ittet	lt
 8008642:	425b      	neglt	r3, r3
 8008644:	f042 0202 	orrlt.w	r2, r2, #2
 8008648:	9307      	strge	r3, [sp, #28]
 800864a:	9307      	strlt	r3, [sp, #28]
 800864c:	bfb8      	it	lt
 800864e:	9204      	strlt	r2, [sp, #16]
 8008650:	7823      	ldrb	r3, [r4, #0]
 8008652:	2b2e      	cmp	r3, #46	; 0x2e
 8008654:	d10c      	bne.n	8008670 <_svfiprintf_r+0x130>
 8008656:	7863      	ldrb	r3, [r4, #1]
 8008658:	2b2a      	cmp	r3, #42	; 0x2a
 800865a:	d135      	bne.n	80086c8 <_svfiprintf_r+0x188>
 800865c:	9b03      	ldr	r3, [sp, #12]
 800865e:	1d1a      	adds	r2, r3, #4
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	9203      	str	r2, [sp, #12]
 8008664:	2b00      	cmp	r3, #0
 8008666:	bfb8      	it	lt
 8008668:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800866c:	3402      	adds	r4, #2
 800866e:	9305      	str	r3, [sp, #20]
 8008670:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800873c <_svfiprintf_r+0x1fc>
 8008674:	7821      	ldrb	r1, [r4, #0]
 8008676:	2203      	movs	r2, #3
 8008678:	4650      	mov	r0, sl
 800867a:	f7f7 fda9 	bl	80001d0 <memchr>
 800867e:	b140      	cbz	r0, 8008692 <_svfiprintf_r+0x152>
 8008680:	2340      	movs	r3, #64	; 0x40
 8008682:	eba0 000a 	sub.w	r0, r0, sl
 8008686:	fa03 f000 	lsl.w	r0, r3, r0
 800868a:	9b04      	ldr	r3, [sp, #16]
 800868c:	4303      	orrs	r3, r0
 800868e:	3401      	adds	r4, #1
 8008690:	9304      	str	r3, [sp, #16]
 8008692:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008696:	4826      	ldr	r0, [pc, #152]	; (8008730 <_svfiprintf_r+0x1f0>)
 8008698:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800869c:	2206      	movs	r2, #6
 800869e:	f7f7 fd97 	bl	80001d0 <memchr>
 80086a2:	2800      	cmp	r0, #0
 80086a4:	d038      	beq.n	8008718 <_svfiprintf_r+0x1d8>
 80086a6:	4b23      	ldr	r3, [pc, #140]	; (8008734 <_svfiprintf_r+0x1f4>)
 80086a8:	bb1b      	cbnz	r3, 80086f2 <_svfiprintf_r+0x1b2>
 80086aa:	9b03      	ldr	r3, [sp, #12]
 80086ac:	3307      	adds	r3, #7
 80086ae:	f023 0307 	bic.w	r3, r3, #7
 80086b2:	3308      	adds	r3, #8
 80086b4:	9303      	str	r3, [sp, #12]
 80086b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086b8:	4433      	add	r3, r6
 80086ba:	9309      	str	r3, [sp, #36]	; 0x24
 80086bc:	e767      	b.n	800858e <_svfiprintf_r+0x4e>
 80086be:	fb0c 3202 	mla	r2, ip, r2, r3
 80086c2:	460c      	mov	r4, r1
 80086c4:	2001      	movs	r0, #1
 80086c6:	e7a5      	b.n	8008614 <_svfiprintf_r+0xd4>
 80086c8:	2300      	movs	r3, #0
 80086ca:	3401      	adds	r4, #1
 80086cc:	9305      	str	r3, [sp, #20]
 80086ce:	4619      	mov	r1, r3
 80086d0:	f04f 0c0a 	mov.w	ip, #10
 80086d4:	4620      	mov	r0, r4
 80086d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086da:	3a30      	subs	r2, #48	; 0x30
 80086dc:	2a09      	cmp	r2, #9
 80086de:	d903      	bls.n	80086e8 <_svfiprintf_r+0x1a8>
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d0c5      	beq.n	8008670 <_svfiprintf_r+0x130>
 80086e4:	9105      	str	r1, [sp, #20]
 80086e6:	e7c3      	b.n	8008670 <_svfiprintf_r+0x130>
 80086e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80086ec:	4604      	mov	r4, r0
 80086ee:	2301      	movs	r3, #1
 80086f0:	e7f0      	b.n	80086d4 <_svfiprintf_r+0x194>
 80086f2:	ab03      	add	r3, sp, #12
 80086f4:	9300      	str	r3, [sp, #0]
 80086f6:	462a      	mov	r2, r5
 80086f8:	4b0f      	ldr	r3, [pc, #60]	; (8008738 <_svfiprintf_r+0x1f8>)
 80086fa:	a904      	add	r1, sp, #16
 80086fc:	4638      	mov	r0, r7
 80086fe:	f3af 8000 	nop.w
 8008702:	1c42      	adds	r2, r0, #1
 8008704:	4606      	mov	r6, r0
 8008706:	d1d6      	bne.n	80086b6 <_svfiprintf_r+0x176>
 8008708:	89ab      	ldrh	r3, [r5, #12]
 800870a:	065b      	lsls	r3, r3, #25
 800870c:	f53f af2c 	bmi.w	8008568 <_svfiprintf_r+0x28>
 8008710:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008712:	b01d      	add	sp, #116	; 0x74
 8008714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008718:	ab03      	add	r3, sp, #12
 800871a:	9300      	str	r3, [sp, #0]
 800871c:	462a      	mov	r2, r5
 800871e:	4b06      	ldr	r3, [pc, #24]	; (8008738 <_svfiprintf_r+0x1f8>)
 8008720:	a904      	add	r1, sp, #16
 8008722:	4638      	mov	r0, r7
 8008724:	f000 f87a 	bl	800881c <_printf_i>
 8008728:	e7eb      	b.n	8008702 <_svfiprintf_r+0x1c2>
 800872a:	bf00      	nop
 800872c:	08008b84 	.word	0x08008b84
 8008730:	08008b8e 	.word	0x08008b8e
 8008734:	00000000 	.word	0x00000000
 8008738:	08008489 	.word	0x08008489
 800873c:	08008b8a 	.word	0x08008b8a

08008740 <_printf_common>:
 8008740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008744:	4616      	mov	r6, r2
 8008746:	4699      	mov	r9, r3
 8008748:	688a      	ldr	r2, [r1, #8]
 800874a:	690b      	ldr	r3, [r1, #16]
 800874c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008750:	4293      	cmp	r3, r2
 8008752:	bfb8      	it	lt
 8008754:	4613      	movlt	r3, r2
 8008756:	6033      	str	r3, [r6, #0]
 8008758:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800875c:	4607      	mov	r7, r0
 800875e:	460c      	mov	r4, r1
 8008760:	b10a      	cbz	r2, 8008766 <_printf_common+0x26>
 8008762:	3301      	adds	r3, #1
 8008764:	6033      	str	r3, [r6, #0]
 8008766:	6823      	ldr	r3, [r4, #0]
 8008768:	0699      	lsls	r1, r3, #26
 800876a:	bf42      	ittt	mi
 800876c:	6833      	ldrmi	r3, [r6, #0]
 800876e:	3302      	addmi	r3, #2
 8008770:	6033      	strmi	r3, [r6, #0]
 8008772:	6825      	ldr	r5, [r4, #0]
 8008774:	f015 0506 	ands.w	r5, r5, #6
 8008778:	d106      	bne.n	8008788 <_printf_common+0x48>
 800877a:	f104 0a19 	add.w	sl, r4, #25
 800877e:	68e3      	ldr	r3, [r4, #12]
 8008780:	6832      	ldr	r2, [r6, #0]
 8008782:	1a9b      	subs	r3, r3, r2
 8008784:	42ab      	cmp	r3, r5
 8008786:	dc26      	bgt.n	80087d6 <_printf_common+0x96>
 8008788:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800878c:	1e13      	subs	r3, r2, #0
 800878e:	6822      	ldr	r2, [r4, #0]
 8008790:	bf18      	it	ne
 8008792:	2301      	movne	r3, #1
 8008794:	0692      	lsls	r2, r2, #26
 8008796:	d42b      	bmi.n	80087f0 <_printf_common+0xb0>
 8008798:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800879c:	4649      	mov	r1, r9
 800879e:	4638      	mov	r0, r7
 80087a0:	47c0      	blx	r8
 80087a2:	3001      	adds	r0, #1
 80087a4:	d01e      	beq.n	80087e4 <_printf_common+0xa4>
 80087a6:	6823      	ldr	r3, [r4, #0]
 80087a8:	68e5      	ldr	r5, [r4, #12]
 80087aa:	6832      	ldr	r2, [r6, #0]
 80087ac:	f003 0306 	and.w	r3, r3, #6
 80087b0:	2b04      	cmp	r3, #4
 80087b2:	bf08      	it	eq
 80087b4:	1aad      	subeq	r5, r5, r2
 80087b6:	68a3      	ldr	r3, [r4, #8]
 80087b8:	6922      	ldr	r2, [r4, #16]
 80087ba:	bf0c      	ite	eq
 80087bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80087c0:	2500      	movne	r5, #0
 80087c2:	4293      	cmp	r3, r2
 80087c4:	bfc4      	itt	gt
 80087c6:	1a9b      	subgt	r3, r3, r2
 80087c8:	18ed      	addgt	r5, r5, r3
 80087ca:	2600      	movs	r6, #0
 80087cc:	341a      	adds	r4, #26
 80087ce:	42b5      	cmp	r5, r6
 80087d0:	d11a      	bne.n	8008808 <_printf_common+0xc8>
 80087d2:	2000      	movs	r0, #0
 80087d4:	e008      	b.n	80087e8 <_printf_common+0xa8>
 80087d6:	2301      	movs	r3, #1
 80087d8:	4652      	mov	r2, sl
 80087da:	4649      	mov	r1, r9
 80087dc:	4638      	mov	r0, r7
 80087de:	47c0      	blx	r8
 80087e0:	3001      	adds	r0, #1
 80087e2:	d103      	bne.n	80087ec <_printf_common+0xac>
 80087e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80087e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087ec:	3501      	adds	r5, #1
 80087ee:	e7c6      	b.n	800877e <_printf_common+0x3e>
 80087f0:	18e1      	adds	r1, r4, r3
 80087f2:	1c5a      	adds	r2, r3, #1
 80087f4:	2030      	movs	r0, #48	; 0x30
 80087f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80087fa:	4422      	add	r2, r4
 80087fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008800:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008804:	3302      	adds	r3, #2
 8008806:	e7c7      	b.n	8008798 <_printf_common+0x58>
 8008808:	2301      	movs	r3, #1
 800880a:	4622      	mov	r2, r4
 800880c:	4649      	mov	r1, r9
 800880e:	4638      	mov	r0, r7
 8008810:	47c0      	blx	r8
 8008812:	3001      	adds	r0, #1
 8008814:	d0e6      	beq.n	80087e4 <_printf_common+0xa4>
 8008816:	3601      	adds	r6, #1
 8008818:	e7d9      	b.n	80087ce <_printf_common+0x8e>
	...

0800881c <_printf_i>:
 800881c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008820:	460c      	mov	r4, r1
 8008822:	4691      	mov	r9, r2
 8008824:	7e27      	ldrb	r7, [r4, #24]
 8008826:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008828:	2f78      	cmp	r7, #120	; 0x78
 800882a:	4680      	mov	r8, r0
 800882c:	469a      	mov	sl, r3
 800882e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008832:	d807      	bhi.n	8008844 <_printf_i+0x28>
 8008834:	2f62      	cmp	r7, #98	; 0x62
 8008836:	d80a      	bhi.n	800884e <_printf_i+0x32>
 8008838:	2f00      	cmp	r7, #0
 800883a:	f000 80d8 	beq.w	80089ee <_printf_i+0x1d2>
 800883e:	2f58      	cmp	r7, #88	; 0x58
 8008840:	f000 80a3 	beq.w	800898a <_printf_i+0x16e>
 8008844:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008848:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800884c:	e03a      	b.n	80088c4 <_printf_i+0xa8>
 800884e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008852:	2b15      	cmp	r3, #21
 8008854:	d8f6      	bhi.n	8008844 <_printf_i+0x28>
 8008856:	a001      	add	r0, pc, #4	; (adr r0, 800885c <_printf_i+0x40>)
 8008858:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800885c:	080088b5 	.word	0x080088b5
 8008860:	080088c9 	.word	0x080088c9
 8008864:	08008845 	.word	0x08008845
 8008868:	08008845 	.word	0x08008845
 800886c:	08008845 	.word	0x08008845
 8008870:	08008845 	.word	0x08008845
 8008874:	080088c9 	.word	0x080088c9
 8008878:	08008845 	.word	0x08008845
 800887c:	08008845 	.word	0x08008845
 8008880:	08008845 	.word	0x08008845
 8008884:	08008845 	.word	0x08008845
 8008888:	080089d5 	.word	0x080089d5
 800888c:	080088f9 	.word	0x080088f9
 8008890:	080089b7 	.word	0x080089b7
 8008894:	08008845 	.word	0x08008845
 8008898:	08008845 	.word	0x08008845
 800889c:	080089f7 	.word	0x080089f7
 80088a0:	08008845 	.word	0x08008845
 80088a4:	080088f9 	.word	0x080088f9
 80088a8:	08008845 	.word	0x08008845
 80088ac:	08008845 	.word	0x08008845
 80088b0:	080089bf 	.word	0x080089bf
 80088b4:	680b      	ldr	r3, [r1, #0]
 80088b6:	1d1a      	adds	r2, r3, #4
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	600a      	str	r2, [r1, #0]
 80088bc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80088c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80088c4:	2301      	movs	r3, #1
 80088c6:	e0a3      	b.n	8008a10 <_printf_i+0x1f4>
 80088c8:	6825      	ldr	r5, [r4, #0]
 80088ca:	6808      	ldr	r0, [r1, #0]
 80088cc:	062e      	lsls	r6, r5, #24
 80088ce:	f100 0304 	add.w	r3, r0, #4
 80088d2:	d50a      	bpl.n	80088ea <_printf_i+0xce>
 80088d4:	6805      	ldr	r5, [r0, #0]
 80088d6:	600b      	str	r3, [r1, #0]
 80088d8:	2d00      	cmp	r5, #0
 80088da:	da03      	bge.n	80088e4 <_printf_i+0xc8>
 80088dc:	232d      	movs	r3, #45	; 0x2d
 80088de:	426d      	negs	r5, r5
 80088e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088e4:	485e      	ldr	r0, [pc, #376]	; (8008a60 <_printf_i+0x244>)
 80088e6:	230a      	movs	r3, #10
 80088e8:	e019      	b.n	800891e <_printf_i+0x102>
 80088ea:	f015 0f40 	tst.w	r5, #64	; 0x40
 80088ee:	6805      	ldr	r5, [r0, #0]
 80088f0:	600b      	str	r3, [r1, #0]
 80088f2:	bf18      	it	ne
 80088f4:	b22d      	sxthne	r5, r5
 80088f6:	e7ef      	b.n	80088d8 <_printf_i+0xbc>
 80088f8:	680b      	ldr	r3, [r1, #0]
 80088fa:	6825      	ldr	r5, [r4, #0]
 80088fc:	1d18      	adds	r0, r3, #4
 80088fe:	6008      	str	r0, [r1, #0]
 8008900:	0628      	lsls	r0, r5, #24
 8008902:	d501      	bpl.n	8008908 <_printf_i+0xec>
 8008904:	681d      	ldr	r5, [r3, #0]
 8008906:	e002      	b.n	800890e <_printf_i+0xf2>
 8008908:	0669      	lsls	r1, r5, #25
 800890a:	d5fb      	bpl.n	8008904 <_printf_i+0xe8>
 800890c:	881d      	ldrh	r5, [r3, #0]
 800890e:	4854      	ldr	r0, [pc, #336]	; (8008a60 <_printf_i+0x244>)
 8008910:	2f6f      	cmp	r7, #111	; 0x6f
 8008912:	bf0c      	ite	eq
 8008914:	2308      	moveq	r3, #8
 8008916:	230a      	movne	r3, #10
 8008918:	2100      	movs	r1, #0
 800891a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800891e:	6866      	ldr	r6, [r4, #4]
 8008920:	60a6      	str	r6, [r4, #8]
 8008922:	2e00      	cmp	r6, #0
 8008924:	bfa2      	ittt	ge
 8008926:	6821      	ldrge	r1, [r4, #0]
 8008928:	f021 0104 	bicge.w	r1, r1, #4
 800892c:	6021      	strge	r1, [r4, #0]
 800892e:	b90d      	cbnz	r5, 8008934 <_printf_i+0x118>
 8008930:	2e00      	cmp	r6, #0
 8008932:	d04d      	beq.n	80089d0 <_printf_i+0x1b4>
 8008934:	4616      	mov	r6, r2
 8008936:	fbb5 f1f3 	udiv	r1, r5, r3
 800893a:	fb03 5711 	mls	r7, r3, r1, r5
 800893e:	5dc7      	ldrb	r7, [r0, r7]
 8008940:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008944:	462f      	mov	r7, r5
 8008946:	42bb      	cmp	r3, r7
 8008948:	460d      	mov	r5, r1
 800894a:	d9f4      	bls.n	8008936 <_printf_i+0x11a>
 800894c:	2b08      	cmp	r3, #8
 800894e:	d10b      	bne.n	8008968 <_printf_i+0x14c>
 8008950:	6823      	ldr	r3, [r4, #0]
 8008952:	07df      	lsls	r7, r3, #31
 8008954:	d508      	bpl.n	8008968 <_printf_i+0x14c>
 8008956:	6923      	ldr	r3, [r4, #16]
 8008958:	6861      	ldr	r1, [r4, #4]
 800895a:	4299      	cmp	r1, r3
 800895c:	bfde      	ittt	le
 800895e:	2330      	movle	r3, #48	; 0x30
 8008960:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008964:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8008968:	1b92      	subs	r2, r2, r6
 800896a:	6122      	str	r2, [r4, #16]
 800896c:	f8cd a000 	str.w	sl, [sp]
 8008970:	464b      	mov	r3, r9
 8008972:	aa03      	add	r2, sp, #12
 8008974:	4621      	mov	r1, r4
 8008976:	4640      	mov	r0, r8
 8008978:	f7ff fee2 	bl	8008740 <_printf_common>
 800897c:	3001      	adds	r0, #1
 800897e:	d14c      	bne.n	8008a1a <_printf_i+0x1fe>
 8008980:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008984:	b004      	add	sp, #16
 8008986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800898a:	4835      	ldr	r0, [pc, #212]	; (8008a60 <_printf_i+0x244>)
 800898c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008990:	6823      	ldr	r3, [r4, #0]
 8008992:	680e      	ldr	r6, [r1, #0]
 8008994:	061f      	lsls	r7, r3, #24
 8008996:	f856 5b04 	ldr.w	r5, [r6], #4
 800899a:	600e      	str	r6, [r1, #0]
 800899c:	d514      	bpl.n	80089c8 <_printf_i+0x1ac>
 800899e:	07d9      	lsls	r1, r3, #31
 80089a0:	bf44      	itt	mi
 80089a2:	f043 0320 	orrmi.w	r3, r3, #32
 80089a6:	6023      	strmi	r3, [r4, #0]
 80089a8:	b91d      	cbnz	r5, 80089b2 <_printf_i+0x196>
 80089aa:	6823      	ldr	r3, [r4, #0]
 80089ac:	f023 0320 	bic.w	r3, r3, #32
 80089b0:	6023      	str	r3, [r4, #0]
 80089b2:	2310      	movs	r3, #16
 80089b4:	e7b0      	b.n	8008918 <_printf_i+0xfc>
 80089b6:	6823      	ldr	r3, [r4, #0]
 80089b8:	f043 0320 	orr.w	r3, r3, #32
 80089bc:	6023      	str	r3, [r4, #0]
 80089be:	2378      	movs	r3, #120	; 0x78
 80089c0:	4828      	ldr	r0, [pc, #160]	; (8008a64 <_printf_i+0x248>)
 80089c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80089c6:	e7e3      	b.n	8008990 <_printf_i+0x174>
 80089c8:	065e      	lsls	r6, r3, #25
 80089ca:	bf48      	it	mi
 80089cc:	b2ad      	uxthmi	r5, r5
 80089ce:	e7e6      	b.n	800899e <_printf_i+0x182>
 80089d0:	4616      	mov	r6, r2
 80089d2:	e7bb      	b.n	800894c <_printf_i+0x130>
 80089d4:	680b      	ldr	r3, [r1, #0]
 80089d6:	6826      	ldr	r6, [r4, #0]
 80089d8:	6960      	ldr	r0, [r4, #20]
 80089da:	1d1d      	adds	r5, r3, #4
 80089dc:	600d      	str	r5, [r1, #0]
 80089de:	0635      	lsls	r5, r6, #24
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	d501      	bpl.n	80089e8 <_printf_i+0x1cc>
 80089e4:	6018      	str	r0, [r3, #0]
 80089e6:	e002      	b.n	80089ee <_printf_i+0x1d2>
 80089e8:	0671      	lsls	r1, r6, #25
 80089ea:	d5fb      	bpl.n	80089e4 <_printf_i+0x1c8>
 80089ec:	8018      	strh	r0, [r3, #0]
 80089ee:	2300      	movs	r3, #0
 80089f0:	6123      	str	r3, [r4, #16]
 80089f2:	4616      	mov	r6, r2
 80089f4:	e7ba      	b.n	800896c <_printf_i+0x150>
 80089f6:	680b      	ldr	r3, [r1, #0]
 80089f8:	1d1a      	adds	r2, r3, #4
 80089fa:	600a      	str	r2, [r1, #0]
 80089fc:	681e      	ldr	r6, [r3, #0]
 80089fe:	6862      	ldr	r2, [r4, #4]
 8008a00:	2100      	movs	r1, #0
 8008a02:	4630      	mov	r0, r6
 8008a04:	f7f7 fbe4 	bl	80001d0 <memchr>
 8008a08:	b108      	cbz	r0, 8008a0e <_printf_i+0x1f2>
 8008a0a:	1b80      	subs	r0, r0, r6
 8008a0c:	6060      	str	r0, [r4, #4]
 8008a0e:	6863      	ldr	r3, [r4, #4]
 8008a10:	6123      	str	r3, [r4, #16]
 8008a12:	2300      	movs	r3, #0
 8008a14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a18:	e7a8      	b.n	800896c <_printf_i+0x150>
 8008a1a:	6923      	ldr	r3, [r4, #16]
 8008a1c:	4632      	mov	r2, r6
 8008a1e:	4649      	mov	r1, r9
 8008a20:	4640      	mov	r0, r8
 8008a22:	47d0      	blx	sl
 8008a24:	3001      	adds	r0, #1
 8008a26:	d0ab      	beq.n	8008980 <_printf_i+0x164>
 8008a28:	6823      	ldr	r3, [r4, #0]
 8008a2a:	079b      	lsls	r3, r3, #30
 8008a2c:	d413      	bmi.n	8008a56 <_printf_i+0x23a>
 8008a2e:	68e0      	ldr	r0, [r4, #12]
 8008a30:	9b03      	ldr	r3, [sp, #12]
 8008a32:	4298      	cmp	r0, r3
 8008a34:	bfb8      	it	lt
 8008a36:	4618      	movlt	r0, r3
 8008a38:	e7a4      	b.n	8008984 <_printf_i+0x168>
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	4632      	mov	r2, r6
 8008a3e:	4649      	mov	r1, r9
 8008a40:	4640      	mov	r0, r8
 8008a42:	47d0      	blx	sl
 8008a44:	3001      	adds	r0, #1
 8008a46:	d09b      	beq.n	8008980 <_printf_i+0x164>
 8008a48:	3501      	adds	r5, #1
 8008a4a:	68e3      	ldr	r3, [r4, #12]
 8008a4c:	9903      	ldr	r1, [sp, #12]
 8008a4e:	1a5b      	subs	r3, r3, r1
 8008a50:	42ab      	cmp	r3, r5
 8008a52:	dcf2      	bgt.n	8008a3a <_printf_i+0x21e>
 8008a54:	e7eb      	b.n	8008a2e <_printf_i+0x212>
 8008a56:	2500      	movs	r5, #0
 8008a58:	f104 0619 	add.w	r6, r4, #25
 8008a5c:	e7f5      	b.n	8008a4a <_printf_i+0x22e>
 8008a5e:	bf00      	nop
 8008a60:	08008b95 	.word	0x08008b95
 8008a64:	08008ba6 	.word	0x08008ba6

08008a68 <__retarget_lock_acquire_recursive>:
 8008a68:	4770      	bx	lr

08008a6a <__retarget_lock_release_recursive>:
 8008a6a:	4770      	bx	lr

08008a6c <memcpy>:
 8008a6c:	440a      	add	r2, r1
 8008a6e:	4291      	cmp	r1, r2
 8008a70:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008a74:	d100      	bne.n	8008a78 <memcpy+0xc>
 8008a76:	4770      	bx	lr
 8008a78:	b510      	push	{r4, lr}
 8008a7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a82:	4291      	cmp	r1, r2
 8008a84:	d1f9      	bne.n	8008a7a <memcpy+0xe>
 8008a86:	bd10      	pop	{r4, pc}

08008a88 <memmove>:
 8008a88:	4288      	cmp	r0, r1
 8008a8a:	b510      	push	{r4, lr}
 8008a8c:	eb01 0402 	add.w	r4, r1, r2
 8008a90:	d902      	bls.n	8008a98 <memmove+0x10>
 8008a92:	4284      	cmp	r4, r0
 8008a94:	4623      	mov	r3, r4
 8008a96:	d807      	bhi.n	8008aa8 <memmove+0x20>
 8008a98:	1e43      	subs	r3, r0, #1
 8008a9a:	42a1      	cmp	r1, r4
 8008a9c:	d008      	beq.n	8008ab0 <memmove+0x28>
 8008a9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008aa2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008aa6:	e7f8      	b.n	8008a9a <memmove+0x12>
 8008aa8:	4402      	add	r2, r0
 8008aaa:	4601      	mov	r1, r0
 8008aac:	428a      	cmp	r2, r1
 8008aae:	d100      	bne.n	8008ab2 <memmove+0x2a>
 8008ab0:	bd10      	pop	{r4, pc}
 8008ab2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008ab6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008aba:	e7f7      	b.n	8008aac <memmove+0x24>

08008abc <_realloc_r>:
 8008abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008abe:	4607      	mov	r7, r0
 8008ac0:	4614      	mov	r4, r2
 8008ac2:	460e      	mov	r6, r1
 8008ac4:	b921      	cbnz	r1, 8008ad0 <_realloc_r+0x14>
 8008ac6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008aca:	4611      	mov	r1, r2
 8008acc:	f7ff bc46 	b.w	800835c <_malloc_r>
 8008ad0:	b922      	cbnz	r2, 8008adc <_realloc_r+0x20>
 8008ad2:	f7ff fbf3 	bl	80082bc <_free_r>
 8008ad6:	4625      	mov	r5, r4
 8008ad8:	4628      	mov	r0, r5
 8008ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008adc:	f000 f814 	bl	8008b08 <_malloc_usable_size_r>
 8008ae0:	42a0      	cmp	r0, r4
 8008ae2:	d20f      	bcs.n	8008b04 <_realloc_r+0x48>
 8008ae4:	4621      	mov	r1, r4
 8008ae6:	4638      	mov	r0, r7
 8008ae8:	f7ff fc38 	bl	800835c <_malloc_r>
 8008aec:	4605      	mov	r5, r0
 8008aee:	2800      	cmp	r0, #0
 8008af0:	d0f2      	beq.n	8008ad8 <_realloc_r+0x1c>
 8008af2:	4631      	mov	r1, r6
 8008af4:	4622      	mov	r2, r4
 8008af6:	f7ff ffb9 	bl	8008a6c <memcpy>
 8008afa:	4631      	mov	r1, r6
 8008afc:	4638      	mov	r0, r7
 8008afe:	f7ff fbdd 	bl	80082bc <_free_r>
 8008b02:	e7e9      	b.n	8008ad8 <_realloc_r+0x1c>
 8008b04:	4635      	mov	r5, r6
 8008b06:	e7e7      	b.n	8008ad8 <_realloc_r+0x1c>

08008b08 <_malloc_usable_size_r>:
 8008b08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b0c:	1f18      	subs	r0, r3, #4
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	bfbc      	itt	lt
 8008b12:	580b      	ldrlt	r3, [r1, r0]
 8008b14:	18c0      	addlt	r0, r0, r3
 8008b16:	4770      	bx	lr

08008b18 <_init>:
 8008b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b1a:	bf00      	nop
 8008b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b1e:	bc08      	pop	{r3}
 8008b20:	469e      	mov	lr, r3
 8008b22:	4770      	bx	lr

08008b24 <_fini>:
 8008b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b26:	bf00      	nop
 8008b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b2a:	bc08      	pop	{r3}
 8008b2c:	469e      	mov	lr, r3
 8008b2e:	4770      	bx	lr
