# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project sync_fifo
# Compile of sync_fifo.sv failed with 2 errors.
# Compile of sync_fifo.sv failed with 2 errors.
# Compile of sync_fifo.sv failed with 2 errors.
# Compile of sync_fifo.sv failed with 2 errors.
# Compile of sync_fifo.sv failed with 2 errors.
# Compile of sync_fifo.sv failed with 1 errors.
# Compile of sync_fifo.sv failed with 1 errors.
# Compile of sync_fifo.sv failed with 1 errors.
# Compile of sync_fifo.sv was successful.
vsim work.top
# vsim work.top 
# Start time: 13:49:58 on Oct 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.top(fast)
run -all
# q0=x, q1=x, q2=x, q3=x, d=x
# q0=1, q1=x, q2=x, q3=x, d=1
# q0=1, q1=1, q2=x, q3=x, d=1
# q0=1, q1=1, q2=1, q3=x, d=1
# q0=1, q1=1, q2=1, q3=1, d=1
# q0=0, q1=0, q2=0, q3=0, d=1
# q0=1, q1=0, q2=0, q3=0, d=1
# q0=1, q1=1, q2=0, q3=0, d=1
# q0=1, q1=1, q2=1, q3=0, d=1
# q0=1, q1=1, q2=1, q3=1, d=1
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/work/sync_fifo.sv(41)
#    Time: 120 ns  Iteration: 0  Instance: /top
# Break at /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/work/sync_fifo.sv line 41
