library work;
use work.all;

library IEEE;
use ieee.std_logic_1164.all;

entity EightbitKogStonAddSub is
port (a,b: in std_logic_vector(7 downto 0);
		cin: in std_logic;
		sum: out std_logic_vector(7 downto 0);
		cout: out std_logic);
end entity;

architecture arch of EightbitKogStonAddSub is

	signal flow:
	
	
end arch
		