Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Aug 12 17:27:30 2025
| Host         : spehic-MS-7D43 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file util.rpt -hierarchical -hierarchical_percentages
| Design       : design_1_wrapper
| Device       : 7z020clg400-1
| Design State : Routed
-------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+--------------+---------------+------------+------------+--------------+
|                                                     Instance                                                     |                                                        Module                                                        |   Total LUTs  |   Logic LUTs  |  LUTRAMs  |     SRLs     |      FFs      |   RAMB36   |   RAMB18   |  DSP Blocks  |
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+--------------+---------------+------------+------------+--------------+
| design_1_wrapper                                                                                                 |                                                                                                                (top) | 42395(79.69%) | 40201(75.57%) | 22(0.13%) | 2172(12.48%) | 46554(43.75%) | 58(41.43%) | 71(25.36%) | 220(100.00%) |
|   design_1_i                                                                                                     |                                                                                                             design_1 | 42395(79.69%) | 40201(75.57%) | 22(0.13%) | 2172(12.48%) | 46554(43.75%) | 58(41.43%) | 71(25.36%) | 220(100.00%) |
|     (design_1_i)                                                                                                 |                                                                                                             design_1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|     axi_mem_intercon                                                                                             |                                                                                          design_1_axi_mem_intercon_0 |    986(1.85%) |    925(1.74%) | 10(0.06%) |    51(0.29%) |   1124(1.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       m00_couplers                                                                                               |                                                                                             m00_couplers_imp_1R706YB |    329(0.62%) |    319(0.60%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_pc                                                                                                  |                                                                                                   design_1_auto_pc_1 |    329(0.62%) |    319(0.60%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                                   |                                             design_1_auto_pc_1_axi_protocol_converter_v2_1_21_axi_protocol_converter |    329(0.62%) |    319(0.60%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (inst)                                                                                               |                                             design_1_auto_pc_1_axi_protocol_converter_v2_1_21_axi_protocol_converter |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_axi4_axi3.axi3_conv_inst                                                                         |                                                          design_1_auto_pc_1_axi_protocol_converter_v2_1_21_axi3_conv |    329(0.62%) |    319(0.60%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                                |                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_a_axi3_conv__parameterized0 |    130(0.24%) |    128(0.24%) |  2(0.01%) |     0(0.00%) |    154(0.14%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_READ.USE_SPLIT_R.read_addr_inst)                                                            |                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_a_axi3_conv__parameterized0 |     86(0.16%) |     86(0.16%) |  0(0.00%) |     0(0.00%) |    116(0.11%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 USE_R_CHANNEL.cmd_queue                                                                          |                                                   design_1_auto_pc_1_axi_data_fifo_v2_1_20_axic_fifo__parameterized0 |     46(0.09%) |     44(0.08%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   inst                                                                                           |                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen__parameterized0 |     46(0.09%) |     44(0.08%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (inst)                                                                                       |                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen__parameterized0 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                                                |                                                            design_1_auto_pc_1_fifo_generator_v13_2_5__parameterized0 |     27(0.05%) |     25(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                                              |                                                      design_1_auto_pc_1_fifo_generator_v13_2_5_synth__parameterized0 |     27(0.05%) |     25(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                                             |                                                                design_1_auto_pc_1_fifo_generator_top__parameterized0 |     27(0.05%) |     25(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           grf.rf                                                                                 |                                                            design_1_auto_pc_1_fifo_generator_ramfifo__parameterized0 |     27(0.05%) |     25(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                             |                                                                                        design_1_auto_pc_1_rd_logic_9 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                                                  |                                                                                        design_1_auto_pc_1_rd_fwft_13 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               grss.rsts                                                                          |                                                                             design_1_auto_pc_1_rd_status_flags_ss_14 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               rpntr                                                                              |                                                                                    design_1_auto_pc_1_rd_bin_cntr_15 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                             |                                                                                       design_1_auto_pc_1_wr_logic_10 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                                                          |                                                                             design_1_auto_pc_1_wr_status_flags_ss_11 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               wpntr                                                                              |                                                                                    design_1_auto_pc_1_wr_bin_cntr_12 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                                |                                                                            design_1_auto_pc_1_memory__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                            |                                                                            design_1_auto_pc_1_memory__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                                                      |                                                                              design_1_auto_pc_1_dmem__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             rstblk                                                                               |                                                                                 design_1_auto_pc_1_reset_blk_ramfifo |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                                           |                                                                                 design_1_auto_pc_1_reset_blk_ramfifo |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                |                                                                                 design_1_auto_pc_1_xpm_cdc_async_rst |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                              |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_b_downsizer |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_addr_inst                                                                          |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_a_axi3_conv |    175(0.33%) |    167(0.31%) |  8(0.05%) |     0(0.00%) |    219(0.21%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                                      |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_a_axi3_conv |     83(0.16%) |     83(0.16%) |  0(0.00%) |     0(0.00%) |    127(0.12%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 USE_BURSTS.cmd_queue                                                                             |                                                        design_1_auto_pc_1_axi_data_fifo_v2_1_20_axic_fifo__xdcDup__1 |     46(0.09%) |     42(0.08%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   inst                                                                                           |                                                         design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen__xdcDup__1 |     46(0.09%) |     42(0.08%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (inst)                                                                                       |                                                         design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen__xdcDup__1 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                                                |                                                                 design_1_auto_pc_1_fifo_generator_v13_2_5__xdcDup__1 |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                                              |                                                           design_1_auto_pc_1_fifo_generator_v13_2_5_synth__xdcDup__1 |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                                             |                                                                     design_1_auto_pc_1_fifo_generator_top__xdcDup__1 |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           grf.rf                                                                                 |                                                                 design_1_auto_pc_1_fifo_generator_ramfifo__xdcDup__1 |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                             |                                                                                        design_1_auto_pc_1_rd_logic_0 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                                                  |                                                                                         design_1_auto_pc_1_rd_fwft_6 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               grss.rsts                                                                          |                                                                              design_1_auto_pc_1_rd_status_flags_ss_7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               rpntr                                                                              |                                                                                     design_1_auto_pc_1_rd_bin_cntr_8 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                             |                                                                                        design_1_auto_pc_1_wr_logic_1 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                                                          |                                                                              design_1_auto_pc_1_wr_status_flags_ss_4 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               wpntr                                                                              |                                                                                     design_1_auto_pc_1_wr_bin_cntr_5 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                                |                                                                                          design_1_auto_pc_1_memory_2 |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                            |                                                                                          design_1_auto_pc_1_memory_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                                                      |                                                                                            design_1_auto_pc_1_dmem_3 |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             rstblk                                                                               |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                                           |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                |                                                                              design_1_auto_pc_1_xpm_cdc_async_rst__3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 USE_B_CHANNEL.cmd_b_queue                                                                        |                                                                   design_1_auto_pc_1_axi_data_fifo_v2_1_20_axic_fifo |     48(0.09%) |     44(0.08%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   inst                                                                                           |                                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen |     48(0.09%) |     44(0.08%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (inst)                                                                                       |                                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                                                |                                                                            design_1_auto_pc_1_fifo_generator_v13_2_5 |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                                              |                                                                      design_1_auto_pc_1_fifo_generator_v13_2_5_synth |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                                             |                                                                                design_1_auto_pc_1_fifo_generator_top |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           grf.rf                                                                                 |                                                                            design_1_auto_pc_1_fifo_generator_ramfifo |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                             |                                                                                          design_1_auto_pc_1_rd_logic |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                                                  |                                                                                           design_1_auto_pc_1_rd_fwft |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               grss.rsts                                                                          |                                                                                design_1_auto_pc_1_rd_status_flags_ss |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               rpntr                                                                              |                                                                                       design_1_auto_pc_1_rd_bin_cntr |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                             |                                                                                          design_1_auto_pc_1_wr_logic |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                                                          |                                                                                design_1_auto_pc_1_wr_status_flags_ss |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               wpntr                                                                              |                                                                                       design_1_auto_pc_1_wr_bin_cntr |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                                |                                                                                            design_1_auto_pc_1_memory |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                            |                                                                                            design_1_auto_pc_1_memory |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                                                      |                                                                                              design_1_auto_pc_1_dmem |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             rstblk                                                                               |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                                           |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                |                                                                              design_1_auto_pc_1_xpm_cdc_async_rst__4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_data_inst                                                                          |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_w_axi3_conv |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       s00_couplers                                                                                               |                                                                                              s00_couplers_imp_7HNO1D |    190(0.36%) |    166(0.31%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_us                                                                                                  |                                                                                                   design_1_auto_us_0 |    190(0.36%) |    166(0.31%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                                   |                                                                  design_1_auto_us_0_axi_dwidth_converter_v2_1_21_top |    190(0.36%) |    166(0.31%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                        |                                                          design_1_auto_us_0_axi_dwidth_converter_v2_1_21_axi_upsizer |    190(0.36%) |    166(0.31%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                             |                                                     design_1_auto_us_0_axi_register_slice_v2_1_21_axi_register_slice |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |    136(0.13%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 r.r_pipe                                                                                         |                                    design_1_auto_us_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |    136(0.13%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                     |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_21_r_upsizer |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.read_addr_inst                                                                            |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_21_a_upsizer |     53(0.10%) |     29(0.05%) |  0(0.00%) |    24(0.14%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_READ.read_addr_inst)                                                                        |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_21_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                                                          |                                                            design_1_auto_us_0_generic_baseblocks_v2_1_0_command_fifo |     53(0.10%) |     29(0.05%) |  0(0.00%) |    24(0.14%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               si_register_slice_inst                                                                             |                                     design_1_auto_us_0_axi_register_slice_v2_1_21_axi_register_slice__parameterized0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ar.ar_pipe                                                                                       |                                                    design_1_auto_us_0_axi_register_slice_v2_1_21_axic_register_slice |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       s01_couplers                                                                                               |                                                                                             s01_couplers_imp_1W60HW0 |    191(0.36%) |    167(0.31%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_us                                                                                                  |                                                                                                   design_1_auto_us_1 |    191(0.36%) |    167(0.31%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                                   |                                                                  design_1_auto_us_1_axi_dwidth_converter_v2_1_21_top |    191(0.36%) |    167(0.31%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                        |                                                          design_1_auto_us_1_axi_dwidth_converter_v2_1_21_axi_upsizer |    191(0.36%) |    167(0.31%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                   |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_21_w_upsizer |     97(0.18%) |     97(0.18%) |  0(0.00%) |     0(0.00%) |     90(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_addr_inst                                                                          |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_21_a_upsizer |     60(0.11%) |     36(0.07%) |  0(0.00%) |    24(0.14%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                                      |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_21_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                                                          |                                                            design_1_auto_us_1_generic_baseblocks_v2_1_0_command_fifo |     60(0.11%) |     36(0.07%) |  0(0.00%) |    24(0.14%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               si_register_slice_inst                                                                             |                                                     design_1_auto_us_1_axi_register_slice_v2_1_21_axi_register_slice |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 aw.aw_pipe                                                                                       |                                                    design_1_auto_us_1_axi_register_slice_v2_1_21_axic_register_slice |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       xbar                                                                                                       |                                                                                                      design_1_xbar_0 |    283(0.53%) |    280(0.53%) |  0(0.00%) |     3(0.02%) |    329(0.31%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         inst                                                                                                     |                                                                    design_1_xbar_0_axi_crossbar_v2_1_22_axi_crossbar |    283(0.53%) |    280(0.53%) |  0(0.00%) |     3(0.02%) |    329(0.31%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           gen_samd.crossbar_samd                                                                                 |                                                                        design_1_xbar_0_axi_crossbar_v2_1_22_crossbar |    283(0.53%) |    280(0.53%) |  0(0.00%) |     3(0.02%) |    329(0.31%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (gen_samd.crossbar_samd)                                                                             |                                                                        design_1_xbar_0_axi_crossbar_v2_1_22_crossbar |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             addr_arbiter_ar                                                                                      |                                                                    design_1_xbar_0_axi_crossbar_v2_1_22_addr_arbiter |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     54(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             addr_arbiter_aw                                                                                      |                                                                  design_1_xbar_0_axi_crossbar_v2_1_22_addr_arbiter_0 |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     55(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_decerr_slave.decerr_slave_inst                                                                   |                                                                    design_1_xbar_0_axi_crossbar_v2_1_22_decerr_slave |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                         |                                                                       design_1_xbar_0_axi_crossbar_v2_1_22_wdata_mux |     50(0.09%) |     49(0.09%) |  0(0.00%) |     1(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                                              |                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo__parameterized0 |     50(0.09%) |     49(0.09%) |  0(0.00%) |     1(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                                                          |                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo__parameterized0 |     46(0.09%) |     46(0.09%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                   |                                                    design_1_xbar_0_axi_data_fifo_v2_1_20_ndeep_srl__parameterized0_5 |      4(0.01%) |      3(0.01%) |  0(0.00%) |     1(0.01%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[0].reg_slice_mi                                                                     |                                                        design_1_xbar_0_axi_register_slice_v2_1_21_axi_register_slice |     65(0.12%) |     65(0.12%) |  0(0.00%) |     0(0.00%) |    142(0.13%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               b.b_pipe                                                                                           |                                     design_1_xbar_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized1_3 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               r.r_pipe                                                                                           |                                     design_1_xbar_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2_4 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |    136(0.13%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                         |                                                       design_1_xbar_0_axi_crossbar_v2_1_22_wdata_mux__parameterized0 |     12(0.02%) |     11(0.02%) |  0(0.00%) |     1(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                                              |                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo__parameterized1 |     12(0.02%) |     11(0.02%) |  0(0.00%) |     1(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                                                          |                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                   |                                                      design_1_xbar_0_axi_data_fifo_v2_1_20_ndeep_srl__parameterized1 |      3(0.01%) |      2(0.01%) |  0(0.00%) |     1(0.01%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[1].reg_slice_mi                                                                     |                                                      design_1_xbar_0_axi_register_slice_v2_1_21_axi_register_slice_1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               b.b_pipe                                                                                           |                                       design_1_xbar_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               r.r_pipe                                                                                           |                                       design_1_xbar_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                      |                                                                   design_1_xbar_0_axi_crossbar_v2_1_22_si_transactor |     25(0.05%) |     25(0.05%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                                     |                                                   design_1_xbar_0_axi_crossbar_v2_1_22_si_transactor__parameterized0 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                                       |                                                                        design_1_xbar_0_axi_crossbar_v2_1_22_splitter |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                       |                                                                    design_1_xbar_0_axi_crossbar_v2_1_22_wdata_router |     18(0.03%) |     17(0.03%) |  0(0.00%) |     1(0.01%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               wrouter_aw_fifo                                                                                    |                                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo |     18(0.03%) |     17(0.03%) |  0(0.00%) |     1(0.01%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (wrouter_aw_fifo)                                                                                |                                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                   |                                                      design_1_xbar_0_axi_data_fifo_v2_1_20_ndeep_srl__parameterized0 |      5(0.01%) |      4(0.01%) |  0(0.00%) |     1(0.01%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             splitter_aw_mi                                                                                       |                                                                      design_1_xbar_0_axi_crossbar_v2_1_22_splitter_2 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|     hier_0                                                                                                       |                                                                                                    hier_0_imp_MHUNTD | 41045(77.15%) | 38972(73.26%) | 12(0.07%) | 2061(11.84%) | 44953(42.25%) | 58(41.43%) | 71(25.36%) | 220(100.00%) |
|       axi_dma_0                                                                                                  |                                                                                                 design_1_axi_dma_0_0 |   1417(2.66%) |   1298(2.44%) | 12(0.07%) |   107(0.61%) |   2094(1.97%) |   4(2.86%) |   2(0.71%) |     0(0.00%) |
|         U0                                                                                                       |                                                                                         design_1_axi_dma_0_0_axi_dma |   1417(2.66%) |   1298(2.44%) | 12(0.07%) |   107(0.61%) |   2094(1.97%) |   4(2.86%) |   2(0.71%) |     0(0.00%) |
|           (U0)                                                                                                   |                                                                                         design_1_axi_dma_0_0_axi_dma |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                         |                                                                               design_1_axi_dma_0_0_axi_dma_mm2s_mngr |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     76(0.07%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)                                                     |                                                                               design_1_axi_dma_0_0_axi_dma_mm2s_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                              |                                                                             design_1_axi_dma_0_0_axi_dma_smple_sm_31 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                   |                                                                          design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                 |                                                                           design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                         |                                                                               design_1_axi_dma_0_0_axi_dma_s2mm_mngr |     29(0.05%) |     29(0.05%) |  0(0.00%) |     0(0.00%) |    104(0.10%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR)                                                     |                                                                               design_1_axi_dma_0_0_axi_dma_s2mm_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                              |                                                                                design_1_axi_dma_0_0_axi_dma_smple_sm |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                   |                                                                          design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     35(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                 |                                                                           design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           I_AXI_DMA_REG_MODULE                                                                                   |                                                                              design_1_axi_dma_0_0_axi_dma_reg_module |    152(0.29%) |    152(0.29%) |  0(0.00%) |     0(0.00%) |    265(0.25%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                        |                                                                                 design_1_axi_dma_0_0_axi_dma_lite_if |    121(0.23%) |    121(0.23%) |  0(0.00%) |     0(0.00%) |     85(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                               |                                                                                design_1_axi_dma_0_0_axi_dma_register |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |     90(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                               |                                                                           design_1_axi_dma_0_0_axi_dma_register_s2mm |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     90(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           I_PRMRY_DATAMOVER                                                                                      |                                                                                   design_1_axi_dma_0_0_axi_datamover |   1206(2.27%) |   1087(2.04%) | 12(0.07%) |   107(0.61%) |   1611(1.51%) |   4(2.86%) |   2(0.71%) |     0(0.00%) |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                    |                                                                    design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap |    403(0.76%) |    368(0.69%) |  0(0.00%) |    35(0.20%) |    505(0.47%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                   |                                                                       design_1_axi_dma_0_0_axi_datamover_skid_buf_13 |     38(0.07%) |     38(0.07%) |  0(0.00%) |     0(0.00%) |     72(0.07%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                        |                                                                             design_1_axi_dma_0_0_axi_datamover_rd_sf |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     75(0.07%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                 (GEN_INCLUDE_MM2S_SF.I_RD_SF)                                                                    |                                                                             design_1_axi_dma_0_0_axi_datamover_rd_sf |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_DATA_FIFO                                                                                      |                                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                    |                                                                                    design_1_axi_dma_0_0_sync_fifo_fg |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                                |                                                                                    design_1_axi_dma_0_0_sync_fifo_fg |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                         |                                                                                   design_1_axi_dma_0_0_xpm_fifo_sync |     41(0.08%) |     41(0.08%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                                                         |                                                                                   design_1_axi_dma_0_0_xpm_fifo_base |     41(0.08%) |     41(0.08%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                                                     |                                                                                   design_1_axi_dma_0_0_xpm_fifo_base |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                                      |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_23 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                          |                                                                                 design_1_axi_dma_0_0_xpm_memory_base |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         rdp_inst                                                                                 |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_24 |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                                               |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_25 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                                              |                                                                             design_1_axi_dma_0_0_xpm_fifo_reg_bit_26 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                                                 |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_27 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                                               |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_28 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                                                        |                                                                                 design_1_axi_dma_0_0_xpm_fifo_rst_30 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                    |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (OMIT_DRE_CNTL.I_DRE_CNTL_FIFO)                                                                |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                       |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                             |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                         |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                    |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_22 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_ADDR_CNTL                                                                                        |                                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl |     32(0.06%) |      9(0.02%) |  0(0.00%) |    23(0.13%) |     54(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_ADDR_CNTL)                                                                                    |                                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                   |                                                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |     31(0.06%) |      8(0.02%) |  0(0.00%) |    23(0.13%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                               |                                                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                       |                                                                                   design_1_axi_dma_0_0_srl_fifo_f_18 |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                             |                                                                               design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                         |                                                                               design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                    |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_20 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                               |                                                                                   design_1_axi_dma_0_0_dynshreg_f_21 |     25(0.05%) |      2(0.01%) |  0(0.00%) |    23(0.13%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_CMD_STATUS                                                                                       |                                                                        design_1_axi_dma_0_0_axi_datamover_cmd_status |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                               |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_CMD_FIFO                                                                                       |                                                                           design_1_axi_dma_0_0_axi_datamover_fifo_16 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_MSTR_PCC                                                                                         |                                                                               design_1_axi_dma_0_0_axi_datamover_pcc |    200(0.38%) |    200(0.38%) |  0(0.00%) |     0(0.00%) |    182(0.17%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_MSTR_PCC)                                                                                     |                                                                               design_1_axi_dma_0_0_axi_datamover_pcc |    199(0.37%) |    199(0.37%) |  0(0.00%) |     0(0.00%) |    182(0.17%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_STRT_STRB_GEN                                                                                  |                                                                         design_1_axi_dma_0_0_axi_datamover_strb_gen2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RD_DATA_CNTL                                                                                     |                                                                       design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     60(0.11%) |     48(0.09%) |  0(0.00%) |    12(0.07%) |     43(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_RD_DATA_CNTL)                                                                                 |                                                                       design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     23(0.04%) |     23(0.04%) |  0(0.00%) |     0(0.00%) |     37(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                              |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |     38(0.07%) |     26(0.05%) |  0(0.00%) |    12(0.07%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                       |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |    12(0.07%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                             |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |    12(0.07%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                         |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                    |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_15 |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                               |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized0 |     19(0.04%) |      7(0.01%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RD_STATUS_CNTLR                                                                                  |                                                                    design_1_axi_dma_0_0_axi_datamover_rd_status_cntl |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RESET                                                                                            |                                                                          design_1_axi_dma_0_0_axi_datamover_reset_14 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                    |                                                                    design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap |    803(1.51%) |    719(1.35%) | 12(0.07%) |    72(0.41%) |   1106(1.04%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                              |                                                                          design_1_axi_dma_0_0_axi_datamover_skid_buf |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     80(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                |                                                                         design_1_axi_dma_0_0_axi_datamover_indet_btt |    163(0.31%) |    151(0.28%) | 12(0.07%) |     0(0.00%) |    227(0.21%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                 (GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT)                                                            |                                                                         design_1_axi_dma_0_0_axi_datamover_indet_btt |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                            |                                                          design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     86(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_DATA_FIFO                                                                                      |                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 |     29(0.05%) |     29(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                    |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |     29(0.05%) |     29(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                                |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                         |                                                                   design_1_axi_dma_0_0_xpm_fifo_sync__parameterized3 |     25(0.05%) |     25(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                                                         |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |     25(0.05%) |     25(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                                                     |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                          |                                                                 design_1_axi_dma_0_0_xpm_memory_base__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         rdp_inst                                                                                 |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized2 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                                               |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                                              |                                                                              design_1_axi_dma_0_0_xpm_fifo_reg_bit_9 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                                                 |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_10 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                                               |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_11 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                                                        |                                                                                 design_1_axi_dma_0_0_xpm_fifo_rst_12 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_XD_FIFO                                                                                        |                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 |     64(0.12%) |     52(0.10%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     64(0.12%) |     52(0.10%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                            |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                         |                                                                   design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1 |     48(0.09%) |     36(0.07%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                                                         |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |     48(0.09%) |     36(0.07%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                                                     |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                                      |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized1 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                          |                                                                 design_1_axi_dma_0_0_xpm_memory_base__parameterized0 |     12(0.02%) |      0(0.00%) | 12(0.07%) |     0(0.00%) |     26(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdp_inst                                                                                 |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized6 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                                               |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized7 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                                              |                                                                                design_1_axi_dma_0_0_xpm_fifo_reg_bit |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                                                 |                                                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_6 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                                               |                                                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_7 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                                                        |                                                                                    design_1_axi_dma_0_0_xpm_fifo_rst |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                              |                                                                            design_1_axi_dma_0_0_axi_datamover_ibttcc |    167(0.31%) |    167(0.31%) |  0(0.00%) |     0(0.00%) |    254(0.24%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                             |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_realign |    214(0.40%) |    192(0.36%) |  0(0.00%) |    22(0.13%) |    190(0.18%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER)                                                         |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_realign |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                               |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |    181(0.34%) |    176(0.33%) |  0(0.00%) |     5(0.03%) |    176(0.17%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_INCLUDE_SCATTER.I_S2MM_SCATTER)                                                           |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |     83(0.16%) |     83(0.16%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   I_MSSAI_SKID_BUF                                                                               |                                                                    design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf |     61(0.11%) |     61(0.11%) |  0(0.00%) |     0(0.00%) |     83(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   I_TSTRB_FIFO                                                                                   |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |     20(0.04%) |     15(0.03%) |  0(0.00%) |     5(0.03%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (I_TSTRB_FIFO)                                                                               |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                     |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized5 |     18(0.03%) |     13(0.02%) |  0(0.00%) |     5(0.03%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       I_SRL_FIFO_RBU_F                                                                           |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |     18(0.03%) |     13(0.02%) |  0(0.00%) |     5(0.03%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         (I_SRL_FIFO_RBU_F)                                                                       |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                  |                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         DYNSHREG_F_I                                                                             |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized5 |      9(0.02%) |      4(0.01%) |  0(0.00%) |     5(0.03%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   SLICE_INSERTION                                                                                |                                                                             design_1_axi_dma_0_0_axi_datamover_slice |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_DRE_CNTL_FIFO                                                                                  |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |     32(0.06%) |     15(0.03%) |  0(0.00%) |    17(0.10%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (I_DRE_CNTL_FIFO)                                                                              |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                       |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized4 |     30(0.06%) |     13(0.02%) |  0(0.00%) |    17(0.10%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                             |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |     30(0.06%) |     13(0.02%) |  0(0.00%) |    17(0.10%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                         |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                    |                                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f_5 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                               |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized4 |     25(0.05%) |      8(0.02%) |  0(0.00%) |    17(0.10%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_ADDR_CNTL                                                                                        |                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |     32(0.06%) |      9(0.02%) |  0(0.00%) |    23(0.13%) |     53(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_ADDR_CNTL)                                                                                    |                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     47(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                   |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |     31(0.06%) |      8(0.02%) |  0(0.00%) |    23(0.13%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                               |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                       |                                                                                      design_1_axi_dma_0_0_srl_fifo_f |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                             |                                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                         |                                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                    |                                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f_4 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                               |                                                                                      design_1_axi_dma_0_0_dynshreg_f |     25(0.05%) |      2(0.01%) |  0(0.00%) |    23(0.13%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_CMD_STATUS                                                                                       |                                                        design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0 |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |     97(0.09%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                               |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     34(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_CMD_FIFO                                                                                       |                                                                              design_1_axi_dma_0_0_axi_datamover_fifo |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RESET                                                                                            |                                                                             design_1_axi_dma_0_0_axi_datamover_reset |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_S2MM_MMAP_SKID_BUF                                                                               |                                                                       design_1_axi_dma_0_0_axi_datamover_skid2mm_buf |     40(0.08%) |     40(0.08%) |  0(0.00%) |     0(0.00%) |     78(0.07%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_WR_DATA_CNTL                                                                                     |                                                                       design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     82(0.15%) |     73(0.14%) |  0(0.00%) |     9(0.05%) |     66(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_WR_DATA_CNTL)                                                                                 |                                                                       design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     47(0.09%) |     47(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                              |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |     35(0.07%) |     26(0.05%) |  0(0.00%) |     9(0.05%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                       |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |     9(0.05%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                             |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |     9(0.05%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                         |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                    |                                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                               |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized6 |     17(0.03%) |      8(0.02%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_WR_STATUS_CNTLR                                                                                  |                                                                    design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |     54(0.10%) |     36(0.07%) |  0(0.00%) |    18(0.10%) |     58(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_WR_STATUS_CNTLR)                                                                              |                                                                    design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     43(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                  |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |     30(0.06%) |     14(0.03%) |  0(0.00%) |    16(0.09%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO)                                              |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                       |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |    16(0.09%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                             |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |    16(0.09%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                         |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                    |                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                               |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized3 |     23(0.04%) |      7(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_WRESP_STATUS_FIFO                                                                              |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |     19(0.04%) |     17(0.03%) |  0(0.00%) |     2(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (I_WRESP_STATUS_FIFO)                                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                       |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized2 |     15(0.03%) |     13(0.02%) |  0(0.00%) |     2(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                             |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |     15(0.03%) |     13(0.02%) |  0(0.00%) |     2(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                         |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                    |                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                               |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized2 |      4(0.01%) |      2(0.01%) |  0(0.00%) |     2(0.01%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           I_RST_MODULE                                                                                           |                                                                              design_1_axi_dma_0_0_axi_dma_rst_module |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (I_RST_MODULE)                                                                                       |                                                                              design_1_axi_dma_0_0_axi_dma_rst_module |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                           |                                                                                   design_1_axi_dma_0_0_axi_dma_reset |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                           |                                                                                 design_1_axi_dma_0_0_axi_dma_reset_1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             REG_HRD_RST                                                                                          |                                                                                        design_1_axi_dma_0_0_cdc_sync |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             REG_HRD_RST_OUT                                                                                      |                                                                                      design_1_axi_dma_0_0_cdc_sync_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       myproject_axi_0                                                                                            |                                                                                           design_1_myproject_axi_0_0 | 39628(74.49%) | 37674(70.82%) |  0(0.00%) | 1954(11.23%) | 42859(40.28%) | 54(38.57%) | 69(24.64%) | 220(100.00%) |
|         inst                                                                                                     |                                                                             design_1_myproject_axi_0_0_myproject_axi | 39628(74.49%) | 37674(70.82%) |  0(0.00%) | 1954(11.23%) | 42859(40.28%) | 54(38.57%) | 69(24.64%) | 220(100.00%) |
|           (inst)                                                                                                 |                                                                             design_1_myproject_axi_0_0_myproject_axi |    550(1.03%) |    550(1.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           Block_myproject_axi_exit36_proc_U0                                                                     |                                                           design_1_myproject_axi_0_0_Block_myproject_axi_exit36_proc |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |    161(0.15%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           Loop_1_proc404_U0                                                                                      |                                                                            design_1_myproject_axi_0_0_Loop_1_proc404 |    432(0.81%) |    432(0.81%) |  0(0.00%) |     0(0.00%) |    486(0.46%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (Loop_1_proc404_U0)                                                                                  |                                                                            design_1_myproject_axi_0_0_Loop_1_proc404 |    244(0.46%) |    244(0.46%) |  0(0.00%) |     0(0.00%) |    220(0.21%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_ashr_54ns_32ns_54_2_1_U2                                                               |                                                       design_1_myproject_axi_0_0_myproject_axi_ashr_54ns_32ns_54_2_1 |    109(0.20%) |    109(0.20%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_fpext_32ns_64_3_1_U1                                                                   |                                                           design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_3_1 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |    130(0.12%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (myproject_axi_fpext_32ns_64_3_1_U1)                                                               |                                                           design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_3_1 |     35(0.07%) |     35(0.07%) |  0(0.00%) |     0(0.00%) |     97(0.09%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_ap_fpext_1_no_dsp_32_u                                                               |                                                        design_1_myproject_axi_0_0_myproject_axi_ap_fpext_1_no_dsp_32 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 U0                                                                                               |                                                                    design_1_myproject_axi_0_0_floating_point_v7_1_10 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   i_synth                                                                                        |                                                                design_1_myproject_axi_0_0_floating_point_v7_1_10_viv |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     FLT_TO_FLT_OP.SPD.OP                                                                         |                                                                           design_1_myproject_axi_0_0_flt_to_flt_conv |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       EXP                                                                                        |                                                                       design_1_myproject_axi_0_0_flt_to_flt_conv_exp |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         COND_DET                                                                                 |                                                                            design_1_myproject_axi_0_0_special_detect |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                           |                                                                             design_1_myproject_axi_0_0_compare_eq_im |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             (MANT_CARRY.MANT_ALL_ZERO_DET)                                                       |                                                                             design_1_myproject_axi_0_0_compare_eq_im |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             CARRY_ZERO_DET                                                                       |                                                                               design_1_myproject_axi_0_0_carry_chain |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       OUTPUT                                                                                     |                                                                                design_1_myproject_axi_0_0_flt_dec_op |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             regslice_both_in_data_U                                                                              |                                                         design_1_myproject_axi_0_0_regslice_both__parameterized0_945 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                                                          |                                                                  design_1_myproject_axi_0_0_ibuf__parameterized0_949 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               obuf_inst                                                                                          |                                                                  design_1_myproject_axi_0_0_obuf__parameterized0_950 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             regslice_both_in_last_V_U                                                                            |                                                                         design_1_myproject_axi_0_0_regslice_both_946 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                                                          |                                                                                  design_1_myproject_axi_0_0_ibuf_947 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               obuf_inst                                                                                          |                                                                                  design_1_myproject_axi_0_0_obuf_948 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           Loop_2_proc_U0                                                                                         |                                                                               design_1_myproject_axi_0_0_Loop_2_proc |    422(0.79%) |    422(0.79%) |  0(0.00%) |     0(0.00%) |    387(0.36%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (Loop_2_proc_U0)                                                                                     |                                                                               design_1_myproject_axi_0_0_Loop_2_proc |    245(0.46%) |    245(0.46%) |  0(0.00%) |     0(0.00%) |    251(0.24%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_lshr_32ns_32ns_32_2_1_U2776                                                            |                                                       design_1_myproject_axi_0_0_myproject_axi_lshr_32ns_32ns_32_2_1 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_shl_64ns_32ns_64_2_1_U2777                                                             |                                                        design_1_myproject_axi_0_0_myproject_axi_shl_64ns_32ns_64_2_1 |     75(0.14%) |     75(0.14%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             regslice_both_out_data_U                                                                             |                                                             design_1_myproject_axi_0_0_regslice_both__parameterized0 |     42(0.08%) |     42(0.08%) |  0(0.00%) |     0(0.00%) |     68(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (regslice_both_out_data_U)                                                                         |                                                             design_1_myproject_axi_0_0_regslice_both__parameterized0 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                                                          |                                                                      design_1_myproject_axi_0_0_ibuf__parameterized0 |     38(0.07%) |     38(0.07%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               obuf_inst                                                                                          |                                                                      design_1_myproject_axi_0_0_obuf__parameterized0 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             regslice_both_out_last_V_U                                                                           |                                                                             design_1_myproject_axi_0_0_regslice_both |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                                                          |                                                                                      design_1_myproject_axi_0_0_ibuf |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               obuf_inst                                                                                          |                                                                                      design_1_myproject_axi_0_0_obuf |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           in_local_V_data_0_V_U                                                                                  |                                                                           design_1_myproject_axi_0_0_fifo_w16_d784_A |     64(0.12%) |     64(0.12%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|           is_last_0_i_loc_channel_U                                                                              |                                                                              design_1_myproject_axi_0_0_fifo_w1_d2_A |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (is_last_0_i_loc_channel_U)                                                                          |                                                                              design_1_myproject_axi_0_0_fifo_w1_d2_A |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w1_d2_A_ram                                                                                   |                                                                     design_1_myproject_axi_0_0_fifo_w1_d2_A_shiftReg |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           myproject_U0                                                                                           |                                                                                 design_1_myproject_axi_0_0_myproject | 37801(71.05%) | 35847(67.38%) |  0(0.00%) | 1954(11.23%) | 41175(38.70%) | 54(38.57%) | 68(24.29%) | 220(100.00%) |
|             (myproject_U0)                                                                                       |                                                                                 design_1_myproject_axi_0_0_myproject |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_25_12_5_3_0_32u_config2_U0                               |                     design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_25_12_5_3_0_32u_config2_s |   2184(4.11%) |   2152(4.05%) |  0(0.00%) |    32(0.18%) |   3073(2.89%) |   0(0.00%) |   1(0.36%) |     4(1.82%) |
|               (conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_25_12_5_3_0_32u_config2_U0)                           |                     design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_25_12_5_3_0_32u_config2_s |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149                 |                   design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s |   2169(4.08%) |   2137(4.02%) |  0(0.00%) |    32(0.18%) |   3031(2.85%) |   0(0.00%) |   1(0.36%) |     4(1.82%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149)             |                   design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s |    146(0.27%) |    146(0.27%) |  0(0.00%) |     0(0.00%) |   1306(1.23%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273                         |                                  design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s |     33(0.06%) |      1(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_0_U                                                                      |          design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb |     17(0.03%) |      1(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_944 |     17(0.03%) |      1(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1332_0_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_943 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U      |     design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247     |         design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s |   1990(3.74%) |   1990(3.74%) |  0(0.00%) |     0(0.00%) |   1725(1.62%) |   0(0.00%) |   1(0.36%) |     4(1.82%) |
|                   (grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247) |         design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s |    168(0.32%) |    168(0.32%) |  0(0.00%) |     0(0.00%) |   1722(1.62%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_U21                                                |                                               design_1_myproject_axi_0_0_myproject_axi_mac_muladd_16s_4s_25ns_25_3_1 |    400(0.75%) |    400(0.75%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                     myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_DSP48_0_U                                        |                                   design_1_myproject_axi_0_0_myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_DSP48_0_942 |    400(0.75%) |    400(0.75%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_U22                                                |                                           design_1_myproject_axi_0_0_myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_935 |    400(0.75%) |    400(0.75%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                     myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_DSP48_0_U                                        |                                   design_1_myproject_axi_0_0_myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_DSP48_0_941 |    400(0.75%) |    400(0.75%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_U23                                                |                                           design_1_myproject_axi_0_0_myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_936 |    400(0.75%) |    400(0.75%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                     myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_DSP48_0_U                                        |                                   design_1_myproject_axi_0_0_myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_DSP48_0_940 |    400(0.75%) |    400(0.75%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_U24                                                |                                           design_1_myproject_axi_0_0_myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_937 |    416(0.78%) |    416(0.78%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                     myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_DSP48_0_U                                        |                                       design_1_myproject_axi_0_0_myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_DSP48_0 |    416(0.78%) |    416(0.78%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mux_325_25_1_1_U18                                                               |                                                              design_1_myproject_axi_0_0_myproject_axi_mux_325_25_1_1 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mux_325_25_1_1_U19                                                               |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_325_25_1_1_938 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mux_325_25_1_1_U20                                                               |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_325_25_1_1_939 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mux_83_25_1_1_U17                                                                |                                                               design_1_myproject_axi_0_0_myproject_axi_mux_83_25_1_1 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   outidx6_U                                                                                      |          design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0dEe |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0dEe_rom_U       |      design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0dEe_rom |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   w2_V_U                                                                                         |          design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0eOg |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|                     dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0eOg_rom_U       |      design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0eOg_rom |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             conv_2d_cl_array_array_ap_fixed_18_11_5_3_0_32u_config5_U0                                           |                                 design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_18_11_5_3_0_32u_config5_s |  6933(13.03%) |  6676(12.55%) |  0(0.00%) |   257(1.48%) |   8029(7.55%) |   5(3.57%) |   0(0.00%) |     2(0.91%) |
|               (conv_2d_cl_array_array_ap_fixed_18_11_5_3_0_32u_config5_U0)                                       |                                 design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_18_11_5_3_0_32u_config5_s |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |    150(0.14%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_18_11_5_3_0_32u_config5_s_fu_761                 |                   design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_18_11_5_3_0_32u_config5_s |  6922(13.01%) |  6665(12.53%) |  0(0.00%) |   257(1.48%) |   7879(7.41%) |   5(3.57%) |   0(0.00%) |     2(0.91%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_18_11_5_3_0_32u_config5_s_fu_761)             |                   design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_18_11_5_3_0_32u_config5_s |    170(0.32%) |    170(0.32%) |  0(0.00%) |     0(0.00%) |   2058(1.93%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 call_ret_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_fu_1277                       |                                 design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s |    257(0.48%) |      1(0.01%) |  0(0.00%) |   256(1.47%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_0_U                                                                    |          design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8 |      5(0.01%) |      1(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_934 |      5(0.01%) |      1(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_10_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_809 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_933 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_11_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_810 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_932 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_12_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_811 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_931 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_13_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_812 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_930 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_14_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_813 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_929 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_15_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_814 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_928 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_16_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_815 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_927 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_17_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_816 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_926 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_18_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_817 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_925 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_19_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_818 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_924 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_1_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_819 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_923 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_20_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_820 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_922 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_21_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_821 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_921 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_22_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_822 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_920 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_23_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_823 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_919 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_24_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_824 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_918 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_25_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_825 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_917 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_26_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_826 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_916 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_27_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_827 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_915 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_28_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_828 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_914 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_29_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_829 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_913 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_2_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_830 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_912 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_30_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_831 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_911 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_31_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_832 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_910 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_3_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_833 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_909 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_4_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_834 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_908 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_5_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_835 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_907 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_6_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_836 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_906 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_7_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_837 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_905 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_8_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_838 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_904 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_9_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_839 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_903 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_0_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_840 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_902 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_10_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_841 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_901 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_11_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_842 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_900 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_12_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_843 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_899 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_13_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_844 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_898 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_14_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_845 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_897 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_15_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_846 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_896 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_16_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_847 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_895 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_17_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_848 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_894 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_18_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_849 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_893 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_19_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_850 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_892 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_1_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_851 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_891 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_20_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_852 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_890 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_21_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_853 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_889 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_22_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_854 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_888 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_23_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_855 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_887 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_24_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_856 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_886 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_25_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_857 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_885 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_26_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_858 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_884 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_27_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_859 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_883 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_28_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_860 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_882 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_29_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_861 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_881 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_2_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_862 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_880 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_30_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_863 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_879 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_31_U                                                                   |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_864 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_878 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_3_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_865 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_877 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_4_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_866 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_876 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_5_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_867 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_875 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_6_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_868 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_874 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_7_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_869 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_873 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_8_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_870 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_872 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_9_U                                                                    |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_871 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core_U      |     design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_4_0_4_0_0_32u_config5_s_line_buffer_Array_VLf8_core |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_983     |         design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s |  6497(12.21%) |  6496(12.21%) |  0(0.00%) |     1(0.01%) |   5821(5.47%) |   5(3.57%) |   0(0.00%) |     2(0.91%) |
|                   (grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_983) |         design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s |   4264(8.02%) |   4263(8.01%) |  0(0.00%) |     1(0.01%) |   5059(4.75%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mac_muladd_4ns_2s_8s_9_3_1_U556                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_2s_8s_9_3_1_681 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_2s_8s_9_3_1_DSP48_2_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_2s_8s_9_3_1_DSP48_2_808 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U493                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_682 |    322(0.61%) |    322(0.61%) |  0(0.00%) |     0(0.00%) |     19(0.02%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_807 |    322(0.61%) |    322(0.61%) |  0(0.00%) |     0(0.00%) |     19(0.02%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U494                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_683 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_806 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U495                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_684 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_805 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U496                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_685 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_804 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U497                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_686 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_803 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U498                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_687 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_802 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U499                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_688 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_801 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U500                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_689 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_800 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U501                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_690 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_799 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U502                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_691 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_798 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U503                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_692 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_797 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U504                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_693 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_796 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U505                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_694 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_795 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U506                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_695 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_794 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U507                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_696 |     29(0.05%) |     29(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_793 |     29(0.05%) |     29(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U508                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_697 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_792 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U509                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_698 |     31(0.06%) |     31(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_791 |     31(0.06%) |     31(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U510                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_699 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_790 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U511                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_700 |     31(0.06%) |     31(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_789 |     31(0.06%) |     31(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U512                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_701 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_788 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U513                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_702 |     31(0.06%) |     31(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_787 |     31(0.06%) |     31(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U514                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_703 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_786 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U515                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_704 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_785 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U516                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_705 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_784 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U517                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_706 |     31(0.06%) |     31(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_783 |     31(0.06%) |     31(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U518                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_707 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_782 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U519                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_708 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_781 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U520                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_709 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_780 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U521                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_710 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_779 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U522                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_711 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_778 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U523                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_712 |     31(0.06%) |     31(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_777 |     31(0.06%) |     31(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U524                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_713 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_776 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U525                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_714 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_775 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U526                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_715 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_774 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U527                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_716 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_773 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U528                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_717 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_772 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U529                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_718 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_771 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U530                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_719 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_770 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U531                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_720 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_769 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U532                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_721 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_768 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U533                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_722 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_767 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U534                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_723 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_766 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U535                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_724 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_765 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U536                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_725 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_764 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U537                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_726 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_763 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U538                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_727 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_762 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U539                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_728 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_761 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U540                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_729 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_760 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U541                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_730 |     31(0.06%) |     31(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_759 |     31(0.06%) |     31(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U542                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_731 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_758 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U543                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_732 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_757 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U544                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_733 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_756 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U545                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_734 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_755 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U546                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_735 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_754 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U547                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_736 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_753 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U548                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_737 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_752 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U549                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_738 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_751 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U550                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_739 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_750 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U551                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_740 |     29(0.05%) |     29(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_749 |     29(0.05%) |     29(0.05%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U552                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_741 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_748 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U553                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_742 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_747 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U554                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_743 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_746 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U555                                                  |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_744 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                           |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_745 |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   w5_V_U                                                                                         |          design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0bNq |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   5(3.57%) |   0(0.00%) |     0(0.00%) |
|                     dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0bNq_rom_U       |      design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0bNq_rom |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   5(3.57%) |   0(0.00%) |     0(0.00%) |
|             dense_array_ap_ufixed_32u_array_ap_fixed_14_7_5_3_0_10u_config11_U0                                  |                        design_1_myproject_axi_0_0_dense_array_ap_ufixed_32u_array_ap_fixed_14_7_5_3_0_10u_config11_s |    564(1.06%) |    564(1.06%) |  0(0.00%) |     0(0.00%) |    925(0.87%) |   0(0.00%) |   1(0.36%) |     4(1.82%) |
|               (dense_array_ap_ufixed_32u_array_ap_fixed_14_7_5_3_0_10u_config11_U0)                              |                        design_1_myproject_axi_0_0_dense_array_ap_ufixed_32u_array_ap_fixed_14_7_5_3_0_10u_config11_s |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |    273(0.26%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214                        |                          design_1_myproject_axi_0_0_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s |    562(1.06%) |    562(1.06%) |  0(0.00%) |     0(0.00%) |    652(0.61%) |   0(0.00%) |   1(0.36%) |     4(1.82%) |
|                 (grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_fu_214)                    |                          design_1_myproject_axi_0_0_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s |    287(0.54%) |    287(0.54%) |  0(0.00%) |     0(0.00%) |    629(0.59%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_U2326                                                |                                               design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1 |     73(0.14%) |     73(0.14%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_DSP48_3_U                                          |                                   design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_DSP48_3_680 |     73(0.14%) |     73(0.14%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_U2327                                                |                                           design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_673 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_DSP48_3_U                                          |                                   design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_DSP48_3_679 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_U2328                                                |                                           design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_674 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_DSP48_3_U                                          |                                   design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_DSP48_3_678 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_U2329                                                |                                           design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_675 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_DSP48_3_U                                          |                                   design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_DSP48_3_677 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_U2330                                                |                                           design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_676 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_DSP48_3_U                                          |                                       design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_14ns_14_3_1_DSP48_3 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 outidx_U                                                                                         |                   design_1_myproject_axi_0_0_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_outidx |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_outidx_rom_U                  |               design_1_myproject_axi_0_0_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_outidx_rom |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 w11_V_U                                                                                          |                    design_1_myproject_axi_0_0_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_w11_V |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|                   dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_w11_V_rom_U                   |                design_1_myproject_axi_0_0_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_14_7_5_3_0_config11_s_w11_V_rom |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             dense_array_ap_ufixed_32u_array_ap_fixed_19_12_5_3_0_32u_config9_U0                                  |                        design_1_myproject_axi_0_0_dense_array_ap_ufixed_32u_array_ap_fixed_19_12_5_3_0_32u_config9_s | 13899(26.13%) | 13898(26.12%) |  0(0.00%) |     1(0.01%) | 15078(14.17%) | 17(12.14%) |   0(0.00%) |  210(95.45%) |
|               (dense_array_ap_ufixed_32u_array_ap_fixed_19_12_5_3_0_32u_config9_U0)                              |                        design_1_myproject_axi_0_0_dense_array_ap_ufixed_32u_array_ap_fixed_19_12_5_3_0_32u_config9_s |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |   3796(3.57%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_19_12_5_3_0_config9_s_fu_3602                       |                          design_1_myproject_axi_0_0_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_19_12_5_3_0_config9_s | 13855(26.04%) | 13854(26.04%) |  0(0.00%) |     1(0.01%) | 11282(10.60%) | 17(12.14%) |   0(0.00%) |  210(95.45%) |
|                 (grp_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_19_12_5_3_0_config9_s_fu_3602)                   |                          design_1_myproject_axi_0_0_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_19_12_5_3_0_config9_s | 12172(22.88%) | 12171(22.88%) |  0(0.00%) |     1(0.01%) | 10731(10.09%) |   0(0.00%) |   0(0.00%) |  209(95.00%) |
|                 myproject_axi_mac_muladd_4ns_2s_8s_9_3_1_U1394                                                   |                                                  design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_2s_8s_9_3_1 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_2s_8s_9_3_1_DSP48_2_U                                             |                                          design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_2s_8s_9_3_1_DSP48_2 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1139                                                   |                                                  design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_672 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1142                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_581 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_671 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1143                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_582 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_670 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1144                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_583 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_669 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1163                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_584 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_668 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1164                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_585 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_667 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1165                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_586 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_666 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1166                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_587 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_665 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1167                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_588 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_664 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1168                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_589 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_663 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1169                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_590 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_662 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1170                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_591 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_661 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1171                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_592 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_660 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1172                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_593 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_659 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1173                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_594 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_658 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1174                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_595 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_657 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1175                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_596 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_656 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1176                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_597 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_655 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1177                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_598 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_654 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1178                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_599 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_653 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1179                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_600 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_652 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1180                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_601 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_651 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1181                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_602 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_650 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1182                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_603 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_649 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1183                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_604 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_648 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1184                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_605 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_647 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1185                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_606 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_646 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1186                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_607 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_645 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1187                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_608 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_644 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1188                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_609 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_643 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1189                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_610 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_642 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1378                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_611 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_641 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1379                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_612 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_640 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1380                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_613 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_639 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1381                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_614 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_638 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1382                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_615 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_637 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1383                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_616 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_636 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1384                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_617 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_635 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1385                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_618 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_634 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1386                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_619 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_633 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1387                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_620 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_632 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1388                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_621 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_631 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1389                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_622 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_630 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1390                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_623 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_629 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1391                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_624 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_628 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1392                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_625 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                      design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_627 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_U1393                                                   |                                              design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_626 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1_U                                             |                                          design_1_myproject_axi_0_0_myproject_axi_mac_muladd_4ns_4s_8s_9_3_1_DSP48_1 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 w9_V_U                                                                                           |                     design_1_myproject_axi_0_0_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_19_12_5_3_0_config9_s_w9_V |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |      6(0.01%) | 17(12.14%) |   0(0.00%) |     0(0.00%) |
|                   dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_19_12_5_3_0_config9_s_w9_V_rom_U                    |                 design_1_myproject_axi_0_0_dense_wrapper_ap_ufixed_4_0_4_0_0_ap_fixed_19_12_5_3_0_config9_s_w9_V_rom |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |      6(0.01%) | 17(12.14%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_0_V_U                                                                             |                                                                              design_1_myproject_axi_0_0_fifo_w4_d1_A |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_0_V_U)                                                                         |                                                                              design_1_myproject_axi_0_0_fifo_w4_d1_A |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_580 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_10_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_36 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_10_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_36 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_579 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_11_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_37 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_11_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_37 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_578 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_12_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_38 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_12_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_38 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_577 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_13_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_39 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_13_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_39 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_576 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_14_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_40 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_14_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_40 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_575 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_15_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_41 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_15_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_41 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_574 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_16_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_42 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_16_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_42 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_573 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_17_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_43 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_17_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_43 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_572 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_18_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_44 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_18_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_44 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_571 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_19_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_45 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_19_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_45 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_570 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_1_V_U                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_46 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_1_V_U)                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_46 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_569 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_20_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_47 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_20_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_47 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_568 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_21_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_48 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_21_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_48 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_567 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_22_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_49 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_22_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_49 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_566 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_23_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_50 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_23_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_50 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_565 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_24_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_51 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_24_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_51 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_564 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_25_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_52 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_25_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_52 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_563 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_26_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_53 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_26_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_53 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_562 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_27_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_54 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_27_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_54 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_561 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_28_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_55 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_28_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_55 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_560 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_29_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_56 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_29_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_56 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_559 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_2_V_U                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_57 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_2_V_U)                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_57 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_558 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_30_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_58 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_30_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_58 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_557 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_31_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_59 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_31_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_59 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_556 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_3_V_U                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_60 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_3_V_U)                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_60 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_555 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_4_V_U                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_61 |     23(0.04%) |     23(0.04%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_4_V_U)                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_61 |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_554 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_5_V_U                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_62 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_5_V_U)                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_62 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_553 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_6_V_U                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_63 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_6_V_U)                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_63 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_552 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_7_V_U                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_64 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_7_V_U)                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_64 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_551 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_8_V_U                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_65 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_8_V_U)                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_65 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                 design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg_550 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_9_V_U                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_66 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_9_V_U)                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1_A_66 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d1_A_ram                                                                                 |                                                                     design_1_myproject_axi_0_0_fifo_w4_d1_A_shiftReg |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_0_V_U                                                                             |                                                                             design_1_myproject_axi_0_0_fifo_w14_d1_A |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_0_V_U)                                                                         |                                                                             design_1_myproject_axi_0_0_fifo_w14_d1_A |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w14_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w14_d1_A_shiftReg_549 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_1_V_U                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_67 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_1_V_U)                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_67 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w14_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w14_d1_A_shiftReg_548 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_2_V_U                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_68 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_2_V_U)                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_68 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w14_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w14_d1_A_shiftReg_547 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_3_V_U                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_69 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_3_V_U)                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_69 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w14_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w14_d1_A_shiftReg_546 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_4_V_U                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_70 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_4_V_U)                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_70 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w14_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w14_d1_A_shiftReg_545 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_5_V_U                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_71 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_5_V_U)                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_71 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w14_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w14_d1_A_shiftReg_544 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_6_V_U                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_72 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_6_V_U)                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_72 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w14_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w14_d1_A_shiftReg_543 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_7_V_U                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_73 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_7_V_U)                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_73 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w14_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w14_d1_A_shiftReg_542 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_8_V_U                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_74 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_8_V_U)                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_74 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w14_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w14_d1_A_shiftReg_541 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_9_V_U                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_75 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_9_V_U)                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w14_d1_A_75 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w14_d1_A_ram                                                                                |                                                                    design_1_myproject_axi_0_0_fifo_w14_d1_A_shiftReg |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_0_V_U                                                                              |                                                                           design_1_myproject_axi_0_0_fifo_w25_d676_A |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_10_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_76 |     69(0.13%) |     69(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_11_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_77 |     71(0.13%) |     71(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_12_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_78 |     71(0.13%) |     71(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_13_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_79 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_14_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_80 |     72(0.14%) |     72(0.14%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_15_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_81 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_16_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_82 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_17_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_83 |     71(0.13%) |     71(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_18_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_84 |     69(0.13%) |     69(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_19_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_85 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_1_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_86 |     68(0.13%) |     68(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_20_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_87 |     71(0.13%) |     71(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_21_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_88 |     71(0.13%) |     71(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_22_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_89 |     69(0.13%) |     69(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_23_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_90 |     68(0.13%) |     68(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_24_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_91 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_25_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_92 |     67(0.13%) |     67(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_26_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_93 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_27_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_94 |     71(0.13%) |     71(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_28_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_95 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_29_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_96 |     69(0.13%) |     69(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_2_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_97 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_30_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_98 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_31_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w25_d676_A_99 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_3_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w25_d676_A_100 |     69(0.13%) |     69(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_4_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w25_d676_A_101 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_5_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w25_d676_A_102 |     72(0.14%) |     72(0.14%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_6_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w25_d676_A_103 |     71(0.13%) |     71(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_7_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w25_d676_A_104 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_8_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w25_d676_A_105 |     68(0.13%) |     68(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_9_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w25_d676_A_106 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     84(0.08%) |   1(0.71%) |   0(0.00%) |     0(0.00%) |
|             layer3_out_V_data_0_V_U                                                                              |                                                                            design_1_myproject_axi_0_0_fifo_w4_d676_A |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_10_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_107 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_11_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_108 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_12_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_109 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_13_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_110 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_14_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_111 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_15_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_112 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_16_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_113 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_17_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_114 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_18_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_115 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_19_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_116 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_1_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_117 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_20_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_118 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_21_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_119 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_22_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_120 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_23_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_121 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_24_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_122 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_25_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_123 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_26_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_124 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_27_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_125 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_28_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_126 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_29_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_127 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_2_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_128 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_30_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_129 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_31_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_130 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_3_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_131 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_4_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_132 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_5_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_133 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_6_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_134 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_7_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_135 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_8_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_136 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer3_out_V_data_9_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d676_A_137 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_0_V_U                                                                              |                                                                            design_1_myproject_axi_0_0_fifo_w4_d169_A |     48(0.09%) |     24(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_0_V_U)                                                                          |                                                                            design_1_myproject_axi_0_0_fifo_w4_d169_A |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_540 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_10_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_138 |     51(0.10%) |     27(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_10_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_138 |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_539 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_11_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_139 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_11_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_139 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_538 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_12_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_140 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_12_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_140 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_537 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_13_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_141 |     50(0.09%) |     26(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_13_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_141 |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_536 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_14_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_142 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_14_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_142 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_535 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_15_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_143 |     51(0.10%) |     27(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_15_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_143 |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_534 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_16_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_144 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_16_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_144 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_533 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_17_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_145 |     51(0.10%) |     27(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_17_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_145 |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_532 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_18_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_146 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_18_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_146 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_531 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_19_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_147 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_19_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_147 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_530 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_1_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_148 |     48(0.09%) |     24(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_1_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_148 |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_529 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_20_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_149 |     50(0.09%) |     26(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_20_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_149 |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_528 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_21_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_150 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_21_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_150 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_527 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_22_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_151 |     50(0.09%) |     26(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_22_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_151 |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_526 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_23_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_152 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_23_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_152 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_525 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_24_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_153 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_24_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_153 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_524 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_25_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_154 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_25_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_154 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_523 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_26_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_155 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_26_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_155 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_522 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_27_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_156 |     50(0.09%) |     26(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_27_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_156 |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_521 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_28_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_157 |     50(0.09%) |     26(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_28_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_157 |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_520 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_29_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_158 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_29_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_158 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_519 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_2_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_159 |     50(0.09%) |     26(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_2_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_159 |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_518 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_30_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_160 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_30_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_160 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_517 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_31_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_161 |     50(0.09%) |     26(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_31_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_161 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_516 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_3_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_162 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_3_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_162 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_515 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_4_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_163 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_4_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_163 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_514 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_5_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_164 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_5_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_164 |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_513 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_6_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_165 |     51(0.10%) |     27(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_6_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_165 |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_512 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_7_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_166 |     49(0.09%) |     25(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_7_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_166 |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_511 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_8_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_167 |     51(0.10%) |     27(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_8_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_167 |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg_510 |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_9_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_168 |     50(0.09%) |     26(0.05%) |  0(0.00%) |    24(0.14%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_9_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d169_A_168 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d169_A_ram                                                                               |                                                                   design_1_myproject_axi_0_0_fifo_w4_d169_A_shiftReg |     32(0.06%) |      8(0.02%) |  0(0.00%) |    24(0.14%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer5_out_V_data_0_V_U                                                                              |                                                                           design_1_myproject_axi_0_0_fifo_w18_d121_A |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_10_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_169 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_11_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_170 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_12_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_171 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_13_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_172 |     61(0.11%) |     61(0.11%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_14_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_173 |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_15_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_174 |     61(0.11%) |     61(0.11%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_16_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_175 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_17_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_176 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_18_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_177 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_19_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_178 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_1_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_179 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_20_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_180 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_21_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_181 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_22_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_182 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_23_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_183 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_24_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_184 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_25_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_185 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_26_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_186 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_27_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_187 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_28_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_188 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_29_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_189 |     62(0.12%) |     62(0.12%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_2_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_190 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_30_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_191 |     62(0.12%) |     62(0.12%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_31_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_192 |     62(0.12%) |     62(0.12%) |  0(0.00%) |     0(0.00%) |     59(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_3_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_193 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_4_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_194 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_5_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_195 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_6_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_196 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_7_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_197 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_8_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_198 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_9_V_U                                                                              |                                                                       design_1_myproject_axi_0_0_fifo_w18_d121_A_199 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer6_out_V_data_0_V_U                                                                              |                                                                            design_1_myproject_axi_0_0_fifo_w4_d121_A |     32(0.06%) |     16(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_0_V_U)                                                                          |                                                                            design_1_myproject_axi_0_0_fifo_w4_d121_A |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_509 |     19(0.04%) |      3(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_10_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_200 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_10_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_200 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_508 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_11_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_201 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_11_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_201 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_507 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_12_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_202 |     34(0.06%) |     18(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_12_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_202 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_506 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_13_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_203 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_13_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_203 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_505 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_14_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_204 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_14_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_204 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_504 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_15_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_205 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_15_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_205 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_503 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_16_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_206 |     34(0.06%) |     18(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_16_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_206 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_502 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_17_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_207 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_17_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_207 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_501 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_18_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_208 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_18_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_208 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_500 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_19_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_209 |     34(0.06%) |     18(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_19_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_209 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_499 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_1_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_210 |     34(0.06%) |     18(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_1_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_210 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_498 |     19(0.04%) |      3(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_20_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_211 |     34(0.06%) |     18(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_20_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_211 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_497 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_21_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_212 |     34(0.06%) |     18(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_21_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_212 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_496 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_22_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_213 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_22_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_213 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_495 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_23_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_214 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_23_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_214 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_494 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_24_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_215 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_24_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_215 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_493 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_25_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_216 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_25_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_216 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_492 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_26_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_217 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_26_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_217 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_491 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_27_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_218 |     34(0.06%) |     18(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_27_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_218 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_490 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_28_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_219 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_28_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_219 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_489 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_29_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_220 |     34(0.06%) |     18(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_29_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_220 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_488 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_2_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_221 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_2_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_221 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_487 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_30_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_222 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_30_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_222 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_486 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_31_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_223 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_31_V_U)                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_223 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_485 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_3_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_224 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_3_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_224 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_484 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_4_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_225 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_4_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_225 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_483 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_5_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_226 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_5_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_226 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_482 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_6_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_227 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_6_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_227 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_481 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_7_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_228 |     34(0.06%) |     18(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_7_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_228 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_480 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_8_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_229 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_8_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_229 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                               design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg_479 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_9_V_U                                                                              |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_230 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_9_V_U)                                                                          |                                                                        design_1_myproject_axi_0_0_fifo_w4_d121_A_230 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d121_A_ram                                                                               |                                                                   design_1_myproject_axi_0_0_fifo_w4_d121_A_shiftReg |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_0_V_U                                                                              |                                                                             design_1_myproject_axi_0_0_fifo_w4_d25_A |     19(0.04%) |     15(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_0_V_U)                                                                          |                                                                             design_1_myproject_axi_0_0_fifo_w4_d25_A |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_478 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_10_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_231 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_10_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_231 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_477 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_11_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_232 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_11_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_232 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_476 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_12_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_233 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_12_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_233 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_475 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_13_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_234 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_13_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_234 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_474 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_14_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_235 |     21(0.04%) |     17(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_14_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_235 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_473 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_15_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_236 |     19(0.04%) |     15(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_15_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_236 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_472 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_16_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_237 |     21(0.04%) |     17(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_16_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_237 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_471 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_17_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_238 |     21(0.04%) |     17(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_17_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_238 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_470 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_18_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_239 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_18_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_239 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_469 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_19_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_240 |     21(0.04%) |     17(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_19_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_240 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_468 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_1_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_241 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_1_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_241 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_467 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_20_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_242 |     19(0.04%) |     15(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_20_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_242 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_466 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_21_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_243 |     21(0.04%) |     17(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_21_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_243 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_465 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_22_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_244 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_22_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_244 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_464 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_23_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_245 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_23_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_245 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_463 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_24_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_246 |     21(0.04%) |     17(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_24_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_246 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_462 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_25_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_247 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_25_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_247 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_461 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_26_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_248 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_26_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_248 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_460 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_27_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_249 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_27_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_249 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_459 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_28_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_250 |     19(0.04%) |     15(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_28_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_250 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_458 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_29_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_251 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_29_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_251 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_457 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_2_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_252 |     21(0.04%) |     17(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_2_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_252 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_456 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_30_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_253 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_30_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_253 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_455 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_31_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_254 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_31_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_254 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_454 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_3_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_255 |     21(0.04%) |     17(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_3_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_255 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_453 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_4_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_256 |     20(0.04%) |     16(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_4_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_256 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_452 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_5_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_257 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_5_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_257 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_451 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_6_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_258 |     20(0.04%) |     16(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_6_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_258 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_450 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_7_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_259 |     21(0.04%) |     17(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_7_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_259 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_449 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_8_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_260 |     19(0.04%) |     15(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_8_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_260 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg_448 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_9_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_261 |     18(0.03%) |     14(0.03%) |  0(0.00%) |     4(0.02%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_9_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w4_d25_A_261 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d25_A_ram                                                                                |                                                                    design_1_myproject_axi_0_0_fifo_w4_d25_A_shiftReg |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_0_V_U                                                                              |                                                                             design_1_myproject_axi_0_0_fifo_w19_d1_A |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_0_V_U)                                                                          |                                                                             design_1_myproject_axi_0_0_fifo_w19_d1_A |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_447 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_10_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_262 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_10_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_262 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_446 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_11_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_263 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_11_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_263 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_445 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_12_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_264 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_12_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_264 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_444 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_13_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_265 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_13_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_265 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_443 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_14_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_266 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_14_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_266 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_442 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_15_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_267 |     40(0.08%) |     40(0.08%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_15_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_267 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_441 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_16_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_268 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_16_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_268 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_440 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_17_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_269 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_17_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_269 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_439 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_18_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_270 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_18_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_270 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_438 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_19_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_271 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_19_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_271 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_437 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_1_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_272 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_1_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_272 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_436 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_20_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_273 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_20_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_273 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_435 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_21_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_274 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_21_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_274 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_434 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_22_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_275 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_22_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_275 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_433 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_23_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_276 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_23_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_276 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_432 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_24_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_277 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_24_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_277 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_431 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_25_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_278 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_25_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_278 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_430 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_26_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_279 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_26_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_279 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_429 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_27_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_280 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_27_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_280 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_428 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_28_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_281 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_28_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_281 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_427 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_29_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_282 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_29_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_282 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_426 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_2_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_283 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_2_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_283 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_425 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_30_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_284 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_30_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_284 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_424 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_31_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_285 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_31_V_U)                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_285 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_423 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_3_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_286 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_3_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_286 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_422 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_4_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_287 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_4_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_287 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_421 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_5_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_288 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_5_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_288 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_420 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_6_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_289 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_6_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_289 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_419 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_7_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_290 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_7_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_290 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_418 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_8_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_291 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_8_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_291 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg_417 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_9_V_U                                                                              |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_292 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_9_V_U)                                                                          |                                                                         design_1_myproject_axi_0_0_fifo_w19_d1_A_292 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w19_d1_A_ram                                                                                |                                                                    design_1_myproject_axi_0_0_fifo_w19_d1_A_shiftReg |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_U0                                          |                                design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s |    866(1.63%) |    738(1.39%) |  0(0.00%) |   128(0.74%) |   1088(1.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_U0)                                      |                                design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s |    737(1.39%) |    737(1.39%) |  0(0.00%) |     0(0.00%) |   1088(1.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_0_U                                                                        |          design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_416 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_10_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_355 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_415 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_11_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_356 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_414 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_12_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_357 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_413 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_13_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_358 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_412 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_14_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_359 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_411 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_15_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_360 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_410 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_16_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_361 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_409 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_17_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_362 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_408 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_18_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_363 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_407 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_19_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_364 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_406 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_1_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_365 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_405 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_20_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_366 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_404 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_21_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_367 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_403 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_22_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_368 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_402 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_23_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_369 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_401 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_24_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_370 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_400 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_25_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_371 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_399 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_26_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_372 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_398 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_27_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_373 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_397 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_28_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_374 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_396 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_29_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_375 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_395 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_2_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_376 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_394 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_30_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_377 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_393 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_31_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_378 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_392 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_3_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_379 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_391 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_4_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_380 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_390 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_5_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_381 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_389 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_6_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_382 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_388 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_7_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_383 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_387 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_8_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_384 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_386 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_9_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_385 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core_U          |     design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_s_line_buffer_Array_fYi_core |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_U0                                          |                                design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s |    848(1.59%) |    720(1.35%) |  0(0.00%) |   128(0.74%) |   1082(1.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_U0)                                      |                                design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s |    717(1.35%) |    717(1.35%) |  0(0.00%) |     0(0.00%) |   1082(1.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_0_U                                                                        |          design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_354 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_10_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_293 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_353 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_11_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_294 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_352 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_12_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_295 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_351 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_13_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_296 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_350 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_14_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_297 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_349 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_15_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_298 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_348 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_16_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_299 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_347 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_17_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_300 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_346 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_18_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_301 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_345 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_19_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_302 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_344 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_1_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_303 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_343 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_20_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_304 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_342 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_21_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_305 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_341 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_22_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_306 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_340 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_23_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_307 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_339 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_24_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_308 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_338 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_25_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_309 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_337 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_26_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_310 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_336 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_27_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_311 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_335 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_28_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_312 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_334 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_29_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_313 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_333 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_2_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_314 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_332 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_30_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_315 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_331 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_31_U                                                                       |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_316 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_330 |      8(0.02%) |      4(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_3_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_317 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_329 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_4_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_318 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_328 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_5_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_319 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_327 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_6_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_320 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_326 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_7_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_321 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_325 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_8_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_322 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_324 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_9_U                                                                        |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_323 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core_U          |     design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq_core |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             relu_array_ap_fixed_32u_array_ap_ufixed_4_0_4_0_0_32u_relu_config10_U0                               |                     design_1_myproject_axi_0_0_relu_array_ap_fixed_32u_array_ap_ufixed_4_0_4_0_0_32u_relu_config10_s |    506(0.95%) |    506(0.95%) |  0(0.00%) |     0(0.00%) |    803(0.75%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             relu_array_ap_fixed_32u_array_ap_ufixed_4_0_4_0_0_32u_relu_config3_U0                                |                      design_1_myproject_axi_0_0_relu_array_ap_fixed_32u_array_ap_ufixed_4_0_4_0_0_32u_relu_config3_s |    738(1.39%) |    738(1.39%) |  0(0.00%) |     0(0.00%) |   1045(0.98%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             relu_array_ap_fixed_32u_array_ap_ufixed_4_0_4_0_0_32u_relu_config6_U0                                |                      design_1_myproject_axi_0_0_relu_array_ap_fixed_32u_array_ap_ufixed_4_0_4_0_0_32u_relu_config6_s |    469(0.88%) |    469(0.88%) |  0(0.00%) |     0(0.00%) |    818(0.77%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0                                      |                            design_1_myproject_axi_0_0_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s |   1262(2.37%) |   1262(2.37%) |  0(0.00%) |     0(0.00%) |   1178(1.11%) |   0(0.00%) |   2(0.71%) |     0(0.00%) |
|               (softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0)                                  |                            design_1_myproject_axi_0_0_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     39(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_fu_58                    |                     design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s |   1253(2.36%) |   1253(2.36%) |  0(0.00%) |     0(0.00%) |   1139(1.07%) |   0(0.00%) |   2(0.71%) |     0(0.00%) |
|                 (grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_fu_58)                |                     design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s |    569(1.07%) |    569(1.07%) |  0(0.00%) |     0(0.00%) |   1014(0.95%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 exp_table3_U                                                                                     |          design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tabckv |     66(0.12%) |     66(0.12%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|                   softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tabckv_rom_U         |      design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_exp_tabckv_rom |     66(0.12%) |     66(0.12%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|                 grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_364                             |                                 design_1_myproject_axi_0_0_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s |    156(0.29%) |    156(0.29%) |  0(0.00%) |     0(0.00%) |    107(0.10%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 invert_table4_U                                                                                  |          design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_clv |    247(0.46%) |    247(0.46%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|                   softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_clv_rom_U         |      design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_s_invert_clv_rom |    247(0.46%) |    247(0.46%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|                 myproject_axi_mul_17ns_18s_26_2_1_U2425                                                          |                                                         design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1 |    218(0.41%) |    218(0.41%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_U                                                    |                                                 design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_MulnS_0 |    218(0.41%) |    218(0.41%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_conv_2d_cl_array_array_ap_fixed_18_11_5_3_0_32u_config5_U0_U                               |                      design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_array_ap_fixed_18_11_5_3_0_32u_config5_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_dense_array_ap_ufixed_32u_array_ap_fixed_14_7_5_3_0_10u_config11_U0_U                      |             design_1_myproject_axi_0_0_start_for_dense_array_ap_ufixed_32u_array_ap_fixed_14_7_5_3_0_10u_config11_U0 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_dense_array_ap_ufixed_32u_array_ap_fixed_19_12_5_3_0_32u_config9_U0_U                      |             design_1_myproject_axi_0_0_start_for_dense_array_ap_ufixed_32u_array_ap_fixed_19_12_5_3_0_32u_config9_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_U0_U                              |                     design_1_myproject_axi_0_0_start_for_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config4_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_U0_U                              |                     design_1_myproject_axi_0_0_start_for_pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_relu_array_ap_fixed_32u_array_ap_ufixed_4_0_4_0_0_32u_relu_config10cmv_U                   |          design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_4_0_4_0_0_32u_relu_config10cmv |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_relu_array_ap_fixed_32u_array_ap_ufixed_4_0_4_0_0_32u_relu_config3_U0_U                    |           design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_4_0_4_0_0_32u_relu_config3_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_relu_array_ap_fixed_32u_array_ap_ufixed_4_0_4_0_0_32u_relu_config6_U0_U                    |           design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_4_0_4_0_0_32u_relu_config6_U0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0_U                          |                 design_1_myproject_axi_0_0_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config12_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_0_V_U                                                                                 |                                                                             design_1_myproject_axi_0_0_fifo_w16_d1_A |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_0_V_U)                                                                             |                                                                             design_1_myproject_axi_0_0_fifo_w16_d1_A |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_35 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_1_V_U                                                                                 |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_0 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_1_V_U)                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_0 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_34 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_2_V_U                                                                                 |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_1 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_2_V_U)                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_33 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_3_V_U                                                                                 |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_2 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_3_V_U)                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_2 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_32 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_4_V_U                                                                                 |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_3 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_4_V_U)                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_3 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_31 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_5_V_U                                                                                 |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_4 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_5_V_U)                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_4 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_30 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_6_V_U                                                                                 |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_5 |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_6_V_U)                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_5 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_29 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_7_V_U                                                                                 |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_6 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_7_V_U)                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_6 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_28 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_8_V_U                                                                                 |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_7 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_8_V_U)                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_7 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_27 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_9_V_U                                                                                 |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_8 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_9_V_U)                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_8 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_ram                                                                                  |                                                                    design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           start_for_Block_myproject_axi_exit36_proc_U0_U                                                         |                                              design_1_myproject_axi_0_0_start_for_Block_myproject_axi_exit36_proc_U0 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           start_for_myproject_U0_U                                                                               |                                                                    design_1_myproject_axi_0_0_start_for_myproject_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_0_U                                                                                         |                                                                             design_1_myproject_axi_0_0_fifo_w16_d2_A |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_0_U)                                                                                     |                                                                             design_1_myproject_axi_0_0_fifo_w16_d2_A |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_26 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_1_U                                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w16_d2_A_9 |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_1_U)                                                                                     |                                                                           design_1_myproject_axi_0_0_fifo_w16_d2_A_9 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_25 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_2_U                                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_10 |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_2_U)                                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_10 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_24 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_3_U                                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_11 |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_3_U)                                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_11 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_23 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_4_U                                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_12 |     23(0.04%) |     23(0.04%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_4_U)                                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_12 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_22 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_5_U                                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_13 |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_5_U)                                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_13 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_21 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_6_U                                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_14 |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_6_U)                                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_14 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_20 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_7_U                                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_15 |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_7_U)                                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_15 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_19 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_8_U                                                                                         |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_16 |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_8_U)                                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_16 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                                  |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_18 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_914_U                                                                                       |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_17 |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_914_U)                                                                                   |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_17 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                                  |                                                                    design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|     processing_system7_0                                                                                         |                                                                                      design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       (processing_system7_0)                                                                                     |                                                                                      design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       inst                                                                                                       |                                           design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|     ps7_0_axi_periph                                                                                             |                                                                                          design_1_ps7_0_axi_periph_0 |    352(0.66%) |    293(0.55%) |  0(0.00%) |    59(0.34%) |    444(0.42%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       s00_couplers                                                                                               |                                                                                              s00_couplers_imp_UYSKKA |    352(0.66%) |    293(0.55%) |  0(0.00%) |    59(0.34%) |    444(0.42%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_pc                                                                                                  |                                                                                                   design_1_auto_pc_0 |    352(0.66%) |    293(0.55%) |  0(0.00%) |    59(0.34%) |    444(0.42%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                                   |                                             design_1_auto_pc_0_axi_protocol_converter_v2_1_21_axi_protocol_converter |    352(0.66%) |    293(0.55%) |  0(0.00%) |    59(0.34%) |    444(0.42%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                 |                                                                design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s |    352(0.66%) |    293(0.55%) |  0(0.00%) |    59(0.34%) |    444(0.42%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                                             |                                                                design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               RD.ar_channel_0                                                                                    |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_ar_channel |     81(0.15%) |     81(0.15%) |  0(0.00%) |     0(0.00%) |     81(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (RD.ar_channel_0)                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_ar_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ar_cmd_fsm_0                                                                                     |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm |     35(0.07%) |     35(0.07%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                                                                 |                                               design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator_1 |     46(0.09%) |     46(0.09%) |  0(0.00%) |     0(0.00%) |     67(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                                                             |                                               design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator_1 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                                                     |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_incr_cmd_2 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                                                     |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wrap_cmd_3 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               RD.r_channel_0                                                                                     |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_r_channel |     59(0.11%) |     14(0.03%) |  0(0.00%) |    45(0.26%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (RD.r_channel_0)                                                                                 |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_r_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 rd_data_fifo_0                                                                                   |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1 |     40(0.08%) |      8(0.02%) |  0(0.00%) |    32(0.18%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 transaction_fifo_0                                                                               |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2 |     21(0.04%) |      8(0.02%) |  0(0.00%) |    13(0.07%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               SI_REG                                                                                             |                                                     design_1_auto_pc_0_axi_register_slice_v2_1_21_axi_register_slice |    113(0.21%) |    113(0.21%) |  0(0.00%) |     0(0.00%) |    248(0.23%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ar.ar_pipe                                                                                       |                                                    design_1_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     67(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 aw.aw_pipe                                                                                       |                                                  design_1_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice_0 |     39(0.07%) |     39(0.07%) |  0(0.00%) |     0(0.00%) |     59(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 b.b_pipe                                                                                         |                                    design_1_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |     30(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 r.r_pipe                                                                                         |                                    design_1_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2 |     27(0.05%) |     27(0.05%) |  0(0.00%) |     0(0.00%) |     92(0.09%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               WR.aw_channel_0                                                                                    |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_aw_channel |     66(0.12%) |     66(0.12%) |  0(0.00%) |     0(0.00%) |     73(0.07%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (WR.aw_channel_0)                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_aw_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 aw_cmd_fsm_0                                                                                     |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                                                                 |                                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     55(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                                                             |                                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                                                     |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_incr_cmd |     29(0.05%) |     29(0.05%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                                                     |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wrap_cmd |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     34(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               WR.b_channel_0                                                                                     |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_b_channel |     37(0.07%) |     23(0.04%) |  0(0.00%) |    14(0.08%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (WR.b_channel_0)                                                                                 |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_b_channel |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 bid_fifo_0                                                                                       |                                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo |     23(0.04%) |     11(0.02%) |  0(0.00%) |    12(0.07%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 bresp_fifo_0                                                                                     |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0 |      6(0.01%) |      4(0.01%) |  0(0.00%) |     2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|     rst_ps7_0_100M                                                                                               |                                                                                            design_1_rst_ps7_0_100M_0 |     17(0.03%) |     16(0.03%) |  0(0.00%) |     1(0.01%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       U0                                                                                                         |                                                                             design_1_rst_ps7_0_100M_0_proc_sys_reset |     17(0.03%) |     16(0.03%) |  0(0.00%) |     1(0.01%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         (U0)                                                                                                     |                                                                             design_1_rst_ps7_0_100M_0_proc_sys_reset |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         EXT_LPF                                                                                                  |                                                                                        design_1_rst_ps7_0_100M_0_lpf |      5(0.01%) |      4(0.01%) |  0(0.00%) |     1(0.01%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           (EXT_LPF)                                                                                              |                                                                                        design_1_rst_ps7_0_100M_0_lpf |      2(0.01%) |      1(0.01%) |  0(0.00%) |     1(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                              |                                                                                   design_1_rst_ps7_0_100M_0_cdc_sync |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                              |                                                                                 design_1_rst_ps7_0_100M_0_cdc_sync_0 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         SEQ                                                                                                      |                                                                               design_1_rst_ps7_0_100M_0_sequence_psr |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           (SEQ)                                                                                                  |                                                                               design_1_rst_ps7_0_100M_0_sequence_psr |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           SEQ_COUNTER                                                                                            |                                                                                    design_1_rst_ps7_0_100M_0_upcnt_n |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+--------------+---------------+------------+------------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


