<!DOCTYPE html>
<html lang="en">
<head>
<title>MCS6500 - Summary of Single-Cycle Execution</title>
<style>

body { font-family: monospace; font-size: 12px; width: 190mm; margin: 6mm 12mm; padding: 0; }

dl { margin-top: 2em; width: 190mm; }
dt { font-style: oblique; font-weight: bold; }
dd { margin-bottom: 1em; }

h2 { font-size: 1.50em; text-align: center; }
h3 { font-size: 1.15em; margin-top: 2em; }
h3+h3 { margin-top: 1em; }
h3 > span { text-decoration: underline; }

ol { margin-right: 15mm; }
li span { font-style: italic; }

p { width: 190mm; }
p:before { content: "     "; white-space: pre; }

table { border-collapse: collapse; font-size: 1em; margin-bottom: 1em; width: 100%; }
th, td { text-align: left; vertical-align: top; }

.header { text-align: center; }
.header p:before { content: initial; white-space: initial; }

.div-table { margin: 0 0 3em 0; width: 190mm; }
.div-table dt { display: inline-block; }
.div-table dd { display: inline-block; }

.table-inst td { text-align: center; width: 40mm; }
.table-cycles th { text-decoration: underline; }
.table-cycles th, .table-cycles td { padding: 0.45em 0; }
.table-cycles th:nth-child(4) { text-align: center; }
.table-cycles td:nth-child(4) { text-align: center; }
.table-cycles tr:nth-child(odd) { background-color: #F8F8FF; }
.table-cycles tr:nth-child(even) { background-color: #F0F0F8; }
.table-cycles thead tr:first-child { background-color: #E8E8EF; }

.table-step { width: 8mm;   }
.table-abus { width: 35mm;  }
.table-dbus { width: 35mm;  }
.table-rw   { width: 12mm; text-align: center; }
.table-comm { width: 100mm; }

@media print {
    div { page-break-inside: avoid; }
}
</style>
</head>
<body>

<div class="header">

<svg width="150mm" height="50mm" viewBox="0 0 150 50" version="1.0" id="MOS Technology Logo">
  <g transform="scale(1.2,1.2)">
    <rect width="11" height="41" x="0" y="0" id="M Left" style="fill:#000000" />
    <circle cx="61.5" cy="20.5" r="20.5" id="O" style="fill:#000000" />
    <rect width="39" height="11" x="84" y="15" id="S Center" style="fill:#000000" />
    <path d="M 28,-9.9999998e-8 V 41 H 39 V 11 C 39,4.9279988 34.071999,-9.9999998e-8 28,-9.9999998e-8 Z" />
    <path d="M 13.999999,0 V 41 H 25 V 10.999999 C 25,4.927998 20.071998,0 13.999999,0 Z" />
    <path d="m 95.000001,0.49999995 c -6.072001,10e-7 -11,4.92800095 -11,11.00000005 H 123 V 0.49999995 Z" />
    <path d="m 112,40.5 c 6.072,0 11,-4.928001 11,-11 H 84.000005 v 11 z" />
  </g>
</svg>

<h1>MCS6500 Microcomputer System Hardware Manual</h1>
<p>Publication No. 6500-10A</p>
<p>January 1976, 2nd Ed.</p>
<p>copyright &copy; 1976, MOS Technology, Inc.</p>
</div>


<div>
<h2>APPENDIX A</h2>
<h2>SUMMARY OF SINGLE-CYCLE EXECUTION</h2>
<p>
This section contains an outline of the data on both the address bus and
the data bus for each cycle of the various processor instructions. It tells
the system designer exactly what to expect while single-cycling through a
program.
</p>
<p>
Note that the processor will not stop in any cycle where R/W is a 0 (WRITE
cycle). Instead, it will go right into the next READ cycle and stop there. For
this reason, some instructions may appear to be shorter than indicated here.
</p>
<p>
All Instructions begin with T0 and the fetch of the OP CODE and continue
through the required number of cycles until the next T0 and the fetch of the
next OP CODE.
</p>
<p>
While the basic terminology used in this appendix is discussed in the Programming
Manual, it has been defined below for ease of reference while studying
Single-Cycle Execution.
</p>

<dl>
<dt>OP CODE</dt>
<dd>The first byte of the instruction containing the operator and mode of address.</dd>

<dt>OPERAND</dt>
<dd>The data on which the operation specified In the OP CODE is performed.</dd>

<dt>BASE ADDRESS</dt>
<dd>The address in Indexed addressing modes which specifies the location in memory
to which indexing is referenced. The high-order byte of the base address (AB08&nbsp;to&nbsp;AB15)
is BAH (Base Address High) and the low-order byte of the base address (AB00&nbsp;to&nbsp;AB07)
is BAL (Base Address Low).</dd>

<dt>EFFECTIVE ADDRESS</dt>
<dd>The destination in memory in which data are to be found. The
effective address may be loaded directly as in the case of Page Zero
and Absolute Addressing or may be calculated as in Indexing operations.
The high-order byte of the effective address (AB08&nbsp;to&nbsp;AB15) is ADH and
the low-order byte of the effective address (AB00&nbsp;to&nbsp;AB07) is ADL.</dd>

<dt>INDIRECT ADDRESS</dt>
<dd>The address found in the operand of instructions utilizing
(Indirect),Y which contains the low-order byte of the base address.
IAH and IAL represent the high- and low-order bytes.</dd>

<dt>JUMP ADDRESS</dt>
<dd>The value to be loaded into Program Counter as a result of a
Jump instruction.</dd>
</dl>
</div>


<div>
<h3>A.  1.      <span>SINGLE-BYTE INSTRUCTIONS</span></h3>
<div class="div-table">
<table class="table-inst">
<tr><td>ASL</td><td>DEX</td><td>ROL</td><td>TAX</td></tr>
<tr><td>CLC</td><td>DEY</td><td>ROR</td><td>TAY</td></tr>
<tr><td>CLD</td><td>INX</td><td>SEC</td><td>TSX</td></tr>
<tr><td>CLI</td><td>INY</td><td>SED</td><td>TXA</td></tr>
<tr><td>CLV</td><td>LSR</td><td>SEI</td><td>TXS</td></tr>
<tr><td>   </td><td>NOP</td><td>   </td><td>TYA</td></tr>
</table>
</div>
<p>
These single-byte instructions require two cycles to execute. During the
second cycle the address of the next instruction in program sequence will be
placed on the address bus. However, the OP CODE which appears on the data bus
during the second cycle will be ignored. This same instruction will be fetched
on the following cycle, at which time it will be decoded and executed. The ASL,
LSR, ROL and ROR instructions apply to the accumulator mode of address.
</p>
<h3>A.  1.1     <span>Implied Addressing (2 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>OP CODE (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T0</td><td>PC + 1</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  2.      <span>INTERNAL EXECUTION ON MEMORY DATA</span></h3>
<div class="div-table">
<table class="table-inst">
<tr><td>ADC</td><td>CMP</td><td>EOR</td><td>LDY</td></tr>
<tr><td>AND</td><td>CPX</td><td>LDA</td><td>ORA</td></tr>
<tr><td>BIT</td><td>CPY</td><td>LDX</td><td>SBC</td></tr>
</table>
</div>
<p>
The instructions listed above will execute by performing operations inside
the microprocessor using data fetched from the effective address. This
total operation requires three steps. The first step (one cycle) is the OP CODE
fetch. The second (zero to four cycles) Is the calculation of an effective
address. The final step is the fetching of the data from the effective address.
Execution of the instruction takes place during the fetching and decoding of
the next instruction.
</p>
</div>


<div>
<h3>A.  2.1.    <span>Immediate Addressing (2 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>Data</td><td>1</td><td>Fetch Data</td></tr>
<tr><td>T0</td><td>PC + 2</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  2.2.    <span>Zero Page Addressing (3 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>ADL</td><td>1</td><td>Fetch Effective Address</td></tr>
<tr><td>T2</td><td>00, ADL</td><td>Data</td><td>1</td><td>Fetch Data</td></tr>
<tr><td>T0</td><td>PC + 2</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  2.3.    <span>Absolute Addressing (4 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>ADL</td><td>1</td><td>Fetch Low-Order Effective Address Byte</td></tr>
<tr><td>T2</td><td>PC + 2</td><td>ADH</td><td>1</td><td>Fetch High-Order Effective Address Byte</td></tr>
<tr><td>T3</td><td>ADH, ADL</td><td>Data</td><td>1</td><td>Fetch Data</td></tr>
<tr><td>T0</td><td>PC + 3</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  2.4.    <span>Indirect, X Addressing (6 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>BAL</td><td>1</td><td>Fetch Page Zero Base Address</td></tr>
<tr><td>T2</td><td>00, BAL</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T3</td><td>00, BAL + X</td><td>ADL</td><td>1</td><td>Fetch Low-Order Byte of Effective Address</td></tr>
<tr><td>T4</td><td>00, BAL + X + 1</td><td>ADH</td><td>1</td><td>Fetch High-Order Byte of Effective Address</td></tr>
<tr><td>T5</td><td>ADH, ADL</td><td>Data</td><td>1</td><td>Fetch Data</td></tr>
<tr><td>T0</td><td>PC + 2</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  2.5.    <span>Absolute, X or Absolute, Y Addressing (4 or 5 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>BAL</td><td>1</td><td>Fetch Low-Order Byte of Base Address</td></tr>
<tr><td>T2</td><td>PC + 2</td><td>BAH</td><td>1</td><td>Fetch High-Order Byte of Base Address</td></tr>
<tr><td>T3</td><td>ADL: BAL + Index<br />ADH: BAH + C</td><td>Data<sup>a</sup></td><td>1</td><td>Fetch Data (No Page Crossing)<br />Carry is 0 or 1 as Required from Previous Add Operation</td></tr>
<tr><td>T4<sup>a</sup></td><td>ADL: BAL + Index<br />ADH: BAH + 1</td><td>Data</td><td>1</td><td>Fetch Data from Next Page</td></tr>
<tr><td>T0</td><td>PC + 3</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
<ol type="a">
<li><span>If the page boundary is crossed in the indexing operation, the data fetched in T3 is ignored. If page boundary is not crossed, the T4 cycle is bypassed.</span></li>
</ol>
</div>
</div>


<div>
<h3>A.  2.6.    <span>Zero Page, X or Zero Page, Y Addressing Modes (4 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>BAL</td><td>1</td><td>Fetch Page Zero Base Address</td></tr>
<tr><td>T2</td><td>00, BAL</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T3</td><td>00, BAL + Index</td><td>Data</td><td>1</td><td>Fetch Data (No Page Crossing)</td></tr>
<tr><td>T0</td><td>PC + 2</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  2.7.    <span>Indirect, Y Addressing Mode (5 or 6 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>IAL</td><td>1</td><td>Fetch Page Zero Indirect Address</td></tr>
<tr><td>T2</td><td>00, IAL</td><td>BAL</td><td>1</td><td>Fetch Low-Order Byte of Base Address</td></tr>
<tr><td>T3</td><td>00, IAL + 1</td><td>BAH</td><td>1</td><td>Fetch High-Order Byte of Base Address</td></tr>
<tr><td>T4</td><td>ADL: BAL + Y<br />ADH: BAH + C</td><td>Data<sup>a</sup></td><td>1</td><td>Fetch Data from Same Page<br />Carry is 0 or 1 as Required from Previous Add Operation</td></tr>
<tr><td>T5<sup>a</sup></td><td>ADL: BAL + Y<br />ADH: BAH + 1</td><td>Data</td><td>1</td><td>Fetch Data from Next Page</td></tr>
<tr><td>T0</td><td>PC + 2</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
<ol type="a">
<li><span>If the page boundary is crossed in the indexing operation, the data fetched in T4 is ignored. If page boundary is not crossed, the T5 cycle is bypassed.</span></li>
</ol>
</div>
</div>


<div>
<h3>A.  3.      <span>STORE OPERATAIONS</span></h3>
<div class="div-table">
<table class="table-inst">
<tr><td>STA</td><td></td><td></td><td></td></tr>
<tr><td>STX</td><td></td><td></td><td></td></tr>
<tr><td>STY</td><td></td><td></td><td></td></tr>
</table>
</div>
<p>
The specific steps taken in the Store Operations are very similar to
those taken in the previous group (internal execution on memory data). However,
in the Store Operation, the fetch of data is replaced by a WRITE (R/W&nbsp;=&nbsp;0)
cycle. No overlapping occurs and no shortening of the instruction time occurs
on indexing operations.
</p>
</div>


<div>
<h3>A.  3.1.    <span>Zero Page Addressing (3 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>ADL</td><td>1</td><td>Fetch Zero Page Effective Address</td></tr>
<tr><td>T2</td><td>00, ADL</td><td>Data</td><td>0</td><td>Write Internal Register to Memory</td></tr>
<tr><td>T0</td><td>PC + 2</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  3.2.    <span>Absolute Addressing (4 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>ADL</td><td>1</td><td>Fetch Low-Order Byte of Effective Address</td></tr>
<tr><td>T2</td><td>PC + 2</td><td>ADH</td><td>1</td><td>Fetch High-Order Byte of Effective Address</td></tr>
<tr><td>T3</td><td>ADH, ADL</td><td>Data</td><td>0</td><td>Write Internal Register to Memory</td></tr>
<tr><td>T0</td><td>PC + 3</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  3.3.    <span>Indirect, X Addressing (6 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>BAL</td><td>1</td><td>Fetch Page Zero Base Address</td></tr>
<tr><td>T2</td><td>00, BAL</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T3</td><td>00, BAL + X</td><td>ADL</td><td>1</td><td>Fetch Low-Order Byte of Effective Address</td></tr>
<tr><td>T4</td><td>00, BAL + X + 1</td><td>ADH</td><td>1</td><td>Fetch High-Order Byte of Effective Address</td></tr>
<tr><td>T5</td><td>ADH, ADL</td><td>Data</td><td>0</td><td>Write Internal Register to Memory</td></tr>
<tr><td>T0</td><td>PC + 2</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  3.4.    <span>Absolute, X or Absolute, Y Addressing (5 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>BAL</td><td>1</td><td>Fetch Low-Order Byte of Base Address</td></tr>
<tr><td>T2</td><td>PC + 2</td><td>BAH</td><td>1</td><td>Fetch High-Order Byte of Base Address</td></tr>
<tr><td>T3</td><td>ADL: BAL + Index<br />ADH: BAH + C</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T4</td><td>ADH, ADL</td><td>Data</td><td>0</td><td>Write Internal Register to Memory</td></tr>
<tr><td>T0</td><td>PC + 3</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  3.5.    <span>Zero Page, X or Zero Page, Y Addressing Modes (4 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>BAL</td><td>1</td><td>Fetch Page Zero Base Address</td></tr>
<tr><td>T2</td><td>00, BAL</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T3</td><td>ADL: BAL + Index</td><td>Data</td><td>0</td><td>Write Internal Register to Memory</td></tr>
<tr><td>T0</td><td>PC + 2</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  3.6.    <span>Indirect, Y Addressing Mode (6 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>IAL</td><td>1</td><td>Fetch Page Zero Indirect Address</td></tr>
<tr><td>T2</td><td>00, IAL</td><td>BAL</td><td>1</td><td>Fetch Low-Order Byte of Base Address</td></tr>
<tr><td>T3</td><td>00, IAL + 1</td><td>BAH</td><td>1</td><td>Fetch High-Order Byte of Base Address</td></tr>
<tr><td>T4</td><td>ADL: BAL + Y<br />ADH: BAH</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T5</td><td>ADH, ADL</td><td>Data</td><td>0</td><td>Write Internal Register to Memory</td></tr>
<tr><td>T0</td><td>PC + 2</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  4.      <span>READ -- MODIFY -- WRITE OPERATAIONS</span></h3>
<div class="div-table">
<table class="table-inst">
<tr><td>ASL</td><td>LSR</td><td></td><td></td></tr>
<tr><td>DEC</td><td>ROL</td><td></td><td></td></tr>
<tr><td>INC</td><td>ROR</td><td></td><td></td></tr>
</table>
</div>
<p>
The Read -- Modify -- Write operations involve the loading of operands
from the operand address, modification of the operand and the resulting
modified data being stored in the original location.
</p>
</div>


<div>
<h3>A.  4.1.    <span>Zero Page Addressing (5 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>ADL</td><td>1</td><td>Fetch Page Zero Effective Address</td></tr>
<tr><td>T2</td><td>00, ADL</td><td>Data</td><td>1</td><td>Fetch Data</td></tr>
<tr><td>T3</td><td>00, ADL</td><td>Data</td><td>0</td><td></td></tr>
<tr><td>T4</td><td>00, ADL</td><td>Modified Data</td><td>0</td><td>Write Modified Data Back into Memory</td></tr>
<tr><td>T0</td><td>PC + 2</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  4.2.    <span>Absolute Addressing (6 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>ADL</td><td>1</td><td>Fetch Low-Order Byte of Effective Address</td></tr>
<tr><td>T2</td><td>PC + 2</td><td>ADH</td><td>1</td><td>Fetch High-Order Byte of Effective Address</td></tr>
<tr><td>T3</td><td>ADH, ADL</td><td>Data</td><td>1</td><td>Fetch Data</td></tr>
<tr><td>T4</td><td>ADH, ADL</td><td>Data</td><td>0</td><td></td></tr>
<tr><td>T5</td><td>ADH, ADL</td><td>Modified Data</td><td>0</td><td>Write Modified Data Back into Memory</td></tr>
<tr><td>T0</td><td>PC + 3</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  4.3.    <span>Zero Page, X Addressing (6 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>BAL</td><td>1</td><td>Fetch Page Zero Base Address</td></tr>
<tr><td>T2</td><td>00, BAL</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T3</td><td>ADL: BAL + X<br />(w/o Carry)</td><td>Data</td><td>1</td><td>Fetch Data</td></tr>
<tr><td>T4</td><td>ADL: BAL + X<br />(w/o Carry)</td><td>Data</td><td>0</td><td></td></tr>
<tr><td>T5</td><td>ADL: BAL + X<br />(w/o Carry)</td><td>Modified Data</td><td>0</td><td>Write Modified Data Back into Memory</td></tr>
<tr><td>T0</td><td>PC + 2</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  4.4.    <span>Absolute, X Addressing (7 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>BAL</td><td>1</td><td>Fetch Low-Order Byte of Base Address</td></tr>
<tr><td>T2</td><td>PC + 2</td><td>BAH</td><td>1</td><td>Fetch High-Order Byte of Base Address</td></tr>
<tr><td>T3</td><td>ADL: BAL + X<br />ADH: BAH</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T4</td><td>ADL: BAL + X<br />ADH: BAH + C</td><td>Data</td><td>1</td><td>Fetch Data</td></tr>
<tr><td>T5</td><td>ADH, ADL</td><td>Data</td><td>0</td><td></td></tr>
<tr><td>T6</td><td>ADH, ADL</td><td>Modified Data</td><td>0</td><td>Write Modified Data Back into Memory</td></tr>
<tr><td>T0</td><td>PC + 3</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  5.      <span>MISCELLANEOUS OPERATIONS</span></h3>
<div class="div-table">
<table class="table-inst">
<tr><td>BCC</td><td>BRK</td><td>PHA</td><td></td></tr>
<tr><td>BCS</td><td>BVC</td><td>PHP</td><td></td></tr>
<tr><td>BEQ</td><td>BVS</td><td>PLA</td><td></td></tr>
<tr><td>BMI</td><td>   </td><td>PLP</td><td></td></tr>
<tr><td>BNE</td><td>JMP</td><td>RTI</td><td></td></tr>
<tr><td>BPL</td><td>JSR</td><td>RTS</td><td></td></tr>
</table>
</div>
</div>


<div>
<h3>A.  5.1.    <span>Push Operations -- PHP, PHA (3 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>OP CODE (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T2</td><td>Stack Pointer</td><td>Data</td><td>0</td><td>Write Internal Register into Stack</td></tr>
<tr><td>T0</td><td>PC + 1</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  5.2.    <span>Pull Operations -- PLP, PLA (4 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>OP CODE (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T2</td><td>Stack Pointer</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T3</td><td>Stack Pointer + 1</td><td>Data</td><td>1</td><td>Fetch Data from Stack</td></tr>
<tr><td>T0</td><td>PC + 1</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  5.3.    <span>Jump to Subroutine -- JSR (6 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>ADL</td><td>1</td><td>Fetch Low-Order Byte of Subroutine Address</td></tr>
<tr><td>T2</td><td>Stack Pointer</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T3</td><td>Stack Pointer</td><td>PCH</td><td>0</td><td>Push High-Order Byte of Program Counter to Stack</td></tr>
<tr><td>T4</td><td>Stack Pointer - 1</td><td>PCL</td><td>0</td><td>Push Low-Order Byte of Program Counter to Stack</td></tr>
<tr><td>T5</td><td>PC + 2</td><td>ADH</td><td>1</td><td>Fetch High-Order Byte of Subroutine Address</td></tr>
<tr><td>T0</td><td>Subroutine Address (ADH,&nbsp;ADL)</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  5.4.    <span>Break Operation -- (Hardware Interrupt)-BRK (7 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch BRK OP CODE (or Force BRK)</td></tr>
<tr><td>T1</td><td>PC + 1<br />(PC on Hardware Interrupt)</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T2</td><td>Stack Pointer</td><td>PCH</td><td>0</td><td>Push High-Order Byte of Program Counter to Stack</td></tr>
<tr><td>T3</td><td>Stack Pointer - 1</td><td>PCL</td><td>0</td><td>Push Low-Order Byte of Program Counter to Stack</td></tr>
<tr><td>T4</td><td>Stack Pointer - 2</td><td>P</td><td>0</td><td>Push Status Register to Stack</td></tr>
<tr><td>T5</td><td>FFFE<br />(NMI-FFFA)<br />(RES-FFFC)</td><td>ADL</td><td>1</td><td>Fetch Low-Order Byte of Interrupt Vector</td></tr>
<tr><td>T6</td><td>FFFF<br />(NMI-FFFB)<br />(RES-FFFD)</td><td>ADH</td><td>1</td><td>Fetch High-Order Byte of Interrupt Vector</td></tr>
<tr><td>T0</td><td>Interrupt Vector (ADH,&nbsp;ADL)</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  5.5.    <span>Return from Interrupt -- RTI (6 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T2</td><td>Stack Pointer</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T3</td><td>Stack Pointer + 1</td><td>Data</td><td>1</td><td>Pull P from Stack</td></tr>
<tr><td>T4</td><td>Stack Pointer + 2</td><td>Data</td><td>1</td><td>Pull PCL from Stack</td></tr>
<tr><td>T5</td><td>Stack Pointer + 3</td><td>Data</td><td>1</td><td>Pull PCH from Stack</td></tr>
<tr><td>T0</td><td>PCH, PCL</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  5.6.    <span>Jump Operation -- JMP</span></h3>
<h3>A.  5.6.1   <span>Absolute Addressing Mode (3 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>ADL</td><td>1</td><td>Fetch Low-Order Byte of Jump Address</td></tr>
<tr><td>T2</td><td>PC + 2</td><td>ADH</td><td>1</td><td>Fetch High-Order Byte of Jump Address</td></tr>
<tr><td>T0</td><td>ADH, ADL</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  5.6.2   <span>Indirect Addressing Mode (5 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>IAL</td><td>1</td><td>Fetch Low-Order Byte of Indirect Address</td></tr>
<tr><td>T2</td><td>PC + 2</td><td>IAH</td><td>1</td><td>Fetch High-Order Byte of Indirect Address</td></tr>
<tr><td>T3</td><td>IAH, IAL</td><td>ADL</td><td>1</td><td>Fetch Low-Order Byte of Jump Address</td></tr>
<tr><td>T4</td><td>IAH, IAL + 1</td><td>ADH</td><td>1</td><td>Fetch High-Order Byte of Jump Address</td></tr>
<tr><td>T0</td><td>ADH, ADL</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  5.7.    <span>Return from Subroutine -- RTS (6 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T2</td><td>Stack Pointer</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T3</td><td>Stack Pointer + 1</td><td>PCL</td><td>1</td><td>Pull PCL from Stack</td></tr>
<tr><td>T4</td><td>Stack Pointer + 2</td><td>PCH</td><td>1</td><td>Pull PCH from Stack</td></tr>
<tr><td>T5</td><td>PCH, PCL (from&nbsp;Stack)</td><td>Data (Discarded)</td><td>1</td><td></td></tr>
<tr><td>T0</td><td>PCH, PCL + 1</td><td>OP CODE</td><td>1</td><td>Next Instruction</td></tr>
</tbody>
</table>
</div>
</div>


<div>
<h3>A.  5.8.    <span>Branch Operation -- BCC, BCS, BEQ, BMI, BNE, BPL, BVC, BVS (2, 3, or 4 Cycles)</span></h3>
<div class="div-table">
<table class="table-cycles">
<thead>
<tr><th class="table-step">Tn</th><th class="table-abus">Address Bus</th><th class="table-dbus">Data Bus</th><th class="table-rw">R/W</th><th class="table-comm">Comments</th></tr>
</thead>
<tbody>
<tr><td>T0</td><td>PC</td><td>OP CODE</td><td>1</td><td>Fetch OP CODE</td></tr>
<tr><td>T1</td><td>PC + 1</td><td>Offset</td><td>1</td><td>Fetch Branch Offest</td></tr>
<tr><td>T2<sup>a</sup></td><td>PC + 2 + Offset (w/o&nbsp;Carry)</td><td>OP CODE</td><td>1</td><td>Offset Added to Program Counter</td></tr>
<tr><td>T3<sup>b</sup></td><td>PC + 2 + Offset (with&nbsp;Carry)</td><td>OP CODE</td><td>1</td><td>Carry Added</td></tr>
</tbody>
</table>
<ol type="a">
<li><span>Skip if branch not taken.</span></li>
<li><span>Skip if branch not taken; skip if branch operation does not cross page boundary.</span></li>
</ol>
</div>
</div>
</body>
</html>