<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="130" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="555" />
   <clocksource preferredWidth="555" />
   <frequency preferredWidth="537" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Peripherals,Library/PLL,Library/Peripherals/Microcontroller Peripherals,Library,Project" />
 <window x="2049" y="1" width="2046" height="1131" />
 <hdlexample language="VERILOG" />
</preferences>
