<?xml version='1.0' encoding='UTF-8'?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <id>1</id>
  <title>Libre/Open blockchain / cryptographic ASICs</title>
  <updated>2026-01-19T04:09:25.242263+00:00</updated>
  <author>
    <name>ZmnSCPxj</name>
  </author>
  <timestamp>2021-02-03 02:06:00+00:00</timestamp>
  <generator uri="https://lkiesow.github.io/python-feedgen" version="0.9.0">python-feedgen</generator>
  <entry>
    <id>1</id>
    <title>Libre/Open blockchain / cryptographic ASICs</title>
    <updated>2026-01-19T04:09:25.242292+00:00</updated>
    <link href="https://gnusha.org/pi/bitcoindev/CAPweEDxRUaGDrezZqdM9dm9QrbQtxF_JZND84SQfgX_yQUuvLA@mail.gmail.com/T/#m9509620b76638641c3197e31bb287d18dbc7ae2d" rel="alternate"/>
    <summary>The discussion revolves around the intricacies of designing digital ASICs, particularly focusing on experiences with pipelined data processing in larger geometries utilizing SystemVerilog. The process often required manual layout of gates and flip-flops to optimize performance and area efficiency. This approach, while effective for certain components, presented challenges for applying formal correctness proofs due to discrepancies between the manually laid out devices and the RTL representation that these proofs require to function effectively. Despite these challenges, most of the circuit design adhered to standard RTL-to-synthesized netlist processes, allowing formal correctness proofs to be applied successfully to a significant portion of the design. Furthermore, the utilization of simulation testing played a critical role in proving the RTL's correctness, complemented by tools designed to enhance test coverage through fault injection.

The narrative further explores the potential benefits of embedding SystemVerilog Assertions or PSL Assertions within RTL to aid in formal verification efforts. Such practices could significantly reduce reliance on extensive RTL simulation by enabling certain formal verification tools to validate RTL conformance to assertions directly. This methodological shift could streamline the verification process, especially in designs where smaller geometries are not a prerequisite for achieving desired performance or cost-effectiveness metrics.

The discourse also touches upon the economic and technological challenges associated with securing licenses from trusted vendors like Synopsys or Cadence, which are essential for conducting logic synthesis and formal verification but come at a steep cost. As an alternative, contributing to open-source projects like Icarus Verilog is mentioned, despite its limitations in supporting SystemVerilog and synthesis capabilities. A noteworthy point is the industry's dependency on major vendor tools for netlist generation, underscoring the monopoly of companies like Synopsys, Cadence, and Mentor Graphics in the domain.

In conclusion, while smaller geometries cater to high-performance computing needs, such as mining, there is a considerable scope for working within larger geometries for projects that prioritize security and specification accuracy over speed or cost. This paradigm allows designers to operate predominantly within RTL frameworks without delving deeply into netlist and layout specifics, albeit navigating the financial and technical constraints imposed by tool licensing and compatibility requirements.</summary>
    <published>2021-02-03T02:06:00+00:00</published>
  </entry>
</feed>
