

================================================================
== Vitis HLS Report for 'process_arp_pkg_512_s'
================================================================
* Date:           Sat Mar 18 14:32:57 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        arp_server_subnet_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.336 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %arpDataIn_internal, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 5 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %tmp_i, void %process_arp_pkg<512>.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:46]   --->   Operation 6 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.16ns)   --->   "%arpDataIn_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %arpDataIn_internal" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 7 'read' 'arpDataIn_internal_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %arpDataIn_internal_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 8 'bitselect' 'tmp_last_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%br_ln70 = br void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:70]   --->   Operation 9 'br' 'br_ln70' <Predicate = (tmp_i & tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln71 = br void %process_arp_pkg<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:71]   --->   Operation 10 'br' 'br_ln71' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%header_ready_load = load i1 %header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:55]   --->   Operation 11 'load' 'header_ready_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 12 'load' 'header_idx_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = load i336 %header_header_V"   --->   Operation 13 'load' 'p_Val2_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.38ns)   --->   "%br_ln55 = br i1 %header_ready_load, void, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:55]   --->   Operation 14 'br' 'br_ln55' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i1024 %arpDataIn_internal_read"   --->   Operation 16 'trunc' 'tmp_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp_ugt  i25 %shl_ln, i25 335"   --->   Operation 17 'icmp' 'icmp_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%trunc_ln414 = trunc i1024 %arpDataIn_internal_read"   --->   Operation 18 'trunc' 'trunc_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%st6 = bitconcatenate i336 @_ssdm_op_BitConcatenate.i336.i1.i335, i1 %trunc_ln414, i335 0"   --->   Operation 19 'bitconcatenate' 'st6' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i336 %st6, i336 %tmp_1"   --->   Operation 20 'select' 'select_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%tmp = partselect i336 @llvm.part.select.i336, i336 %select_ln414, i32 335, i32 0"   --->   Operation 21 'partselect' 'tmp' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i336 %tmp, i336 %tmp_1"   --->   Operation 22 'select' 'select_ln414_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i336 69992023193056381579920071267763883691301421788582797965624659405118495974380029543152421664737722368, i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735"   --->   Operation 23 'select' 'select_ln414_2' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i336 1, i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735"   --->   Operation 24 'select' 'select_ln414_3' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.45ns) (out node of the LUT)   --->   "%and_ln414 = and i336 %select_ln414_2, i336 %select_ln414_3"   --->   Operation 25 'and' 'and_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.45> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i336 %and_ln414, i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735"   --->   Operation 26 'xor' 'xor_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i336 %p_Val2_s, i336 %xor_ln414"   --->   Operation 27 'and' 'and_ln414_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.45ns) (out node of the LUT)   --->   "%and_ln414_2 = and i336 %select_ln414_1, i336 %and_ln414"   --->   Operation 28 'and' 'and_ln414_2' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.45> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_s = or i336 %and_ln414_1, i336 %and_ln414_2"   --->   Operation 29 'or' 'p_Result_s' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln414 = store i336 %p_Result_s, i336 %header_header_V"   --->   Operation 30 'store' 'store_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 31 'add' 'add_ln67' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln73 = br void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:73]   --->   Operation 32 'br' 'br_ln73' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%header_ready_flag_0_i = phi i1 0, void, i1 1, void"   --->   Operation 33 'phi' 'header_ready_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%header_idx_new_0_i = phi i16 0, void, i16 %add_ln67, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 34 'phi' 'header_idx_new_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln51 = br i1 %tmp_last_V, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:51]   --->   Operation 35 'br' 'br_ln51' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%header_ready_flag_1_i = phi i1 1, void %._crit_edge4.i, i1 %header_ready_flag_0_i, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i"   --->   Operation 36 'phi' 'header_ready_flag_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%header_ready_new_1_i = phi i1 0, void %._crit_edge4.i, i1 1, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i"   --->   Operation 37 'phi' 'header_ready_new_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%header_idx_new_1_i = phi i16 0, void %._crit_edge4.i, i16 %header_idx_new_0_i, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 38 'phi' 'header_idx_new_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %header_ready_flag_1_i, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.new.i, void %mergeST1.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %header_idx_new_1_i, i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 40 'store' 'store_ln67' <Predicate = (tmp_i & header_ready_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %header_ready_new_1_i, i1 %header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:65]   --->   Operation 41 'store' 'store_ln65' <Predicate = (tmp_i & header_ready_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.new.i"   --->   Operation 42 'br' 'br_ln0' <Predicate = (tmp_i & header_ready_flag_1_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.33>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.16ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress"   --->   Operation 44 'read' 'myIpAddress_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.16ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %myIpAddress_c, i32 %myIpAddress_read" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:32]   --->   Operation 46 'write' 'write_ln32' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:32]   --->   Operation 59 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i336 %p_Val2_s, void, i336 %p_Result_s, void"   --->   Operation 60 'phi' 'p_Val2_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_9_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 304, i32 335"   --->   Operation 61 'partselect' 'p_Result_9_i' <Predicate = (tmp_i & tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.85ns)   --->   "%icmp_ln1064 = icmp_eq  i32 %p_Result_9_i, i32 %myIpAddress_read"   --->   Operation 62 'icmp' 'icmp_ln1064' <Predicate = (tmp_i & tmp_last_V)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln1064, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:53]   --->   Operation 63 'br' 'br_ln53' <Predicate = (tmp_i & tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %p_Val2_1, i32 160, i32 175"   --->   Operation 64 'partselect' 'p_Result_i' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.49ns)   --->   "%switch_ln55 = switch i16 %p_Result_i, void %._crit_edge5.i, i16 256, void, i16 512, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:55]   --->   Operation 65 'switch' 'switch_ln55' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064)> <Delay = 0.49>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_2_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 224, i32 255"   --->   Operation 66 'partselect' 'p_Result_2_i' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 176, i32 223" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 67 'partselect' 'tmp_3_i' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_1_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 48, i32 95"   --->   Operation 68 'partselect' 'p_Result_1_i' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2_i = partselect i80 @_ssdm_op_PartSelect.i80.i336.i32.i32, i336 %p_Val2_1, i32 176, i32 255" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 69 'partselect' 'tmp_2_i' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i != 256)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln68 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:68]   --->   Operation 71 'br' 'br_ln68' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i1.i48.i32, i1 1, i48 %tmp_3_i, i32 %p_Result_2_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 72 'bitconcatenate' 'p_1' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i81P0A, i81 %arpTableInsertFifo, i81 %p_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 73 'write' 'write_ln173' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 4> <FIFO>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%pag_replyCounter_V_load = load i16 %pag_replyCounter_V"   --->   Operation 74 'load' 'pag_replyCounter_V_load' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln885_1 = add i16 %pag_replyCounter_V_load, i16 1"   --->   Operation 75 'add' 'add_ln885_1' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %add_ln885_1, i16 %pag_replyCounter_V"   --->   Operation 76 'store' 'store_ln885' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regReplyCount, i16 %add_ln885_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:66]   --->   Operation 77 'write' 'write_ln66' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln67 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:67]   --->   Operation 78 'br' 'br_ln67' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i80.i48, i80 %tmp_2_i, i48 %p_Result_1_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 79 'bitconcatenate' 'p_s' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %arpReplyMetaFifo, i128 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 80 'write' 'write_ln173' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%pag_requestCounter_V_load = load i16 %pag_requestCounter_V"   --->   Operation 81 'load' 'pag_requestCounter_V_load' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln885 = add i16 %pag_requestCounter_V_load, i16 1"   --->   Operation 82 'add' 'add_ln885' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %add_ln885, i16 %pag_requestCounter_V"   --->   Operation 83 'store' 'store_ln885' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regRequestCount, i16 %add_ln885" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:60]   --->   Operation 84 'write' 'write_ln60' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln61 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:61]   --->   Operation 85 'br' 'br_ln61' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ myIpAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regRequestCount]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ regReplyCount]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ myIpAddress_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arpDataIn_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ header_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ arpReplyMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pag_requestCounter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ arpTableInsertFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pag_replyCounter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                     (nbreadreq     ) [ 01111]
br_ln46                   (br            ) [ 00000]
arpDataIn_internal_read   (read          ) [ 01100]
tmp_last_V                (bitselect     ) [ 01111]
br_ln70                   (br            ) [ 01100]
br_ln71                   (br            ) [ 00000]
header_ready_load         (load          ) [ 01100]
header_idx_load           (load          ) [ 00000]
p_Val2_s                  (load          ) [ 01110]
br_ln55                   (br            ) [ 01110]
shl_ln                    (bitconcatenate) [ 00000]
tmp_1                     (trunc         ) [ 00000]
icmp_ln414                (icmp          ) [ 00000]
trunc_ln414               (trunc         ) [ 00000]
st6                       (bitconcatenate) [ 00000]
select_ln414              (select        ) [ 00000]
tmp                       (partselect    ) [ 00000]
select_ln414_1            (select        ) [ 00000]
select_ln414_2            (select        ) [ 00000]
select_ln414_3            (select        ) [ 00000]
and_ln414                 (and           ) [ 00000]
xor_ln414                 (xor           ) [ 00000]
and_ln414_1               (and           ) [ 00000]
and_ln414_2               (and           ) [ 00000]
p_Result_s                (or            ) [ 01110]
store_ln414               (store         ) [ 00000]
add_ln67                  (add           ) [ 00000]
br_ln73                   (br            ) [ 01110]
header_ready_flag_0_i     (phi           ) [ 00000]
header_idx_new_0_i        (phi           ) [ 00000]
br_ln51                   (br            ) [ 00000]
header_ready_flag_1_i     (phi           ) [ 01100]
header_ready_new_1_i      (phi           ) [ 01100]
header_idx_new_1_i        (phi           ) [ 01100]
br_ln0                    (br            ) [ 00000]
store_ln67                (store         ) [ 00000]
store_ln65                (store         ) [ 00000]
br_ln0                    (br            ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
myIpAddress_read          (read          ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
write_ln32                (write         ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
specinterface_ln0         (specinterface ) [ 00000]
specpipeline_ln32         (specpipeline  ) [ 00000]
p_Val2_1                  (phi           ) [ 01010]
p_Result_9_i              (partselect    ) [ 00000]
icmp_ln1064               (icmp          ) [ 01011]
br_ln53                   (br            ) [ 00000]
p_Result_i                (partselect    ) [ 01011]
switch_ln55               (switch        ) [ 00000]
p_Result_2_i              (partselect    ) [ 01001]
tmp_3_i                   (partselect    ) [ 01001]
p_Result_1_i              (partselect    ) [ 01001]
tmp_2_i                   (partselect    ) [ 01001]
br_ln0                    (br            ) [ 00000]
br_ln68                   (br            ) [ 00000]
p_1                       (bitconcatenate) [ 00000]
write_ln173               (write         ) [ 00000]
pag_replyCounter_V_load   (load          ) [ 00000]
add_ln885_1               (add           ) [ 00000]
store_ln885               (store         ) [ 00000]
write_ln66                (write         ) [ 00000]
br_ln67                   (br            ) [ 00000]
p_s                       (bitconcatenate) [ 00000]
write_ln173               (write         ) [ 00000]
pag_requestCounter_V_load (load          ) [ 00000]
add_ln885                 (add           ) [ 00000]
store_ln885               (store         ) [ 00000]
write_ln60                (write         ) [ 00000]
br_ln61                   (br            ) [ 00000]
ret_ln0                   (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="myIpAddress">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="regRequestCount">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regRequestCount"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="regReplyCount">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regReplyCount"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="myIpAddress_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arpDataIn_internal">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataIn_internal"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="header_ready">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_ready"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="header_idx">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="header_header_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arpReplyMetaFifo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpReplyMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pag_requestCounter_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pag_requestCounter_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arpTableInsertFifo">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableInsertFifo"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pag_replyCounter_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pag_replyCounter_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i336.i1.i335"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i336"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i336.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i336.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i336.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i336.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i81P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i80.i48"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_i_nbreadreq_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1024" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arpDataIn_internal_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1024" slack="0"/>
<pin id="138" dir="0" index="1" bw="1024" slack="0"/>
<pin id="139" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arpDataIn_internal_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="myIpAddress_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myIpAddress_read/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln32_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln173_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="81" slack="0"/>
<pin id="159" dir="0" index="2" bw="81" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="write_ln66_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="0" index="2" bw="16" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln66/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln173_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="128" slack="0"/>
<pin id="173" dir="0" index="2" bw="128" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln60_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="0" index="2" bw="16" slack="0"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="header_ready_flag_0_i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="header_ready_flag_0_i_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_0_i/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="header_idx_new_0_i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="197" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="header_idx_new_0_i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="16" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_0_i/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="header_ready_flag_1_i_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="header_ready_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="header_ready_flag_1_i_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_1_i/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="header_ready_new_1_i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="header_ready_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="header_ready_new_1_i_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_new_1_i/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="header_idx_new_1_i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="1"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="header_idx_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="header_idx_new_1_i_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="16" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_1_i/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="p_Val2_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="336" slack="2147483647"/>
<pin id="243" dir="1" index="1" bw="336" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Val2_1_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="336" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="336" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_last_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1024" slack="0"/>
<pin id="253" dir="0" index="2" bw="11" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="header_ready_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_ready_load/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="header_idx_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_load/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Val2_s_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="336" slack="0"/>
<pin id="268" dir="1" index="1" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="shl_ln_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="25" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1024" slack="1"/>
<pin id="280" dir="1" index="1" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln414_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="25" slack="0"/>
<pin id="283" dir="0" index="1" bw="10" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln414_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1024" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="st6_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="336" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st6/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln414_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="336" slack="0"/>
<pin id="301" dir="0" index="2" bw="336" slack="0"/>
<pin id="302" dir="1" index="3" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="336" slack="0"/>
<pin id="308" dir="0" index="1" bw="336" slack="0"/>
<pin id="309" dir="0" index="2" bw="10" slack="0"/>
<pin id="310" dir="0" index="3" bw="1" slack="0"/>
<pin id="311" dir="1" index="4" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln414_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="336" slack="0"/>
<pin id="319" dir="0" index="2" bw="336" slack="0"/>
<pin id="320" dir="1" index="3" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln414_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="336" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln414_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="and_ln414_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="336" slack="0"/>
<pin id="342" dir="0" index="1" bw="336" slack="0"/>
<pin id="343" dir="1" index="2" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln414_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="336" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="and_ln414_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="336" slack="0"/>
<pin id="354" dir="0" index="1" bw="336" slack="0"/>
<pin id="355" dir="1" index="2" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="and_ln414_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="336" slack="0"/>
<pin id="360" dir="0" index="1" bw="336" slack="0"/>
<pin id="361" dir="1" index="2" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_Result_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="336" slack="0"/>
<pin id="366" dir="0" index="1" bw="336" slack="0"/>
<pin id="367" dir="1" index="2" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln414_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="336" slack="0"/>
<pin id="372" dir="0" index="1" bw="336" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln67_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln67_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="0" index="1" bw="16" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln65_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_Result_9_i_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="336" slack="0"/>
<pin id="398" dir="0" index="2" bw="10" slack="0"/>
<pin id="399" dir="0" index="3" bw="10" slack="0"/>
<pin id="400" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_i/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln1064_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_Result_i_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="336" slack="0"/>
<pin id="414" dir="0" index="2" bw="9" slack="0"/>
<pin id="415" dir="0" index="3" bw="9" slack="0"/>
<pin id="416" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_Result_2_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="336" slack="0"/>
<pin id="424" dir="0" index="2" bw="9" slack="0"/>
<pin id="425" dir="0" index="3" bw="9" slack="0"/>
<pin id="426" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_i/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_3_i_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="48" slack="0"/>
<pin id="433" dir="0" index="1" bw="336" slack="0"/>
<pin id="434" dir="0" index="2" bw="9" slack="0"/>
<pin id="435" dir="0" index="3" bw="9" slack="0"/>
<pin id="436" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3_i/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_Result_1_i_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="48" slack="0"/>
<pin id="443" dir="0" index="1" bw="336" slack="0"/>
<pin id="444" dir="0" index="2" bw="7" slack="0"/>
<pin id="445" dir="0" index="3" bw="8" slack="0"/>
<pin id="446" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_i/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_2_i_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="80" slack="0"/>
<pin id="453" dir="0" index="1" bw="336" slack="0"/>
<pin id="454" dir="0" index="2" bw="9" slack="0"/>
<pin id="455" dir="0" index="3" bw="9" slack="0"/>
<pin id="456" dir="1" index="4" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2_i/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="81" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="48" slack="1"/>
<pin id="465" dir="0" index="3" bw="32" slack="1"/>
<pin id="466" dir="1" index="4" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="pag_replyCounter_V_load_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pag_replyCounter_V_load/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln885_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_1/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln885_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="0" index="1" bw="16" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_s_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="128" slack="0"/>
<pin id="489" dir="0" index="1" bw="80" slack="1"/>
<pin id="490" dir="0" index="2" bw="48" slack="1"/>
<pin id="491" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="pag_requestCounter_V_load_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pag_requestCounter_V_load/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln885_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln885_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/4 "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_i_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="515" class="1005" name="arpDataIn_internal_read_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1024" slack="1"/>
<pin id="517" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="arpDataIn_internal_read "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_last_V_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="528" class="1005" name="p_Val2_s_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="336" slack="1"/>
<pin id="530" dir="1" index="1" bw="336" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="533" class="1005" name="p_Result_s_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="336" slack="1"/>
<pin id="535" dir="1" index="1" bw="336" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="538" class="1005" name="icmp_ln1064_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

<comp id="542" class="1005" name="p_Result_i_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="1"/>
<pin id="544" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_i "/>
</bind>
</comp>

<comp id="546" class="1005" name="p_Result_2_i_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2_i "/>
</bind>
</comp>

<comp id="551" class="1005" name="tmp_3_i_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="48" slack="1"/>
<pin id="553" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="556" class="1005" name="p_Result_1_i_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="48" slack="1"/>
<pin id="558" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_i "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_2_i_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="80" slack="1"/>
<pin id="563" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="80" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="142" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="120" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="122" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="126" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="122" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="60" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="204"><net_src comp="62" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="187" pin="4"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="64" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="198" pin="4"/><net_sink comp="233" pin=2"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="136" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="262" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="285"><net_src comp="270" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="38" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="281" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="290" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="278" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="312"><net_src comp="44" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="298" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="321"><net_src comp="281" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="306" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="278" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="281" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="281" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="324" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="332" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="52" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="266" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="316" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="340" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="352" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="14" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="262" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="376" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="387"><net_src comp="233" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="12" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="221" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="10" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="88" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="244" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="90" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="409"><net_src comp="395" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="142" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="92" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="244" pin="4"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="94" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="96" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="427"><net_src comp="88" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="244" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="102" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="104" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="437"><net_src comp="106" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="244" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="108" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="110" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="447"><net_src comp="106" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="244" pin="4"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="112" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="114" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="457"><net_src comp="116" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="244" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="108" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="104" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="467"><net_src comp="118" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="60" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="461" pin="4"/><net_sink comp="156" pin=2"/></net>

<net id="473"><net_src comp="22" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="56" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="474" pin="2"/><net_sink comp="163" pin=2"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="22" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="124" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="487" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="497"><net_src comp="18" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="56" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="498" pin="2"/><net_sink comp="177" pin=2"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="18" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="128" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="136" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="524"><net_src comp="250" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="266" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="536"><net_src comp="364" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="541"><net_src comp="405" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="411" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="421" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="461" pin=3"/></net>

<net id="554"><net_src comp="431" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="559"><net_src comp="441" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="564"><net_src comp="451" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="487" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: regRequestCount | {4 }
	Port: regReplyCount | {4 }
	Port: myIpAddress_c | {3 }
	Port: header_ready | {2 }
	Port: header_idx | {2 }
	Port: header_header_V | {2 }
	Port: arpReplyMetaFifo | {4 }
	Port: pag_requestCounter_V | {4 }
	Port: arpTableInsertFifo | {4 }
	Port: pag_replyCounter_V | {4 }
 - Input state : 
	Port: process_arp_pkg<512> : myIpAddress | {3 }
	Port: process_arp_pkg<512> : arpDataIn_internal | {1 }
	Port: process_arp_pkg<512> : header_ready | {2 }
	Port: process_arp_pkg<512> : header_idx | {2 }
	Port: process_arp_pkg<512> : header_header_V | {2 }
	Port: process_arp_pkg<512> : pag_requestCounter_V | {4 }
	Port: process_arp_pkg<512> : pag_replyCounter_V | {4 }
  - Chain level:
	State 1
	State 2
		br_ln55 : 1
		shl_ln : 1
		icmp_ln414 : 2
		st6 : 1
		select_ln414 : 3
		tmp : 4
		select_ln414_1 : 5
		select_ln414_2 : 3
		select_ln414_3 : 3
		and_ln414 : 4
		xor_ln414 : 4
		and_ln414_1 : 4
		and_ln414_2 : 6
		p_Result_s : 4
		store_ln414 : 4
		add_ln67 : 1
		header_ready_flag_0_i : 2
		header_idx_new_0_i : 2
		header_ready_flag_1_i : 3
		header_ready_new_1_i : 1
		header_idx_new_1_i : 3
		br_ln0 : 4
		store_ln67 : 4
		store_ln65 : 2
	State 3
		p_Result_9_i : 1
		icmp_ln1064 : 2
		br_ln53 : 3
		p_Result_i : 1
		switch_ln55 : 2
		p_Result_2_i : 1
		tmp_3_i : 1
		p_Result_1_i : 1
		tmp_2_i : 1
	State 4
		write_ln173 : 1
		add_ln885_1 : 1
		store_ln885 : 2
		write_ln66 : 2
		write_ln173 : 1
		add_ln885 : 1
		store_ln885 : 2
		write_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |           and_ln414_fu_340          |    0    |   336   |
|    and   |          and_ln414_1_fu_352         |    0    |   336   |
|          |          and_ln414_2_fu_358         |    0    |   336   |
|----------|-------------------------------------|---------|---------|
|          |         select_ln414_fu_298         |    0    |   289   |
|  select  |        select_ln414_1_fu_316        |    0    |   289   |
|          |        select_ln414_2_fu_324        |    0    |   289   |
|          |        select_ln414_3_fu_332        |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln414_fu_346          |    0    |   336   |
|----------|-------------------------------------|---------|---------|
|    or    |          p_Result_s_fu_364          |    0    |   336   |
|----------|-------------------------------------|---------|---------|
|          |           add_ln67_fu_376           |    0    |    23   |
|    add   |          add_ln885_1_fu_474         |    0    |    23   |
|          |           add_ln885_fu_498          |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln414_fu_281          |    0    |    16   |
|          |          icmp_ln1064_fu_405         |    0    |    20   |
|----------|-------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_128       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   read   | arpDataIn_internal_read_read_fu_136 |    0    |    0    |
|          |     myIpAddress_read_read_fu_142    |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |       write_ln32_write_fu_148       |    0    |    0    |
|          |       write_ln173_write_fu_156      |    0    |    0    |
|   write  |       write_ln66_write_fu_163       |    0    |    0    |
|          |       write_ln173_write_fu_170      |    0    |    0    |
|          |       write_ln60_write_fu_177       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|          tmp_last_V_fu_250          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |            shl_ln_fu_270            |    0    |    0    |
|bitconcatenate|              st6_fu_290             |    0    |    0    |
|          |              p_1_fu_461             |    0    |    0    |
|          |              p_s_fu_487             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |             tmp_1_fu_278            |    0    |    0    |
|          |          trunc_ln414_fu_287         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              tmp_fu_306             |    0    |    0    |
|          |         p_Result_9_i_fu_395         |    0    |    0    |
|          |          p_Result_i_fu_411          |    0    |    0    |
|partselect|         p_Result_2_i_fu_421         |    0    |    0    |
|          |            tmp_3_i_fu_431           |    0    |    0    |
|          |         p_Result_1_i_fu_441         |    0    |    0    |
|          |            tmp_2_i_fu_451           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   2654  |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|arpDataIn_internal_read_reg_515|  1024  |
|   header_idx_new_0_i_reg_195  |   16   |
|   header_idx_new_1_i_reg_229  |   16   |
| header_ready_flag_0_i_reg_184 |    1   |
| header_ready_flag_1_i_reg_205 |    1   |
|  header_ready_new_1_i_reg_217 |    1   |
|      icmp_ln1064_reg_538      |    1   |
|      p_Result_1_i_reg_556     |   48   |
|      p_Result_2_i_reg_546     |   32   |
|       p_Result_i_reg_542      |   16   |
|       p_Result_s_reg_533      |   336  |
|        p_Val2_1_reg_241       |   336  |
|        p_Val2_s_reg_528       |   336  |
|        tmp_2_i_reg_561        |   80   |
|        tmp_3_i_reg_551        |   48   |
|         tmp_i_reg_511         |    1   |
|       tmp_last_V_reg_521      |    1   |
+-------------------------------+--------+
|             Total             |  2294  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  2654  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  2294  |    -   |
+-----------+--------+--------+
|   Total   |  2294  |  2654  |
+-----------+--------+--------+
