********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-02.22:57:28
COMMAND: -cd verilog/src/unisims URAM288.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l URAM288.v.log

[ERR:UH0701] URAM288.v:3140: Unsupported statement "<n<> u<53286> t<Tf_port_declaration> p<53287> c<53272> l<3140>>     end else begin
".

[ERR:UH0701] URAM288.v:3140: Unsupported statement "<n<> u<53292> t<Tf_port_declaration> p<53293> c<53288> l<3140>>     end else begin
".

[ERR:UH0701] URAM288.v:3140: Unsupported statement "<n<> u<53298> t<Tf_port_declaration> p<53299> c<53294> l<3140>>     end else begin
".

[ERR:UH0701] URAM288.v:3141: Unsupported statement "<n<> u<53314> t<Tf_port_declaration> p<53315> c<53300> l<3141>>       RDACCESS_A_reg <= RDACCESS_A_lat;
".

[NTE:CP0309] URAM288.v:79: Implicit port type (wire) for "CAS_OUT_ADDR_A",
there are 25 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

