$date
	Sat Oct 22 19:17:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#51789
b1010 !
1"
#51790
b1010 &
b1010 %
1$
#51791
0"
#51794
b101 &
b101 %
#51798
b10000 &
b10000 %
#51802
b1000 &
b1000 %
#51806
b100 &
b100 %
#51810
b10 &
b10 %
#51814
b1 &
1#
b1 %
#51818
b0 &
b0 %
0#
0$
#1092751
b10001 !
1"
#1092754
b10001 &
b10001 %
1$
#1092755
0"
#1092758
b110100 &
b110100 %
#1092762
b11010 &
b11010 %
#1092766
b1101 &
b1101 %
#1092770
b101000 &
b101000 %
#1092774
b10100 &
b10100 %
#1092778
b1010 &
b1010 %
#1092782
b101 &
b101 %
#1092786
b10000 &
b10000 %
#1092790
b1000 &
b1000 %
#1092794
b100 &
b100 %
#1092798
b10 &
b10 %
#1092802
b1 &
b1 %
1#
#1092806
b0 &
0#
b0 %
0$
#2060322
b11100 &
b11100 %
1$
b11100 !
1"
#2060323
0"
#2060326
b1110 &
b1110 %
#2060330
b111 &
b111 %
#2060334
b10110 &
b10110 %
#2060338
b1011 &
b1011 %
#2060342
b100010 &
b100010 %
#2060346
b10001 &
b10001 %
#2060350
b110100 &
b110100 %
#2060354
b11010 &
b11010 %
#2060358
b1101 &
b1101 %
#2060362
b101000 &
b101000 %
#2060366
b10100 &
b10100 %
#2060370
b1010 &
b1010 %
#2060374
b101 &
b101 %
#2060378
b10000 &
b10000 %
#2060382
b1000 &
b1000 %
#2060386
b100 &
b100 %
#2060390
b10 &
b10 %
#2060394
b1 &
b1 %
1#
#2060398
b0 &
0#
b0 %
0$
#4500012
