library IEEE;
use IEEE.std_logic_1164.all;
use work.retardos.all;

entity Conc is 										-- concatenar vectores de bits para construir
generic(tam: natural := 32);						-- una direccion multiplo de cuatro
	port(a: in std_logic_vector (25 downto 0);
		b: in std_logic_vector (3 downto 0);
		s: out std_logic_vector (tam-1 downto 0));
end;

architecture comportamiento of Conc is
begin
	s <= b & a & "00" after retCONC;
end;
