verilog work "FSM.v"
verilog work "../../../Users/patri/Documents/GitHub/CDA4203L-TeamLGSB/Lab 4/Sample divider and debouncer/debouncer.v"
verilog work "../../../Users/patri/Documents/GitHub/CDA4203L-TeamLGSB/Lab 4/Sample divider and debouncer/clock_divider.v"
verilog work "vending_machine.v"
verilog work "vending_machine_testbench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
