

================================================================
== Vitis HLS Report for 'test_Pipeline_ARRAY_WRITE'
================================================================
* Date:           Fri May 10 15:30:02 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_38 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_WRITE  |       16|       16|         2|          1|          1|    16|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln15_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln15"   --->   Operation 6 'read' 'zext_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln126_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln126"   --->   Operation 7 'read' 'zext_ln126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln125_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln125"   --->   Operation 8 'read' 'zext_ln125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln124_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln124"   --->   Operation 9 'read' 'zext_ln124_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln123_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln123"   --->   Operation 10 'read' 'zext_ln123_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln122_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln122"   --->   Operation 11 'read' 'zext_ln122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out1_w_9_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %out1_w_9"   --->   Operation 12 'read' 'out1_w_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln120_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln120"   --->   Operation 13 'read' 'zext_ln120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln119_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln119"   --->   Operation 14 'read' 'zext_ln119_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln118_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln118"   --->   Operation 15 'read' 'zext_ln118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln117_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln117"   --->   Operation 16 'read' 'zext_ln117_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln116_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln116"   --->   Operation 17 'read' 'zext_ln116_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln115_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln115"   --->   Operation 18 'read' 'zext_ln115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln114_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln114"   --->   Operation 19 'read' 'zext_ln114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out1_w_1_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %out1_w_1"   --->   Operation 20 'read' 'out1_w_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln112_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln112"   --->   Operation 21 'read' 'zext_ln112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln130_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln130"   --->   Operation 22 'read' 'sext_ln130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln15_cast = zext i28 %zext_ln15_read"   --->   Operation 23 'zext' 'zext_ln15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln126_cast = zext i28 %zext_ln126_read"   --->   Operation 24 'zext' 'zext_ln126_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln125_cast = zext i28 %zext_ln125_read"   --->   Operation 25 'zext' 'zext_ln125_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln124_cast = zext i28 %zext_ln124_read"   --->   Operation 26 'zext' 'zext_ln124_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln123_cast = zext i28 %zext_ln123_read"   --->   Operation 27 'zext' 'zext_ln123_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln122_cast = zext i28 %zext_ln122_read"   --->   Operation 28 'zext' 'zext_ln122_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln120_cast = zext i28 %zext_ln120_read"   --->   Operation 29 'zext' 'zext_ln120_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln119_cast = zext i28 %zext_ln119_read"   --->   Operation 30 'zext' 'zext_ln119_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln118_cast = zext i28 %zext_ln118_read"   --->   Operation 31 'zext' 'zext_ln118_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln117_cast = zext i28 %zext_ln117_read"   --->   Operation 32 'zext' 'zext_ln117_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln116_cast = zext i28 %zext_ln116_read"   --->   Operation 33 'zext' 'zext_ln116_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln115_cast = zext i28 %zext_ln115_read"   --->   Operation 34 'zext' 'zext_ln115_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln114_cast = zext i28 %zext_ln114_read"   --->   Operation 35 'zext' 'zext_ln114_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln112_cast = zext i28 %zext_ln112_read"   --->   Operation 36 'zext' 'zext_ln112_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln130_cast = sext i62 %sext_ln130_read"   --->   Operation 37 'sext' 'sext_ln130_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 16, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc3461"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [d2.cpp:130]   --->   Operation 41 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln130_cast" [d2.cpp:130]   --->   Operation 43 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns)   --->   "%icmp_ln130 = icmp_eq  i5 %i_3, i5 16" [d2.cpp:130]   --->   Operation 45 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln130 = add i5 %i_3, i5 1" [d2.cpp:130]   --->   Operation 46 'add' 'add_ln130' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.inc3461.split, void %for.end3463.exitStub" [d2.cpp:130]   --->   Operation 47 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i5 %i_3" [d2.cpp:130]   --->   Operation 48 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.48ns)   --->   "%tmp_124 = mux i29 @_ssdm_op_Mux.ap_auto.16i29.i4, i29 %zext_ln112_cast, i29 %out1_w_1_read, i29 %zext_ln114_cast, i29 %zext_ln115_cast, i29 %zext_ln116_cast, i29 %zext_ln117_cast, i29 %zext_ln118_cast, i29 %zext_ln119_cast, i29 %zext_ln120_cast, i29 %out1_w_9_read, i29 %zext_ln122_cast, i29 %zext_ln123_cast, i29 %zext_ln124_cast, i29 %zext_ln125_cast, i29 %zext_ln126_cast, i29 %zext_ln15_cast, i4 %trunc_ln130" [d2.cpp:132]   --->   Operation 49 'mux' 'tmp_124' <Predicate = (!icmp_ln130)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln130 = store i5 %add_ln130, i5 %i" [d2.cpp:130]   --->   Operation 50 'store' 'store_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [d2.cpp:130]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [d2.cpp:130]   --->   Operation 52 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i29 %tmp_124" [d2.cpp:132]   --->   Operation 53 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (7.30ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %mem_addr, i32 %zext_ln132, i4 15" [d2.cpp:132]   --->   Operation 54 'write' 'write_ln132' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.inc3461" [d2.cpp:130]   --->   Operation 55 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.216ns
The critical path consists of the following:
	'alloca' operation ('i') [19]  (0.000 ns)
	'load' operation ('i', d2.cpp:130) on local variable 'i' [56]  (0.000 ns)
	'add' operation ('add_ln130', d2.cpp:130) [61]  (0.789 ns)
	'store' operation ('store_ln130', d2.cpp:130) of variable 'add_ln130', d2.cpp:130 on local variable 'i' [70]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln132', d2.cpp:132) on port 'mem' (d2.cpp:132) [69]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
