/* Generated by Yosys 0.37 (git sha1 a5c7f69ed, i686-w64-mingw32.static-g++ 11.4.0 -Og) */

(* hdlname = "\\blink" *)
(* top =  1  *)
(* src = "../src/main.v:2.1-39.10" *)
module blink(clk, LED, LED_en, clk_en);
  wire _000_;
  (* unused_bits = "0" *)
  wire _001_;
  (* unused_bits = "0" *)
  wire _002_;
  (* unused_bits = "0" *)
  wire _003_;
  wire _004_;
  (* unused_bits = "0" *)
  wire _005_;
  (* unused_bits = "0" *)
  wire _006_;
  (* unused_bits = "0" *)
  wire _007_;
  (* unused_bits = "0" *)
  wire _008_;
  (* unused_bits = "0" *)
  wire _009_;
  (* unused_bits = "0" *)
  wire _010_;
  (* unused_bits = "0" *)
  wire _011_;
  (* unused_bits = "0" *)
  wire _012_;
  (* unused_bits = "0" *)
  wire _013_;
  (* unused_bits = "0" *)
  wire _014_;
  (* unused_bits = "0" *)
  wire _015_;
  (* unused_bits = "0" *)
  wire _016_;
  wire _017_;
  (* unused_bits = "0" *)
  wire _018_;
  (* unused_bits = "0" *)
  wire _019_;
  wire _020_;
  (* unused_bits = "0" *)
  wire _021_;
  (* unused_bits = "0" *)
  wire _022_;
  (* unused_bits = "0" *)
  wire _023_;
  (* unused_bits = "0" *)
  wire _024_;
  wire _025_;
  (* unused_bits = "0" *)
  wire _026_;
  (* unused_bits = "0" *)
  wire _027_;
  (* unused_bits = "0" *)
  wire _028_;
  (* unused_bits = "0" *)
  wire _029_;
  wire _030_;
  (* unused_bits = "0" *)
  wire _031_;
  (* unused_bits = "0" *)
  wire _032_;
  (* unused_bits = "0" *)
  wire _033_;
  wire _034_;
  (* unused_bits = "0" *)
  wire _035_;
  (* unused_bits = "0" *)
  wire _036_;
  (* unused_bits = "0" *)
  wire _037_;
  wire _038_;
  (* unused_bits = "0" *)
  wire _039_;
  (* unused_bits = "0" *)
  wire _040_;
  (* unused_bits = "0" *)
  wire _041_;
  wire _042_;
  (* unused_bits = "0" *)
  wire _043_;
  (* unused_bits = "0" *)
  wire _044_;
  (* unused_bits = "0" *)
  wire _045_;
  wire _046_;
  wire _047_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:26.20-26.34|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _048_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:29.18-29.32|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _049_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _050_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _051_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _052_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _053_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _054_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _055_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire _056_;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:4.41-4.44" *)
  output [4:0] LED;
  wire [4:0] LED;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:5.41-5.47" *)
  output [4:0] LED_en;
  wire [4:0] LED_en;
  (* src = "../src/main.v:11.14-11.21" *)
  wire [4:0] LED_reg;
  (* clkbuf_inhibit = 32'd1 *)
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:3.51-3.54" *)
  input clk;
  wire clk;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:6.35-6.41" *)
  output clk_en;
  wire clk_en;
  (* src = "../src/main.v:9.14-9.21" *)
  wire [31:0] counter;
  (* src = "../src/main.v:10.14-10.21" *)
  wire [2:0] led_ptr;
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0008)
  ) _057_ (
    .I0(counter[19]),
    .I1(counter[18]),
    .I2(counter[17]),
    .I3(counter[16]),
    .O(_051_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd262144)
  ) _058_ (
    .I0(counter[23]),
    .I1(counter[22]),
    .I2(counter[21]),
    .I3(counter[20]),
    .I4(_051_[4]),
    .O(_055_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _059_ (
    .I0(counter[27]),
    .I1(counter[26]),
    .I2(counter[25]),
    .I3(counter[24]),
    .O(_052_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _060_ (
    .I0(counter[31]),
    .I1(counter[30]),
    .I2(counter[29]),
    .I3(counter[28]),
    .I4(_052_[4]),
    .O(_055_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _061_ (
    .I0(counter[1]),
    .I1(counter[0]),
    .O(_053_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _062_ (
    .I0(counter[3]),
    .I1(counter[2]),
    .O(_053_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0004000000000000)
  ) _063_ (
    .I0(counter[7]),
    .I1(counter[6]),
    .I2(counter[5]),
    .I3(counter[4]),
    .I4(_053_[4]),
    .I5(_053_[5]),
    .O(_055_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _064_ (
    .I0(counter[9]),
    .I1(counter[8]),
    .O(_054_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h2)
  ) _065_ (
    .I0(counter[11]),
    .I1(counter[10]),
    .O(_054_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0004000000000000)
  ) _066_ (
    .I0(counter[15]),
    .I1(counter[14]),
    .I2(counter[13]),
    .I3(counter[12]),
    .I4(_054_[4]),
    .I5(_054_[5]),
    .O(_055_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8000)
  ) _067_ (
    .I0(_055_[0]),
    .I1(_055_[1]),
    .I2(_055_[2]),
    .I3(_055_[3]),
    .O(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483648)
  ) _068_ (
    .I0(LED[4]),
    .I1(_055_[0]),
    .I2(_055_[1]),
    .I3(_055_[2]),
    .I4(_055_[3]),
    .O(_047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _069_ (
    .I(led_ptr[0]),
    .O(_048_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _070_ (
    .I(counter[0]),
    .O(_049_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _071_ (
    .I(led_ptr[1]),
    .O(_017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _072_ (
    .I(_056_),
    .O(LED[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _073_ (
    .I(led_ptr[2]),
    .O(_025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _074_ (
    .I0(led_ptr[0]),
    .I1(_048_[1]),
    .I2(_050_[1]),
    .O(LED[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _075_ (
    .I0(led_ptr[0]),
    .I1(_048_[1]),
    .I2(_050_[1]),
    .O(LED[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _076_ (
    .I0(_050_[0]),
    .I1(_050_[1]),
    .O(LED[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _077_ (
    .I0(_050_[1]),
    .I1(led_ptr[2]),
    .O(LED[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:26.20-26.34|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _078_ (
    .CI(1'h0),
    .CO({ _026_, _024_, _050_[0], _023_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _022_, _048_[2:1], _021_ }),
    .S({ 1'h0, led_ptr[2:1], _048_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:29.18-29.32|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _079_ (
    .CI(1'h0),
    .CO({ _020_, _019_, _018_, _016_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _049_[3:1], _015_ }),
    .S({ counter[3:1], _049_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:29.18-29.32|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _080_ (
    .CI(_020_),
    .CO({ _030_, _029_, _028_, _027_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_049_[7:4]),
    .S(counter[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:29.18-29.32|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _081_ (
    .CI(_030_),
    .CO({ _034_, _033_, _032_, _031_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_049_[11:8]),
    .S(counter[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:29.18-29.32|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _082_ (
    .CI(_034_),
    .CO({ _038_, _037_, _036_, _035_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_049_[15:12]),
    .S(counter[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:29.18-29.32|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _083_ (
    .CI(_038_),
    .CO({ _042_, _041_, _040_, _039_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_049_[19:16]),
    .S(counter[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:29.18-29.32|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _084_ (
    .CI(_042_),
    .CO({ _000_, _045_, _044_, _043_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_049_[23:20]),
    .S(counter[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:29.18-29.32|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _085_ (
    .CI(_000_),
    .CO({ _004_, _003_, _002_, _001_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_049_[27:24]),
    .S(counter[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:29.18-29.32|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _086_ (
    .CI(_004_),
    .CO({ _008_, _007_, _006_, _005_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_049_[31:28]),
    .S(counter[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:0.0-0.0|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _087_ (
    .CI(1'h0),
    .CO({ _014_, _013_, _012_, _011_ }),
    .CYINIT(1'h1),
    .DI(4'h0),
    .O({ _056_, _050_[1], _010_, _009_ }),
    .S({ 1'h1, _025_, _017_, _048_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _088_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[0]),
    .Q(counter[0]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _089_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[1]),
    .Q(counter[1]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _090_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[2]),
    .Q(counter[2]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _091_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[3]),
    .Q(counter[3]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _092_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[4]),
    .Q(counter[4]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _093_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[5]),
    .Q(counter[5]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _094_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[6]),
    .Q(counter[6]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _095_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[7]),
    .Q(counter[7]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _096_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[8]),
    .Q(counter[8]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _097_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[9]),
    .Q(counter[9]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _098_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[10]),
    .Q(counter[10]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _099_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[11]),
    .Q(counter[11]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _100_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[12]),
    .Q(counter[12]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _101_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[13]),
    .Q(counter[13]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _102_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[14]),
    .Q(counter[14]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _103_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[15]),
    .Q(counter[15]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _104_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[16]),
    .Q(counter[16]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _105_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[17]),
    .Q(counter[17]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _106_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[18]),
    .Q(counter[18]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _107_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[19]),
    .Q(counter[19]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _108_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[20]),
    .Q(counter[20]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _109_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[21]),
    .Q(counter[21]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _110_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[22]),
    .Q(counter[22]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _111_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[23]),
    .Q(counter[23]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _112_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[24]),
    .Q(counter[24]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _113_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[25]),
    .Q(counter[25]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _114_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[26]),
    .Q(counter[26]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _115_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[27]),
    .Q(counter[27]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _116_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[28]),
    .Q(counter[28]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _117_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[29]),
    .Q(counter[29]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _118_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[30]),
    .Q(counter[30]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _119_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[31]),
    .Q(counter[31]),
    .R(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _120_ (
    .C(clk),
    .CE(_046_),
    .D(_048_[0]),
    .Q(led_ptr[0]),
    .R(_047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _121_ (
    .C(clk),
    .CE(_046_),
    .D(_048_[1]),
    .Q(led_ptr[1]),
    .R(_047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:19.3-31.6|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _122_ (
    .C(clk),
    .CE(_046_),
    .D(_048_[2]),
    .Q(led_ptr[2]),
    .R(_047_)
  );
  assign _051_[3:0] = { counter[20], counter[21], counter[22], counter[23] };
  assign _052_[3:0] = { counter[28], counter[29], counter[30], counter[31] };
  assign _053_[3:0] = { counter[4], counter[5], counter[6], counter[7] };
  assign _054_[3:0] = { counter[12], counter[13], counter[14], counter[15] };
  assign LED_en = 5'h1f;
  assign LED_reg = LED;
  assign clk_en = 1'h1;
endmodule
