|processor
LED <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Clk => clockDivider:inst7.clock
Digit0[0] <= ram:inst23.Digit0[0]
Digit0[1] <= ram:inst23.Digit0[1]
Digit0[2] <= ram:inst23.Digit0[2]
Digit0[3] <= ram:inst23.Digit0[3]
Digit0[4] <= ram:inst23.Digit0[4]
Digit0[5] <= ram:inst23.Digit0[5]
Digit0[6] <= ram:inst23.Digit0[6]
Digit0[7] <= ram:inst23.Digit0[7]
Reset => register32:inst26.Reset
Reset => ram:inst23.Rst
Digit1[0] <= ram:inst23.Digit1[0]
Digit1[1] <= ram:inst23.Digit1[1]
Digit1[2] <= ram:inst23.Digit1[2]
Digit1[3] <= ram:inst23.Digit1[3]
Digit1[4] <= ram:inst23.Digit1[4]
Digit1[5] <= ram:inst23.Digit1[5]
Digit1[6] <= ram:inst23.Digit1[6]
Digit1[7] <= ram:inst23.Digit1[7]
Digit2[0] <= ram:inst23.Digit2[0]
Digit2[1] <= ram:inst23.Digit2[1]
Digit2[2] <= ram:inst23.Digit2[2]
Digit2[3] <= ram:inst23.Digit2[3]
Digit2[4] <= ram:inst23.Digit2[4]
Digit2[5] <= ram:inst23.Digit2[5]
Digit2[6] <= ram:inst23.Digit2[6]
Digit2[7] <= ram:inst23.Digit2[7]
Digit3[0] <= ram:inst23.Digit3[0]
Digit3[1] <= ram:inst23.Digit3[1]
Digit3[2] <= ram:inst23.Digit3[2]
Digit3[3] <= ram:inst23.Digit3[3]
Digit3[4] <= ram:inst23.Digit3[4]
Digit3[5] <= ram:inst23.Digit3[5]
Digit3[6] <= ram:inst23.Digit3[6]
Digit3[7] <= ram:inst23.Digit3[7]
Digit4[0] <= ram:inst23.Digit4[0]
Digit4[1] <= ram:inst23.Digit4[1]
Digit4[2] <= ram:inst23.Digit4[2]
Digit4[3] <= ram:inst23.Digit4[3]
Digit4[4] <= ram:inst23.Digit4[4]
Digit4[5] <= ram:inst23.Digit4[5]
Digit4[6] <= ram:inst23.Digit4[6]
Digit4[7] <= ram:inst23.Digit4[7]
Digit5[0] <= ram:inst23.Digit5[0]
Digit5[1] <= ram:inst23.Digit5[1]
Digit5[2] <= ram:inst23.Digit5[2]
Digit5[3] <= ram:inst23.Digit5[3]
Digit5[4] <= ram:inst23.Digit5[4]
Digit5[5] <= ram:inst23.Digit5[5]
Digit5[6] <= ram:inst23.Digit5[6]
Digit5[7] <= ram:inst23.Digit5[7]


|processor|clockDivider:inst7
clock => clock.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q
q[10] <= lpm_counter:LPM_COUNTER_component.q
q[11] <= lpm_counter:LPM_COUNTER_component.q
q[12] <= lpm_counter:LPM_COUNTER_component.q
q[13] <= lpm_counter:LPM_COUNTER_component.q
q[14] <= lpm_counter:LPM_COUNTER_component.q
q[15] <= lpm_counter:LPM_COUNTER_component.q
q[16] <= lpm_counter:LPM_COUNTER_component.q
q[17] <= lpm_counter:LPM_COUNTER_component.q
q[18] <= lpm_counter:LPM_COUNTER_component.q
q[19] <= lpm_counter:LPM_COUNTER_component.q
q[20] <= lpm_counter:LPM_COUNTER_component.q
q[21] <= lpm_counter:LPM_COUNTER_component.q
q[22] <= lpm_counter:LPM_COUNTER_component.q
q[23] <= lpm_counter:LPM_COUNTER_component.q
q[24] <= lpm_counter:LPM_COUNTER_component.q
q[25] <= lpm_counter:LPM_COUNTER_component.q


|processor|clockDivider:inst7|lpm_counter:LPM_COUNTER_component
clock => cntr_7qi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7qi:auto_generated.q[0]
q[1] <= cntr_7qi:auto_generated.q[1]
q[2] <= cntr_7qi:auto_generated.q[2]
q[3] <= cntr_7qi:auto_generated.q[3]
q[4] <= cntr_7qi:auto_generated.q[4]
q[5] <= cntr_7qi:auto_generated.q[5]
q[6] <= cntr_7qi:auto_generated.q[6]
q[7] <= cntr_7qi:auto_generated.q[7]
q[8] <= cntr_7qi:auto_generated.q[8]
q[9] <= cntr_7qi:auto_generated.q[9]
q[10] <= cntr_7qi:auto_generated.q[10]
q[11] <= cntr_7qi:auto_generated.q[11]
q[12] <= cntr_7qi:auto_generated.q[12]
q[13] <= cntr_7qi:auto_generated.q[13]
q[14] <= cntr_7qi:auto_generated.q[14]
q[15] <= cntr_7qi:auto_generated.q[15]
q[16] <= cntr_7qi:auto_generated.q[16]
q[17] <= cntr_7qi:auto_generated.q[17]
q[18] <= cntr_7qi:auto_generated.q[18]
q[19] <= cntr_7qi:auto_generated.q[19]
q[20] <= cntr_7qi:auto_generated.q[20]
q[21] <= cntr_7qi:auto_generated.q[21]
q[22] <= cntr_7qi:auto_generated.q[22]
q[23] <= cntr_7qi:auto_generated.q[23]
q[24] <= cntr_7qi:auto_generated.q[24]
q[25] <= cntr_7qi:auto_generated.q[25]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|processor|clockDivider:inst7|lpm_counter:LPM_COUNTER_component|cntr_7qi:auto_generated
clock => counter_reg_bit[25].CLK
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= counter_reg_bit[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= counter_reg_bit[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= counter_reg_bit[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= counter_reg_bit[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= counter_reg_bit[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= counter_reg_bit[25].DB_MAX_OUTPUT_PORT_TYPE


|processor|clockDivider:inst7|lpm_counter:LPM_COUNTER_component|cntr_7qi:auto_generated|cmpr_4tb:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
dataa[25] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1
datab[25] => data_wire[16].IN1


|processor|ram:inst23
Digit0[0] <= rdisplayDriver:inst1.Digit0[0]
Digit0[1] <= rdisplayDriver:inst1.Digit0[1]
Digit0[2] <= rdisplayDriver:inst1.Digit0[2]
Digit0[3] <= rdisplayDriver:inst1.Digit0[3]
Digit0[4] <= rdisplayDriver:inst1.Digit0[4]
Digit0[5] <= rdisplayDriver:inst1.Digit0[5]
Digit0[6] <= rdisplayDriver:inst1.Digit0[6]
Digit0[7] <= rdisplayDriver:inst1.Digit0[7]
WE => rdisplayDriver:inst1.we
WE => dmem:inst.we
Clk => rdisplayDriver:inst1.Clk
Clk => dmem:inst.clk
Rst => rdisplayDriver:inst1.Reset
A[0] => rdisplayDriver:inst1.A[0]
A[0] => dmem:inst.a[0]
A[1] => rdisplayDriver:inst1.A[1]
A[1] => dmem:inst.a[1]
A[2] => rdisplayDriver:inst1.A[2]
A[2] => dmem:inst.a[2]
A[3] => rdisplayDriver:inst1.A[3]
A[3] => dmem:inst.a[3]
A[4] => rdisplayDriver:inst1.A[4]
A[4] => dmem:inst.a[4]
A[5] => rdisplayDriver:inst1.A[5]
A[5] => dmem:inst.a[5]
A[6] => rdisplayDriver:inst1.A[6]
A[6] => dmem:inst.a[6]
A[7] => rdisplayDriver:inst1.A[7]
A[7] => dmem:inst.a[7]
A[8] => rdisplayDriver:inst1.A[8]
A[8] => dmem:inst.a[8]
A[9] => rdisplayDriver:inst1.A[9]
A[9] => dmem:inst.a[9]
A[10] => rdisplayDriver:inst1.A[10]
A[10] => dmem:inst.a[10]
A[11] => rdisplayDriver:inst1.A[11]
A[11] => dmem:inst.a[11]
A[12] => rdisplayDriver:inst1.A[12]
A[12] => dmem:inst.a[12]
A[13] => rdisplayDriver:inst1.A[13]
A[13] => dmem:inst.a[13]
A[14] => rdisplayDriver:inst1.A[14]
A[14] => dmem:inst.a[14]
A[15] => rdisplayDriver:inst1.A[15]
A[15] => dmem:inst.a[15]
A[16] => rdisplayDriver:inst1.A[16]
A[16] => dmem:inst.a[16]
A[17] => rdisplayDriver:inst1.A[17]
A[17] => dmem:inst.a[17]
A[18] => rdisplayDriver:inst1.A[18]
A[18] => dmem:inst.a[18]
A[19] => rdisplayDriver:inst1.A[19]
A[19] => dmem:inst.a[19]
A[20] => rdisplayDriver:inst1.A[20]
A[20] => dmem:inst.a[20]
A[21] => rdisplayDriver:inst1.A[21]
A[21] => dmem:inst.a[21]
A[22] => rdisplayDriver:inst1.A[22]
A[22] => dmem:inst.a[22]
A[23] => rdisplayDriver:inst1.A[23]
A[23] => dmem:inst.a[23]
A[24] => rdisplayDriver:inst1.A[24]
A[24] => dmem:inst.a[24]
A[25] => rdisplayDriver:inst1.A[25]
A[25] => dmem:inst.a[25]
A[26] => rdisplayDriver:inst1.A[26]
A[26] => dmem:inst.a[26]
A[27] => rdisplayDriver:inst1.A[27]
A[27] => dmem:inst.a[27]
A[28] => rdisplayDriver:inst1.A[28]
A[28] => dmem:inst.a[28]
A[29] => rdisplayDriver:inst1.A[29]
A[29] => dmem:inst.a[29]
A[30] => rdisplayDriver:inst1.A[30]
A[30] => dmem:inst.a[30]
A[31] => rdisplayDriver:inst1.A[31]
A[31] => dmem:inst.a[31]
D[0] => rdisplayDriver:inst1.D[0]
D[0] => dmem:inst.wd[0]
D[1] => rdisplayDriver:inst1.D[1]
D[1] => dmem:inst.wd[1]
D[2] => rdisplayDriver:inst1.D[2]
D[2] => dmem:inst.wd[2]
D[3] => rdisplayDriver:inst1.D[3]
D[3] => dmem:inst.wd[3]
D[4] => rdisplayDriver:inst1.D[4]
D[4] => dmem:inst.wd[4]
D[5] => rdisplayDriver:inst1.D[5]
D[5] => dmem:inst.wd[5]
D[6] => rdisplayDriver:inst1.D[6]
D[6] => dmem:inst.wd[6]
D[7] => rdisplayDriver:inst1.D[7]
D[7] => dmem:inst.wd[7]
D[8] => rdisplayDriver:inst1.D[8]
D[8] => dmem:inst.wd[8]
D[9] => rdisplayDriver:inst1.D[9]
D[9] => dmem:inst.wd[9]
D[10] => rdisplayDriver:inst1.D[10]
D[10] => dmem:inst.wd[10]
D[11] => rdisplayDriver:inst1.D[11]
D[11] => dmem:inst.wd[11]
D[12] => rdisplayDriver:inst1.D[12]
D[12] => dmem:inst.wd[12]
D[13] => rdisplayDriver:inst1.D[13]
D[13] => dmem:inst.wd[13]
D[14] => rdisplayDriver:inst1.D[14]
D[14] => dmem:inst.wd[14]
D[15] => rdisplayDriver:inst1.D[15]
D[15] => dmem:inst.wd[15]
D[16] => rdisplayDriver:inst1.D[16]
D[16] => dmem:inst.wd[16]
D[17] => rdisplayDriver:inst1.D[17]
D[17] => dmem:inst.wd[17]
D[18] => rdisplayDriver:inst1.D[18]
D[18] => dmem:inst.wd[18]
D[19] => rdisplayDriver:inst1.D[19]
D[19] => dmem:inst.wd[19]
D[20] => rdisplayDriver:inst1.D[20]
D[20] => dmem:inst.wd[20]
D[21] => rdisplayDriver:inst1.D[21]
D[21] => dmem:inst.wd[21]
D[22] => rdisplayDriver:inst1.D[22]
D[22] => dmem:inst.wd[22]
D[23] => rdisplayDriver:inst1.D[23]
D[23] => dmem:inst.wd[23]
D[24] => rdisplayDriver:inst1.D[24]
D[24] => dmem:inst.wd[24]
D[25] => rdisplayDriver:inst1.D[25]
D[25] => dmem:inst.wd[25]
D[26] => rdisplayDriver:inst1.D[26]
D[26] => dmem:inst.wd[26]
D[27] => rdisplayDriver:inst1.D[27]
D[27] => dmem:inst.wd[27]
D[28] => rdisplayDriver:inst1.D[28]
D[28] => dmem:inst.wd[28]
D[29] => rdisplayDriver:inst1.D[29]
D[29] => dmem:inst.wd[29]
D[30] => rdisplayDriver:inst1.D[30]
D[30] => dmem:inst.wd[30]
D[31] => rdisplayDriver:inst1.D[31]
D[31] => dmem:inst.wd[31]
Digit1[0] <= rdisplayDriver:inst1.Digit1[0]
Digit1[1] <= rdisplayDriver:inst1.Digit1[1]
Digit1[2] <= rdisplayDriver:inst1.Digit1[2]
Digit1[3] <= rdisplayDriver:inst1.Digit1[3]
Digit1[4] <= rdisplayDriver:inst1.Digit1[4]
Digit1[5] <= rdisplayDriver:inst1.Digit1[5]
Digit1[6] <= rdisplayDriver:inst1.Digit1[6]
Digit1[7] <= rdisplayDriver:inst1.Digit1[7]
Digit2[0] <= rdisplayDriver:inst1.Digit2[0]
Digit2[1] <= rdisplayDriver:inst1.Digit2[1]
Digit2[2] <= rdisplayDriver:inst1.Digit2[2]
Digit2[3] <= rdisplayDriver:inst1.Digit2[3]
Digit2[4] <= rdisplayDriver:inst1.Digit2[4]
Digit2[5] <= rdisplayDriver:inst1.Digit2[5]
Digit2[6] <= rdisplayDriver:inst1.Digit2[6]
Digit2[7] <= rdisplayDriver:inst1.Digit2[7]
Digit3[0] <= rdisplayDriver:inst1.Digit3[0]
Digit3[1] <= rdisplayDriver:inst1.Digit3[1]
Digit3[2] <= rdisplayDriver:inst1.Digit3[2]
Digit3[3] <= rdisplayDriver:inst1.Digit3[3]
Digit3[4] <= rdisplayDriver:inst1.Digit3[4]
Digit3[5] <= rdisplayDriver:inst1.Digit3[5]
Digit3[6] <= rdisplayDriver:inst1.Digit3[6]
Digit3[7] <= rdisplayDriver:inst1.Digit3[7]
Digit4[0] <= rdisplayDriver:inst1.Digit4[0]
Digit4[1] <= rdisplayDriver:inst1.Digit4[1]
Digit4[2] <= rdisplayDriver:inst1.Digit4[2]
Digit4[3] <= rdisplayDriver:inst1.Digit4[3]
Digit4[4] <= rdisplayDriver:inst1.Digit4[4]
Digit4[5] <= rdisplayDriver:inst1.Digit4[5]
Digit4[6] <= rdisplayDriver:inst1.Digit4[6]
Digit4[7] <= rdisplayDriver:inst1.Digit4[7]
Digit5[0] <= rdisplayDriver:inst1.Digit5[0]
Digit5[1] <= rdisplayDriver:inst1.Digit5[1]
Digit5[2] <= rdisplayDriver:inst1.Digit5[2]
Digit5[3] <= rdisplayDriver:inst1.Digit5[3]
Digit5[4] <= rdisplayDriver:inst1.Digit5[4]
Digit5[5] <= rdisplayDriver:inst1.Digit5[5]
Digit5[6] <= rdisplayDriver:inst1.Digit5[6]
Digit5[7] <= rdisplayDriver:inst1.Digit5[7]
rd[0] <= dmem:inst.rd[0]
rd[1] <= dmem:inst.rd[1]
rd[2] <= dmem:inst.rd[2]
rd[3] <= dmem:inst.rd[3]
rd[4] <= dmem:inst.rd[4]
rd[5] <= dmem:inst.rd[5]
rd[6] <= dmem:inst.rd[6]
rd[7] <= dmem:inst.rd[7]
rd[8] <= dmem:inst.rd[8]
rd[9] <= dmem:inst.rd[9]
rd[10] <= dmem:inst.rd[10]
rd[11] <= dmem:inst.rd[11]
rd[12] <= dmem:inst.rd[12]
rd[13] <= dmem:inst.rd[13]
rd[14] <= dmem:inst.rd[14]
rd[15] <= dmem:inst.rd[15]
rd[16] <= dmem:inst.rd[16]
rd[17] <= dmem:inst.rd[17]
rd[18] <= dmem:inst.rd[18]
rd[19] <= dmem:inst.rd[19]
rd[20] <= dmem:inst.rd[20]
rd[21] <= dmem:inst.rd[21]
rd[22] <= dmem:inst.rd[22]
rd[23] <= dmem:inst.rd[23]
rd[24] <= dmem:inst.rd[24]
rd[25] <= dmem:inst.rd[25]
rd[26] <= dmem:inst.rd[26]
rd[27] <= dmem:inst.rd[27]
rd[28] <= dmem:inst.rd[28]
rd[29] <= dmem:inst.rd[29]
rd[30] <= dmem:inst.rd[30]
rd[31] <= dmem:inst.rd[31]


|processor|ram:inst23|rdisplayDriver:inst1
Digit0[0] <= multiplex8:inst7.Y8[0]
Digit0[1] <= multiplex8:inst7.Y8[1]
Digit0[2] <= multiplex8:inst7.Y8[2]
Digit0[3] <= multiplex8:inst7.Y8[3]
Digit0[4] <= multiplex8:inst7.Y8[4]
Digit0[5] <= multiplex8:inst7.Y8[5]
Digit0[6] <= multiplex8:inst7.Y8[6]
Digit0[7] <= multiplex8:inst7.Y8[7]
we => inst20.IN0
we => inst19.IN0
A[0] => comparison32bit:inst4.B[0]
A[0] => comparison32bit:inst3.B[0]
A[1] => comparison32bit:inst4.B[1]
A[1] => comparison32bit:inst3.B[1]
A[2] => comparison32bit:inst4.B[2]
A[2] => comparison32bit:inst3.B[2]
A[3] => comparison32bit:inst4.B[3]
A[3] => comparison32bit:inst3.B[3]
A[4] => comparison32bit:inst4.B[4]
A[4] => comparison32bit:inst3.B[4]
A[5] => comparison32bit:inst4.B[5]
A[5] => comparison32bit:inst3.B[5]
A[6] => comparison32bit:inst4.B[6]
A[6] => comparison32bit:inst3.B[6]
A[7] => comparison32bit:inst4.B[7]
A[7] => comparison32bit:inst3.B[7]
A[8] => comparison32bit:inst4.B[8]
A[8] => comparison32bit:inst3.B[8]
A[9] => comparison32bit:inst4.B[9]
A[9] => comparison32bit:inst3.B[9]
A[10] => comparison32bit:inst4.B[10]
A[10] => comparison32bit:inst3.B[10]
A[11] => comparison32bit:inst4.B[11]
A[11] => comparison32bit:inst3.B[11]
A[12] => comparison32bit:inst4.B[12]
A[12] => comparison32bit:inst3.B[12]
A[13] => comparison32bit:inst4.B[13]
A[13] => comparison32bit:inst3.B[13]
A[14] => comparison32bit:inst4.B[14]
A[14] => comparison32bit:inst3.B[14]
A[15] => comparison32bit:inst4.B[15]
A[15] => comparison32bit:inst3.B[15]
A[16] => comparison32bit:inst4.B[16]
A[16] => comparison32bit:inst3.B[16]
A[17] => comparison32bit:inst4.B[17]
A[17] => comparison32bit:inst3.B[17]
A[18] => comparison32bit:inst4.B[18]
A[18] => comparison32bit:inst3.B[18]
A[19] => comparison32bit:inst4.B[19]
A[19] => comparison32bit:inst3.B[19]
A[20] => comparison32bit:inst4.B[20]
A[20] => comparison32bit:inst3.B[20]
A[21] => comparison32bit:inst4.B[21]
A[21] => comparison32bit:inst3.B[21]
A[22] => comparison32bit:inst4.B[22]
A[22] => comparison32bit:inst3.B[22]
A[23] => comparison32bit:inst4.B[23]
A[23] => comparison32bit:inst3.B[23]
A[24] => comparison32bit:inst4.B[24]
A[24] => comparison32bit:inst3.B[24]
A[25] => comparison32bit:inst4.B[25]
A[25] => comparison32bit:inst3.B[25]
A[26] => comparison32bit:inst4.B[26]
A[26] => comparison32bit:inst3.B[26]
A[27] => comparison32bit:inst4.B[27]
A[27] => comparison32bit:inst3.B[27]
A[28] => comparison32bit:inst4.B[28]
A[28] => comparison32bit:inst3.B[28]
A[29] => comparison32bit:inst4.B[29]
A[29] => comparison32bit:inst3.B[29]
A[30] => comparison32bit:inst4.B[30]
A[30] => comparison32bit:inst3.B[30]
A[31] => comparison32bit:inst4.B[31]
A[31] => comparison32bit:inst3.B[31]
D[0] => displaySwitch:inst.D
D[0] => erdregister32:inst23.D32[0]
D[1] => erdregister32:inst23.D32[1]
D[2] => erdregister32:inst23.D32[2]
D[3] => erdregister32:inst23.D32[3]
D[4] => erdregister32:inst23.D32[4]
D[5] => erdregister32:inst23.D32[5]
D[6] => erdregister32:inst23.D32[6]
D[7] => erdregister32:inst23.D32[7]
D[8] => erdregister32:inst23.D32[8]
D[9] => erdregister32:inst23.D32[9]
D[10] => erdregister32:inst23.D32[10]
D[11] => erdregister32:inst23.D32[11]
D[12] => erdregister32:inst23.D32[12]
D[13] => erdregister32:inst23.D32[13]
D[14] => erdregister32:inst23.D32[14]
D[15] => erdregister32:inst23.D32[15]
D[16] => erdregister32:inst23.D32[16]
D[17] => erdregister32:inst23.D32[17]
D[18] => erdregister32:inst23.D32[18]
D[19] => erdregister32:inst23.D32[19]
D[20] => erdregister32:inst23.D32[20]
D[21] => erdregister32:inst23.D32[21]
D[22] => erdregister32:inst23.D32[22]
D[23] => erdregister32:inst23.D32[23]
D[24] => erdregister32:inst23.D32[24]
D[25] => erdregister32:inst23.D32[25]
D[26] => erdregister32:inst23.D32[26]
D[27] => erdregister32:inst23.D32[27]
D[28] => erdregister32:inst23.D32[28]
D[29] => erdregister32:inst23.D32[29]
D[30] => erdregister32:inst23.D32[30]
D[31] => erdregister32:inst23.D32[31]
Reset => displaySwitch:inst.Reset
Reset => erdregister32:inst23.Reset
Clk => displaySwitch:inst.Clk
Clk => erdregister32:inst23.Clk
Digit1[0] <= multiplex8:inst14.Y8[0]
Digit1[1] <= multiplex8:inst14.Y8[1]
Digit1[2] <= multiplex8:inst14.Y8[2]
Digit1[3] <= multiplex8:inst14.Y8[3]
Digit1[4] <= multiplex8:inst14.Y8[4]
Digit1[5] <= multiplex8:inst14.Y8[5]
Digit1[6] <= multiplex8:inst14.Y8[6]
Digit1[7] <= multiplex8:inst14.Y8[7]
Digit2[0] <= multiplex8:inst15.Y8[0]
Digit2[1] <= multiplex8:inst15.Y8[1]
Digit2[2] <= multiplex8:inst15.Y8[2]
Digit2[3] <= multiplex8:inst15.Y8[3]
Digit2[4] <= multiplex8:inst15.Y8[4]
Digit2[5] <= multiplex8:inst15.Y8[5]
Digit2[6] <= multiplex8:inst15.Y8[6]
Digit2[7] <= multiplex8:inst15.Y8[7]
Digit3[0] <= multiplex8:inst16.Y8[0]
Digit3[1] <= multiplex8:inst16.Y8[1]
Digit3[2] <= multiplex8:inst16.Y8[2]
Digit3[3] <= multiplex8:inst16.Y8[3]
Digit3[4] <= multiplex8:inst16.Y8[4]
Digit3[5] <= multiplex8:inst16.Y8[5]
Digit3[6] <= multiplex8:inst16.Y8[6]
Digit3[7] <= multiplex8:inst16.Y8[7]
Digit4[0] <= multiplex8:inst18.Y8[0]
Digit4[1] <= multiplex8:inst18.Y8[1]
Digit4[2] <= multiplex8:inst18.Y8[2]
Digit4[3] <= multiplex8:inst18.Y8[3]
Digit4[4] <= multiplex8:inst18.Y8[4]
Digit4[5] <= multiplex8:inst18.Y8[5]
Digit4[6] <= multiplex8:inst18.Y8[6]
Digit4[7] <= multiplex8:inst18.Y8[7]
Digit5[0] <= multiplex8:inst17.Y8[0]
Digit5[1] <= multiplex8:inst17.Y8[1]
Digit5[2] <= multiplex8:inst17.Y8[2]
Digit5[3] <= multiplex8:inst17.Y8[3]
Digit5[4] <= multiplex8:inst17.Y8[4]
Digit5[5] <= multiplex8:inst17.Y8[5]
Digit5[6] <= multiplex8:inst17.Y8[6]
Digit5[7] <= multiplex8:inst17.Y8[7]


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7
Y8[0] <= multiplex4:inst.Y4[0]
Y8[1] <= multiplex4:inst.Y4[1]
Y8[2] <= multiplex4:inst.Y4[2]
Y8[3] <= multiplex4:inst.Y4[3]
Y8[4] <= multiplex4:inst1.Y4[0]
Y8[5] <= multiplex4:inst1.Y4[1]
Y8[6] <= multiplex4:inst1.Y4[2]
Y8[7] <= multiplex4:inst1.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
A8[0] => multiplex4:inst.A4[0]
A8[1] => multiplex4:inst.A4[1]
A8[2] => multiplex4:inst.A4[2]
A8[3] => multiplex4:inst.A4[3]
A8[4] => multiplex4:inst1.A4[0]
A8[5] => multiplex4:inst1.A4[1]
A8[6] => multiplex4:inst1.A4[2]
A8[7] => multiplex4:inst1.A4[3]
B8[0] => multiplex4:inst.B4[0]
B8[1] => multiplex4:inst.B4[1]
B8[2] => multiplex4:inst.B4[2]
B8[3] => multiplex4:inst.B4[3]
B8[4] => multiplex4:inst1.B4[0]
B8[5] => multiplex4:inst1.B4[1]
B8[6] => multiplex4:inst1.B4[2]
B8[7] => multiplex4:inst1.B4[3]


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|displaySwitch:inst
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst4.IN0
En => inst1.IN1
D => inst4.IN1
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst4
C <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => comparison4bit:inst6.A[0]
A[1] => comparison4bit:inst6.A[1]
A[2] => comparison4bit:inst6.A[2]
A[3] => comparison4bit:inst6.A[3]
A[4] => comparison4bit:inst7.A[0]
A[5] => comparison4bit:inst7.A[1]
A[6] => comparison4bit:inst7.A[2]
A[7] => comparison4bit:inst7.A[3]
A[8] => comparison4bit:inst4.A[0]
A[9] => comparison4bit:inst4.A[1]
A[10] => comparison4bit:inst4.A[2]
A[11] => comparison4bit:inst4.A[3]
A[12] => comparison4bit:inst5.A[0]
A[13] => comparison4bit:inst5.A[1]
A[14] => comparison4bit:inst5.A[2]
A[15] => comparison4bit:inst5.A[3]
A[16] => comparison4bit:inst1.A[0]
A[17] => comparison4bit:inst1.A[1]
A[18] => comparison4bit:inst1.A[2]
A[19] => comparison4bit:inst1.A[3]
A[20] => comparison4bit:inst3.A[0]
A[21] => comparison4bit:inst3.A[1]
A[22] => comparison4bit:inst3.A[2]
A[23] => comparison4bit:inst3.A[3]
A[24] => comparison4bit:inst2.A[0]
A[25] => comparison4bit:inst2.A[1]
A[26] => comparison4bit:inst2.A[2]
A[27] => comparison4bit:inst2.A[3]
A[28] => comparison4bit:inst.A[0]
A[29] => comparison4bit:inst.A[1]
A[30] => comparison4bit:inst.A[2]
A[31] => comparison4bit:inst.A[3]
B[0] => comparison4bit:inst6.B[0]
B[1] => comparison4bit:inst6.B[1]
B[2] => comparison4bit:inst6.B[2]
B[3] => comparison4bit:inst6.B[3]
B[4] => comparison4bit:inst7.B[0]
B[5] => comparison4bit:inst7.B[1]
B[6] => comparison4bit:inst7.B[2]
B[7] => comparison4bit:inst7.B[3]
B[8] => comparison4bit:inst4.B[0]
B[9] => comparison4bit:inst4.B[1]
B[10] => comparison4bit:inst4.B[2]
B[11] => comparison4bit:inst4.B[3]
B[12] => comparison4bit:inst5.B[0]
B[13] => comparison4bit:inst5.B[1]
B[14] => comparison4bit:inst5.B[2]
B[15] => comparison4bit:inst5.B[3]
B[16] => comparison4bit:inst1.B[0]
B[17] => comparison4bit:inst1.B[1]
B[18] => comparison4bit:inst1.B[2]
B[19] => comparison4bit:inst1.B[3]
B[20] => comparison4bit:inst3.B[0]
B[21] => comparison4bit:inst3.B[1]
B[22] => comparison4bit:inst3.B[2]
B[23] => comparison4bit:inst3.B[3]
B[24] => comparison4bit:inst2.B[0]
B[25] => comparison4bit:inst2.B[1]
B[26] => comparison4bit:inst2.B[2]
B[27] => comparison4bit:inst2.B[3]
B[28] => comparison4bit:inst.B[0]
B[29] => comparison4bit:inst.B[1]
B[30] => comparison4bit:inst.B[2]
B[31] => comparison4bit:inst.B[3]


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst4|comparison4bit:inst
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst4|comparison4bit:inst3
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst4|comparison4bit:inst2
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst4|comparison4bit:inst1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst4|comparison4bit:inst7
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst4|comparison4bit:inst4
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst4|comparison4bit:inst6
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst4|comparison4bit:inst5
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst6
result[0] <= lpm_constant_ru4:ag.result[0]
result[1] <= lpm_constant_ru4:ag.result[1]
result[2] <= lpm_constant_ru4:ag.result[2]
result[3] <= lpm_constant_ru4:ag.result[3]
result[4] <= lpm_constant_ru4:ag.result[4]
result[5] <= lpm_constant_ru4:ag.result[5]
result[6] <= lpm_constant_ru4:ag.result[6]
result[7] <= lpm_constant_ru4:ag.result[7]
result[8] <= lpm_constant_ru4:ag.result[8]
result[9] <= lpm_constant_ru4:ag.result[9]
result[10] <= lpm_constant_ru4:ag.result[10]
result[11] <= lpm_constant_ru4:ag.result[11]
result[12] <= lpm_constant_ru4:ag.result[12]
result[13] <= lpm_constant_ru4:ag.result[13]
result[14] <= lpm_constant_ru4:ag.result[14]
result[15] <= lpm_constant_ru4:ag.result[15]
result[16] <= lpm_constant_ru4:ag.result[16]
result[17] <= lpm_constant_ru4:ag.result[17]
result[18] <= lpm_constant_ru4:ag.result[18]
result[19] <= lpm_constant_ru4:ag.result[19]
result[20] <= lpm_constant_ru4:ag.result[20]
result[21] <= lpm_constant_ru4:ag.result[21]
result[22] <= lpm_constant_ru4:ag.result[22]
result[23] <= lpm_constant_ru4:ag.result[23]
result[24] <= lpm_constant_ru4:ag.result[24]
result[25] <= lpm_constant_ru4:ag.result[25]
result[26] <= lpm_constant_ru4:ag.result[26]
result[27] <= lpm_constant_ru4:ag.result[27]
result[28] <= lpm_constant_ru4:ag.result[28]
result[29] <= lpm_constant_ru4:ag.result[29]
result[30] <= lpm_constant_ru4:ag.result[30]
result[31] <= lpm_constant_ru4:ag.result[31]


|processor|ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst6|lpm_constant_ru4:ag
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <VCC>
result[24] <= <VCC>
result[25] <= <VCC>
result[26] <= <VCC>
result[27] <= <VCC>
result[28] <= <VCC>
result[29] <= <VCC>
result[30] <= <VCC>
result[31] <= <VCC>


|processor|ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst12
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1
Digit8[0] <= sevensegment0:inst.Digit
Digit8[1] <= sevensegment1:inst2.Digit
Digit8[2] <= sevensegment2:inst3.Digit
Digit8[3] <= sevensegment3:inst4.Digit
Digit8[4] <= sevensegment4:inst5.Digit
Digit8[5] <= sevensegment5:inst6.Digit
Digit8[6] <= sevensegment6:inst7.Digit
Digit8[7] <= LPM_CONSTANT:inst8.result[0]
Data4[0] => sevensegment0:inst.A[0]
Data4[0] => sevensegment1:inst2.A[0]
Data4[0] => sevensegment2:inst3.A[0]
Data4[0] => sevensegment3:inst4.A[0]
Data4[0] => sevensegment5:inst6.A[0]
Data4[0] => sevensegment4:inst5.A[0]
Data4[0] => sevensegment6:inst7.A[0]
Data4[1] => sevensegment0:inst.A[1]
Data4[1] => sevensegment1:inst2.A[1]
Data4[1] => sevensegment2:inst3.A[1]
Data4[1] => sevensegment3:inst4.A[1]
Data4[1] => sevensegment5:inst6.A[1]
Data4[1] => sevensegment4:inst5.A[1]
Data4[1] => sevensegment6:inst7.A[1]
Data4[2] => sevensegment0:inst.A[2]
Data4[2] => sevensegment1:inst2.A[2]
Data4[2] => sevensegment2:inst3.A[2]
Data4[2] => sevensegment3:inst4.A[2]
Data4[2] => sevensegment5:inst6.A[2]
Data4[2] => sevensegment4:inst5.A[2]
Data4[2] => sevensegment6:inst7.A[2]
Data4[3] => sevensegment0:inst.A[3]
Data4[3] => sevensegment1:inst2.A[3]
Data4[3] => sevensegment2:inst3.A[3]
Data4[3] => sevensegment3:inst4.A[3]
Data4[3] => sevensegment5:inst6.A[3]
Data4[3] => sevensegment4:inst5.A[3]
Data4[3] => sevensegment6:inst7.A[3]


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment0:inst
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst.IN3
A[0] => inst1.IN3
A[0] => inst2.IN3
A[1] => inst6.IN0
A[1] => inst1.IN2
A[2] => inst3.IN1
A[2] => inst.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst.IN0
A[3] => inst1.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment1:inst2
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst2.IN2
A[0] => inst1.IN3
A[1] => inst6.IN0
A[1] => inst2.IN1
A[1] => inst3.IN1
A[2] => inst.IN1
A[2] => inst3.IN0
A[2] => inst1.IN1
A[3] => inst.IN0
A[3] => inst2.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment2:inst3
Digit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[1] => inst1.IN2
A[1] => inst2.IN2
A[1] => inst6.IN0
A[2] => inst5.IN0
A[2] => inst2.IN1
A[2] => inst.IN1
A[3] => inst4.IN0
A[3] => inst2.IN0
A[3] => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment3:inst4
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst3.IN2
A[0] => inst9.IN2
A[1] => inst6.IN0
A[1] => inst3.IN1
A[1] => inst2.IN2
A[2] => inst.IN1
A[2] => inst3.IN0
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst2.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment5:inst6
Digit <= inst9.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN3
A[0] => inst8.IN2
A[0] => inst2.IN2
A[1] => inst6.IN0
A[1] => inst3.IN2
A[1] => inst8.IN1
A[2] => inst.IN1
A[2] => inst5.IN0
A[3] => inst.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment4:inst5
Digit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN1
A[0] => inst.IN2
A[1] => inst6.IN0
A[2] => inst1.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment6:inst7
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN3
A[0] => inst7.IN0
A[1] => inst2.IN2
A[1] => inst6.IN0
A[2] => inst2.IN1
A[2] => inst3.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst3.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|LPM_CONSTANT:inst8
result[0] <= <VCC>


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23
Q32[0] <= erdregister4:inst4.Q4[0]
Q32[1] <= erdregister4:inst4.Q4[1]
Q32[2] <= erdregister4:inst4.Q4[2]
Q32[3] <= erdregister4:inst4.Q4[3]
Q32[4] <= erdregister4:inst5.Q4[0]
Q32[5] <= erdregister4:inst5.Q4[1]
Q32[6] <= erdregister4:inst5.Q4[2]
Q32[7] <= erdregister4:inst5.Q4[3]
Q32[8] <= erdregister4:inst6.Q4[0]
Q32[9] <= erdregister4:inst6.Q4[1]
Q32[10] <= erdregister4:inst6.Q4[2]
Q32[11] <= erdregister4:inst6.Q4[3]
Q32[12] <= erdregister4:inst7.Q4[0]
Q32[13] <= erdregister4:inst7.Q4[1]
Q32[14] <= erdregister4:inst7.Q4[2]
Q32[15] <= erdregister4:inst7.Q4[3]
Q32[16] <= erdregister4:inst3.Q4[0]
Q32[17] <= erdregister4:inst3.Q4[1]
Q32[18] <= erdregister4:inst3.Q4[2]
Q32[19] <= erdregister4:inst3.Q4[3]
Q32[20] <= erdregister4:inst2.Q4[0]
Q32[21] <= erdregister4:inst2.Q4[1]
Q32[22] <= erdregister4:inst2.Q4[2]
Q32[23] <= erdregister4:inst2.Q4[3]
Q32[24] <= erdregister4:inst1.Q4[0]
Q32[25] <= erdregister4:inst1.Q4[1]
Q32[26] <= erdregister4:inst1.Q4[2]
Q32[27] <= erdregister4:inst1.Q4[3]
Q32[28] <= erdregister4:inst.Q4[0]
Q32[29] <= erdregister4:inst.Q4[1]
Q32[30] <= erdregister4:inst.Q4[2]
Q32[31] <= erdregister4:inst.Q4[3]
Clk => erdregister4:inst.Clk
Clk => erdregister4:inst1.Clk
Clk => erdregister4:inst2.Clk
Clk => erdregister4:inst3.Clk
Clk => erdregister4:inst7.Clk
Clk => erdregister4:inst6.Clk
Clk => erdregister4:inst5.Clk
Clk => erdregister4:inst4.Clk
En => erdregister4:inst.En
En => erdregister4:inst1.En
En => erdregister4:inst2.En
En => erdregister4:inst3.En
En => erdregister4:inst7.En
En => erdregister4:inst6.En
En => erdregister4:inst5.En
En => erdregister4:inst4.En
Reset => erdregister4:inst.Reset
Reset => erdregister4:inst1.Reset
Reset => erdregister4:inst2.Reset
Reset => erdregister4:inst3.Reset
Reset => erdregister4:inst7.Reset
Reset => erdregister4:inst6.Reset
Reset => erdregister4:inst5.Reset
Reset => erdregister4:inst4.Reset
D32[0] => erdregister4:inst4.D4[0]
D32[1] => erdregister4:inst4.D4[1]
D32[2] => erdregister4:inst4.D4[2]
D32[3] => erdregister4:inst4.D4[3]
D32[4] => erdregister4:inst5.D4[0]
D32[5] => erdregister4:inst5.D4[1]
D32[6] => erdregister4:inst5.D4[2]
D32[7] => erdregister4:inst5.D4[3]
D32[8] => erdregister4:inst6.D4[0]
D32[9] => erdregister4:inst6.D4[1]
D32[10] => erdregister4:inst6.D4[2]
D32[11] => erdregister4:inst6.D4[3]
D32[12] => erdregister4:inst7.D4[0]
D32[13] => erdregister4:inst7.D4[1]
D32[14] => erdregister4:inst7.D4[2]
D32[15] => erdregister4:inst7.D4[3]
D32[16] => erdregister4:inst3.D4[0]
D32[17] => erdregister4:inst3.D4[1]
D32[18] => erdregister4:inst3.D4[2]
D32[19] => erdregister4:inst3.D4[3]
D32[20] => erdregister4:inst2.D4[0]
D32[21] => erdregister4:inst2.D4[1]
D32[22] => erdregister4:inst2.D4[2]
D32[23] => erdregister4:inst2.D4[3]
D32[24] => erdregister4:inst1.D4[0]
D32[25] => erdregister4:inst1.D4[1]
D32[26] => erdregister4:inst1.D4[2]
D32[27] => erdregister4:inst1.D4[3]
D32[28] => erdregister4:inst.D4[0]
D32[29] => erdregister4:inst.D4[1]
D32[30] => erdregister4:inst.D4[2]
D32[31] => erdregister4:inst.D4[3]


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst
Q4[0] <= erdflipflop:inst2.Q
Q4[1] <= erdflipflop:inst3.Q
Q4[2] <= erdflipflop:inst1.Q
Q4[3] <= erdflipflop:inst.Q
En => erdflipflop:inst2.En
En => erdflipflop:inst3.En
En => erdflipflop:inst1.En
En => erdflipflop:inst.En
D4[0] => erdflipflop:inst2.D
D4[1] => erdflipflop:inst3.D
D4[2] => erdflipflop:inst1.D
D4[3] => erdflipflop:inst.D
Reset => erdflipflop:inst2.Reset
Reset => erdflipflop:inst3.Reset
Reset => erdflipflop:inst1.Reset
Reset => erdflipflop:inst.Reset
Clk => erdflipflop:inst2.Clk
Clk => erdflipflop:inst3.Clk
Clk => erdflipflop:inst1.Clk
Clk => erdflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst2
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst2|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst2|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst3
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst3|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst3|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst1
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst1|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst1|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1
Q4[0] <= erdflipflop:inst2.Q
Q4[1] <= erdflipflop:inst3.Q
Q4[2] <= erdflipflop:inst1.Q
Q4[3] <= erdflipflop:inst.Q
En => erdflipflop:inst2.En
En => erdflipflop:inst3.En
En => erdflipflop:inst1.En
En => erdflipflop:inst.En
D4[0] => erdflipflop:inst2.D
D4[1] => erdflipflop:inst3.D
D4[2] => erdflipflop:inst1.D
D4[3] => erdflipflop:inst.D
Reset => erdflipflop:inst2.Reset
Reset => erdflipflop:inst3.Reset
Reset => erdflipflop:inst1.Reset
Reset => erdflipflop:inst.Reset
Clk => erdflipflop:inst2.Clk
Clk => erdflipflop:inst3.Clk
Clk => erdflipflop:inst1.Clk
Clk => erdflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst2
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst2|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst2|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst3
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst3|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst3|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst1
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst1|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst1|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst1|erdflipflop:inst|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2
Q4[0] <= erdflipflop:inst2.Q
Q4[1] <= erdflipflop:inst3.Q
Q4[2] <= erdflipflop:inst1.Q
Q4[3] <= erdflipflop:inst.Q
En => erdflipflop:inst2.En
En => erdflipflop:inst3.En
En => erdflipflop:inst1.En
En => erdflipflop:inst.En
D4[0] => erdflipflop:inst2.D
D4[1] => erdflipflop:inst3.D
D4[2] => erdflipflop:inst1.D
D4[3] => erdflipflop:inst.D
Reset => erdflipflop:inst2.Reset
Reset => erdflipflop:inst3.Reset
Reset => erdflipflop:inst1.Reset
Reset => erdflipflop:inst.Reset
Clk => erdflipflop:inst2.Clk
Clk => erdflipflop:inst3.Clk
Clk => erdflipflop:inst1.Clk
Clk => erdflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst2
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst2|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst2|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst3
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst3|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst3|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst1
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst1|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst1|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3
Q4[0] <= erdflipflop:inst2.Q
Q4[1] <= erdflipflop:inst3.Q
Q4[2] <= erdflipflop:inst1.Q
Q4[3] <= erdflipflop:inst.Q
En => erdflipflop:inst2.En
En => erdflipflop:inst3.En
En => erdflipflop:inst1.En
En => erdflipflop:inst.En
D4[0] => erdflipflop:inst2.D
D4[1] => erdflipflop:inst3.D
D4[2] => erdflipflop:inst1.D
D4[3] => erdflipflop:inst.D
Reset => erdflipflop:inst2.Reset
Reset => erdflipflop:inst3.Reset
Reset => erdflipflop:inst1.Reset
Reset => erdflipflop:inst.Reset
Clk => erdflipflop:inst2.Clk
Clk => erdflipflop:inst3.Clk
Clk => erdflipflop:inst1.Clk
Clk => erdflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst2
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst2|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst2|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst3
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst3|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst3|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst1
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst1|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst1|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7
Q4[0] <= erdflipflop:inst2.Q
Q4[1] <= erdflipflop:inst3.Q
Q4[2] <= erdflipflop:inst1.Q
Q4[3] <= erdflipflop:inst.Q
En => erdflipflop:inst2.En
En => erdflipflop:inst3.En
En => erdflipflop:inst1.En
En => erdflipflop:inst.En
D4[0] => erdflipflop:inst2.D
D4[1] => erdflipflop:inst3.D
D4[2] => erdflipflop:inst1.D
D4[3] => erdflipflop:inst.D
Reset => erdflipflop:inst2.Reset
Reset => erdflipflop:inst3.Reset
Reset => erdflipflop:inst1.Reset
Reset => erdflipflop:inst.Reset
Clk => erdflipflop:inst2.Clk
Clk => erdflipflop:inst3.Clk
Clk => erdflipflop:inst1.Clk
Clk => erdflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst2
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst2|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst2|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst3
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst3|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst3|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst1
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst1|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst1|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6
Q4[0] <= erdflipflop:inst2.Q
Q4[1] <= erdflipflop:inst3.Q
Q4[2] <= erdflipflop:inst1.Q
Q4[3] <= erdflipflop:inst.Q
En => erdflipflop:inst2.En
En => erdflipflop:inst3.En
En => erdflipflop:inst1.En
En => erdflipflop:inst.En
D4[0] => erdflipflop:inst2.D
D4[1] => erdflipflop:inst3.D
D4[2] => erdflipflop:inst1.D
D4[3] => erdflipflop:inst.D
Reset => erdflipflop:inst2.Reset
Reset => erdflipflop:inst3.Reset
Reset => erdflipflop:inst1.Reset
Reset => erdflipflop:inst.Reset
Clk => erdflipflop:inst2.Clk
Clk => erdflipflop:inst3.Clk
Clk => erdflipflop:inst1.Clk
Clk => erdflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst2
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst2|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst2|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst3
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst3|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst3|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst1
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst1|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst1|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5
Q4[0] <= erdflipflop:inst2.Q
Q4[1] <= erdflipflop:inst3.Q
Q4[2] <= erdflipflop:inst1.Q
Q4[3] <= erdflipflop:inst.Q
En => erdflipflop:inst2.En
En => erdflipflop:inst3.En
En => erdflipflop:inst1.En
En => erdflipflop:inst.En
D4[0] => erdflipflop:inst2.D
D4[1] => erdflipflop:inst3.D
D4[2] => erdflipflop:inst1.D
D4[3] => erdflipflop:inst.D
Reset => erdflipflop:inst2.Reset
Reset => erdflipflop:inst3.Reset
Reset => erdflipflop:inst1.Reset
Reset => erdflipflop:inst.Reset
Clk => erdflipflop:inst2.Clk
Clk => erdflipflop:inst3.Clk
Clk => erdflipflop:inst1.Clk
Clk => erdflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst2
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst2|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst2|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst3
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst3|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst3|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst1
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst1|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst1|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4
Q4[0] <= erdflipflop:inst2.Q
Q4[1] <= erdflipflop:inst3.Q
Q4[2] <= erdflipflop:inst1.Q
Q4[3] <= erdflipflop:inst.Q
En => erdflipflop:inst2.En
En => erdflipflop:inst3.En
En => erdflipflop:inst1.En
En => erdflipflop:inst.En
D4[0] => erdflipflop:inst2.D
D4[1] => erdflipflop:inst3.D
D4[2] => erdflipflop:inst1.D
D4[3] => erdflipflop:inst.D
Reset => erdflipflop:inst2.Reset
Reset => erdflipflop:inst3.Reset
Reset => erdflipflop:inst1.Reset
Reset => erdflipflop:inst.Reset
Clk => erdflipflop:inst2.Clk
Clk => erdflipflop:inst3.Clk
Clk => erdflipflop:inst1.Clk
Clk => erdflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst2
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst2|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst2|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst3
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst3|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst3|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst1
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst1|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst1|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst
Q <= enableddflipflop:inst.Q
Reset => inst1.IN0
Reset => inst3.IN0
En => inst1.IN1
D => inst2.IN0
Clk => enableddflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst|enableddflipflop:inst
Q <= dflipflop:inst.Q
En => multiplex:inst2.S
D => multiplex:inst2.B
Clk => dflipflop:inst.Clk


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst|enableddflipflop:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst3
C <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => comparison4bit:inst6.A[0]
A[1] => comparison4bit:inst6.A[1]
A[2] => comparison4bit:inst6.A[2]
A[3] => comparison4bit:inst6.A[3]
A[4] => comparison4bit:inst7.A[0]
A[5] => comparison4bit:inst7.A[1]
A[6] => comparison4bit:inst7.A[2]
A[7] => comparison4bit:inst7.A[3]
A[8] => comparison4bit:inst4.A[0]
A[9] => comparison4bit:inst4.A[1]
A[10] => comparison4bit:inst4.A[2]
A[11] => comparison4bit:inst4.A[3]
A[12] => comparison4bit:inst5.A[0]
A[13] => comparison4bit:inst5.A[1]
A[14] => comparison4bit:inst5.A[2]
A[15] => comparison4bit:inst5.A[3]
A[16] => comparison4bit:inst1.A[0]
A[17] => comparison4bit:inst1.A[1]
A[18] => comparison4bit:inst1.A[2]
A[19] => comparison4bit:inst1.A[3]
A[20] => comparison4bit:inst3.A[0]
A[21] => comparison4bit:inst3.A[1]
A[22] => comparison4bit:inst3.A[2]
A[23] => comparison4bit:inst3.A[3]
A[24] => comparison4bit:inst2.A[0]
A[25] => comparison4bit:inst2.A[1]
A[26] => comparison4bit:inst2.A[2]
A[27] => comparison4bit:inst2.A[3]
A[28] => comparison4bit:inst.A[0]
A[29] => comparison4bit:inst.A[1]
A[30] => comparison4bit:inst.A[2]
A[31] => comparison4bit:inst.A[3]
B[0] => comparison4bit:inst6.B[0]
B[1] => comparison4bit:inst6.B[1]
B[2] => comparison4bit:inst6.B[2]
B[3] => comparison4bit:inst6.B[3]
B[4] => comparison4bit:inst7.B[0]
B[5] => comparison4bit:inst7.B[1]
B[6] => comparison4bit:inst7.B[2]
B[7] => comparison4bit:inst7.B[3]
B[8] => comparison4bit:inst4.B[0]
B[9] => comparison4bit:inst4.B[1]
B[10] => comparison4bit:inst4.B[2]
B[11] => comparison4bit:inst4.B[3]
B[12] => comparison4bit:inst5.B[0]
B[13] => comparison4bit:inst5.B[1]
B[14] => comparison4bit:inst5.B[2]
B[15] => comparison4bit:inst5.B[3]
B[16] => comparison4bit:inst1.B[0]
B[17] => comparison4bit:inst1.B[1]
B[18] => comparison4bit:inst1.B[2]
B[19] => comparison4bit:inst1.B[3]
B[20] => comparison4bit:inst3.B[0]
B[21] => comparison4bit:inst3.B[1]
B[22] => comparison4bit:inst3.B[2]
B[23] => comparison4bit:inst3.B[3]
B[24] => comparison4bit:inst2.B[0]
B[25] => comparison4bit:inst2.B[1]
B[26] => comparison4bit:inst2.B[2]
B[27] => comparison4bit:inst2.B[3]
B[28] => comparison4bit:inst.B[0]
B[29] => comparison4bit:inst.B[1]
B[30] => comparison4bit:inst.B[2]
B[31] => comparison4bit:inst.B[3]


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst3|comparison4bit:inst
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst3|comparison4bit:inst3
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst3|comparison4bit:inst2
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst3|comparison4bit:inst1
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst3|comparison4bit:inst7
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst3|comparison4bit:inst4
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst3|comparison4bit:inst6
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|comparison32bit:inst3|comparison4bit:inst5
C <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst5.IN0
A[1] => inst4.IN0
A[2] => inst3.IN0
A[3] => inst.IN0
B[0] => inst5.IN1
B[1] => inst4.IN1
B[2] => inst3.IN1
B[3] => inst.IN1


|processor|ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst5
result[0] <= lpm_constant_qu4:ag.result[0]
result[1] <= lpm_constant_qu4:ag.result[1]
result[2] <= lpm_constant_qu4:ag.result[2]
result[3] <= lpm_constant_qu4:ag.result[3]
result[4] <= lpm_constant_qu4:ag.result[4]
result[5] <= lpm_constant_qu4:ag.result[5]
result[6] <= lpm_constant_qu4:ag.result[6]
result[7] <= lpm_constant_qu4:ag.result[7]
result[8] <= lpm_constant_qu4:ag.result[8]
result[9] <= lpm_constant_qu4:ag.result[9]
result[10] <= lpm_constant_qu4:ag.result[10]
result[11] <= lpm_constant_qu4:ag.result[11]
result[12] <= lpm_constant_qu4:ag.result[12]
result[13] <= lpm_constant_qu4:ag.result[13]
result[14] <= lpm_constant_qu4:ag.result[14]
result[15] <= lpm_constant_qu4:ag.result[15]
result[16] <= lpm_constant_qu4:ag.result[16]
result[17] <= lpm_constant_qu4:ag.result[17]
result[18] <= lpm_constant_qu4:ag.result[18]
result[19] <= lpm_constant_qu4:ag.result[19]
result[20] <= lpm_constant_qu4:ag.result[20]
result[21] <= lpm_constant_qu4:ag.result[21]
result[22] <= lpm_constant_qu4:ag.result[22]
result[23] <= lpm_constant_qu4:ag.result[23]
result[24] <= lpm_constant_qu4:ag.result[24]
result[25] <= lpm_constant_qu4:ag.result[25]
result[26] <= lpm_constant_qu4:ag.result[26]
result[27] <= lpm_constant_qu4:ag.result[27]
result[28] <= lpm_constant_qu4:ag.result[28]
result[29] <= lpm_constant_qu4:ag.result[29]
result[30] <= lpm_constant_qu4:ag.result[30]
result[31] <= lpm_constant_qu4:ag.result[31]


|processor|ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst5|lpm_constant_qu4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <VCC>
result[24] <= <VCC>
result[25] <= <VCC>
result[26] <= <VCC>
result[27] <= <VCC>
result[28] <= <VCC>
result[29] <= <VCC>
result[30] <= <VCC>
result[31] <= <VCC>


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14
Y8[0] <= multiplex4:inst.Y4[0]
Y8[1] <= multiplex4:inst.Y4[1]
Y8[2] <= multiplex4:inst.Y4[2]
Y8[3] <= multiplex4:inst.Y4[3]
Y8[4] <= multiplex4:inst1.Y4[0]
Y8[5] <= multiplex4:inst1.Y4[1]
Y8[6] <= multiplex4:inst1.Y4[2]
Y8[7] <= multiplex4:inst1.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
A8[0] => multiplex4:inst.A4[0]
A8[1] => multiplex4:inst.A4[1]
A8[2] => multiplex4:inst.A4[2]
A8[3] => multiplex4:inst.A4[3]
A8[4] => multiplex4:inst1.A4[0]
A8[5] => multiplex4:inst1.A4[1]
A8[6] => multiplex4:inst1.A4[2]
A8[7] => multiplex4:inst1.A4[3]
B8[0] => multiplex4:inst.B4[0]
B8[1] => multiplex4:inst.B4[1]
B8[2] => multiplex4:inst.B4[2]
B8[3] => multiplex4:inst.B4[3]
B8[4] => multiplex4:inst1.B4[0]
B8[5] => multiplex4:inst1.B4[1]
B8[6] => multiplex4:inst1.B4[2]
B8[7] => multiplex4:inst1.B4[3]


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst8
Digit8[0] <= sevensegment0:inst.Digit
Digit8[1] <= sevensegment1:inst2.Digit
Digit8[2] <= sevensegment2:inst3.Digit
Digit8[3] <= sevensegment3:inst4.Digit
Digit8[4] <= sevensegment4:inst5.Digit
Digit8[5] <= sevensegment5:inst6.Digit
Digit8[6] <= sevensegment6:inst7.Digit
Digit8[7] <= LPM_CONSTANT:inst8.result[0]
Data4[0] => sevensegment0:inst.A[0]
Data4[0] => sevensegment1:inst2.A[0]
Data4[0] => sevensegment2:inst3.A[0]
Data4[0] => sevensegment3:inst4.A[0]
Data4[0] => sevensegment5:inst6.A[0]
Data4[0] => sevensegment4:inst5.A[0]
Data4[0] => sevensegment6:inst7.A[0]
Data4[1] => sevensegment0:inst.A[1]
Data4[1] => sevensegment1:inst2.A[1]
Data4[1] => sevensegment2:inst3.A[1]
Data4[1] => sevensegment3:inst4.A[1]
Data4[1] => sevensegment5:inst6.A[1]
Data4[1] => sevensegment4:inst5.A[1]
Data4[1] => sevensegment6:inst7.A[1]
Data4[2] => sevensegment0:inst.A[2]
Data4[2] => sevensegment1:inst2.A[2]
Data4[2] => sevensegment2:inst3.A[2]
Data4[2] => sevensegment3:inst4.A[2]
Data4[2] => sevensegment5:inst6.A[2]
Data4[2] => sevensegment4:inst5.A[2]
Data4[2] => sevensegment6:inst7.A[2]
Data4[3] => sevensegment0:inst.A[3]
Data4[3] => sevensegment1:inst2.A[3]
Data4[3] => sevensegment2:inst3.A[3]
Data4[3] => sevensegment3:inst4.A[3]
Data4[3] => sevensegment5:inst6.A[3]
Data4[3] => sevensegment4:inst5.A[3]
Data4[3] => sevensegment6:inst7.A[3]


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst8|sevensegment0:inst
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst.IN3
A[0] => inst1.IN3
A[0] => inst2.IN3
A[1] => inst6.IN0
A[1] => inst1.IN2
A[2] => inst3.IN1
A[2] => inst.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst.IN0
A[3] => inst1.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst8|sevensegment1:inst2
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst2.IN2
A[0] => inst1.IN3
A[1] => inst6.IN0
A[1] => inst2.IN1
A[1] => inst3.IN1
A[2] => inst.IN1
A[2] => inst3.IN0
A[2] => inst1.IN1
A[3] => inst.IN0
A[3] => inst2.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst8|sevensegment2:inst3
Digit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[1] => inst1.IN2
A[1] => inst2.IN2
A[1] => inst6.IN0
A[2] => inst5.IN0
A[2] => inst2.IN1
A[2] => inst.IN1
A[3] => inst4.IN0
A[3] => inst2.IN0
A[3] => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst8|sevensegment3:inst4
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst3.IN2
A[0] => inst9.IN2
A[1] => inst6.IN0
A[1] => inst3.IN1
A[1] => inst2.IN2
A[2] => inst.IN1
A[2] => inst3.IN0
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst2.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst8|sevensegment5:inst6
Digit <= inst9.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN3
A[0] => inst8.IN2
A[0] => inst2.IN2
A[1] => inst6.IN0
A[1] => inst3.IN2
A[1] => inst8.IN1
A[2] => inst.IN1
A[2] => inst5.IN0
A[3] => inst.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst8|sevensegment4:inst5
Digit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN1
A[0] => inst.IN2
A[1] => inst6.IN0
A[2] => inst1.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst8|sevensegment6:inst7
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN3
A[0] => inst7.IN0
A[1] => inst2.IN2
A[1] => inst6.IN0
A[2] => inst2.IN1
A[2] => inst3.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst3.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst8|LPM_CONSTANT:inst8
result[0] <= <VCC>


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15
Y8[0] <= multiplex4:inst.Y4[0]
Y8[1] <= multiplex4:inst.Y4[1]
Y8[2] <= multiplex4:inst.Y4[2]
Y8[3] <= multiplex4:inst.Y4[3]
Y8[4] <= multiplex4:inst1.Y4[0]
Y8[5] <= multiplex4:inst1.Y4[1]
Y8[6] <= multiplex4:inst1.Y4[2]
Y8[7] <= multiplex4:inst1.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
A8[0] => multiplex4:inst.A4[0]
A8[1] => multiplex4:inst.A4[1]
A8[2] => multiplex4:inst.A4[2]
A8[3] => multiplex4:inst.A4[3]
A8[4] => multiplex4:inst1.A4[0]
A8[5] => multiplex4:inst1.A4[1]
A8[6] => multiplex4:inst1.A4[2]
A8[7] => multiplex4:inst1.A4[3]
B8[0] => multiplex4:inst.B4[0]
B8[1] => multiplex4:inst.B4[1]
B8[2] => multiplex4:inst.B4[2]
B8[3] => multiplex4:inst.B4[3]
B8[4] => multiplex4:inst1.B4[0]
B8[5] => multiplex4:inst1.B4[1]
B8[6] => multiplex4:inst1.B4[2]
B8[7] => multiplex4:inst1.B4[3]


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst9
Digit8[0] <= sevensegment0:inst.Digit
Digit8[1] <= sevensegment1:inst2.Digit
Digit8[2] <= sevensegment2:inst3.Digit
Digit8[3] <= sevensegment3:inst4.Digit
Digit8[4] <= sevensegment4:inst5.Digit
Digit8[5] <= sevensegment5:inst6.Digit
Digit8[6] <= sevensegment6:inst7.Digit
Digit8[7] <= LPM_CONSTANT:inst8.result[0]
Data4[0] => sevensegment0:inst.A[0]
Data4[0] => sevensegment1:inst2.A[0]
Data4[0] => sevensegment2:inst3.A[0]
Data4[0] => sevensegment3:inst4.A[0]
Data4[0] => sevensegment5:inst6.A[0]
Data4[0] => sevensegment4:inst5.A[0]
Data4[0] => sevensegment6:inst7.A[0]
Data4[1] => sevensegment0:inst.A[1]
Data4[1] => sevensegment1:inst2.A[1]
Data4[1] => sevensegment2:inst3.A[1]
Data4[1] => sevensegment3:inst4.A[1]
Data4[1] => sevensegment5:inst6.A[1]
Data4[1] => sevensegment4:inst5.A[1]
Data4[1] => sevensegment6:inst7.A[1]
Data4[2] => sevensegment0:inst.A[2]
Data4[2] => sevensegment1:inst2.A[2]
Data4[2] => sevensegment2:inst3.A[2]
Data4[2] => sevensegment3:inst4.A[2]
Data4[2] => sevensegment5:inst6.A[2]
Data4[2] => sevensegment4:inst5.A[2]
Data4[2] => sevensegment6:inst7.A[2]
Data4[3] => sevensegment0:inst.A[3]
Data4[3] => sevensegment1:inst2.A[3]
Data4[3] => sevensegment2:inst3.A[3]
Data4[3] => sevensegment3:inst4.A[3]
Data4[3] => sevensegment5:inst6.A[3]
Data4[3] => sevensegment4:inst5.A[3]
Data4[3] => sevensegment6:inst7.A[3]


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst9|sevensegment0:inst
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst.IN3
A[0] => inst1.IN3
A[0] => inst2.IN3
A[1] => inst6.IN0
A[1] => inst1.IN2
A[2] => inst3.IN1
A[2] => inst.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst.IN0
A[3] => inst1.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst9|sevensegment1:inst2
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst2.IN2
A[0] => inst1.IN3
A[1] => inst6.IN0
A[1] => inst2.IN1
A[1] => inst3.IN1
A[2] => inst.IN1
A[2] => inst3.IN0
A[2] => inst1.IN1
A[3] => inst.IN0
A[3] => inst2.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst9|sevensegment2:inst3
Digit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[1] => inst1.IN2
A[1] => inst2.IN2
A[1] => inst6.IN0
A[2] => inst5.IN0
A[2] => inst2.IN1
A[2] => inst.IN1
A[3] => inst4.IN0
A[3] => inst2.IN0
A[3] => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst9|sevensegment3:inst4
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst3.IN2
A[0] => inst9.IN2
A[1] => inst6.IN0
A[1] => inst3.IN1
A[1] => inst2.IN2
A[2] => inst.IN1
A[2] => inst3.IN0
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst2.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst9|sevensegment5:inst6
Digit <= inst9.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN3
A[0] => inst8.IN2
A[0] => inst2.IN2
A[1] => inst6.IN0
A[1] => inst3.IN2
A[1] => inst8.IN1
A[2] => inst.IN1
A[2] => inst5.IN0
A[3] => inst.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst9|sevensegment4:inst5
Digit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN1
A[0] => inst.IN2
A[1] => inst6.IN0
A[2] => inst1.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst9|sevensegment6:inst7
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN3
A[0] => inst7.IN0
A[1] => inst2.IN2
A[1] => inst6.IN0
A[2] => inst2.IN1
A[2] => inst3.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst3.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst9|LPM_CONSTANT:inst8
result[0] <= <VCC>


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16
Y8[0] <= multiplex4:inst.Y4[0]
Y8[1] <= multiplex4:inst.Y4[1]
Y8[2] <= multiplex4:inst.Y4[2]
Y8[3] <= multiplex4:inst.Y4[3]
Y8[4] <= multiplex4:inst1.Y4[0]
Y8[5] <= multiplex4:inst1.Y4[1]
Y8[6] <= multiplex4:inst1.Y4[2]
Y8[7] <= multiplex4:inst1.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
A8[0] => multiplex4:inst.A4[0]
A8[1] => multiplex4:inst.A4[1]
A8[2] => multiplex4:inst.A4[2]
A8[3] => multiplex4:inst.A4[3]
A8[4] => multiplex4:inst1.A4[0]
A8[5] => multiplex4:inst1.A4[1]
A8[6] => multiplex4:inst1.A4[2]
A8[7] => multiplex4:inst1.A4[3]
B8[0] => multiplex4:inst.B4[0]
B8[1] => multiplex4:inst.B4[1]
B8[2] => multiplex4:inst.B4[2]
B8[3] => multiplex4:inst.B4[3]
B8[4] => multiplex4:inst1.B4[0]
B8[5] => multiplex4:inst1.B4[1]
B8[6] => multiplex4:inst1.B4[2]
B8[7] => multiplex4:inst1.B4[3]


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst10
Digit8[0] <= sevensegment0:inst.Digit
Digit8[1] <= sevensegment1:inst2.Digit
Digit8[2] <= sevensegment2:inst3.Digit
Digit8[3] <= sevensegment3:inst4.Digit
Digit8[4] <= sevensegment4:inst5.Digit
Digit8[5] <= sevensegment5:inst6.Digit
Digit8[6] <= sevensegment6:inst7.Digit
Digit8[7] <= LPM_CONSTANT:inst8.result[0]
Data4[0] => sevensegment0:inst.A[0]
Data4[0] => sevensegment1:inst2.A[0]
Data4[0] => sevensegment2:inst3.A[0]
Data4[0] => sevensegment3:inst4.A[0]
Data4[0] => sevensegment5:inst6.A[0]
Data4[0] => sevensegment4:inst5.A[0]
Data4[0] => sevensegment6:inst7.A[0]
Data4[1] => sevensegment0:inst.A[1]
Data4[1] => sevensegment1:inst2.A[1]
Data4[1] => sevensegment2:inst3.A[1]
Data4[1] => sevensegment3:inst4.A[1]
Data4[1] => sevensegment5:inst6.A[1]
Data4[1] => sevensegment4:inst5.A[1]
Data4[1] => sevensegment6:inst7.A[1]
Data4[2] => sevensegment0:inst.A[2]
Data4[2] => sevensegment1:inst2.A[2]
Data4[2] => sevensegment2:inst3.A[2]
Data4[2] => sevensegment3:inst4.A[2]
Data4[2] => sevensegment5:inst6.A[2]
Data4[2] => sevensegment4:inst5.A[2]
Data4[2] => sevensegment6:inst7.A[2]
Data4[3] => sevensegment0:inst.A[3]
Data4[3] => sevensegment1:inst2.A[3]
Data4[3] => sevensegment2:inst3.A[3]
Data4[3] => sevensegment3:inst4.A[3]
Data4[3] => sevensegment5:inst6.A[3]
Data4[3] => sevensegment4:inst5.A[3]
Data4[3] => sevensegment6:inst7.A[3]


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst10|sevensegment0:inst
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst.IN3
A[0] => inst1.IN3
A[0] => inst2.IN3
A[1] => inst6.IN0
A[1] => inst1.IN2
A[2] => inst3.IN1
A[2] => inst.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst.IN0
A[3] => inst1.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst10|sevensegment1:inst2
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst2.IN2
A[0] => inst1.IN3
A[1] => inst6.IN0
A[1] => inst2.IN1
A[1] => inst3.IN1
A[2] => inst.IN1
A[2] => inst3.IN0
A[2] => inst1.IN1
A[3] => inst.IN0
A[3] => inst2.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst10|sevensegment2:inst3
Digit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[1] => inst1.IN2
A[1] => inst2.IN2
A[1] => inst6.IN0
A[2] => inst5.IN0
A[2] => inst2.IN1
A[2] => inst.IN1
A[3] => inst4.IN0
A[3] => inst2.IN0
A[3] => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst10|sevensegment3:inst4
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst3.IN2
A[0] => inst9.IN2
A[1] => inst6.IN0
A[1] => inst3.IN1
A[1] => inst2.IN2
A[2] => inst.IN1
A[2] => inst3.IN0
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst2.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst10|sevensegment5:inst6
Digit <= inst9.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN3
A[0] => inst8.IN2
A[0] => inst2.IN2
A[1] => inst6.IN0
A[1] => inst3.IN2
A[1] => inst8.IN1
A[2] => inst.IN1
A[2] => inst5.IN0
A[3] => inst.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst10|sevensegment4:inst5
Digit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN1
A[0] => inst.IN2
A[1] => inst6.IN0
A[2] => inst1.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst10|sevensegment6:inst7
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN3
A[0] => inst7.IN0
A[1] => inst2.IN2
A[1] => inst6.IN0
A[2] => inst2.IN1
A[2] => inst3.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst3.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst10|LPM_CONSTANT:inst8
result[0] <= <VCC>


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18
Y8[0] <= multiplex4:inst.Y4[0]
Y8[1] <= multiplex4:inst.Y4[1]
Y8[2] <= multiplex4:inst.Y4[2]
Y8[3] <= multiplex4:inst.Y4[3]
Y8[4] <= multiplex4:inst1.Y4[0]
Y8[5] <= multiplex4:inst1.Y4[1]
Y8[6] <= multiplex4:inst1.Y4[2]
Y8[7] <= multiplex4:inst1.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
A8[0] => multiplex4:inst.A4[0]
A8[1] => multiplex4:inst.A4[1]
A8[2] => multiplex4:inst.A4[2]
A8[3] => multiplex4:inst.A4[3]
A8[4] => multiplex4:inst1.A4[0]
A8[5] => multiplex4:inst1.A4[1]
A8[6] => multiplex4:inst1.A4[2]
A8[7] => multiplex4:inst1.A4[3]
B8[0] => multiplex4:inst.B4[0]
B8[1] => multiplex4:inst.B4[1]
B8[2] => multiplex4:inst.B4[2]
B8[3] => multiplex4:inst.B4[3]
B8[4] => multiplex4:inst1.B4[0]
B8[5] => multiplex4:inst1.B4[1]
B8[6] => multiplex4:inst1.B4[2]
B8[7] => multiplex4:inst1.B4[3]


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst11
Digit8[0] <= sevensegment0:inst.Digit
Digit8[1] <= sevensegment1:inst2.Digit
Digit8[2] <= sevensegment2:inst3.Digit
Digit8[3] <= sevensegment3:inst4.Digit
Digit8[4] <= sevensegment4:inst5.Digit
Digit8[5] <= sevensegment5:inst6.Digit
Digit8[6] <= sevensegment6:inst7.Digit
Digit8[7] <= LPM_CONSTANT:inst8.result[0]
Data4[0] => sevensegment0:inst.A[0]
Data4[0] => sevensegment1:inst2.A[0]
Data4[0] => sevensegment2:inst3.A[0]
Data4[0] => sevensegment3:inst4.A[0]
Data4[0] => sevensegment5:inst6.A[0]
Data4[0] => sevensegment4:inst5.A[0]
Data4[0] => sevensegment6:inst7.A[0]
Data4[1] => sevensegment0:inst.A[1]
Data4[1] => sevensegment1:inst2.A[1]
Data4[1] => sevensegment2:inst3.A[1]
Data4[1] => sevensegment3:inst4.A[1]
Data4[1] => sevensegment5:inst6.A[1]
Data4[1] => sevensegment4:inst5.A[1]
Data4[1] => sevensegment6:inst7.A[1]
Data4[2] => sevensegment0:inst.A[2]
Data4[2] => sevensegment1:inst2.A[2]
Data4[2] => sevensegment2:inst3.A[2]
Data4[2] => sevensegment3:inst4.A[2]
Data4[2] => sevensegment5:inst6.A[2]
Data4[2] => sevensegment4:inst5.A[2]
Data4[2] => sevensegment6:inst7.A[2]
Data4[3] => sevensegment0:inst.A[3]
Data4[3] => sevensegment1:inst2.A[3]
Data4[3] => sevensegment2:inst3.A[3]
Data4[3] => sevensegment3:inst4.A[3]
Data4[3] => sevensegment5:inst6.A[3]
Data4[3] => sevensegment4:inst5.A[3]
Data4[3] => sevensegment6:inst7.A[3]


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst11|sevensegment0:inst
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst.IN3
A[0] => inst1.IN3
A[0] => inst2.IN3
A[1] => inst6.IN0
A[1] => inst1.IN2
A[2] => inst3.IN1
A[2] => inst.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst.IN0
A[3] => inst1.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst11|sevensegment1:inst2
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst2.IN2
A[0] => inst1.IN3
A[1] => inst6.IN0
A[1] => inst2.IN1
A[1] => inst3.IN1
A[2] => inst.IN1
A[2] => inst3.IN0
A[2] => inst1.IN1
A[3] => inst.IN0
A[3] => inst2.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst11|sevensegment2:inst3
Digit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[1] => inst1.IN2
A[1] => inst2.IN2
A[1] => inst6.IN0
A[2] => inst5.IN0
A[2] => inst2.IN1
A[2] => inst.IN1
A[3] => inst4.IN0
A[3] => inst2.IN0
A[3] => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst11|sevensegment3:inst4
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst3.IN2
A[0] => inst9.IN2
A[1] => inst6.IN0
A[1] => inst3.IN1
A[1] => inst2.IN2
A[2] => inst.IN1
A[2] => inst3.IN0
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst2.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst11|sevensegment5:inst6
Digit <= inst9.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN3
A[0] => inst8.IN2
A[0] => inst2.IN2
A[1] => inst6.IN0
A[1] => inst3.IN2
A[1] => inst8.IN1
A[2] => inst.IN1
A[2] => inst5.IN0
A[3] => inst.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst11|sevensegment4:inst5
Digit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN1
A[0] => inst.IN2
A[1] => inst6.IN0
A[2] => inst1.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst11|sevensegment6:inst7
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN3
A[0] => inst7.IN0
A[1] => inst2.IN2
A[1] => inst6.IN0
A[2] => inst2.IN1
A[2] => inst3.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst3.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst11|LPM_CONSTANT:inst8
result[0] <= <VCC>


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17
Y8[0] <= multiplex4:inst.Y4[0]
Y8[1] <= multiplex4:inst.Y4[1]
Y8[2] <= multiplex4:inst.Y4[2]
Y8[3] <= multiplex4:inst.Y4[3]
Y8[4] <= multiplex4:inst1.Y4[0]
Y8[5] <= multiplex4:inst1.Y4[1]
Y8[6] <= multiplex4:inst1.Y4[2]
Y8[7] <= multiplex4:inst1.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
A8[0] => multiplex4:inst.A4[0]
A8[1] => multiplex4:inst.A4[1]
A8[2] => multiplex4:inst.A4[2]
A8[3] => multiplex4:inst.A4[3]
A8[4] => multiplex4:inst1.A4[0]
A8[5] => multiplex4:inst1.A4[1]
A8[6] => multiplex4:inst1.A4[2]
A8[7] => multiplex4:inst1.A4[3]
B8[0] => multiplex4:inst.B4[0]
B8[1] => multiplex4:inst.B4[1]
B8[2] => multiplex4:inst.B4[2]
B8[3] => multiplex4:inst.B4[3]
B8[4] => multiplex4:inst1.B4[0]
B8[5] => multiplex4:inst1.B4[1]
B8[6] => multiplex4:inst1.B4[2]
B8[7] => multiplex4:inst1.B4[3]


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst13
Digit8[0] <= sevensegment0:inst.Digit
Digit8[1] <= sevensegment1:inst2.Digit
Digit8[2] <= sevensegment2:inst3.Digit
Digit8[3] <= sevensegment3:inst4.Digit
Digit8[4] <= sevensegment4:inst5.Digit
Digit8[5] <= sevensegment5:inst6.Digit
Digit8[6] <= sevensegment6:inst7.Digit
Digit8[7] <= LPM_CONSTANT:inst8.result[0]
Data4[0] => sevensegment0:inst.A[0]
Data4[0] => sevensegment1:inst2.A[0]
Data4[0] => sevensegment2:inst3.A[0]
Data4[0] => sevensegment3:inst4.A[0]
Data4[0] => sevensegment5:inst6.A[0]
Data4[0] => sevensegment4:inst5.A[0]
Data4[0] => sevensegment6:inst7.A[0]
Data4[1] => sevensegment0:inst.A[1]
Data4[1] => sevensegment1:inst2.A[1]
Data4[1] => sevensegment2:inst3.A[1]
Data4[1] => sevensegment3:inst4.A[1]
Data4[1] => sevensegment5:inst6.A[1]
Data4[1] => sevensegment4:inst5.A[1]
Data4[1] => sevensegment6:inst7.A[1]
Data4[2] => sevensegment0:inst.A[2]
Data4[2] => sevensegment1:inst2.A[2]
Data4[2] => sevensegment2:inst3.A[2]
Data4[2] => sevensegment3:inst4.A[2]
Data4[2] => sevensegment5:inst6.A[2]
Data4[2] => sevensegment4:inst5.A[2]
Data4[2] => sevensegment6:inst7.A[2]
Data4[3] => sevensegment0:inst.A[3]
Data4[3] => sevensegment1:inst2.A[3]
Data4[3] => sevensegment2:inst3.A[3]
Data4[3] => sevensegment3:inst4.A[3]
Data4[3] => sevensegment5:inst6.A[3]
Data4[3] => sevensegment4:inst5.A[3]
Data4[3] => sevensegment6:inst7.A[3]


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst13|sevensegment0:inst
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst.IN3
A[0] => inst1.IN3
A[0] => inst2.IN3
A[1] => inst6.IN0
A[1] => inst1.IN2
A[2] => inst3.IN1
A[2] => inst.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst.IN0
A[3] => inst1.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst13|sevensegment1:inst2
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst2.IN2
A[0] => inst1.IN3
A[1] => inst6.IN0
A[1] => inst2.IN1
A[1] => inst3.IN1
A[2] => inst.IN1
A[2] => inst3.IN0
A[2] => inst1.IN1
A[3] => inst.IN0
A[3] => inst2.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst13|sevensegment2:inst3
Digit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[1] => inst1.IN2
A[1] => inst2.IN2
A[1] => inst6.IN0
A[2] => inst5.IN0
A[2] => inst2.IN1
A[2] => inst.IN1
A[3] => inst4.IN0
A[3] => inst2.IN0
A[3] => inst.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst13|sevensegment3:inst4
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst7.IN0
A[0] => inst3.IN2
A[0] => inst9.IN2
A[1] => inst6.IN0
A[1] => inst3.IN1
A[1] => inst2.IN2
A[2] => inst.IN1
A[2] => inst3.IN0
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst2.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst13|sevensegment5:inst6
Digit <= inst9.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN3
A[0] => inst8.IN2
A[0] => inst2.IN2
A[1] => inst6.IN0
A[1] => inst3.IN2
A[1] => inst8.IN1
A[2] => inst.IN1
A[2] => inst5.IN0
A[3] => inst.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst13|sevensegment4:inst5
Digit <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN1
A[0] => inst.IN2
A[1] => inst6.IN0
A[2] => inst1.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst13|sevensegment6:inst7
Digit <= inst8.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst2.IN3
A[0] => inst7.IN0
A[1] => inst2.IN2
A[1] => inst6.IN0
A[2] => inst2.IN1
A[2] => inst3.IN1
A[2] => inst5.IN0
A[3] => inst4.IN0
A[3] => inst3.IN0


|processor|ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst13|LPM_CONSTANT:inst8
result[0] <= <VCC>


|processor|ram:inst23|dmem:inst
clk => RAM.we_a.CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[31].CLK
clk => RAM.data_a[30].CLK
clk => RAM.data_a[29].CLK
clk => RAM.data_a[28].CLK
clk => RAM.data_a[27].CLK
clk => RAM.data_a[26].CLK
clk => RAM.data_a[25].CLK
clk => RAM.data_a[24].CLK
clk => RAM.data_a[23].CLK
clk => RAM.data_a[22].CLK
clk => RAM.data_a[21].CLK
clk => RAM.data_a[20].CLK
clk => RAM.data_a[19].CLK
clk => RAM.data_a[18].CLK
clk => RAM.data_a[17].CLK
clk => RAM.data_a[16].CLK
clk => RAM.data_a[15].CLK
clk => RAM.data_a[14].CLK
clk => RAM.data_a[13].CLK
clk => RAM.data_a[12].CLK
clk => RAM.data_a[11].CLK
clk => RAM.data_a[10].CLK
clk => RAM.data_a[9].CLK
clk => RAM.data_a[8].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => RAM.CLK0
we => RAM.we_a.DATAIN
we => RAM.WE
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => RAM.waddr_a[0].DATAIN
a[2] => RAM.WADDR
a[2] => RAM.RADDR
a[3] => RAM.waddr_a[1].DATAIN
a[3] => RAM.WADDR1
a[3] => RAM.RADDR1
a[4] => RAM.waddr_a[2].DATAIN
a[4] => RAM.WADDR2
a[4] => RAM.RADDR2
a[5] => RAM.waddr_a[3].DATAIN
a[5] => RAM.WADDR3
a[5] => RAM.RADDR3
a[6] => RAM.waddr_a[4].DATAIN
a[6] => RAM.WADDR4
a[6] => RAM.RADDR4
a[7] => RAM.waddr_a[5].DATAIN
a[7] => RAM.WADDR5
a[7] => RAM.RADDR5
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
wd[0] => RAM.data_a[0].DATAIN
wd[0] => RAM.DATAIN
wd[1] => RAM.data_a[1].DATAIN
wd[1] => RAM.DATAIN1
wd[2] => RAM.data_a[2].DATAIN
wd[2] => RAM.DATAIN2
wd[3] => RAM.data_a[3].DATAIN
wd[3] => RAM.DATAIN3
wd[4] => RAM.data_a[4].DATAIN
wd[4] => RAM.DATAIN4
wd[5] => RAM.data_a[5].DATAIN
wd[5] => RAM.DATAIN5
wd[6] => RAM.data_a[6].DATAIN
wd[6] => RAM.DATAIN6
wd[7] => RAM.data_a[7].DATAIN
wd[7] => RAM.DATAIN7
wd[8] => RAM.data_a[8].DATAIN
wd[8] => RAM.DATAIN8
wd[9] => RAM.data_a[9].DATAIN
wd[9] => RAM.DATAIN9
wd[10] => RAM.data_a[10].DATAIN
wd[10] => RAM.DATAIN10
wd[11] => RAM.data_a[11].DATAIN
wd[11] => RAM.DATAIN11
wd[12] => RAM.data_a[12].DATAIN
wd[12] => RAM.DATAIN12
wd[13] => RAM.data_a[13].DATAIN
wd[13] => RAM.DATAIN13
wd[14] => RAM.data_a[14].DATAIN
wd[14] => RAM.DATAIN14
wd[15] => RAM.data_a[15].DATAIN
wd[15] => RAM.DATAIN15
wd[16] => RAM.data_a[16].DATAIN
wd[16] => RAM.DATAIN16
wd[17] => RAM.data_a[17].DATAIN
wd[17] => RAM.DATAIN17
wd[18] => RAM.data_a[18].DATAIN
wd[18] => RAM.DATAIN18
wd[19] => RAM.data_a[19].DATAIN
wd[19] => RAM.DATAIN19
wd[20] => RAM.data_a[20].DATAIN
wd[20] => RAM.DATAIN20
wd[21] => RAM.data_a[21].DATAIN
wd[21] => RAM.DATAIN21
wd[22] => RAM.data_a[22].DATAIN
wd[22] => RAM.DATAIN22
wd[23] => RAM.data_a[23].DATAIN
wd[23] => RAM.DATAIN23
wd[24] => RAM.data_a[24].DATAIN
wd[24] => RAM.DATAIN24
wd[25] => RAM.data_a[25].DATAIN
wd[25] => RAM.DATAIN25
wd[26] => RAM.data_a[26].DATAIN
wd[26] => RAM.DATAIN26
wd[27] => RAM.data_a[27].DATAIN
wd[27] => RAM.DATAIN27
wd[28] => RAM.data_a[28].DATAIN
wd[28] => RAM.DATAIN28
wd[29] => RAM.data_a[29].DATAIN
wd[29] => RAM.DATAIN29
wd[30] => RAM.data_a[30].DATAIN
wd[30] => RAM.DATAIN30
wd[31] => RAM.data_a[31].DATAIN
wd[31] => RAM.DATAIN31
rd[0] <= RAM.DATAOUT
rd[1] <= RAM.DATAOUT1
rd[2] <= RAM.DATAOUT2
rd[3] <= RAM.DATAOUT3
rd[4] <= RAM.DATAOUT4
rd[5] <= RAM.DATAOUT5
rd[6] <= RAM.DATAOUT6
rd[7] <= RAM.DATAOUT7
rd[8] <= RAM.DATAOUT8
rd[9] <= RAM.DATAOUT9
rd[10] <= RAM.DATAOUT10
rd[11] <= RAM.DATAOUT11
rd[12] <= RAM.DATAOUT12
rd[13] <= RAM.DATAOUT13
rd[14] <= RAM.DATAOUT14
rd[15] <= RAM.DATAOUT15
rd[16] <= RAM.DATAOUT16
rd[17] <= RAM.DATAOUT17
rd[18] <= RAM.DATAOUT18
rd[19] <= RAM.DATAOUT19
rd[20] <= RAM.DATAOUT20
rd[21] <= RAM.DATAOUT21
rd[22] <= RAM.DATAOUT22
rd[23] <= RAM.DATAOUT23
rd[24] <= RAM.DATAOUT24
rd[25] <= RAM.DATAOUT25
rd[26] <= RAM.DATAOUT26
rd[27] <= RAM.DATAOUT27
rd[28] <= RAM.DATAOUT28
rd[29] <= RAM.DATAOUT29
rd[30] <= RAM.DATAOUT30
rd[31] <= RAM.DATAOUT31


|processor|controlUnit:inst5
Jump <= mainDecoder:inst2.Jump
OpCode[0] => mainDecoder:inst2.OpCode[0]
OpCode[1] => mainDecoder:inst2.OpCode[1]
OpCode[2] => mainDecoder:inst2.OpCode[2]
OpCode[3] => mainDecoder:inst2.OpCode[3]
OpCode[4] => mainDecoder:inst2.OpCode[4]
OpCode[5] => mainDecoder:inst2.OpCode[5]
MemtoReg <= mainDecoder:inst2.MemtoReg
MemWrite <= mainDecoder:inst2.MemWrite
Branch <= mainDecoder:inst2.Branch
ALUSrc <= mainDecoder:inst2.ALUSrc
RegDst <= mainDecoder:inst2.RegDst
RegWrite <= mainDecoder:inst2.RegWrite
ALUControl[0] <= aluDecoder:inst.ALUControl[0]
ALUControl[1] <= aluDecoder:inst.ALUControl[1]
ALUControl[2] <= aluDecoder:inst.ALUControl[2]
Funct[0] => aluDecoder:inst.Funct[0]
Funct[1] => aluDecoder:inst.Funct[1]
Funct[2] => aluDecoder:inst.Funct[2]
Funct[3] => aluDecoder:inst.Funct[3]
Funct[4] => aluDecoder:inst.Funct[4]
Funct[5] => aluDecoder:inst.Funct[5]


|processor|controlUnit:inst5|mainDecoder:inst2
Jump <= jumpDecoder:inst9.Jump
OpCode[0] => jumpDecoder:inst9.Op[0]
OpCode[0] => MemtoRegDecoder:inst5.Op[0]
OpCode[0] => MemWriteDecoder:inst4.Op[0]
OpCode[0] => BranchDecoder:inst3.Op[0]
OpCode[0] => AluSrcDecoder:inst2.Op[0]
OpCode[0] => RegDstDecoder:inst6.Op[0]
OpCode[0] => RegWriteDecoder:inst7.Op[0]
OpCode[0] => ALUOpDecoder:inst.Op[0]
OpCode[1] => jumpDecoder:inst9.Op[1]
OpCode[1] => MemtoRegDecoder:inst5.Op[1]
OpCode[1] => MemWriteDecoder:inst4.Op[1]
OpCode[1] => BranchDecoder:inst3.Op[1]
OpCode[1] => AluSrcDecoder:inst2.Op[1]
OpCode[1] => RegDstDecoder:inst6.Op[1]
OpCode[1] => RegWriteDecoder:inst7.Op[1]
OpCode[1] => ALUOpDecoder:inst.Op[1]
OpCode[2] => jumpDecoder:inst9.Op[2]
OpCode[2] => MemtoRegDecoder:inst5.Op[2]
OpCode[2] => MemWriteDecoder:inst4.Op[2]
OpCode[2] => BranchDecoder:inst3.Op[2]
OpCode[2] => AluSrcDecoder:inst2.Op[2]
OpCode[2] => RegDstDecoder:inst6.Op[2]
OpCode[2] => RegWriteDecoder:inst7.Op[2]
OpCode[2] => ALUOpDecoder:inst.Op[2]
OpCode[3] => jumpDecoder:inst9.Op[3]
OpCode[3] => MemtoRegDecoder:inst5.Op[3]
OpCode[3] => MemWriteDecoder:inst4.Op[3]
OpCode[3] => BranchDecoder:inst3.Op[3]
OpCode[3] => AluSrcDecoder:inst2.Op[3]
OpCode[3] => RegDstDecoder:inst6.Op[3]
OpCode[3] => RegWriteDecoder:inst7.Op[3]
OpCode[3] => ALUOpDecoder:inst.Op[3]
OpCode[4] => jumpDecoder:inst9.Op[4]
OpCode[4] => MemtoRegDecoder:inst5.Op[4]
OpCode[4] => MemWriteDecoder:inst4.Op[4]
OpCode[4] => BranchDecoder:inst3.Op[4]
OpCode[4] => AluSrcDecoder:inst2.Op[4]
OpCode[4] => RegDstDecoder:inst6.Op[4]
OpCode[4] => RegWriteDecoder:inst7.Op[4]
OpCode[4] => ALUOpDecoder:inst.Op[4]
OpCode[5] => jumpDecoder:inst9.Op[5]
OpCode[5] => MemtoRegDecoder:inst5.Op[5]
OpCode[5] => MemWriteDecoder:inst4.Op[5]
OpCode[5] => BranchDecoder:inst3.Op[5]
OpCode[5] => AluSrcDecoder:inst2.Op[5]
OpCode[5] => RegDstDecoder:inst6.Op[5]
OpCode[5] => RegWriteDecoder:inst7.Op[5]
OpCode[5] => ALUOpDecoder:inst.Op[5]
MemtoReg <= MemtoRegDecoder:inst5.MemtoReg
MemWrite <= MemWriteDecoder:inst4.MemWrite
Branch <= BranchDecoder:inst3.Branch
ALUSrc <= AluSrcDecoder:inst2.AluSrc
RegDst <= RegDstDecoder:inst6.RegDst
RegWrite <= RegWriteDecoder:inst7.RegWrite
ALUOp[0] <= ALUOpDecoder:inst.ALUOp[0]
ALUOp[1] <= ALUOpDecoder:inst.ALUOp[1]


|processor|controlUnit:inst5|mainDecoder:inst2|jumpDecoder:inst9
Jump <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Op[0] => inst.IN0
Op[1] => inst2.IN0
Op[2] => ~NO_FANOUT~
Op[3] => ~NO_FANOUT~
Op[4] => ~NO_FANOUT~
Op[5] => ~NO_FANOUT~


|processor|controlUnit:inst5|mainDecoder:inst2|MemtoRegDecoder:inst5
MemtoReg <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
Op[0] => ~NO_FANOUT~
Op[1] => MemtoReg.DATAIN
Op[2] => ~NO_FANOUT~
Op[3] => ~NO_FANOUT~
Op[4] => ~NO_FANOUT~
Op[5] => ~NO_FANOUT~


|processor|controlUnit:inst5|mainDecoder:inst2|MemWriteDecoder:inst4
MemWrite <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Op[0] => ~NO_FANOUT~
Op[1] => inst2.IN0
Op[2] => ~NO_FANOUT~
Op[3] => inst2.IN1
Op[4] => ~NO_FANOUT~
Op[5] => ~NO_FANOUT~


|processor|controlUnit:inst5|mainDecoder:inst2|BranchDecoder:inst3
Branch <= Op[2].DB_MAX_OUTPUT_PORT_TYPE
Op[0] => ~NO_FANOUT~
Op[1] => ~NO_FANOUT~
Op[2] => Branch.DATAIN
Op[3] => ~NO_FANOUT~
Op[4] => ~NO_FANOUT~
Op[5] => ~NO_FANOUT~


|processor|controlUnit:inst5|mainDecoder:inst2|AluSrcDecoder:inst2
AluSrc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Op[0] => ~NO_FANOUT~
Op[1] => inst2.IN1
Op[2] => ~NO_FANOUT~
Op[3] => inst2.IN0
Op[4] => ~NO_FANOUT~
Op[5] => ~NO_FANOUT~


|processor|controlUnit:inst5|mainDecoder:inst2|RegDstDecoder:inst6
RegDst <= inst.DB_MAX_OUTPUT_PORT_TYPE
Op[0] => ~NO_FANOUT~
Op[1] => inst.IN0
Op[2] => ~NO_FANOUT~
Op[3] => inst.IN1
Op[4] => ~NO_FANOUT~
Op[5] => ~NO_FANOUT~


|processor|controlUnit:inst5|mainDecoder:inst2|RegWriteDecoder:inst7
RegWrite <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Op[0] => inst2.IN0
Op[1] => inst7.IN0
Op[2] => inst7.IN1
Op[3] => inst.IN0
Op[4] => ~NO_FANOUT~
Op[5] => ~NO_FANOUT~


|processor|controlUnit:inst5|mainDecoder:inst2|ALUOpDecoder:inst
ALUOp[0] <= ALUOp0Decoder:inst.ALUOp0
ALUOp[1] <= ALUOp1Decoder:inst2.ALUOp1
Op[0] => ALUOp0Decoder:inst.Op[0]
Op[0] => ALUOp1Decoder:inst2.Op[0]
Op[1] => ALUOp0Decoder:inst.Op[1]
Op[1] => ALUOp1Decoder:inst2.Op[1]
Op[2] => ALUOp0Decoder:inst.Op[2]
Op[2] => ALUOp1Decoder:inst2.Op[2]
Op[3] => ALUOp0Decoder:inst.Op[3]
Op[3] => ALUOp1Decoder:inst2.Op[3]
Op[4] => ALUOp0Decoder:inst.Op[4]
Op[4] => ALUOp1Decoder:inst2.Op[4]
Op[5] => ALUOp0Decoder:inst.Op[5]
Op[5] => ALUOp1Decoder:inst2.Op[5]


|processor|controlUnit:inst5|mainDecoder:inst2|ALUOpDecoder:inst|ALUOp0Decoder:inst
ALUOp0 <= Op[2].DB_MAX_OUTPUT_PORT_TYPE
Op[0] => ~NO_FANOUT~
Op[1] => ~NO_FANOUT~
Op[2] => ALUOp0.DATAIN
Op[3] => ~NO_FANOUT~
Op[4] => ~NO_FANOUT~
Op[5] => ~NO_FANOUT~


|processor|controlUnit:inst5|mainDecoder:inst2|ALUOpDecoder:inst|ALUOp1Decoder:inst2
ALUOp1 <= inst.DB_MAX_OUTPUT_PORT_TYPE
Op[0] => ~NO_FANOUT~
Op[1] => inst.IN2
Op[2] => inst.IN1
Op[3] => inst.IN0
Op[4] => ~NO_FANOUT~
Op[5] => ~NO_FANOUT~


|processor|controlUnit:inst5|aluDecoder:inst
ALUControl[0] <= multiplex3:inst2.Y3[0]
ALUControl[1] <= multiplex3:inst2.Y3[1]
ALUControl[2] <= multiplex3:inst2.Y3[2]
ALUOp[0] => multiplex3:inst3.S1
ALUOp[1] => multiplex3:inst2.S1
Funct[0] => aludcllayer:inst.Funct[0]
Funct[1] => aludcllayer:inst.Funct[1]
Funct[2] => aludcllayer:inst.Funct[2]
Funct[3] => aludcllayer:inst.Funct[3]
Funct[4] => ~NO_FANOUT~
Funct[5] => ~NO_FANOUT~


|processor|controlUnit:inst5|aluDecoder:inst|multiplex3:inst2
Y3[0] <= multiplex:inst.Y
Y3[1] <= multiplex:inst1.Y
Y3[2] <= multiplex:inst2.Y
A3[0] => multiplex:inst.A
A3[1] => multiplex:inst1.A
A3[2] => multiplex:inst2.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
B3[0] => multiplex:inst.B
B3[1] => multiplex:inst1.B
B3[2] => multiplex:inst2.B


|processor|controlUnit:inst5|aluDecoder:inst|multiplex3:inst2|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|controlUnit:inst5|aluDecoder:inst|multiplex3:inst2|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|controlUnit:inst5|aluDecoder:inst|multiplex3:inst2|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|controlUnit:inst5|aluDecoder:inst|multiplex3:inst3
Y3[0] <= multiplex:inst.Y
Y3[1] <= multiplex:inst1.Y
Y3[2] <= multiplex:inst2.Y
A3[0] => multiplex:inst.A
A3[1] => multiplex:inst1.A
A3[2] => multiplex:inst2.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
B3[0] => multiplex:inst.B
B3[1] => multiplex:inst1.B
B3[2] => multiplex:inst2.B


|processor|controlUnit:inst5|aluDecoder:inst|multiplex3:inst3|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|controlUnit:inst5|aluDecoder:inst|multiplex3:inst3|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|controlUnit:inst5|aluDecoder:inst|multiplex3:inst3|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|controlUnit:inst5|aluDecoder:inst|LPM_CONSTANT:inst4
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>


|processor|controlUnit:inst5|aluDecoder:inst|LPM_CONSTANT:inst5
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>


|processor|controlUnit:inst5|aluDecoder:inst|aludcllayer:inst
ALUControl[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= Funct[1].DB_MAX_OUTPUT_PORT_TYPE
Funct[0] => inst.IN1
Funct[1] => ALUControl[2].DATAIN
Funct[2] => inst2.IN0
Funct[3] => inst.IN0


|processor|split:inst20
fun[0] <= Instr[0].DB_MAX_OUTPUT_PORT_TYPE
fun[1] <= Instr[1].DB_MAX_OUTPUT_PORT_TYPE
fun[2] <= Instr[2].DB_MAX_OUTPUT_PORT_TYPE
fun[3] <= Instr[3].DB_MAX_OUTPUT_PORT_TYPE
fun[4] <= Instr[4].DB_MAX_OUTPUT_PORT_TYPE
fun[5] <= Instr[5].DB_MAX_OUTPUT_PORT_TYPE
Instr[0] => fun[0].DATAIN
Instr[0] => imm[0].DATAIN
Instr[0] => pc26[0].DATAIN
Instr[1] => fun[1].DATAIN
Instr[1] => imm[1].DATAIN
Instr[1] => pc26[1].DATAIN
Instr[2] => fun[2].DATAIN
Instr[2] => imm[2].DATAIN
Instr[2] => pc26[2].DATAIN
Instr[3] => fun[3].DATAIN
Instr[3] => imm[3].DATAIN
Instr[3] => pc26[3].DATAIN
Instr[4] => fun[4].DATAIN
Instr[4] => imm[4].DATAIN
Instr[4] => pc26[4].DATAIN
Instr[5] => fun[5].DATAIN
Instr[5] => imm[5].DATAIN
Instr[5] => pc26[5].DATAIN
Instr[6] => imm[6].DATAIN
Instr[6] => pc26[6].DATAIN
Instr[7] => imm[7].DATAIN
Instr[7] => pc26[7].DATAIN
Instr[8] => imm[8].DATAIN
Instr[8] => pc26[8].DATAIN
Instr[9] => imm[9].DATAIN
Instr[9] => pc26[9].DATAIN
Instr[10] => imm[10].DATAIN
Instr[10] => pc26[10].DATAIN
Instr[11] => imm[11].DATAIN
Instr[11] => pc26[11].DATAIN
Instr[11] => rd[0].DATAIN
Instr[12] => imm[12].DATAIN
Instr[12] => pc26[12].DATAIN
Instr[12] => rd[1].DATAIN
Instr[13] => imm[13].DATAIN
Instr[13] => pc26[13].DATAIN
Instr[13] => rd[2].DATAIN
Instr[14] => imm[14].DATAIN
Instr[14] => pc26[14].DATAIN
Instr[14] => rd[3].DATAIN
Instr[15] => imm[15].DATAIN
Instr[15] => pc26[15].DATAIN
Instr[15] => rd[4].DATAIN
Instr[16] => pc26[16].DATAIN
Instr[16] => rt[0].DATAIN
Instr[17] => pc26[17].DATAIN
Instr[17] => rt[1].DATAIN
Instr[18] => pc26[18].DATAIN
Instr[18] => rt[2].DATAIN
Instr[19] => pc26[19].DATAIN
Instr[19] => rt[3].DATAIN
Instr[20] => pc26[20].DATAIN
Instr[20] => rt[4].DATAIN
Instr[21] => pc26[21].DATAIN
Instr[21] => rs[0].DATAIN
Instr[22] => pc26[22].DATAIN
Instr[22] => rs[1].DATAIN
Instr[23] => pc26[23].DATAIN
Instr[23] => rs[2].DATAIN
Instr[24] => pc26[24].DATAIN
Instr[24] => rs[3].DATAIN
Instr[25] => pc26[25].DATAIN
Instr[25] => rs[4].DATAIN
Instr[26] => op[0].DATAIN
Instr[27] => op[1].DATAIN
Instr[28] => op[2].DATAIN
Instr[29] => op[3].DATAIN
Instr[30] => op[4].DATAIN
Instr[31] => op[5].DATAIN
imm[0] <= Instr[0].DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= Instr[1].DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= Instr[2].DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= Instr[3].DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= Instr[4].DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= Instr[5].DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= Instr[6].DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= Instr[7].DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= Instr[8].DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= Instr[9].DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= Instr[10].DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= Instr[11].DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= Instr[12].DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= Instr[13].DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= Instr[14].DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= Instr[15].DB_MAX_OUTPUT_PORT_TYPE
op[0] <= Instr[26].DB_MAX_OUTPUT_PORT_TYPE
op[1] <= Instr[27].DB_MAX_OUTPUT_PORT_TYPE
op[2] <= Instr[28].DB_MAX_OUTPUT_PORT_TYPE
op[3] <= Instr[29].DB_MAX_OUTPUT_PORT_TYPE
op[4] <= Instr[30].DB_MAX_OUTPUT_PORT_TYPE
op[5] <= Instr[31].DB_MAX_OUTPUT_PORT_TYPE
pc26[0] <= Instr[0].DB_MAX_OUTPUT_PORT_TYPE
pc26[1] <= Instr[1].DB_MAX_OUTPUT_PORT_TYPE
pc26[2] <= Instr[2].DB_MAX_OUTPUT_PORT_TYPE
pc26[3] <= Instr[3].DB_MAX_OUTPUT_PORT_TYPE
pc26[4] <= Instr[4].DB_MAX_OUTPUT_PORT_TYPE
pc26[5] <= Instr[5].DB_MAX_OUTPUT_PORT_TYPE
pc26[6] <= Instr[6].DB_MAX_OUTPUT_PORT_TYPE
pc26[7] <= Instr[7].DB_MAX_OUTPUT_PORT_TYPE
pc26[8] <= Instr[8].DB_MAX_OUTPUT_PORT_TYPE
pc26[9] <= Instr[9].DB_MAX_OUTPUT_PORT_TYPE
pc26[10] <= Instr[10].DB_MAX_OUTPUT_PORT_TYPE
pc26[11] <= Instr[11].DB_MAX_OUTPUT_PORT_TYPE
pc26[12] <= Instr[12].DB_MAX_OUTPUT_PORT_TYPE
pc26[13] <= Instr[13].DB_MAX_OUTPUT_PORT_TYPE
pc26[14] <= Instr[14].DB_MAX_OUTPUT_PORT_TYPE
pc26[15] <= Instr[15].DB_MAX_OUTPUT_PORT_TYPE
pc26[16] <= Instr[16].DB_MAX_OUTPUT_PORT_TYPE
pc26[17] <= Instr[17].DB_MAX_OUTPUT_PORT_TYPE
pc26[18] <= Instr[18].DB_MAX_OUTPUT_PORT_TYPE
pc26[19] <= Instr[19].DB_MAX_OUTPUT_PORT_TYPE
pc26[20] <= Instr[20].DB_MAX_OUTPUT_PORT_TYPE
pc26[21] <= Instr[21].DB_MAX_OUTPUT_PORT_TYPE
pc26[22] <= Instr[22].DB_MAX_OUTPUT_PORT_TYPE
pc26[23] <= Instr[23].DB_MAX_OUTPUT_PORT_TYPE
pc26[24] <= Instr[24].DB_MAX_OUTPUT_PORT_TYPE
pc26[25] <= Instr[25].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= Instr[11].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= Instr[12].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= Instr[13].DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= Instr[14].DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= Instr[15].DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= Instr[21].DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= Instr[22].DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= Instr[23].DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= Instr[24].DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= Instr[25].DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= Instr[16].DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= Instr[17].DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= Instr[18].DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= Instr[19].DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= Instr[20].DB_MAX_OUTPUT_PORT_TYPE


|processor|rom:inst8
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => Mux0.IN19
A[2] => Mux1.IN19
A[2] => Mux2.IN19
A[2] => Mux3.IN36
A[2] => Mux4.IN19
A[2] => Mux5.IN19
A[2] => Mux6.IN19
A[2] => Mux7.IN19
A[2] => Mux8.IN19
A[2] => Mux9.IN19
A[2] => Mux10.IN19
A[2] => Mux11.IN19
A[2] => Mux12.IN19
A[2] => Mux13.IN36
A[2] => Mux14.IN19
A[2] => Mux15.IN36
A[2] => Mux16.IN36
A[2] => Mux17.IN19
A[2] => Mux18.IN19
A[2] => Mux19.IN19
A[2] => Mux20.IN19
A[2] => Mux21.IN19
A[2] => Mux22.IN36
A[2] => Mux23.IN19
A[2] => Mux24.IN19
A[2] => Mux25.IN36
A[2] => Mux26.IN19
A[2] => Mux27.IN19
A[3] => Mux0.IN18
A[3] => Mux1.IN18
A[3] => Mux2.IN18
A[3] => Mux3.IN35
A[3] => Mux4.IN18
A[3] => Mux5.IN18
A[3] => Mux6.IN18
A[3] => Mux7.IN18
A[3] => Mux8.IN18
A[3] => Mux9.IN18
A[3] => Mux10.IN18
A[3] => Mux11.IN18
A[3] => Mux12.IN18
A[3] => Mux13.IN35
A[3] => Mux14.IN18
A[3] => Mux15.IN35
A[3] => Mux16.IN35
A[3] => Mux17.IN18
A[3] => Mux18.IN18
A[3] => Mux19.IN18
A[3] => Mux20.IN18
A[3] => Mux21.IN18
A[3] => Mux22.IN35
A[3] => Mux23.IN18
A[3] => Mux24.IN18
A[3] => Mux25.IN35
A[3] => Mux26.IN18
A[3] => Mux27.IN18
A[4] => Mux0.IN17
A[4] => Mux1.IN17
A[4] => Mux2.IN17
A[4] => Mux3.IN34
A[4] => Mux4.IN17
A[4] => Mux5.IN17
A[4] => Mux6.IN17
A[4] => Mux7.IN17
A[4] => Mux8.IN17
A[4] => Mux9.IN17
A[4] => Mux10.IN17
A[4] => Mux11.IN17
A[4] => Mux12.IN17
A[4] => Mux13.IN34
A[4] => Mux14.IN17
A[4] => Mux15.IN34
A[4] => Mux16.IN34
A[4] => Mux17.IN17
A[4] => Mux18.IN17
A[4] => Mux19.IN17
A[4] => Mux20.IN17
A[4] => Mux21.IN17
A[4] => Mux22.IN34
A[4] => Mux23.IN17
A[4] => Mux24.IN17
A[4] => Mux25.IN34
A[4] => Mux26.IN17
A[4] => Mux27.IN17
A[5] => Mux0.IN16
A[5] => Mux1.IN16
A[5] => Mux2.IN16
A[5] => Mux3.IN33
A[5] => Mux4.IN16
A[5] => Mux5.IN16
A[5] => Mux6.IN16
A[5] => Mux7.IN16
A[5] => Mux8.IN16
A[5] => Mux9.IN16
A[5] => Mux10.IN16
A[5] => Mux11.IN16
A[5] => Mux12.IN16
A[5] => Mux13.IN33
A[5] => Mux14.IN16
A[5] => Mux15.IN33
A[5] => Mux16.IN33
A[5] => Mux17.IN16
A[5] => Mux18.IN16
A[5] => Mux19.IN16
A[5] => Mux20.IN16
A[5] => Mux21.IN16
A[5] => Mux22.IN33
A[5] => Mux23.IN16
A[5] => Mux24.IN16
A[5] => Mux25.IN33
A[5] => Mux26.IN16
A[5] => Mux27.IN16
A[6] => Mux3.IN32
A[6] => Mux13.IN32
A[6] => Mux15.IN32
A[6] => Mux16.IN32
A[6] => Mux22.IN32
A[6] => Mux25.IN32
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
D[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
D[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
D[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
D[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
D[7] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
D[8] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
D[9] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
D[10] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
D[11] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
D[12] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
D[13] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
D[14] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
D[15] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
D[16] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
D[17] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
D[18] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
D[19] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
D[20] <= <GND>
D[21] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
D[22] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
D[23] <= <GND>
D[24] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
D[25] <= <GND>
D[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
D[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
D[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
D[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
D[30] <= <GND>
D[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26
Q32[0] <= register4:inst3.Q4[0]
Q32[1] <= register4:inst3.Q4[1]
Q32[2] <= register4:inst3.Q4[2]
Q32[3] <= register4:inst3.Q4[3]
Q32[4] <= register4:inst4.Q4[0]
Q32[5] <= register4:inst4.Q4[1]
Q32[6] <= register4:inst4.Q4[2]
Q32[7] <= register4:inst4.Q4[3]
Q32[8] <= register4:inst5.Q4[0]
Q32[9] <= register4:inst5.Q4[1]
Q32[10] <= register4:inst5.Q4[2]
Q32[11] <= register4:inst5.Q4[3]
Q32[12] <= register4:inst6.Q4[0]
Q32[13] <= register4:inst6.Q4[1]
Q32[14] <= register4:inst6.Q4[2]
Q32[15] <= register4:inst6.Q4[3]
Q32[16] <= register4:inst7.Q4[0]
Q32[17] <= register4:inst7.Q4[1]
Q32[18] <= register4:inst7.Q4[2]
Q32[19] <= register4:inst7.Q4[3]
Q32[20] <= register4:inst2.Q4[0]
Q32[21] <= register4:inst2.Q4[1]
Q32[22] <= register4:inst2.Q4[2]
Q32[23] <= register4:inst2.Q4[3]
Q32[24] <= register4:inst1.Q4[0]
Q32[25] <= register4:inst1.Q4[1]
Q32[26] <= register4:inst1.Q4[2]
Q32[27] <= register4:inst1.Q4[3]
Q32[28] <= register4:inst.Q4[0]
Q32[29] <= register4:inst.Q4[1]
Q32[30] <= register4:inst.Q4[2]
Q32[31] <= register4:inst.Q4[3]
Clk => register4:inst.Clk
Clk => register4:inst1.Clk
Clk => register4:inst2.Clk
Clk => register4:inst7.Clk
Clk => register4:inst4.Clk
Clk => register4:inst5.Clk
Clk => register4:inst3.Clk
Clk => register4:inst6.Clk
Reset => register4:inst.Reset
Reset => register4:inst1.Reset
Reset => register4:inst2.Reset
Reset => register4:inst7.Reset
Reset => register4:inst4.Reset
Reset => register4:inst5.Reset
Reset => register4:inst3.Reset
Reset => register4:inst6.Reset
D32[0] => register4:inst3.D4[0]
D32[1] => register4:inst3.D4[1]
D32[2] => register4:inst3.D4[2]
D32[3] => register4:inst3.D4[3]
D32[4] => register4:inst4.D4[0]
D32[5] => register4:inst4.D4[1]
D32[6] => register4:inst4.D4[2]
D32[7] => register4:inst4.D4[3]
D32[8] => register4:inst5.D4[0]
D32[9] => register4:inst5.D4[1]
D32[10] => register4:inst5.D4[2]
D32[11] => register4:inst5.D4[3]
D32[12] => register4:inst6.D4[0]
D32[13] => register4:inst6.D4[1]
D32[14] => register4:inst6.D4[2]
D32[15] => register4:inst6.D4[3]
D32[16] => register4:inst7.D4[0]
D32[17] => register4:inst7.D4[1]
D32[18] => register4:inst7.D4[2]
D32[19] => register4:inst7.D4[3]
D32[20] => register4:inst2.D4[0]
D32[21] => register4:inst2.D4[1]
D32[22] => register4:inst2.D4[2]
D32[23] => register4:inst2.D4[3]
D32[24] => register4:inst1.D4[0]
D32[25] => register4:inst1.D4[1]
D32[26] => register4:inst1.D4[2]
D32[27] => register4:inst1.D4[3]
D32[28] => register4:inst.D4[0]
D32[29] => register4:inst.D4[1]
D32[30] => register4:inst.D4[2]
D32[31] => register4:inst.D4[3]


|processor|register32:inst26|register4:inst
Q4[0] <= resettabledflipflop:inst3.Q
Q4[1] <= resettabledflipflop:inst2.Q
Q4[2] <= resettabledflipflop:inst1.Q
Q4[3] <= resettabledflipflop:inst.Q
D4[0] => resettabledflipflop:inst3.D
D4[1] => resettabledflipflop:inst2.D
D4[2] => resettabledflipflop:inst1.D
D4[3] => resettabledflipflop:inst.D
Reset => resettabledflipflop:inst.Reset
Reset => resettabledflipflop:inst1.Reset
Reset => resettabledflipflop:inst2.Reset
Reset => resettabledflipflop:inst3.Reset
Clk => resettabledflipflop:inst.Clk
Clk => resettabledflipflop:inst1.Clk
Clk => resettabledflipflop:inst2.Clk
Clk => resettabledflipflop:inst3.Clk


|processor|register32:inst26|register4:inst|resettabledflipflop:inst
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst|resettabledflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst|resettabledflipflop:inst1
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst|resettabledflipflop:inst1|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst|resettabledflipflop:inst2
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst|resettabledflipflop:inst2|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst|resettabledflipflop:inst3
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst|resettabledflipflop:inst3|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst1
Q4[0] <= resettabledflipflop:inst3.Q
Q4[1] <= resettabledflipflop:inst2.Q
Q4[2] <= resettabledflipflop:inst1.Q
Q4[3] <= resettabledflipflop:inst.Q
D4[0] => resettabledflipflop:inst3.D
D4[1] => resettabledflipflop:inst2.D
D4[2] => resettabledflipflop:inst1.D
D4[3] => resettabledflipflop:inst.D
Reset => resettabledflipflop:inst.Reset
Reset => resettabledflipflop:inst1.Reset
Reset => resettabledflipflop:inst2.Reset
Reset => resettabledflipflop:inst3.Reset
Clk => resettabledflipflop:inst.Clk
Clk => resettabledflipflop:inst1.Clk
Clk => resettabledflipflop:inst2.Clk
Clk => resettabledflipflop:inst3.Clk


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst1
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst1|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst2
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst2|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst3
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst3|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst1|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst2
Q4[0] <= resettabledflipflop:inst3.Q
Q4[1] <= resettabledflipflop:inst2.Q
Q4[2] <= resettabledflipflop:inst1.Q
Q4[3] <= resettabledflipflop:inst.Q
D4[0] => resettabledflipflop:inst3.D
D4[1] => resettabledflipflop:inst2.D
D4[2] => resettabledflipflop:inst1.D
D4[3] => resettabledflipflop:inst.D
Reset => resettabledflipflop:inst.Reset
Reset => resettabledflipflop:inst1.Reset
Reset => resettabledflipflop:inst2.Reset
Reset => resettabledflipflop:inst3.Reset
Clk => resettabledflipflop:inst.Clk
Clk => resettabledflipflop:inst1.Clk
Clk => resettabledflipflop:inst2.Clk
Clk => resettabledflipflop:inst3.Clk


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst1
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst1|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst2
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst2|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst3
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst3|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst2|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst7
Q4[0] <= resettabledflipflop:inst3.Q
Q4[1] <= resettabledflipflop:inst2.Q
Q4[2] <= resettabledflipflop:inst1.Q
Q4[3] <= resettabledflipflop:inst.Q
D4[0] => resettabledflipflop:inst3.D
D4[1] => resettabledflipflop:inst2.D
D4[2] => resettabledflipflop:inst1.D
D4[3] => resettabledflipflop:inst.D
Reset => resettabledflipflop:inst.Reset
Reset => resettabledflipflop:inst1.Reset
Reset => resettabledflipflop:inst2.Reset
Reset => resettabledflipflop:inst3.Reset
Clk => resettabledflipflop:inst.Clk
Clk => resettabledflipflop:inst1.Clk
Clk => resettabledflipflop:inst2.Clk
Clk => resettabledflipflop:inst3.Clk


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst1
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst1|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst2
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst2|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst3
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst3|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst7|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst4
Q4[0] <= resettabledflipflop:inst3.Q
Q4[1] <= resettabledflipflop:inst2.Q
Q4[2] <= resettabledflipflop:inst1.Q
Q4[3] <= resettabledflipflop:inst.Q
D4[0] => resettabledflipflop:inst3.D
D4[1] => resettabledflipflop:inst2.D
D4[2] => resettabledflipflop:inst1.D
D4[3] => resettabledflipflop:inst.D
Reset => resettabledflipflop:inst.Reset
Reset => resettabledflipflop:inst1.Reset
Reset => resettabledflipflop:inst2.Reset
Reset => resettabledflipflop:inst3.Reset
Clk => resettabledflipflop:inst.Clk
Clk => resettabledflipflop:inst1.Clk
Clk => resettabledflipflop:inst2.Clk
Clk => resettabledflipflop:inst3.Clk


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst1
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst1|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst2
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst2|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst3
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst3|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst4|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst5
Q4[0] <= resettabledflipflop:inst3.Q
Q4[1] <= resettabledflipflop:inst2.Q
Q4[2] <= resettabledflipflop:inst1.Q
Q4[3] <= resettabledflipflop:inst.Q
D4[0] => resettabledflipflop:inst3.D
D4[1] => resettabledflipflop:inst2.D
D4[2] => resettabledflipflop:inst1.D
D4[3] => resettabledflipflop:inst.D
Reset => resettabledflipflop:inst.Reset
Reset => resettabledflipflop:inst1.Reset
Reset => resettabledflipflop:inst2.Reset
Reset => resettabledflipflop:inst3.Reset
Clk => resettabledflipflop:inst.Clk
Clk => resettabledflipflop:inst1.Clk
Clk => resettabledflipflop:inst2.Clk
Clk => resettabledflipflop:inst3.Clk


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst1
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst1|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst2
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst2|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst3
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst3|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst5|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst3
Q4[0] <= resettabledflipflop:inst3.Q
Q4[1] <= resettabledflipflop:inst2.Q
Q4[2] <= resettabledflipflop:inst1.Q
Q4[3] <= resettabledflipflop:inst.Q
D4[0] => resettabledflipflop:inst3.D
D4[1] => resettabledflipflop:inst2.D
D4[2] => resettabledflipflop:inst1.D
D4[3] => resettabledflipflop:inst.D
Reset => resettabledflipflop:inst.Reset
Reset => resettabledflipflop:inst1.Reset
Reset => resettabledflipflop:inst2.Reset
Reset => resettabledflipflop:inst3.Reset
Clk => resettabledflipflop:inst.Clk
Clk => resettabledflipflop:inst1.Clk
Clk => resettabledflipflop:inst2.Clk
Clk => resettabledflipflop:inst3.Clk


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst1
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst1|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst2
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst2|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst3
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst3|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst3|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst6
Q4[0] <= resettabledflipflop:inst3.Q
Q4[1] <= resettabledflipflop:inst2.Q
Q4[2] <= resettabledflipflop:inst1.Q
Q4[3] <= resettabledflipflop:inst.Q
D4[0] => resettabledflipflop:inst3.D
D4[1] => resettabledflipflop:inst2.D
D4[2] => resettabledflipflop:inst1.D
D4[3] => resettabledflipflop:inst.D
Reset => resettabledflipflop:inst.Reset
Reset => resettabledflipflop:inst1.Reset
Reset => resettabledflipflop:inst2.Reset
Reset => resettabledflipflop:inst3.Reset
Clk => resettabledflipflop:inst.Clk
Clk => resettabledflipflop:inst1.Clk
Clk => resettabledflipflop:inst2.Clk
Clk => resettabledflipflop:inst3.Clk


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst1
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst1|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst2
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst2|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst3
Q <= dflipflop:inst.Q
D => inst2.IN0
Reset => inst1.IN0
Clk => dflipflop:inst.Clk


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst3|dflipflop:inst
Q <= dstylelatch:inst.Q
D => dstylelatch:inst1.D
Clk => inst2.IN0
Clk => dstylelatch:inst.E
QPrime <= dstylelatch:inst.QPrime


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|register32:inst26|register4:inst6|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst1
Q <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D => inst4.IN0
D => inst3.IN1
E => inst.IN1
E => inst3.IN0
QPrime <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplex32:inst19
Y32[0] <= multiplex4:inst.Y4[0]
Y32[1] <= multiplex4:inst.Y4[1]
Y32[2] <= multiplex4:inst.Y4[2]
Y32[3] <= multiplex4:inst.Y4[3]
Y32[4] <= multiplex4:inst1.Y4[0]
Y32[5] <= multiplex4:inst1.Y4[1]
Y32[6] <= multiplex4:inst1.Y4[2]
Y32[7] <= multiplex4:inst1.Y4[3]
Y32[8] <= multiplex4:inst2.Y4[0]
Y32[9] <= multiplex4:inst2.Y4[1]
Y32[10] <= multiplex4:inst2.Y4[2]
Y32[11] <= multiplex4:inst2.Y4[3]
Y32[12] <= multiplex4:inst3.Y4[0]
Y32[13] <= multiplex4:inst3.Y4[1]
Y32[14] <= multiplex4:inst3.Y4[2]
Y32[15] <= multiplex4:inst3.Y4[3]
Y32[16] <= multiplex4:inst4.Y4[0]
Y32[17] <= multiplex4:inst4.Y4[1]
Y32[18] <= multiplex4:inst4.Y4[2]
Y32[19] <= multiplex4:inst4.Y4[3]
Y32[20] <= multiplex4:inst5.Y4[0]
Y32[21] <= multiplex4:inst5.Y4[1]
Y32[22] <= multiplex4:inst5.Y4[2]
Y32[23] <= multiplex4:inst5.Y4[3]
Y32[24] <= multiplex4:inst6.Y4[0]
Y32[25] <= multiplex4:inst6.Y4[1]
Y32[26] <= multiplex4:inst6.Y4[2]
Y32[27] <= multiplex4:inst6.Y4[3]
Y32[28] <= multiplex4:inst7.Y4[0]
Y32[29] <= multiplex4:inst7.Y4[1]
Y32[30] <= multiplex4:inst7.Y4[2]
Y32[31] <= multiplex4:inst7.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
S11 => multiplex4:inst2.S1
S11 => multiplex4:inst3.S1
S11 => multiplex4:inst4.S1
S11 => multiplex4:inst5.S1
S11 => multiplex4:inst6.S1
S11 => multiplex4:inst7.S1
A32[0] => multiplex4:inst.A4[0]
A32[1] => multiplex4:inst.A4[1]
A32[2] => multiplex4:inst.A4[2]
A32[3] => multiplex4:inst.A4[3]
A32[4] => multiplex4:inst1.A4[0]
A32[5] => multiplex4:inst1.A4[1]
A32[6] => multiplex4:inst1.A4[2]
A32[7] => multiplex4:inst1.A4[3]
A32[8] => multiplex4:inst2.A4[0]
A32[9] => multiplex4:inst2.A4[1]
A32[10] => multiplex4:inst2.A4[2]
A32[11] => multiplex4:inst2.A4[3]
A32[12] => multiplex4:inst3.A4[0]
A32[13] => multiplex4:inst3.A4[1]
A32[14] => multiplex4:inst3.A4[2]
A32[15] => multiplex4:inst3.A4[3]
A32[16] => multiplex4:inst4.A4[0]
A32[17] => multiplex4:inst4.A4[1]
A32[18] => multiplex4:inst4.A4[2]
A32[19] => multiplex4:inst4.A4[3]
A32[20] => multiplex4:inst5.A4[0]
A32[21] => multiplex4:inst5.A4[1]
A32[22] => multiplex4:inst5.A4[2]
A32[23] => multiplex4:inst5.A4[3]
A32[24] => multiplex4:inst6.A4[0]
A32[25] => multiplex4:inst6.A4[1]
A32[26] => multiplex4:inst6.A4[2]
A32[27] => multiplex4:inst6.A4[3]
A32[28] => multiplex4:inst7.A4[0]
A32[29] => multiplex4:inst7.A4[1]
A32[30] => multiplex4:inst7.A4[2]
A32[31] => multiplex4:inst7.A4[3]
B32[0] => multiplex4:inst.B4[0]
B32[1] => multiplex4:inst.B4[1]
B32[2] => multiplex4:inst.B4[2]
B32[3] => multiplex4:inst.B4[3]
B32[4] => multiplex4:inst1.B4[0]
B32[5] => multiplex4:inst1.B4[1]
B32[6] => multiplex4:inst1.B4[2]
B32[7] => multiplex4:inst1.B4[3]
B32[8] => multiplex4:inst2.B4[0]
B32[9] => multiplex4:inst2.B4[1]
B32[10] => multiplex4:inst2.B4[2]
B32[11] => multiplex4:inst2.B4[3]
B32[12] => multiplex4:inst3.B4[0]
B32[13] => multiplex4:inst3.B4[1]
B32[14] => multiplex4:inst3.B4[2]
B32[15] => multiplex4:inst3.B4[3]
B32[16] => multiplex4:inst4.B4[0]
B32[17] => multiplex4:inst4.B4[1]
B32[18] => multiplex4:inst4.B4[2]
B32[19] => multiplex4:inst4.B4[3]
B32[20] => multiplex4:inst5.B4[0]
B32[21] => multiplex4:inst5.B4[1]
B32[22] => multiplex4:inst5.B4[2]
B32[23] => multiplex4:inst5.B4[3]
B32[24] => multiplex4:inst6.B4[0]
B32[25] => multiplex4:inst6.B4[1]
B32[26] => multiplex4:inst6.B4[2]
B32[27] => multiplex4:inst6.B4[3]
B32[28] => multiplex4:inst7.B4[0]
B32[29] => multiplex4:inst7.B4[1]
B32[30] => multiplex4:inst7.B4[2]
B32[31] => multiplex4:inst7.B4[3]


|processor|multiplex32:inst19|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst19|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst19|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst2
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst19|multiplex4:inst2|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst2|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst2|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst2|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst3
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst19|multiplex4:inst3|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst3|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst3|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst3|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst4
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst19|multiplex4:inst4|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst4|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst4|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst4|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst5
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst19|multiplex4:inst5|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst5|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst5|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst5|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst6
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst19|multiplex4:inst6|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst6|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst6|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst6|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst7
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst19|multiplex4:inst7|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst7|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst7|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst19|multiplex4:inst7|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14
Y32[0] <= multiplex4:inst.Y4[0]
Y32[1] <= multiplex4:inst.Y4[1]
Y32[2] <= multiplex4:inst.Y4[2]
Y32[3] <= multiplex4:inst.Y4[3]
Y32[4] <= multiplex4:inst1.Y4[0]
Y32[5] <= multiplex4:inst1.Y4[1]
Y32[6] <= multiplex4:inst1.Y4[2]
Y32[7] <= multiplex4:inst1.Y4[3]
Y32[8] <= multiplex4:inst2.Y4[0]
Y32[9] <= multiplex4:inst2.Y4[1]
Y32[10] <= multiplex4:inst2.Y4[2]
Y32[11] <= multiplex4:inst2.Y4[3]
Y32[12] <= multiplex4:inst3.Y4[0]
Y32[13] <= multiplex4:inst3.Y4[1]
Y32[14] <= multiplex4:inst3.Y4[2]
Y32[15] <= multiplex4:inst3.Y4[3]
Y32[16] <= multiplex4:inst4.Y4[0]
Y32[17] <= multiplex4:inst4.Y4[1]
Y32[18] <= multiplex4:inst4.Y4[2]
Y32[19] <= multiplex4:inst4.Y4[3]
Y32[20] <= multiplex4:inst5.Y4[0]
Y32[21] <= multiplex4:inst5.Y4[1]
Y32[22] <= multiplex4:inst5.Y4[2]
Y32[23] <= multiplex4:inst5.Y4[3]
Y32[24] <= multiplex4:inst6.Y4[0]
Y32[25] <= multiplex4:inst6.Y4[1]
Y32[26] <= multiplex4:inst6.Y4[2]
Y32[27] <= multiplex4:inst6.Y4[3]
Y32[28] <= multiplex4:inst7.Y4[0]
Y32[29] <= multiplex4:inst7.Y4[1]
Y32[30] <= multiplex4:inst7.Y4[2]
Y32[31] <= multiplex4:inst7.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
S11 => multiplex4:inst2.S1
S11 => multiplex4:inst3.S1
S11 => multiplex4:inst4.S1
S11 => multiplex4:inst5.S1
S11 => multiplex4:inst6.S1
S11 => multiplex4:inst7.S1
A32[0] => multiplex4:inst.A4[0]
A32[1] => multiplex4:inst.A4[1]
A32[2] => multiplex4:inst.A4[2]
A32[3] => multiplex4:inst.A4[3]
A32[4] => multiplex4:inst1.A4[0]
A32[5] => multiplex4:inst1.A4[1]
A32[6] => multiplex4:inst1.A4[2]
A32[7] => multiplex4:inst1.A4[3]
A32[8] => multiplex4:inst2.A4[0]
A32[9] => multiplex4:inst2.A4[1]
A32[10] => multiplex4:inst2.A4[2]
A32[11] => multiplex4:inst2.A4[3]
A32[12] => multiplex4:inst3.A4[0]
A32[13] => multiplex4:inst3.A4[1]
A32[14] => multiplex4:inst3.A4[2]
A32[15] => multiplex4:inst3.A4[3]
A32[16] => multiplex4:inst4.A4[0]
A32[17] => multiplex4:inst4.A4[1]
A32[18] => multiplex4:inst4.A4[2]
A32[19] => multiplex4:inst4.A4[3]
A32[20] => multiplex4:inst5.A4[0]
A32[21] => multiplex4:inst5.A4[1]
A32[22] => multiplex4:inst5.A4[2]
A32[23] => multiplex4:inst5.A4[3]
A32[24] => multiplex4:inst6.A4[0]
A32[25] => multiplex4:inst6.A4[1]
A32[26] => multiplex4:inst6.A4[2]
A32[27] => multiplex4:inst6.A4[3]
A32[28] => multiplex4:inst7.A4[0]
A32[29] => multiplex4:inst7.A4[1]
A32[30] => multiplex4:inst7.A4[2]
A32[31] => multiplex4:inst7.A4[3]
B32[0] => multiplex4:inst.B4[0]
B32[1] => multiplex4:inst.B4[1]
B32[2] => multiplex4:inst.B4[2]
B32[3] => multiplex4:inst.B4[3]
B32[4] => multiplex4:inst1.B4[0]
B32[5] => multiplex4:inst1.B4[1]
B32[6] => multiplex4:inst1.B4[2]
B32[7] => multiplex4:inst1.B4[3]
B32[8] => multiplex4:inst2.B4[0]
B32[9] => multiplex4:inst2.B4[1]
B32[10] => multiplex4:inst2.B4[2]
B32[11] => multiplex4:inst2.B4[3]
B32[12] => multiplex4:inst3.B4[0]
B32[13] => multiplex4:inst3.B4[1]
B32[14] => multiplex4:inst3.B4[2]
B32[15] => multiplex4:inst3.B4[3]
B32[16] => multiplex4:inst4.B4[0]
B32[17] => multiplex4:inst4.B4[1]
B32[18] => multiplex4:inst4.B4[2]
B32[19] => multiplex4:inst4.B4[3]
B32[20] => multiplex4:inst5.B4[0]
B32[21] => multiplex4:inst5.B4[1]
B32[22] => multiplex4:inst5.B4[2]
B32[23] => multiplex4:inst5.B4[3]
B32[24] => multiplex4:inst6.B4[0]
B32[25] => multiplex4:inst6.B4[1]
B32[26] => multiplex4:inst6.B4[2]
B32[27] => multiplex4:inst6.B4[3]
B32[28] => multiplex4:inst7.B4[0]
B32[29] => multiplex4:inst7.B4[1]
B32[30] => multiplex4:inst7.B4[2]
B32[31] => multiplex4:inst7.B4[3]


|processor|multiplex32:inst14|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst14|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst14|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst2
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst14|multiplex4:inst2|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst2|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst2|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst2|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst3
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst14|multiplex4:inst3|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst3|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst3|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst3|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst4
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst14|multiplex4:inst4|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst4|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst4|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst4|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst5
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst14|multiplex4:inst5|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst5|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst5|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst5|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst6
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst14|multiplex4:inst6|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst6|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst6|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst6|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst7
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst14|multiplex4:inst7|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst7|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst7|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst14|multiplex4:inst7|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst
U <= outputsignal:inst2.U
F[0] => multiplex32:inst9.S11
F[0] => multiplex32:inst8.S11
F[1] => multiplex32:inst3.S11
F[2] => multiplex32:inst6.S11
F[2] => claadder32cin:inst4.Cin
B[0] => multiplex32:inst6.A32[0]
B[0] => inst[0].IN0
B[1] => multiplex32:inst6.A32[1]
B[1] => inst[1].IN0
B[2] => multiplex32:inst6.A32[2]
B[2] => inst[2].IN0
B[3] => multiplex32:inst6.A32[3]
B[3] => inst[3].IN0
B[4] => multiplex32:inst6.A32[4]
B[4] => inst[4].IN0
B[5] => multiplex32:inst6.A32[5]
B[5] => inst[5].IN0
B[6] => multiplex32:inst6.A32[6]
B[6] => inst[6].IN0
B[7] => multiplex32:inst6.A32[7]
B[7] => inst[7].IN0
B[8] => multiplex32:inst6.A32[8]
B[8] => inst[8].IN0
B[9] => multiplex32:inst6.A32[9]
B[9] => inst[9].IN0
B[10] => multiplex32:inst6.A32[10]
B[10] => inst[10].IN0
B[11] => multiplex32:inst6.A32[11]
B[11] => inst[11].IN0
B[12] => multiplex32:inst6.A32[12]
B[12] => inst[12].IN0
B[13] => multiplex32:inst6.A32[13]
B[13] => inst[13].IN0
B[14] => multiplex32:inst6.A32[14]
B[14] => inst[14].IN0
B[15] => multiplex32:inst6.A32[15]
B[15] => inst[15].IN0
B[16] => multiplex32:inst6.A32[16]
B[16] => inst[16].IN0
B[17] => multiplex32:inst6.A32[17]
B[17] => inst[17].IN0
B[18] => multiplex32:inst6.A32[18]
B[18] => inst[18].IN0
B[19] => multiplex32:inst6.A32[19]
B[19] => inst[19].IN0
B[20] => multiplex32:inst6.A32[20]
B[20] => inst[20].IN0
B[21] => multiplex32:inst6.A32[21]
B[21] => inst[21].IN0
B[22] => multiplex32:inst6.A32[22]
B[22] => inst[22].IN0
B[23] => multiplex32:inst6.A32[23]
B[23] => inst[23].IN0
B[24] => multiplex32:inst6.A32[24]
B[24] => inst[24].IN0
B[25] => multiplex32:inst6.A32[25]
B[25] => inst[25].IN0
B[26] => multiplex32:inst6.A32[26]
B[26] => inst[26].IN0
B[27] => multiplex32:inst6.A32[27]
B[27] => inst[27].IN0
B[28] => multiplex32:inst6.A32[28]
B[28] => inst[28].IN0
B[29] => multiplex32:inst6.A32[29]
B[29] => inst[29].IN0
B[30] => multiplex32:inst6.A32[30]
B[30] => inst[30].IN0
B[31] => multiplex32:inst6.A32[31]
B[31] => inst[31].IN0
A[0] => inst11[0].IN1
A[0] => inst12[0].IN0
A[0] => claadder32cin:inst4.A32[0]
A[1] => inst11[1].IN1
A[1] => inst12[1].IN0
A[1] => claadder32cin:inst4.A32[1]
A[2] => inst11[2].IN1
A[2] => inst12[2].IN0
A[2] => claadder32cin:inst4.A32[2]
A[3] => inst11[3].IN1
A[3] => inst12[3].IN0
A[3] => claadder32cin:inst4.A32[3]
A[4] => inst11[4].IN1
A[4] => inst12[4].IN0
A[4] => claadder32cin:inst4.A32[4]
A[5] => inst11[5].IN1
A[5] => inst12[5].IN0
A[5] => claadder32cin:inst4.A32[5]
A[6] => inst11[6].IN1
A[6] => inst12[6].IN0
A[6] => claadder32cin:inst4.A32[6]
A[7] => inst11[7].IN1
A[7] => inst12[7].IN0
A[7] => claadder32cin:inst4.A32[7]
A[8] => inst11[8].IN1
A[8] => inst12[8].IN0
A[8] => claadder32cin:inst4.A32[8]
A[9] => inst11[9].IN1
A[9] => inst12[9].IN0
A[9] => claadder32cin:inst4.A32[9]
A[10] => inst11[10].IN1
A[10] => inst12[10].IN0
A[10] => claadder32cin:inst4.A32[10]
A[11] => inst11[11].IN1
A[11] => inst12[11].IN0
A[11] => claadder32cin:inst4.A32[11]
A[12] => inst11[12].IN1
A[12] => inst12[12].IN0
A[12] => claadder32cin:inst4.A32[12]
A[13] => inst11[13].IN1
A[13] => inst12[13].IN0
A[13] => claadder32cin:inst4.A32[13]
A[14] => inst11[14].IN1
A[14] => inst12[14].IN0
A[14] => claadder32cin:inst4.A32[14]
A[15] => inst11[15].IN1
A[15] => inst12[15].IN0
A[15] => claadder32cin:inst4.A32[15]
A[16] => inst11[16].IN1
A[16] => inst12[16].IN0
A[16] => claadder32cin:inst4.A32[16]
A[17] => inst11[17].IN1
A[17] => inst12[17].IN0
A[17] => claadder32cin:inst4.A32[17]
A[18] => inst11[18].IN1
A[18] => inst12[18].IN0
A[18] => claadder32cin:inst4.A32[18]
A[19] => inst11[19].IN1
A[19] => inst12[19].IN0
A[19] => claadder32cin:inst4.A32[19]
A[20] => inst11[20].IN1
A[20] => inst12[20].IN0
A[20] => claadder32cin:inst4.A32[20]
A[21] => inst11[21].IN1
A[21] => inst12[21].IN0
A[21] => claadder32cin:inst4.A32[21]
A[22] => inst11[22].IN1
A[22] => inst12[22].IN0
A[22] => claadder32cin:inst4.A32[22]
A[23] => inst11[23].IN1
A[23] => inst12[23].IN0
A[23] => claadder32cin:inst4.A32[23]
A[24] => inst11[24].IN1
A[24] => inst12[24].IN0
A[24] => claadder32cin:inst4.A32[24]
A[25] => inst11[25].IN1
A[25] => inst12[25].IN0
A[25] => claadder32cin:inst4.A32[25]
A[26] => inst11[26].IN1
A[26] => inst12[26].IN0
A[26] => claadder32cin:inst4.A32[26]
A[27] => inst11[27].IN1
A[27] => inst12[27].IN0
A[27] => claadder32cin:inst4.A32[27]
A[28] => inst11[28].IN1
A[28] => inst12[28].IN0
A[28] => claadder32cin:inst4.A32[28]
A[29] => inst11[29].IN1
A[29] => inst12[29].IN0
A[29] => claadder32cin:inst4.A32[29]
A[30] => inst11[30].IN1
A[30] => inst12[30].IN0
A[30] => claadder32cin:inst4.A32[30]
A[31] => inst11[31].IN1
A[31] => inst12[31].IN0
A[31] => claadder32cin:inst4.A32[31]
Y[0] <= multiplex32:inst3.Y32[0]
Y[1] <= multiplex32:inst3.Y32[1]
Y[2] <= multiplex32:inst3.Y32[2]
Y[3] <= multiplex32:inst3.Y32[3]
Y[4] <= multiplex32:inst3.Y32[4]
Y[5] <= multiplex32:inst3.Y32[5]
Y[6] <= multiplex32:inst3.Y32[6]
Y[7] <= multiplex32:inst3.Y32[7]
Y[8] <= multiplex32:inst3.Y32[8]
Y[9] <= multiplex32:inst3.Y32[9]
Y[10] <= multiplex32:inst3.Y32[10]
Y[11] <= multiplex32:inst3.Y32[11]
Y[12] <= multiplex32:inst3.Y32[12]
Y[13] <= multiplex32:inst3.Y32[13]
Y[14] <= multiplex32:inst3.Y32[14]
Y[15] <= multiplex32:inst3.Y32[15]
Y[16] <= multiplex32:inst3.Y32[16]
Y[17] <= multiplex32:inst3.Y32[17]
Y[18] <= multiplex32:inst3.Y32[18]
Y[19] <= multiplex32:inst3.Y32[19]
Y[20] <= multiplex32:inst3.Y32[20]
Y[21] <= multiplex32:inst3.Y32[21]
Y[22] <= multiplex32:inst3.Y32[22]
Y[23] <= multiplex32:inst3.Y32[23]
Y[24] <= multiplex32:inst3.Y32[24]
Y[25] <= multiplex32:inst3.Y32[25]
Y[26] <= multiplex32:inst3.Y32[26]
Y[27] <= multiplex32:inst3.Y32[27]
Y[28] <= multiplex32:inst3.Y32[28]
Y[29] <= multiplex32:inst3.Y32[29]
Y[30] <= multiplex32:inst3.Y32[30]
Y[31] <= multiplex32:inst3.Y32[31]


|processor|aluextended:inst|outputsignal:inst2
U <= inst.DB_MAX_OUTPUT_PORT_TYPE
A32[0] => inst6.IN7
A32[1] => inst6.IN6
A32[2] => inst6.IN4
A32[3] => inst6.IN5
A32[4] => inst6.IN3
A32[5] => inst6.IN1
A32[6] => inst6.IN2
A32[7] => inst6.IN0
A32[8] => inst3.IN11
A32[9] => inst3.IN9
A32[10] => inst3.IN10
A32[11] => inst3.IN8
A32[12] => inst3.IN6
A32[13] => inst3.IN7
A32[14] => inst3.IN3
A32[15] => inst3.IN4
A32[16] => inst3.IN5
A32[17] => inst3.IN0
A32[18] => inst3.IN1
A32[19] => inst3.IN2
A32[20] => inst2.IN11
A32[21] => inst2.IN9
A32[22] => inst2.IN10
A32[23] => inst2.IN8
A32[24] => inst2.IN6
A32[25] => inst2.IN7
A32[26] => inst2.IN3
A32[27] => inst2.IN4
A32[28] => inst2.IN5
A32[29] => inst2.IN0
A32[30] => inst2.IN1
A32[31] => inst2.IN2


|processor|aluextended:inst|multiplex32:inst3
Y32[0] <= multiplex4:inst.Y4[0]
Y32[1] <= multiplex4:inst.Y4[1]
Y32[2] <= multiplex4:inst.Y4[2]
Y32[3] <= multiplex4:inst.Y4[3]
Y32[4] <= multiplex4:inst1.Y4[0]
Y32[5] <= multiplex4:inst1.Y4[1]
Y32[6] <= multiplex4:inst1.Y4[2]
Y32[7] <= multiplex4:inst1.Y4[3]
Y32[8] <= multiplex4:inst2.Y4[0]
Y32[9] <= multiplex4:inst2.Y4[1]
Y32[10] <= multiplex4:inst2.Y4[2]
Y32[11] <= multiplex4:inst2.Y4[3]
Y32[12] <= multiplex4:inst3.Y4[0]
Y32[13] <= multiplex4:inst3.Y4[1]
Y32[14] <= multiplex4:inst3.Y4[2]
Y32[15] <= multiplex4:inst3.Y4[3]
Y32[16] <= multiplex4:inst4.Y4[0]
Y32[17] <= multiplex4:inst4.Y4[1]
Y32[18] <= multiplex4:inst4.Y4[2]
Y32[19] <= multiplex4:inst4.Y4[3]
Y32[20] <= multiplex4:inst5.Y4[0]
Y32[21] <= multiplex4:inst5.Y4[1]
Y32[22] <= multiplex4:inst5.Y4[2]
Y32[23] <= multiplex4:inst5.Y4[3]
Y32[24] <= multiplex4:inst6.Y4[0]
Y32[25] <= multiplex4:inst6.Y4[1]
Y32[26] <= multiplex4:inst6.Y4[2]
Y32[27] <= multiplex4:inst6.Y4[3]
Y32[28] <= multiplex4:inst7.Y4[0]
Y32[29] <= multiplex4:inst7.Y4[1]
Y32[30] <= multiplex4:inst7.Y4[2]
Y32[31] <= multiplex4:inst7.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
S11 => multiplex4:inst2.S1
S11 => multiplex4:inst3.S1
S11 => multiplex4:inst4.S1
S11 => multiplex4:inst5.S1
S11 => multiplex4:inst6.S1
S11 => multiplex4:inst7.S1
A32[0] => multiplex4:inst.A4[0]
A32[1] => multiplex4:inst.A4[1]
A32[2] => multiplex4:inst.A4[2]
A32[3] => multiplex4:inst.A4[3]
A32[4] => multiplex4:inst1.A4[0]
A32[5] => multiplex4:inst1.A4[1]
A32[6] => multiplex4:inst1.A4[2]
A32[7] => multiplex4:inst1.A4[3]
A32[8] => multiplex4:inst2.A4[0]
A32[9] => multiplex4:inst2.A4[1]
A32[10] => multiplex4:inst2.A4[2]
A32[11] => multiplex4:inst2.A4[3]
A32[12] => multiplex4:inst3.A4[0]
A32[13] => multiplex4:inst3.A4[1]
A32[14] => multiplex4:inst3.A4[2]
A32[15] => multiplex4:inst3.A4[3]
A32[16] => multiplex4:inst4.A4[0]
A32[17] => multiplex4:inst4.A4[1]
A32[18] => multiplex4:inst4.A4[2]
A32[19] => multiplex4:inst4.A4[3]
A32[20] => multiplex4:inst5.A4[0]
A32[21] => multiplex4:inst5.A4[1]
A32[22] => multiplex4:inst5.A4[2]
A32[23] => multiplex4:inst5.A4[3]
A32[24] => multiplex4:inst6.A4[0]
A32[25] => multiplex4:inst6.A4[1]
A32[26] => multiplex4:inst6.A4[2]
A32[27] => multiplex4:inst6.A4[3]
A32[28] => multiplex4:inst7.A4[0]
A32[29] => multiplex4:inst7.A4[1]
A32[30] => multiplex4:inst7.A4[2]
A32[31] => multiplex4:inst7.A4[3]
B32[0] => multiplex4:inst.B4[0]
B32[1] => multiplex4:inst.B4[1]
B32[2] => multiplex4:inst.B4[2]
B32[3] => multiplex4:inst.B4[3]
B32[4] => multiplex4:inst1.B4[0]
B32[5] => multiplex4:inst1.B4[1]
B32[6] => multiplex4:inst1.B4[2]
B32[7] => multiplex4:inst1.B4[3]
B32[8] => multiplex4:inst2.B4[0]
B32[9] => multiplex4:inst2.B4[1]
B32[10] => multiplex4:inst2.B4[2]
B32[11] => multiplex4:inst2.B4[3]
B32[12] => multiplex4:inst3.B4[0]
B32[13] => multiplex4:inst3.B4[1]
B32[14] => multiplex4:inst3.B4[2]
B32[15] => multiplex4:inst3.B4[3]
B32[16] => multiplex4:inst4.B4[0]
B32[17] => multiplex4:inst4.B4[1]
B32[18] => multiplex4:inst4.B4[2]
B32[19] => multiplex4:inst4.B4[3]
B32[20] => multiplex4:inst5.B4[0]
B32[21] => multiplex4:inst5.B4[1]
B32[22] => multiplex4:inst5.B4[2]
B32[23] => multiplex4:inst5.B4[3]
B32[24] => multiplex4:inst6.B4[0]
B32[25] => multiplex4:inst6.B4[1]
B32[26] => multiplex4:inst6.B4[2]
B32[27] => multiplex4:inst6.B4[3]
B32[28] => multiplex4:inst7.B4[0]
B32[29] => multiplex4:inst7.B4[1]
B32[30] => multiplex4:inst7.B4[2]
B32[31] => multiplex4:inst7.B4[3]


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst2
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst2|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst2|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst2|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst2|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst3
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst3|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst3|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst3|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst3|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst4
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst4|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst4|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst4|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst4|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst5
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst5|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst5|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst5|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst5|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst6
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst6|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst6|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst6|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst6|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst7
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst7|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst7|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst7|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst3|multiplex4:inst7|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9
Y32[0] <= multiplex4:inst.Y4[0]
Y32[1] <= multiplex4:inst.Y4[1]
Y32[2] <= multiplex4:inst.Y4[2]
Y32[3] <= multiplex4:inst.Y4[3]
Y32[4] <= multiplex4:inst1.Y4[0]
Y32[5] <= multiplex4:inst1.Y4[1]
Y32[6] <= multiplex4:inst1.Y4[2]
Y32[7] <= multiplex4:inst1.Y4[3]
Y32[8] <= multiplex4:inst2.Y4[0]
Y32[9] <= multiplex4:inst2.Y4[1]
Y32[10] <= multiplex4:inst2.Y4[2]
Y32[11] <= multiplex4:inst2.Y4[3]
Y32[12] <= multiplex4:inst3.Y4[0]
Y32[13] <= multiplex4:inst3.Y4[1]
Y32[14] <= multiplex4:inst3.Y4[2]
Y32[15] <= multiplex4:inst3.Y4[3]
Y32[16] <= multiplex4:inst4.Y4[0]
Y32[17] <= multiplex4:inst4.Y4[1]
Y32[18] <= multiplex4:inst4.Y4[2]
Y32[19] <= multiplex4:inst4.Y4[3]
Y32[20] <= multiplex4:inst5.Y4[0]
Y32[21] <= multiplex4:inst5.Y4[1]
Y32[22] <= multiplex4:inst5.Y4[2]
Y32[23] <= multiplex4:inst5.Y4[3]
Y32[24] <= multiplex4:inst6.Y4[0]
Y32[25] <= multiplex4:inst6.Y4[1]
Y32[26] <= multiplex4:inst6.Y4[2]
Y32[27] <= multiplex4:inst6.Y4[3]
Y32[28] <= multiplex4:inst7.Y4[0]
Y32[29] <= multiplex4:inst7.Y4[1]
Y32[30] <= multiplex4:inst7.Y4[2]
Y32[31] <= multiplex4:inst7.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
S11 => multiplex4:inst2.S1
S11 => multiplex4:inst3.S1
S11 => multiplex4:inst4.S1
S11 => multiplex4:inst5.S1
S11 => multiplex4:inst6.S1
S11 => multiplex4:inst7.S1
A32[0] => multiplex4:inst.A4[0]
A32[1] => multiplex4:inst.A4[1]
A32[2] => multiplex4:inst.A4[2]
A32[3] => multiplex4:inst.A4[3]
A32[4] => multiplex4:inst1.A4[0]
A32[5] => multiplex4:inst1.A4[1]
A32[6] => multiplex4:inst1.A4[2]
A32[7] => multiplex4:inst1.A4[3]
A32[8] => multiplex4:inst2.A4[0]
A32[9] => multiplex4:inst2.A4[1]
A32[10] => multiplex4:inst2.A4[2]
A32[11] => multiplex4:inst2.A4[3]
A32[12] => multiplex4:inst3.A4[0]
A32[13] => multiplex4:inst3.A4[1]
A32[14] => multiplex4:inst3.A4[2]
A32[15] => multiplex4:inst3.A4[3]
A32[16] => multiplex4:inst4.A4[0]
A32[17] => multiplex4:inst4.A4[1]
A32[18] => multiplex4:inst4.A4[2]
A32[19] => multiplex4:inst4.A4[3]
A32[20] => multiplex4:inst5.A4[0]
A32[21] => multiplex4:inst5.A4[1]
A32[22] => multiplex4:inst5.A4[2]
A32[23] => multiplex4:inst5.A4[3]
A32[24] => multiplex4:inst6.A4[0]
A32[25] => multiplex4:inst6.A4[1]
A32[26] => multiplex4:inst6.A4[2]
A32[27] => multiplex4:inst6.A4[3]
A32[28] => multiplex4:inst7.A4[0]
A32[29] => multiplex4:inst7.A4[1]
A32[30] => multiplex4:inst7.A4[2]
A32[31] => multiplex4:inst7.A4[3]
B32[0] => multiplex4:inst.B4[0]
B32[1] => multiplex4:inst.B4[1]
B32[2] => multiplex4:inst.B4[2]
B32[3] => multiplex4:inst.B4[3]
B32[4] => multiplex4:inst1.B4[0]
B32[5] => multiplex4:inst1.B4[1]
B32[6] => multiplex4:inst1.B4[2]
B32[7] => multiplex4:inst1.B4[3]
B32[8] => multiplex4:inst2.B4[0]
B32[9] => multiplex4:inst2.B4[1]
B32[10] => multiplex4:inst2.B4[2]
B32[11] => multiplex4:inst2.B4[3]
B32[12] => multiplex4:inst3.B4[0]
B32[13] => multiplex4:inst3.B4[1]
B32[14] => multiplex4:inst3.B4[2]
B32[15] => multiplex4:inst3.B4[3]
B32[16] => multiplex4:inst4.B4[0]
B32[17] => multiplex4:inst4.B4[1]
B32[18] => multiplex4:inst4.B4[2]
B32[19] => multiplex4:inst4.B4[3]
B32[20] => multiplex4:inst5.B4[0]
B32[21] => multiplex4:inst5.B4[1]
B32[22] => multiplex4:inst5.B4[2]
B32[23] => multiplex4:inst5.B4[3]
B32[24] => multiplex4:inst6.B4[0]
B32[25] => multiplex4:inst6.B4[1]
B32[26] => multiplex4:inst6.B4[2]
B32[27] => multiplex4:inst6.B4[3]
B32[28] => multiplex4:inst7.B4[0]
B32[29] => multiplex4:inst7.B4[1]
B32[30] => multiplex4:inst7.B4[2]
B32[31] => multiplex4:inst7.B4[3]


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst2
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst2|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst2|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst2|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst2|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst3
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst3|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst3|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst3|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst3|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst4
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst4|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst4|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst4|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst4|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst5
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst5|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst5|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst5|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst5|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst6
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst6|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst6|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst6|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst6|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst7
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst7|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst7|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst7|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst9|multiplex4:inst7|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6
Y32[0] <= multiplex4:inst.Y4[0]
Y32[1] <= multiplex4:inst.Y4[1]
Y32[2] <= multiplex4:inst.Y4[2]
Y32[3] <= multiplex4:inst.Y4[3]
Y32[4] <= multiplex4:inst1.Y4[0]
Y32[5] <= multiplex4:inst1.Y4[1]
Y32[6] <= multiplex4:inst1.Y4[2]
Y32[7] <= multiplex4:inst1.Y4[3]
Y32[8] <= multiplex4:inst2.Y4[0]
Y32[9] <= multiplex4:inst2.Y4[1]
Y32[10] <= multiplex4:inst2.Y4[2]
Y32[11] <= multiplex4:inst2.Y4[3]
Y32[12] <= multiplex4:inst3.Y4[0]
Y32[13] <= multiplex4:inst3.Y4[1]
Y32[14] <= multiplex4:inst3.Y4[2]
Y32[15] <= multiplex4:inst3.Y4[3]
Y32[16] <= multiplex4:inst4.Y4[0]
Y32[17] <= multiplex4:inst4.Y4[1]
Y32[18] <= multiplex4:inst4.Y4[2]
Y32[19] <= multiplex4:inst4.Y4[3]
Y32[20] <= multiplex4:inst5.Y4[0]
Y32[21] <= multiplex4:inst5.Y4[1]
Y32[22] <= multiplex4:inst5.Y4[2]
Y32[23] <= multiplex4:inst5.Y4[3]
Y32[24] <= multiplex4:inst6.Y4[0]
Y32[25] <= multiplex4:inst6.Y4[1]
Y32[26] <= multiplex4:inst6.Y4[2]
Y32[27] <= multiplex4:inst6.Y4[3]
Y32[28] <= multiplex4:inst7.Y4[0]
Y32[29] <= multiplex4:inst7.Y4[1]
Y32[30] <= multiplex4:inst7.Y4[2]
Y32[31] <= multiplex4:inst7.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
S11 => multiplex4:inst2.S1
S11 => multiplex4:inst3.S1
S11 => multiplex4:inst4.S1
S11 => multiplex4:inst5.S1
S11 => multiplex4:inst6.S1
S11 => multiplex4:inst7.S1
A32[0] => multiplex4:inst.A4[0]
A32[1] => multiplex4:inst.A4[1]
A32[2] => multiplex4:inst.A4[2]
A32[3] => multiplex4:inst.A4[3]
A32[4] => multiplex4:inst1.A4[0]
A32[5] => multiplex4:inst1.A4[1]
A32[6] => multiplex4:inst1.A4[2]
A32[7] => multiplex4:inst1.A4[3]
A32[8] => multiplex4:inst2.A4[0]
A32[9] => multiplex4:inst2.A4[1]
A32[10] => multiplex4:inst2.A4[2]
A32[11] => multiplex4:inst2.A4[3]
A32[12] => multiplex4:inst3.A4[0]
A32[13] => multiplex4:inst3.A4[1]
A32[14] => multiplex4:inst3.A4[2]
A32[15] => multiplex4:inst3.A4[3]
A32[16] => multiplex4:inst4.A4[0]
A32[17] => multiplex4:inst4.A4[1]
A32[18] => multiplex4:inst4.A4[2]
A32[19] => multiplex4:inst4.A4[3]
A32[20] => multiplex4:inst5.A4[0]
A32[21] => multiplex4:inst5.A4[1]
A32[22] => multiplex4:inst5.A4[2]
A32[23] => multiplex4:inst5.A4[3]
A32[24] => multiplex4:inst6.A4[0]
A32[25] => multiplex4:inst6.A4[1]
A32[26] => multiplex4:inst6.A4[2]
A32[27] => multiplex4:inst6.A4[3]
A32[28] => multiplex4:inst7.A4[0]
A32[29] => multiplex4:inst7.A4[1]
A32[30] => multiplex4:inst7.A4[2]
A32[31] => multiplex4:inst7.A4[3]
B32[0] => multiplex4:inst.B4[0]
B32[1] => multiplex4:inst.B4[1]
B32[2] => multiplex4:inst.B4[2]
B32[3] => multiplex4:inst.B4[3]
B32[4] => multiplex4:inst1.B4[0]
B32[5] => multiplex4:inst1.B4[1]
B32[6] => multiplex4:inst1.B4[2]
B32[7] => multiplex4:inst1.B4[3]
B32[8] => multiplex4:inst2.B4[0]
B32[9] => multiplex4:inst2.B4[1]
B32[10] => multiplex4:inst2.B4[2]
B32[11] => multiplex4:inst2.B4[3]
B32[12] => multiplex4:inst3.B4[0]
B32[13] => multiplex4:inst3.B4[1]
B32[14] => multiplex4:inst3.B4[2]
B32[15] => multiplex4:inst3.B4[3]
B32[16] => multiplex4:inst4.B4[0]
B32[17] => multiplex4:inst4.B4[1]
B32[18] => multiplex4:inst4.B4[2]
B32[19] => multiplex4:inst4.B4[3]
B32[20] => multiplex4:inst5.B4[0]
B32[21] => multiplex4:inst5.B4[1]
B32[22] => multiplex4:inst5.B4[2]
B32[23] => multiplex4:inst5.B4[3]
B32[24] => multiplex4:inst6.B4[0]
B32[25] => multiplex4:inst6.B4[1]
B32[26] => multiplex4:inst6.B4[2]
B32[27] => multiplex4:inst6.B4[3]
B32[28] => multiplex4:inst7.B4[0]
B32[29] => multiplex4:inst7.B4[1]
B32[30] => multiplex4:inst7.B4[2]
B32[31] => multiplex4:inst7.B4[3]


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst2
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst2|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst2|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst2|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst2|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst3
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst3|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst3|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst3|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst3|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst4
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst4|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst4|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst4|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst4|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst5
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst5|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst5|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst5|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst5|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst6
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst6|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst6|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst6|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst6|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst7
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst7|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst7|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst7|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst6|multiplex4:inst7|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8
Y32[0] <= multiplex4:inst.Y4[0]
Y32[1] <= multiplex4:inst.Y4[1]
Y32[2] <= multiplex4:inst.Y4[2]
Y32[3] <= multiplex4:inst.Y4[3]
Y32[4] <= multiplex4:inst1.Y4[0]
Y32[5] <= multiplex4:inst1.Y4[1]
Y32[6] <= multiplex4:inst1.Y4[2]
Y32[7] <= multiplex4:inst1.Y4[3]
Y32[8] <= multiplex4:inst2.Y4[0]
Y32[9] <= multiplex4:inst2.Y4[1]
Y32[10] <= multiplex4:inst2.Y4[2]
Y32[11] <= multiplex4:inst2.Y4[3]
Y32[12] <= multiplex4:inst3.Y4[0]
Y32[13] <= multiplex4:inst3.Y4[1]
Y32[14] <= multiplex4:inst3.Y4[2]
Y32[15] <= multiplex4:inst3.Y4[3]
Y32[16] <= multiplex4:inst4.Y4[0]
Y32[17] <= multiplex4:inst4.Y4[1]
Y32[18] <= multiplex4:inst4.Y4[2]
Y32[19] <= multiplex4:inst4.Y4[3]
Y32[20] <= multiplex4:inst5.Y4[0]
Y32[21] <= multiplex4:inst5.Y4[1]
Y32[22] <= multiplex4:inst5.Y4[2]
Y32[23] <= multiplex4:inst5.Y4[3]
Y32[24] <= multiplex4:inst6.Y4[0]
Y32[25] <= multiplex4:inst6.Y4[1]
Y32[26] <= multiplex4:inst6.Y4[2]
Y32[27] <= multiplex4:inst6.Y4[3]
Y32[28] <= multiplex4:inst7.Y4[0]
Y32[29] <= multiplex4:inst7.Y4[1]
Y32[30] <= multiplex4:inst7.Y4[2]
Y32[31] <= multiplex4:inst7.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
S11 => multiplex4:inst2.S1
S11 => multiplex4:inst3.S1
S11 => multiplex4:inst4.S1
S11 => multiplex4:inst5.S1
S11 => multiplex4:inst6.S1
S11 => multiplex4:inst7.S1
A32[0] => multiplex4:inst.A4[0]
A32[1] => multiplex4:inst.A4[1]
A32[2] => multiplex4:inst.A4[2]
A32[3] => multiplex4:inst.A4[3]
A32[4] => multiplex4:inst1.A4[0]
A32[5] => multiplex4:inst1.A4[1]
A32[6] => multiplex4:inst1.A4[2]
A32[7] => multiplex4:inst1.A4[3]
A32[8] => multiplex4:inst2.A4[0]
A32[9] => multiplex4:inst2.A4[1]
A32[10] => multiplex4:inst2.A4[2]
A32[11] => multiplex4:inst2.A4[3]
A32[12] => multiplex4:inst3.A4[0]
A32[13] => multiplex4:inst3.A4[1]
A32[14] => multiplex4:inst3.A4[2]
A32[15] => multiplex4:inst3.A4[3]
A32[16] => multiplex4:inst4.A4[0]
A32[17] => multiplex4:inst4.A4[1]
A32[18] => multiplex4:inst4.A4[2]
A32[19] => multiplex4:inst4.A4[3]
A32[20] => multiplex4:inst5.A4[0]
A32[21] => multiplex4:inst5.A4[1]
A32[22] => multiplex4:inst5.A4[2]
A32[23] => multiplex4:inst5.A4[3]
A32[24] => multiplex4:inst6.A4[0]
A32[25] => multiplex4:inst6.A4[1]
A32[26] => multiplex4:inst6.A4[2]
A32[27] => multiplex4:inst6.A4[3]
A32[28] => multiplex4:inst7.A4[0]
A32[29] => multiplex4:inst7.A4[1]
A32[30] => multiplex4:inst7.A4[2]
A32[31] => multiplex4:inst7.A4[3]
B32[0] => multiplex4:inst.B4[0]
B32[1] => multiplex4:inst.B4[1]
B32[2] => multiplex4:inst.B4[2]
B32[3] => multiplex4:inst.B4[3]
B32[4] => multiplex4:inst1.B4[0]
B32[5] => multiplex4:inst1.B4[1]
B32[6] => multiplex4:inst1.B4[2]
B32[7] => multiplex4:inst1.B4[3]
B32[8] => multiplex4:inst2.B4[0]
B32[9] => multiplex4:inst2.B4[1]
B32[10] => multiplex4:inst2.B4[2]
B32[11] => multiplex4:inst2.B4[3]
B32[12] => multiplex4:inst3.B4[0]
B32[13] => multiplex4:inst3.B4[1]
B32[14] => multiplex4:inst3.B4[2]
B32[15] => multiplex4:inst3.B4[3]
B32[16] => multiplex4:inst4.B4[0]
B32[17] => multiplex4:inst4.B4[1]
B32[18] => multiplex4:inst4.B4[2]
B32[19] => multiplex4:inst4.B4[3]
B32[20] => multiplex4:inst5.B4[0]
B32[21] => multiplex4:inst5.B4[1]
B32[22] => multiplex4:inst5.B4[2]
B32[23] => multiplex4:inst5.B4[3]
B32[24] => multiplex4:inst6.B4[0]
B32[25] => multiplex4:inst6.B4[1]
B32[26] => multiplex4:inst6.B4[2]
B32[27] => multiplex4:inst6.B4[3]
B32[28] => multiplex4:inst7.B4[0]
B32[29] => multiplex4:inst7.B4[1]
B32[30] => multiplex4:inst7.B4[2]
B32[31] => multiplex4:inst7.B4[3]


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst2
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst2|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst2|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst2|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst2|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst3
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst3|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst3|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst3|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst3|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst4
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst4|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst4|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst4|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst4|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst5
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst5|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst5|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst5|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst5|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst6
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst6|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst6|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst6|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst6|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst7
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst7|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst7|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst7|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|multiplex32:inst8|multiplex4:inst7|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|aluextended:inst|claadder32cin:inst4
S32[0] <= claadder4:inst.S4[0]
S32[1] <= claadder4:inst.S4[1]
S32[2] <= claadder4:inst.S4[2]
S32[3] <= claadder4:inst.S4[3]
S32[4] <= claadder4:inst1.S4[0]
S32[5] <= claadder4:inst1.S4[1]
S32[6] <= claadder4:inst1.S4[2]
S32[7] <= claadder4:inst1.S4[3]
S32[8] <= claadder4:inst2.S4[0]
S32[9] <= claadder4:inst2.S4[1]
S32[10] <= claadder4:inst2.S4[2]
S32[11] <= claadder4:inst2.S4[3]
S32[12] <= claadder4:inst3.S4[0]
S32[13] <= claadder4:inst3.S4[1]
S32[14] <= claadder4:inst3.S4[2]
S32[15] <= claadder4:inst3.S4[3]
S32[16] <= claadder4:inst4.S4[0]
S32[17] <= claadder4:inst4.S4[1]
S32[18] <= claadder4:inst4.S4[2]
S32[19] <= claadder4:inst4.S4[3]
S32[20] <= claadder4:inst5.S4[0]
S32[21] <= claadder4:inst5.S4[1]
S32[22] <= claadder4:inst5.S4[2]
S32[23] <= claadder4:inst5.S4[3]
S32[24] <= claadder4:inst6.S4[0]
S32[25] <= claadder4:inst6.S4[1]
S32[26] <= claadder4:inst6.S4[2]
S32[27] <= claadder4:inst6.S4[3]
S32[28] <= claadder4:inst7.S4[0]
S32[29] <= claadder4:inst7.S4[1]
S32[30] <= claadder4:inst7.S4[2]
S32[31] <= claadder4:inst7.S4[3]
Cin => claadder4:inst.Cin
A32[0] => claadder4:inst.A4[0]
A32[1] => claadder4:inst.A4[1]
A32[2] => claadder4:inst.A4[2]
A32[3] => claadder4:inst.A4[3]
A32[4] => claadder4:inst1.A4[0]
A32[5] => claadder4:inst1.A4[1]
A32[6] => claadder4:inst1.A4[2]
A32[7] => claadder4:inst1.A4[3]
A32[8] => claadder4:inst2.A4[0]
A32[9] => claadder4:inst2.A4[1]
A32[10] => claadder4:inst2.A4[2]
A32[11] => claadder4:inst2.A4[3]
A32[12] => claadder4:inst3.A4[0]
A32[13] => claadder4:inst3.A4[1]
A32[14] => claadder4:inst3.A4[2]
A32[15] => claadder4:inst3.A4[3]
A32[16] => claadder4:inst4.A4[0]
A32[17] => claadder4:inst4.A4[1]
A32[18] => claadder4:inst4.A4[2]
A32[19] => claadder4:inst4.A4[3]
A32[20] => claadder4:inst5.A4[0]
A32[21] => claadder4:inst5.A4[1]
A32[22] => claadder4:inst5.A4[2]
A32[23] => claadder4:inst5.A4[3]
A32[24] => claadder4:inst6.A4[0]
A32[25] => claadder4:inst6.A4[1]
A32[26] => claadder4:inst6.A4[2]
A32[27] => claadder4:inst6.A4[3]
A32[28] => claadder4:inst7.A4[0]
A32[29] => claadder4:inst7.A4[1]
A32[30] => claadder4:inst7.A4[2]
A32[31] => claadder4:inst7.A4[3]
B32[0] => claadder4:inst.B4[0]
B32[1] => claadder4:inst.B4[1]
B32[2] => claadder4:inst.B4[2]
B32[3] => claadder4:inst.B4[3]
B32[4] => claadder4:inst1.B4[0]
B32[5] => claadder4:inst1.B4[1]
B32[6] => claadder4:inst1.B4[2]
B32[7] => claadder4:inst1.B4[3]
B32[8] => claadder4:inst2.B4[0]
B32[9] => claadder4:inst2.B4[1]
B32[10] => claadder4:inst2.B4[2]
B32[11] => claadder4:inst2.B4[3]
B32[12] => claadder4:inst3.B4[0]
B32[13] => claadder4:inst3.B4[1]
B32[14] => claadder4:inst3.B4[2]
B32[15] => claadder4:inst3.B4[3]
B32[16] => claadder4:inst4.B4[0]
B32[17] => claadder4:inst4.B4[1]
B32[18] => claadder4:inst4.B4[2]
B32[19] => claadder4:inst4.B4[3]
B32[20] => claadder4:inst5.B4[0]
B32[21] => claadder4:inst5.B4[1]
B32[22] => claadder4:inst5.B4[2]
B32[23] => claadder4:inst5.B4[3]
B32[24] => claadder4:inst6.B4[0]
B32[25] => claadder4:inst6.B4[1]
B32[26] => claadder4:inst6.B4[2]
B32[27] => claadder4:inst6.B4[3]
B32[28] => claadder4:inst7.B4[0]
B32[29] => claadder4:inst7.B4[1]
B32[30] => claadder4:inst7.B4[2]
B32[31] => claadder4:inst7.B4[3]


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst7
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst7|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst7|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst7|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst7|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst6
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst6|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst6|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst6|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst6|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst5
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst5|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst5|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst5|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst5|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst4
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst4|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst4|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst4|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst4|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst3
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst3|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst3|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst3|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst3|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst2
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst2|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst2|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst2|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst2|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst1
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst1|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst1|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst1|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst1|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|claadder32cin:inst4|claadder4:inst|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|aluextended:inst|zeroextend:inst1
OUT[0] <= IN[31].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= LPM_CONSTANT:inst.result[0]
OUT[2] <= LPM_CONSTANT:inst.result[1]
OUT[3] <= LPM_CONSTANT:inst.result[2]
OUT[4] <= LPM_CONSTANT:inst.result[3]
OUT[5] <= LPM_CONSTANT:inst.result[4]
OUT[6] <= LPM_CONSTANT:inst.result[5]
OUT[7] <= LPM_CONSTANT:inst.result[6]
OUT[8] <= LPM_CONSTANT:inst.result[7]
OUT[9] <= LPM_CONSTANT:inst.result[8]
OUT[10] <= LPM_CONSTANT:inst.result[9]
OUT[11] <= LPM_CONSTANT:inst.result[10]
OUT[12] <= LPM_CONSTANT:inst.result[11]
OUT[13] <= LPM_CONSTANT:inst.result[12]
OUT[14] <= LPM_CONSTANT:inst.result[13]
OUT[15] <= LPM_CONSTANT:inst.result[14]
OUT[16] <= LPM_CONSTANT:inst.result[15]
OUT[17] <= LPM_CONSTANT:inst.result[16]
OUT[18] <= LPM_CONSTANT:inst.result[17]
OUT[19] <= LPM_CONSTANT:inst.result[18]
OUT[20] <= LPM_CONSTANT:inst.result[19]
OUT[21] <= LPM_CONSTANT:inst.result[20]
OUT[22] <= LPM_CONSTANT:inst.result[21]
OUT[23] <= LPM_CONSTANT:inst.result[22]
OUT[24] <= LPM_CONSTANT:inst.result[23]
OUT[25] <= LPM_CONSTANT:inst.result[24]
OUT[26] <= LPM_CONSTANT:inst.result[25]
OUT[27] <= LPM_CONSTANT:inst.result[26]
OUT[28] <= LPM_CONSTANT:inst.result[27]
OUT[29] <= LPM_CONSTANT:inst.result[28]
OUT[30] <= LPM_CONSTANT:inst.result[29]
OUT[31] <= LPM_CONSTANT:inst.result[30]
IN[0] => ~NO_FANOUT~
IN[1] => ~NO_FANOUT~
IN[2] => ~NO_FANOUT~
IN[3] => ~NO_FANOUT~
IN[4] => ~NO_FANOUT~
IN[5] => ~NO_FANOUT~
IN[6] => ~NO_FANOUT~
IN[7] => ~NO_FANOUT~
IN[8] => ~NO_FANOUT~
IN[9] => ~NO_FANOUT~
IN[10] => ~NO_FANOUT~
IN[11] => ~NO_FANOUT~
IN[12] => ~NO_FANOUT~
IN[13] => ~NO_FANOUT~
IN[14] => ~NO_FANOUT~
IN[15] => ~NO_FANOUT~
IN[16] => ~NO_FANOUT~
IN[17] => ~NO_FANOUT~
IN[18] => ~NO_FANOUT~
IN[19] => ~NO_FANOUT~
IN[20] => ~NO_FANOUT~
IN[21] => ~NO_FANOUT~
IN[22] => ~NO_FANOUT~
IN[23] => ~NO_FANOUT~
IN[24] => ~NO_FANOUT~
IN[25] => ~NO_FANOUT~
IN[26] => ~NO_FANOUT~
IN[27] => ~NO_FANOUT~
IN[28] => ~NO_FANOUT~
IN[29] => ~NO_FANOUT~
IN[30] => ~NO_FANOUT~
IN[31] => OUT[0].DATAIN


|processor|aluextended:inst|zeroextend:inst1|LPM_CONSTANT:inst
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>


|processor|regfile:inst10
clk => rf.we_a.CLK
clk => rf.waddr_a[4].CLK
clk => rf.waddr_a[3].CLK
clk => rf.waddr_a[2].CLK
clk => rf.waddr_a[1].CLK
clk => rf.waddr_a[0].CLK
clk => rf.data_a[31].CLK
clk => rf.data_a[30].CLK
clk => rf.data_a[29].CLK
clk => rf.data_a[28].CLK
clk => rf.data_a[27].CLK
clk => rf.data_a[26].CLK
clk => rf.data_a[25].CLK
clk => rf.data_a[24].CLK
clk => rf.data_a[23].CLK
clk => rf.data_a[22].CLK
clk => rf.data_a[21].CLK
clk => rf.data_a[20].CLK
clk => rf.data_a[19].CLK
clk => rf.data_a[18].CLK
clk => rf.data_a[17].CLK
clk => rf.data_a[16].CLK
clk => rf.data_a[15].CLK
clk => rf.data_a[14].CLK
clk => rf.data_a[13].CLK
clk => rf.data_a[12].CLK
clk => rf.data_a[11].CLK
clk => rf.data_a[10].CLK
clk => rf.data_a[9].CLK
clk => rf.data_a[8].CLK
clk => rf.data_a[7].CLK
clk => rf.data_a[6].CLK
clk => rf.data_a[5].CLK
clk => rf.data_a[4].CLK
clk => rf.data_a[3].CLK
clk => rf.data_a[2].CLK
clk => rf.data_a[1].CLK
clk => rf.data_a[0].CLK
clk => rf.CLK0
we3 => rf.we_a.DATAIN
we3 => rf.WE
ra1[0] => Equal0.IN31
ra1[0] => rf.RADDR
ra1[1] => Equal0.IN30
ra1[1] => rf.RADDR1
ra1[2] => Equal0.IN29
ra1[2] => rf.RADDR2
ra1[3] => Equal0.IN28
ra1[3] => rf.RADDR3
ra1[4] => Equal0.IN27
ra1[4] => rf.RADDR4
ra2[0] => Equal1.IN31
ra2[0] => rf.PORTBRADDR
ra2[1] => Equal1.IN30
ra2[1] => rf.PORTBRADDR1
ra2[2] => Equal1.IN29
ra2[2] => rf.PORTBRADDR2
ra2[3] => Equal1.IN28
ra2[3] => rf.PORTBRADDR3
ra2[4] => Equal1.IN27
ra2[4] => rf.PORTBRADDR4
wa3[0] => rf.waddr_a[0].DATAIN
wa3[0] => rf.WADDR
wa3[1] => rf.waddr_a[1].DATAIN
wa3[1] => rf.WADDR1
wa3[2] => rf.waddr_a[2].DATAIN
wa3[2] => rf.WADDR2
wa3[3] => rf.waddr_a[3].DATAIN
wa3[3] => rf.WADDR3
wa3[4] => rf.waddr_a[4].DATAIN
wa3[4] => rf.WADDR4
wd3[0] => rf.data_a[0].DATAIN
wd3[0] => rf.DATAIN
wd3[1] => rf.data_a[1].DATAIN
wd3[1] => rf.DATAIN1
wd3[2] => rf.data_a[2].DATAIN
wd3[2] => rf.DATAIN2
wd3[3] => rf.data_a[3].DATAIN
wd3[3] => rf.DATAIN3
wd3[4] => rf.data_a[4].DATAIN
wd3[4] => rf.DATAIN4
wd3[5] => rf.data_a[5].DATAIN
wd3[5] => rf.DATAIN5
wd3[6] => rf.data_a[6].DATAIN
wd3[6] => rf.DATAIN6
wd3[7] => rf.data_a[7].DATAIN
wd3[7] => rf.DATAIN7
wd3[8] => rf.data_a[8].DATAIN
wd3[8] => rf.DATAIN8
wd3[9] => rf.data_a[9].DATAIN
wd3[9] => rf.DATAIN9
wd3[10] => rf.data_a[10].DATAIN
wd3[10] => rf.DATAIN10
wd3[11] => rf.data_a[11].DATAIN
wd3[11] => rf.DATAIN11
wd3[12] => rf.data_a[12].DATAIN
wd3[12] => rf.DATAIN12
wd3[13] => rf.data_a[13].DATAIN
wd3[13] => rf.DATAIN13
wd3[14] => rf.data_a[14].DATAIN
wd3[14] => rf.DATAIN14
wd3[15] => rf.data_a[15].DATAIN
wd3[15] => rf.DATAIN15
wd3[16] => rf.data_a[16].DATAIN
wd3[16] => rf.DATAIN16
wd3[17] => rf.data_a[17].DATAIN
wd3[17] => rf.DATAIN17
wd3[18] => rf.data_a[18].DATAIN
wd3[18] => rf.DATAIN18
wd3[19] => rf.data_a[19].DATAIN
wd3[19] => rf.DATAIN19
wd3[20] => rf.data_a[20].DATAIN
wd3[20] => rf.DATAIN20
wd3[21] => rf.data_a[21].DATAIN
wd3[21] => rf.DATAIN21
wd3[22] => rf.data_a[22].DATAIN
wd3[22] => rf.DATAIN22
wd3[23] => rf.data_a[23].DATAIN
wd3[23] => rf.DATAIN23
wd3[24] => rf.data_a[24].DATAIN
wd3[24] => rf.DATAIN24
wd3[25] => rf.data_a[25].DATAIN
wd3[25] => rf.DATAIN25
wd3[26] => rf.data_a[26].DATAIN
wd3[26] => rf.DATAIN26
wd3[27] => rf.data_a[27].DATAIN
wd3[27] => rf.DATAIN27
wd3[28] => rf.data_a[28].DATAIN
wd3[28] => rf.DATAIN28
wd3[29] => rf.data_a[29].DATAIN
wd3[29] => rf.DATAIN29
wd3[30] => rf.data_a[30].DATAIN
wd3[30] => rf.DATAIN30
wd3[31] => rf.data_a[31].DATAIN
wd3[31] => rf.DATAIN31
rd1[0] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[24] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[25] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[26] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[27] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[28] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[29] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[30] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[31] <= rd2.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplex5:inst18
Y5[0] <= multiplex:inst.Y
Y5[1] <= multiplex:inst1.Y
Y5[2] <= multiplex:inst2.Y
Y5[3] <= multiplex:inst3.Y
Y5[4] <= multiplex:inst4.Y
A5[0] => multiplex:inst.A
A5[1] => multiplex:inst1.A
A5[2] => multiplex:inst2.A
A5[3] => multiplex:inst3.A
A5[4] => multiplex:inst4.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
S1 => multiplex:inst4.S
B5[0] => multiplex:inst.B
B5[1] => multiplex:inst1.B
B5[2] => multiplex:inst2.B
B5[3] => multiplex:inst3.B
B5[4] => multiplex:inst4.B


|processor|multiplex5:inst18|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex5:inst18|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex5:inst18|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex5:inst18|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex5:inst18|multiplex:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17
Y32[0] <= multiplex4:inst.Y4[0]
Y32[1] <= multiplex4:inst.Y4[1]
Y32[2] <= multiplex4:inst.Y4[2]
Y32[3] <= multiplex4:inst.Y4[3]
Y32[4] <= multiplex4:inst1.Y4[0]
Y32[5] <= multiplex4:inst1.Y4[1]
Y32[6] <= multiplex4:inst1.Y4[2]
Y32[7] <= multiplex4:inst1.Y4[3]
Y32[8] <= multiplex4:inst2.Y4[0]
Y32[9] <= multiplex4:inst2.Y4[1]
Y32[10] <= multiplex4:inst2.Y4[2]
Y32[11] <= multiplex4:inst2.Y4[3]
Y32[12] <= multiplex4:inst3.Y4[0]
Y32[13] <= multiplex4:inst3.Y4[1]
Y32[14] <= multiplex4:inst3.Y4[2]
Y32[15] <= multiplex4:inst3.Y4[3]
Y32[16] <= multiplex4:inst4.Y4[0]
Y32[17] <= multiplex4:inst4.Y4[1]
Y32[18] <= multiplex4:inst4.Y4[2]
Y32[19] <= multiplex4:inst4.Y4[3]
Y32[20] <= multiplex4:inst5.Y4[0]
Y32[21] <= multiplex4:inst5.Y4[1]
Y32[22] <= multiplex4:inst5.Y4[2]
Y32[23] <= multiplex4:inst5.Y4[3]
Y32[24] <= multiplex4:inst6.Y4[0]
Y32[25] <= multiplex4:inst6.Y4[1]
Y32[26] <= multiplex4:inst6.Y4[2]
Y32[27] <= multiplex4:inst6.Y4[3]
Y32[28] <= multiplex4:inst7.Y4[0]
Y32[29] <= multiplex4:inst7.Y4[1]
Y32[30] <= multiplex4:inst7.Y4[2]
Y32[31] <= multiplex4:inst7.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
S11 => multiplex4:inst2.S1
S11 => multiplex4:inst3.S1
S11 => multiplex4:inst4.S1
S11 => multiplex4:inst5.S1
S11 => multiplex4:inst6.S1
S11 => multiplex4:inst7.S1
A32[0] => multiplex4:inst.A4[0]
A32[1] => multiplex4:inst.A4[1]
A32[2] => multiplex4:inst.A4[2]
A32[3] => multiplex4:inst.A4[3]
A32[4] => multiplex4:inst1.A4[0]
A32[5] => multiplex4:inst1.A4[1]
A32[6] => multiplex4:inst1.A4[2]
A32[7] => multiplex4:inst1.A4[3]
A32[8] => multiplex4:inst2.A4[0]
A32[9] => multiplex4:inst2.A4[1]
A32[10] => multiplex4:inst2.A4[2]
A32[11] => multiplex4:inst2.A4[3]
A32[12] => multiplex4:inst3.A4[0]
A32[13] => multiplex4:inst3.A4[1]
A32[14] => multiplex4:inst3.A4[2]
A32[15] => multiplex4:inst3.A4[3]
A32[16] => multiplex4:inst4.A4[0]
A32[17] => multiplex4:inst4.A4[1]
A32[18] => multiplex4:inst4.A4[2]
A32[19] => multiplex4:inst4.A4[3]
A32[20] => multiplex4:inst5.A4[0]
A32[21] => multiplex4:inst5.A4[1]
A32[22] => multiplex4:inst5.A4[2]
A32[23] => multiplex4:inst5.A4[3]
A32[24] => multiplex4:inst6.A4[0]
A32[25] => multiplex4:inst6.A4[1]
A32[26] => multiplex4:inst6.A4[2]
A32[27] => multiplex4:inst6.A4[3]
A32[28] => multiplex4:inst7.A4[0]
A32[29] => multiplex4:inst7.A4[1]
A32[30] => multiplex4:inst7.A4[2]
A32[31] => multiplex4:inst7.A4[3]
B32[0] => multiplex4:inst.B4[0]
B32[1] => multiplex4:inst.B4[1]
B32[2] => multiplex4:inst.B4[2]
B32[3] => multiplex4:inst.B4[3]
B32[4] => multiplex4:inst1.B4[0]
B32[5] => multiplex4:inst1.B4[1]
B32[6] => multiplex4:inst1.B4[2]
B32[7] => multiplex4:inst1.B4[3]
B32[8] => multiplex4:inst2.B4[0]
B32[9] => multiplex4:inst2.B4[1]
B32[10] => multiplex4:inst2.B4[2]
B32[11] => multiplex4:inst2.B4[3]
B32[12] => multiplex4:inst3.B4[0]
B32[13] => multiplex4:inst3.B4[1]
B32[14] => multiplex4:inst3.B4[2]
B32[15] => multiplex4:inst3.B4[3]
B32[16] => multiplex4:inst4.B4[0]
B32[17] => multiplex4:inst4.B4[1]
B32[18] => multiplex4:inst4.B4[2]
B32[19] => multiplex4:inst4.B4[3]
B32[20] => multiplex4:inst5.B4[0]
B32[21] => multiplex4:inst5.B4[1]
B32[22] => multiplex4:inst5.B4[2]
B32[23] => multiplex4:inst5.B4[3]
B32[24] => multiplex4:inst6.B4[0]
B32[25] => multiplex4:inst6.B4[1]
B32[26] => multiplex4:inst6.B4[2]
B32[27] => multiplex4:inst6.B4[3]
B32[28] => multiplex4:inst7.B4[0]
B32[29] => multiplex4:inst7.B4[1]
B32[30] => multiplex4:inst7.B4[2]
B32[31] => multiplex4:inst7.B4[3]


|processor|multiplex32:inst17|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst17|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst17|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst2
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst17|multiplex4:inst2|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst2|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst2|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst2|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst3
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst17|multiplex4:inst3|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst3|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst3|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst3|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst4
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst17|multiplex4:inst4|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst4|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst4|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst4|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst5
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst17|multiplex4:inst5|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst5|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst5|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst5|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst6
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst17|multiplex4:inst6|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst6|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst6|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst6|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst7
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst17|multiplex4:inst7|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst7|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst7|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst17|multiplex4:inst7|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11
Y32[0] <= multiplex4:inst.Y4[0]
Y32[1] <= multiplex4:inst.Y4[1]
Y32[2] <= multiplex4:inst.Y4[2]
Y32[3] <= multiplex4:inst.Y4[3]
Y32[4] <= multiplex4:inst1.Y4[0]
Y32[5] <= multiplex4:inst1.Y4[1]
Y32[6] <= multiplex4:inst1.Y4[2]
Y32[7] <= multiplex4:inst1.Y4[3]
Y32[8] <= multiplex4:inst2.Y4[0]
Y32[9] <= multiplex4:inst2.Y4[1]
Y32[10] <= multiplex4:inst2.Y4[2]
Y32[11] <= multiplex4:inst2.Y4[3]
Y32[12] <= multiplex4:inst3.Y4[0]
Y32[13] <= multiplex4:inst3.Y4[1]
Y32[14] <= multiplex4:inst3.Y4[2]
Y32[15] <= multiplex4:inst3.Y4[3]
Y32[16] <= multiplex4:inst4.Y4[0]
Y32[17] <= multiplex4:inst4.Y4[1]
Y32[18] <= multiplex4:inst4.Y4[2]
Y32[19] <= multiplex4:inst4.Y4[3]
Y32[20] <= multiplex4:inst5.Y4[0]
Y32[21] <= multiplex4:inst5.Y4[1]
Y32[22] <= multiplex4:inst5.Y4[2]
Y32[23] <= multiplex4:inst5.Y4[3]
Y32[24] <= multiplex4:inst6.Y4[0]
Y32[25] <= multiplex4:inst6.Y4[1]
Y32[26] <= multiplex4:inst6.Y4[2]
Y32[27] <= multiplex4:inst6.Y4[3]
Y32[28] <= multiplex4:inst7.Y4[0]
Y32[29] <= multiplex4:inst7.Y4[1]
Y32[30] <= multiplex4:inst7.Y4[2]
Y32[31] <= multiplex4:inst7.Y4[3]
S11 => multiplex4:inst.S1
S11 => multiplex4:inst1.S1
S11 => multiplex4:inst2.S1
S11 => multiplex4:inst3.S1
S11 => multiplex4:inst4.S1
S11 => multiplex4:inst5.S1
S11 => multiplex4:inst6.S1
S11 => multiplex4:inst7.S1
A32[0] => multiplex4:inst.A4[0]
A32[1] => multiplex4:inst.A4[1]
A32[2] => multiplex4:inst.A4[2]
A32[3] => multiplex4:inst.A4[3]
A32[4] => multiplex4:inst1.A4[0]
A32[5] => multiplex4:inst1.A4[1]
A32[6] => multiplex4:inst1.A4[2]
A32[7] => multiplex4:inst1.A4[3]
A32[8] => multiplex4:inst2.A4[0]
A32[9] => multiplex4:inst2.A4[1]
A32[10] => multiplex4:inst2.A4[2]
A32[11] => multiplex4:inst2.A4[3]
A32[12] => multiplex4:inst3.A4[0]
A32[13] => multiplex4:inst3.A4[1]
A32[14] => multiplex4:inst3.A4[2]
A32[15] => multiplex4:inst3.A4[3]
A32[16] => multiplex4:inst4.A4[0]
A32[17] => multiplex4:inst4.A4[1]
A32[18] => multiplex4:inst4.A4[2]
A32[19] => multiplex4:inst4.A4[3]
A32[20] => multiplex4:inst5.A4[0]
A32[21] => multiplex4:inst5.A4[1]
A32[22] => multiplex4:inst5.A4[2]
A32[23] => multiplex4:inst5.A4[3]
A32[24] => multiplex4:inst6.A4[0]
A32[25] => multiplex4:inst6.A4[1]
A32[26] => multiplex4:inst6.A4[2]
A32[27] => multiplex4:inst6.A4[3]
A32[28] => multiplex4:inst7.A4[0]
A32[29] => multiplex4:inst7.A4[1]
A32[30] => multiplex4:inst7.A4[2]
A32[31] => multiplex4:inst7.A4[3]
B32[0] => multiplex4:inst.B4[0]
B32[1] => multiplex4:inst.B4[1]
B32[2] => multiplex4:inst.B4[2]
B32[3] => multiplex4:inst.B4[3]
B32[4] => multiplex4:inst1.B4[0]
B32[5] => multiplex4:inst1.B4[1]
B32[6] => multiplex4:inst1.B4[2]
B32[7] => multiplex4:inst1.B4[3]
B32[8] => multiplex4:inst2.B4[0]
B32[9] => multiplex4:inst2.B4[1]
B32[10] => multiplex4:inst2.B4[2]
B32[11] => multiplex4:inst2.B4[3]
B32[12] => multiplex4:inst3.B4[0]
B32[13] => multiplex4:inst3.B4[1]
B32[14] => multiplex4:inst3.B4[2]
B32[15] => multiplex4:inst3.B4[3]
B32[16] => multiplex4:inst4.B4[0]
B32[17] => multiplex4:inst4.B4[1]
B32[18] => multiplex4:inst4.B4[2]
B32[19] => multiplex4:inst4.B4[3]
B32[20] => multiplex4:inst5.B4[0]
B32[21] => multiplex4:inst5.B4[1]
B32[22] => multiplex4:inst5.B4[2]
B32[23] => multiplex4:inst5.B4[3]
B32[24] => multiplex4:inst6.B4[0]
B32[25] => multiplex4:inst6.B4[1]
B32[26] => multiplex4:inst6.B4[2]
B32[27] => multiplex4:inst6.B4[3]
B32[28] => multiplex4:inst7.B4[0]
B32[29] => multiplex4:inst7.B4[1]
B32[30] => multiplex4:inst7.B4[2]
B32[31] => multiplex4:inst7.B4[3]


|processor|multiplex32:inst11|multiplex4:inst
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst11|multiplex4:inst|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst1
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst11|multiplex4:inst1|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst1|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst1|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst1|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst2
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst11|multiplex4:inst2|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst2|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst2|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst2|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst3
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst11|multiplex4:inst3|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst3|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst3|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst3|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst4
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst11|multiplex4:inst4|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst4|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst4|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst4|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst5
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst11|multiplex4:inst5|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst5|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst5|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst5|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst6
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst11|multiplex4:inst6|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst6|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst6|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst6|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst7
Y4[0] <= multiplex:inst.Y
Y4[1] <= multiplex:inst1.Y
Y4[2] <= multiplex:inst2.Y
Y4[3] <= multiplex:inst3.Y
A4[0] => multiplex:inst.A
A4[1] => multiplex:inst1.A
A4[2] => multiplex:inst2.A
A4[3] => multiplex:inst3.A
S1 => multiplex:inst.S
S1 => multiplex:inst1.S
S1 => multiplex:inst2.S
S1 => multiplex:inst3.S
B4[0] => multiplex:inst.B
B4[1] => multiplex:inst1.B
B4[2] => multiplex:inst2.B
B4[3] => multiplex:inst3.B


|processor|multiplex32:inst11|multiplex4:inst7|multiplex:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst7|multiplex:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst7|multiplex:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|multiplex32:inst11|multiplex4:inst7|multiplex:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
S => inst1.IN0
S => inst3.IN0
B => inst1.IN1
A => inst.IN0


|processor|extend:inst9
OUT[0] <= signExtend:inst.OUT[0]
OUT[1] <= signExtend:inst.OUT[1]
OUT[2] <= signExtend:inst.OUT[2]
OUT[3] <= signExtend:inst.OUT[3]
OUT[4] <= signExtend:inst.OUT[4]
OUT[5] <= signExtend:inst.OUT[5]
OUT[6] <= signExtend:inst.OUT[6]
OUT[7] <= signExtend:inst.OUT[7]
OUT[8] <= signExtend:inst.OUT[8]
OUT[9] <= signExtend:inst.OUT[9]
OUT[10] <= signExtend:inst.OUT[10]
OUT[11] <= signExtend:inst.OUT[11]
OUT[12] <= signExtend:inst.OUT[12]
OUT[13] <= signExtend:inst.OUT[13]
OUT[14] <= signExtend:inst.OUT[14]
OUT[15] <= signExtend:inst.OUT[15]
OUT[16] <= signExtend:inst.OUT[16]
OUT[17] <= signExtend:inst.OUT[17]
OUT[18] <= signExtend:inst.OUT[18]
OUT[19] <= signExtend:inst.OUT[19]
OUT[20] <= signExtend:inst.OUT[20]
OUT[21] <= signExtend:inst.OUT[21]
OUT[22] <= signExtend:inst.OUT[22]
OUT[23] <= signExtend:inst.OUT[23]
OUT[24] <= signExtend:inst.OUT[24]
OUT[25] <= signExtend:inst.OUT[25]
OUT[26] <= signExtend:inst.OUT[26]
OUT[27] <= signExtend:inst.OUT[27]
OUT[28] <= signExtend:inst.OUT[28]
OUT[29] <= signExtend:inst.OUT[29]
OUT[30] <= signExtend:inst.OUT[30]
OUT[31] <= signExtend:inst.OUT[31]
IN[0] => signExtend:inst.A[0]
IN[1] => signExtend:inst.A[1]
IN[2] => signExtend:inst.A[2]
IN[3] => signExtend:inst.A[3]
IN[4] => signExtend:inst.A[4]
IN[5] => signExtend:inst.A[5]
IN[6] => signExtend:inst.A[6]
IN[7] => signExtend:inst.A[7]
IN[8] => signExtend:inst.A[8]
IN[9] => signExtend:inst.A[9]
IN[10] => signExtend:inst.A[10]
IN[11] => signExtend:inst.A[11]
IN[12] => signExtend:inst.A[12]
IN[13] => signExtend:inst.A[13]
IN[14] => signExtend:inst.A[14]
IN[15] => signExtend:inst.B
IN[15] => signExtend:inst.A[15]


|processor|extend:inst9|signExtend:inst
OUT[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= inst2[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= inst2[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= inst2[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= inst2[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= inst2[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= inst2[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= inst2[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= inst2[15].DB_MAX_OUTPUT_PORT_TYPE
B => inst2[15].IN1
B => inst2[14].IN1
B => inst2[13].IN1
B => inst2[12].IN1
B => inst2[11].IN1
B => inst2[10].IN1
B => inst2[9].IN1
B => inst2[8].IN1
B => inst2[7].IN1
B => inst2[6].IN1
B => inst2[5].IN1
B => inst2[4].IN1
B => inst2[3].IN1
B => inst2[2].IN1
B => inst2[1].IN1
B => inst2[0].IN1
A[0] => OUT[0].DATAIN
A[1] => OUT[1].DATAIN
A[2] => OUT[2].DATAIN
A[3] => OUT[3].DATAIN
A[4] => OUT[4].DATAIN
A[5] => OUT[5].DATAIN
A[6] => OUT[6].DATAIN
A[7] => OUT[7].DATAIN
A[8] => OUT[8].DATAIN
A[9] => OUT[9].DATAIN
A[10] => OUT[10].DATAIN
A[11] => OUT[11].DATAIN
A[12] => OUT[12].DATAIN
A[13] => OUT[13].DATAIN
A[14] => OUT[14].DATAIN
A[15] => OUT[15].DATAIN


|processor|extend:inst9|signExtend:inst|LPM_CONSTANT:inst
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|processor|claadder32:inst2
S32[0] <= claadder4:inst.S4[0]
S32[1] <= claadder4:inst.S4[1]
S32[2] <= claadder4:inst.S4[2]
S32[3] <= claadder4:inst.S4[3]
S32[4] <= claadder4:inst1.S4[0]
S32[5] <= claadder4:inst1.S4[1]
S32[6] <= claadder4:inst1.S4[2]
S32[7] <= claadder4:inst1.S4[3]
S32[8] <= claadder4:inst2.S4[0]
S32[9] <= claadder4:inst2.S4[1]
S32[10] <= claadder4:inst2.S4[2]
S32[11] <= claadder4:inst2.S4[3]
S32[12] <= claadder4:inst3.S4[0]
S32[13] <= claadder4:inst3.S4[1]
S32[14] <= claadder4:inst3.S4[2]
S32[15] <= claadder4:inst3.S4[3]
S32[16] <= claadder4:inst4.S4[0]
S32[17] <= claadder4:inst4.S4[1]
S32[18] <= claadder4:inst4.S4[2]
S32[19] <= claadder4:inst4.S4[3]
S32[20] <= claadder4:inst5.S4[0]
S32[21] <= claadder4:inst5.S4[1]
S32[22] <= claadder4:inst5.S4[2]
S32[23] <= claadder4:inst5.S4[3]
S32[24] <= claadder4:inst6.S4[0]
S32[25] <= claadder4:inst6.S4[1]
S32[26] <= claadder4:inst6.S4[2]
S32[27] <= claadder4:inst6.S4[3]
S32[28] <= claadder4:inst7.S4[0]
S32[29] <= claadder4:inst7.S4[1]
S32[30] <= claadder4:inst7.S4[2]
S32[31] <= claadder4:inst7.S4[3]
A32[0] => claadder4:inst.A4[0]
A32[1] => claadder4:inst.A4[1]
A32[2] => claadder4:inst.A4[2]
A32[3] => claadder4:inst.A4[3]
A32[4] => claadder4:inst1.A4[0]
A32[5] => claadder4:inst1.A4[1]
A32[6] => claadder4:inst1.A4[2]
A32[7] => claadder4:inst1.A4[3]
A32[8] => claadder4:inst2.A4[0]
A32[9] => claadder4:inst2.A4[1]
A32[10] => claadder4:inst2.A4[2]
A32[11] => claadder4:inst2.A4[3]
A32[12] => claadder4:inst3.A4[0]
A32[13] => claadder4:inst3.A4[1]
A32[14] => claadder4:inst3.A4[2]
A32[15] => claadder4:inst3.A4[3]
A32[16] => claadder4:inst4.A4[0]
A32[17] => claadder4:inst4.A4[1]
A32[18] => claadder4:inst4.A4[2]
A32[19] => claadder4:inst4.A4[3]
A32[20] => claadder4:inst5.A4[0]
A32[21] => claadder4:inst5.A4[1]
A32[22] => claadder4:inst5.A4[2]
A32[23] => claadder4:inst5.A4[3]
A32[24] => claadder4:inst6.A4[0]
A32[25] => claadder4:inst6.A4[1]
A32[26] => claadder4:inst6.A4[2]
A32[27] => claadder4:inst6.A4[3]
A32[28] => claadder4:inst7.A4[0]
A32[29] => claadder4:inst7.A4[1]
A32[30] => claadder4:inst7.A4[2]
A32[31] => claadder4:inst7.A4[3]
B32[0] => claadder4:inst.B4[0]
B32[1] => claadder4:inst.B4[1]
B32[2] => claadder4:inst.B4[2]
B32[3] => claadder4:inst.B4[3]
B32[4] => claadder4:inst1.B4[0]
B32[5] => claadder4:inst1.B4[1]
B32[6] => claadder4:inst1.B4[2]
B32[7] => claadder4:inst1.B4[3]
B32[8] => claadder4:inst2.B4[0]
B32[9] => claadder4:inst2.B4[1]
B32[10] => claadder4:inst2.B4[2]
B32[11] => claadder4:inst2.B4[3]
B32[12] => claadder4:inst3.B4[0]
B32[13] => claadder4:inst3.B4[1]
B32[14] => claadder4:inst3.B4[2]
B32[15] => claadder4:inst3.B4[3]
B32[16] => claadder4:inst4.B4[0]
B32[17] => claadder4:inst4.B4[1]
B32[18] => claadder4:inst4.B4[2]
B32[19] => claadder4:inst4.B4[3]
B32[20] => claadder4:inst5.B4[0]
B32[21] => claadder4:inst5.B4[1]
B32[22] => claadder4:inst5.B4[2]
B32[23] => claadder4:inst5.B4[3]
B32[24] => claadder4:inst6.B4[0]
B32[25] => claadder4:inst6.B4[1]
B32[26] => claadder4:inst6.B4[2]
B32[27] => claadder4:inst6.B4[3]
B32[28] => claadder4:inst7.B4[0]
B32[29] => claadder4:inst7.B4[1]
B32[30] => claadder4:inst7.B4[2]
B32[31] => claadder4:inst7.B4[3]


|processor|claadder32:inst2|claadder4:inst7
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst7|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst7|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst7|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst7|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst6
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst6|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst6|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst6|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst6|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst5
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst5|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst5|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst5|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst5|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst4
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst4|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst4|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst4|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst4|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst3
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst3|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst3|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst3|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst3|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst2
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst2|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst2|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst2|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst2|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst1
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst1|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst1|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst1|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst1|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|claadder4:inst|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst2|LPM_CONSTANT:inst8
result[0] <= <GND>


|processor|LPM_CONSTANT:inst3
result[0] <= lpm_constant_4j4:ag.result[0]
result[1] <= lpm_constant_4j4:ag.result[1]
result[2] <= lpm_constant_4j4:ag.result[2]
result[3] <= lpm_constant_4j4:ag.result[3]
result[4] <= lpm_constant_4j4:ag.result[4]
result[5] <= lpm_constant_4j4:ag.result[5]
result[6] <= lpm_constant_4j4:ag.result[6]
result[7] <= lpm_constant_4j4:ag.result[7]
result[8] <= lpm_constant_4j4:ag.result[8]
result[9] <= lpm_constant_4j4:ag.result[9]
result[10] <= lpm_constant_4j4:ag.result[10]
result[11] <= lpm_constant_4j4:ag.result[11]
result[12] <= lpm_constant_4j4:ag.result[12]
result[13] <= lpm_constant_4j4:ag.result[13]
result[14] <= lpm_constant_4j4:ag.result[14]
result[15] <= lpm_constant_4j4:ag.result[15]
result[16] <= lpm_constant_4j4:ag.result[16]
result[17] <= lpm_constant_4j4:ag.result[17]
result[18] <= lpm_constant_4j4:ag.result[18]
result[19] <= lpm_constant_4j4:ag.result[19]
result[20] <= lpm_constant_4j4:ag.result[20]
result[21] <= lpm_constant_4j4:ag.result[21]
result[22] <= lpm_constant_4j4:ag.result[22]
result[23] <= lpm_constant_4j4:ag.result[23]
result[24] <= lpm_constant_4j4:ag.result[24]
result[25] <= lpm_constant_4j4:ag.result[25]
result[26] <= lpm_constant_4j4:ag.result[26]
result[27] <= lpm_constant_4j4:ag.result[27]
result[28] <= lpm_constant_4j4:ag.result[28]
result[29] <= lpm_constant_4j4:ag.result[29]
result[30] <= lpm_constant_4j4:ag.result[30]
result[31] <= lpm_constant_4j4:ag.result[31]


|processor|LPM_CONSTANT:inst3|lpm_constant_4j4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|processor|claadder32:inst13
S32[0] <= claadder4:inst.S4[0]
S32[1] <= claadder4:inst.S4[1]
S32[2] <= claadder4:inst.S4[2]
S32[3] <= claadder4:inst.S4[3]
S32[4] <= claadder4:inst1.S4[0]
S32[5] <= claadder4:inst1.S4[1]
S32[6] <= claadder4:inst1.S4[2]
S32[7] <= claadder4:inst1.S4[3]
S32[8] <= claadder4:inst2.S4[0]
S32[9] <= claadder4:inst2.S4[1]
S32[10] <= claadder4:inst2.S4[2]
S32[11] <= claadder4:inst2.S4[3]
S32[12] <= claadder4:inst3.S4[0]
S32[13] <= claadder4:inst3.S4[1]
S32[14] <= claadder4:inst3.S4[2]
S32[15] <= claadder4:inst3.S4[3]
S32[16] <= claadder4:inst4.S4[0]
S32[17] <= claadder4:inst4.S4[1]
S32[18] <= claadder4:inst4.S4[2]
S32[19] <= claadder4:inst4.S4[3]
S32[20] <= claadder4:inst5.S4[0]
S32[21] <= claadder4:inst5.S4[1]
S32[22] <= claadder4:inst5.S4[2]
S32[23] <= claadder4:inst5.S4[3]
S32[24] <= claadder4:inst6.S4[0]
S32[25] <= claadder4:inst6.S4[1]
S32[26] <= claadder4:inst6.S4[2]
S32[27] <= claadder4:inst6.S4[3]
S32[28] <= claadder4:inst7.S4[0]
S32[29] <= claadder4:inst7.S4[1]
S32[30] <= claadder4:inst7.S4[2]
S32[31] <= claadder4:inst7.S4[3]
A32[0] => claadder4:inst.A4[0]
A32[1] => claadder4:inst.A4[1]
A32[2] => claadder4:inst.A4[2]
A32[3] => claadder4:inst.A4[3]
A32[4] => claadder4:inst1.A4[0]
A32[5] => claadder4:inst1.A4[1]
A32[6] => claadder4:inst1.A4[2]
A32[7] => claadder4:inst1.A4[3]
A32[8] => claadder4:inst2.A4[0]
A32[9] => claadder4:inst2.A4[1]
A32[10] => claadder4:inst2.A4[2]
A32[11] => claadder4:inst2.A4[3]
A32[12] => claadder4:inst3.A4[0]
A32[13] => claadder4:inst3.A4[1]
A32[14] => claadder4:inst3.A4[2]
A32[15] => claadder4:inst3.A4[3]
A32[16] => claadder4:inst4.A4[0]
A32[17] => claadder4:inst4.A4[1]
A32[18] => claadder4:inst4.A4[2]
A32[19] => claadder4:inst4.A4[3]
A32[20] => claadder4:inst5.A4[0]
A32[21] => claadder4:inst5.A4[1]
A32[22] => claadder4:inst5.A4[2]
A32[23] => claadder4:inst5.A4[3]
A32[24] => claadder4:inst6.A4[0]
A32[25] => claadder4:inst6.A4[1]
A32[26] => claadder4:inst6.A4[2]
A32[27] => claadder4:inst6.A4[3]
A32[28] => claadder4:inst7.A4[0]
A32[29] => claadder4:inst7.A4[1]
A32[30] => claadder4:inst7.A4[2]
A32[31] => claadder4:inst7.A4[3]
B32[0] => claadder4:inst.B4[0]
B32[1] => claadder4:inst.B4[1]
B32[2] => claadder4:inst.B4[2]
B32[3] => claadder4:inst.B4[3]
B32[4] => claadder4:inst1.B4[0]
B32[5] => claadder4:inst1.B4[1]
B32[6] => claadder4:inst1.B4[2]
B32[7] => claadder4:inst1.B4[3]
B32[8] => claadder4:inst2.B4[0]
B32[9] => claadder4:inst2.B4[1]
B32[10] => claadder4:inst2.B4[2]
B32[11] => claadder4:inst2.B4[3]
B32[12] => claadder4:inst3.B4[0]
B32[13] => claadder4:inst3.B4[1]
B32[14] => claadder4:inst3.B4[2]
B32[15] => claadder4:inst3.B4[3]
B32[16] => claadder4:inst4.B4[0]
B32[17] => claadder4:inst4.B4[1]
B32[18] => claadder4:inst4.B4[2]
B32[19] => claadder4:inst4.B4[3]
B32[20] => claadder4:inst5.B4[0]
B32[21] => claadder4:inst5.B4[1]
B32[22] => claadder4:inst5.B4[2]
B32[23] => claadder4:inst5.B4[3]
B32[24] => claadder4:inst6.B4[0]
B32[25] => claadder4:inst6.B4[1]
B32[26] => claadder4:inst6.B4[2]
B32[27] => claadder4:inst6.B4[3]
B32[28] => claadder4:inst7.B4[0]
B32[29] => claadder4:inst7.B4[1]
B32[30] => claadder4:inst7.B4[2]
B32[31] => claadder4:inst7.B4[3]


|processor|claadder32:inst13|claadder4:inst7
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst7|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst7|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst7|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst7|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst6
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst6|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst6|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst6|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst6|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst5
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst5|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst5|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst5|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst5|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst4
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst4|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst4|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst4|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst4|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst3
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst3|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst3|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst3|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst3|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst2
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst2|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst2|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst2|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst2|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst1
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst1|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst1|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst1|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst1|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst
Cout <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin => inst13.IN0
Cin => inst4.IN1
A4[0] => halfadder:inst.A
A4[1] => halfadder:inst1.A
A4[2] => halfadder:inst2.A
A4[3] => halfadder:inst3.A
B4[0] => halfadder:inst.B
B4[1] => halfadder:inst1.B
B4[2] => halfadder:inst2.B
B4[3] => halfadder:inst3.B
S4[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
S4[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
S4[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S4[3] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst|halfadder:inst
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst|halfadder:inst1
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst|halfadder:inst2
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|claadder4:inst|halfadder:inst3
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE


|processor|claadder32:inst13|LPM_CONSTANT:inst8
result[0] <= <GND>


|processor|leftShiftcontainer:inst12
OUT[0] <= leftShift:inst.OUT[0]
OUT[1] <= leftShift:inst.OUT[1]
OUT[2] <= leftShift:inst.OUT[2]
OUT[3] <= leftShift:inst.OUT[3]
OUT[4] <= leftShift:inst.OUT[4]
OUT[5] <= leftShift:inst.OUT[5]
OUT[6] <= leftShift:inst.OUT[6]
OUT[7] <= leftShift:inst.OUT[7]
OUT[8] <= leftShift:inst.OUT[8]
OUT[9] <= leftShift:inst.OUT[9]
OUT[10] <= leftShift:inst.OUT[10]
OUT[11] <= leftShift:inst.OUT[11]
OUT[12] <= leftShift:inst.OUT[12]
OUT[13] <= leftShift:inst.OUT[13]
OUT[14] <= leftShift:inst.OUT[14]
OUT[15] <= leftShift:inst.OUT[15]
OUT[16] <= leftShift:inst.OUT[16]
OUT[17] <= leftShift:inst.OUT[17]
OUT[18] <= leftShift:inst.OUT[18]
OUT[19] <= leftShift:inst.OUT[19]
OUT[20] <= leftShift:inst.OUT[20]
OUT[21] <= leftShift:inst.OUT[21]
OUT[22] <= leftShift:inst.OUT[22]
OUT[23] <= leftShift:inst.OUT[23]
OUT[24] <= leftShift:inst.OUT[24]
OUT[25] <= leftShift:inst.OUT[25]
OUT[26] <= leftShift:inst.OUT[26]
OUT[27] <= leftShift:inst.OUT[27]
OUT[28] <= leftShift:inst.OUT[28]
OUT[29] <= leftShift:inst.OUT[29]
OUT[30] <= leftShift:inst.OUT[30]
OUT[31] <= leftShift:inst.OUT[31]
IN[0] => leftShift:inst.IN[0]
IN[1] => leftShift:inst.IN[1]
IN[2] => leftShift:inst.IN[2]
IN[3] => leftShift:inst.IN[3]
IN[4] => leftShift:inst.IN[4]
IN[5] => leftShift:inst.IN[5]
IN[6] => leftShift:inst.IN[6]
IN[7] => leftShift:inst.IN[7]
IN[8] => leftShift:inst.IN[8]
IN[9] => leftShift:inst.IN[9]
IN[10] => leftShift:inst.IN[10]
IN[11] => leftShift:inst.IN[11]
IN[12] => leftShift:inst.IN[12]
IN[13] => leftShift:inst.IN[13]
IN[14] => leftShift:inst.IN[14]
IN[15] => leftShift:inst.IN[15]
IN[16] => leftShift:inst.IN[16]
IN[17] => leftShift:inst.IN[17]
IN[18] => leftShift:inst.IN[18]
IN[19] => leftShift:inst.IN[19]
IN[20] => leftShift:inst.IN[20]
IN[21] => leftShift:inst.IN[21]
IN[22] => leftShift:inst.IN[22]
IN[23] => leftShift:inst.IN[23]
IN[24] => leftShift:inst.IN[24]
IN[25] => leftShift:inst.IN[25]
IN[26] => leftShift:inst.IN[26]
IN[27] => leftShift:inst.IN[27]
IN[28] => leftShift:inst.IN[28]
IN[29] => leftShift:inst.IN[29]
IN[30] => ~NO_FANOUT~
IN[31] => ~NO_FANOUT~


|processor|leftShiftcontainer:inst12|leftShift:inst
OUT[0] <= LPM_CONSTANT:inst.result[0]
OUT[1] <= LPM_CONSTANT:inst.result[1]
OUT[2] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= IN[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= IN[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= IN[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= IN[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= IN[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= IN[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= IN[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= IN[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= IN[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= IN[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= IN[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= IN[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= IN[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= IN[25].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= IN[26].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= IN[27].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= IN[28].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= IN[29].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => OUT[2].DATAIN
IN[1] => OUT[3].DATAIN
IN[2] => OUT[4].DATAIN
IN[3] => OUT[5].DATAIN
IN[4] => OUT[6].DATAIN
IN[5] => OUT[7].DATAIN
IN[6] => OUT[8].DATAIN
IN[7] => OUT[9].DATAIN
IN[8] => OUT[10].DATAIN
IN[9] => OUT[11].DATAIN
IN[10] => OUT[12].DATAIN
IN[11] => OUT[13].DATAIN
IN[12] => OUT[14].DATAIN
IN[13] => OUT[15].DATAIN
IN[14] => OUT[16].DATAIN
IN[15] => OUT[17].DATAIN
IN[16] => OUT[18].DATAIN
IN[17] => OUT[19].DATAIN
IN[18] => OUT[20].DATAIN
IN[19] => OUT[21].DATAIN
IN[20] => OUT[22].DATAIN
IN[21] => OUT[23].DATAIN
IN[22] => OUT[24].DATAIN
IN[23] => OUT[25].DATAIN
IN[24] => OUT[26].DATAIN
IN[25] => OUT[27].DATAIN
IN[26] => OUT[28].DATAIN
IN[27] => OUT[29].DATAIN
IN[28] => OUT[30].DATAIN
IN[29] => OUT[31].DATAIN


|processor|leftShiftcontainer:inst12|leftShift:inst|LPM_CONSTANT:inst
result[0] <= <GND>
result[1] <= <GND>


|processor|join:inst21
PCJump[0] <= Jump[0].DB_MAX_OUTPUT_PORT_TYPE
PCJump[1] <= Jump[1].DB_MAX_OUTPUT_PORT_TYPE
PCJump[2] <= Jump[2].DB_MAX_OUTPUT_PORT_TYPE
PCJump[3] <= Jump[3].DB_MAX_OUTPUT_PORT_TYPE
PCJump[4] <= Jump[4].DB_MAX_OUTPUT_PORT_TYPE
PCJump[5] <= Jump[5].DB_MAX_OUTPUT_PORT_TYPE
PCJump[6] <= Jump[6].DB_MAX_OUTPUT_PORT_TYPE
PCJump[7] <= Jump[7].DB_MAX_OUTPUT_PORT_TYPE
PCJump[8] <= Jump[8].DB_MAX_OUTPUT_PORT_TYPE
PCJump[9] <= Jump[9].DB_MAX_OUTPUT_PORT_TYPE
PCJump[10] <= Jump[10].DB_MAX_OUTPUT_PORT_TYPE
PCJump[11] <= Jump[11].DB_MAX_OUTPUT_PORT_TYPE
PCJump[12] <= Jump[12].DB_MAX_OUTPUT_PORT_TYPE
PCJump[13] <= Jump[13].DB_MAX_OUTPUT_PORT_TYPE
PCJump[14] <= Jump[14].DB_MAX_OUTPUT_PORT_TYPE
PCJump[15] <= Jump[15].DB_MAX_OUTPUT_PORT_TYPE
PCJump[16] <= Jump[16].DB_MAX_OUTPUT_PORT_TYPE
PCJump[17] <= Jump[17].DB_MAX_OUTPUT_PORT_TYPE
PCJump[18] <= Jump[18].DB_MAX_OUTPUT_PORT_TYPE
PCJump[19] <= Jump[19].DB_MAX_OUTPUT_PORT_TYPE
PCJump[20] <= Jump[20].DB_MAX_OUTPUT_PORT_TYPE
PCJump[21] <= Jump[21].DB_MAX_OUTPUT_PORT_TYPE
PCJump[22] <= Jump[22].DB_MAX_OUTPUT_PORT_TYPE
PCJump[23] <= Jump[23].DB_MAX_OUTPUT_PORT_TYPE
PCJump[24] <= Jump[24].DB_MAX_OUTPUT_PORT_TYPE
PCJump[25] <= Jump[25].DB_MAX_OUTPUT_PORT_TYPE
PCJump[26] <= Jump[26].DB_MAX_OUTPUT_PORT_TYPE
PCJump[27] <= Jump[27].DB_MAX_OUTPUT_PORT_TYPE
PCJump[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
PCJump[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
PCJump[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
PCJump[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
Jump[0] => PCJump[0].DATAIN
Jump[1] => PCJump[1].DATAIN
Jump[2] => PCJump[2].DATAIN
Jump[3] => PCJump[3].DATAIN
Jump[4] => PCJump[4].DATAIN
Jump[5] => PCJump[5].DATAIN
Jump[6] => PCJump[6].DATAIN
Jump[7] => PCJump[7].DATAIN
Jump[8] => PCJump[8].DATAIN
Jump[9] => PCJump[9].DATAIN
Jump[10] => PCJump[10].DATAIN
Jump[11] => PCJump[11].DATAIN
Jump[12] => PCJump[12].DATAIN
Jump[13] => PCJump[13].DATAIN
Jump[14] => PCJump[14].DATAIN
Jump[15] => PCJump[15].DATAIN
Jump[16] => PCJump[16].DATAIN
Jump[17] => PCJump[17].DATAIN
Jump[18] => PCJump[18].DATAIN
Jump[19] => PCJump[19].DATAIN
Jump[20] => PCJump[20].DATAIN
Jump[21] => PCJump[21].DATAIN
Jump[22] => PCJump[22].DATAIN
Jump[23] => PCJump[23].DATAIN
Jump[24] => PCJump[24].DATAIN
Jump[25] => PCJump[25].DATAIN
Jump[26] => PCJump[26].DATAIN
Jump[27] => PCJump[27].DATAIN
PC[0] => ~NO_FANOUT~
PC[1] => ~NO_FANOUT~
PC[2] => ~NO_FANOUT~
PC[3] => ~NO_FANOUT~
PC[4] => ~NO_FANOUT~
PC[5] => ~NO_FANOUT~
PC[6] => ~NO_FANOUT~
PC[7] => ~NO_FANOUT~
PC[8] => ~NO_FANOUT~
PC[9] => ~NO_FANOUT~
PC[10] => ~NO_FANOUT~
PC[11] => ~NO_FANOUT~
PC[12] => ~NO_FANOUT~
PC[13] => ~NO_FANOUT~
PC[14] => ~NO_FANOUT~
PC[15] => ~NO_FANOUT~
PC[16] => ~NO_FANOUT~
PC[17] => ~NO_FANOUT~
PC[18] => ~NO_FANOUT~
PC[19] => ~NO_FANOUT~
PC[20] => ~NO_FANOUT~
PC[21] => ~NO_FANOUT~
PC[22] => ~NO_FANOUT~
PC[23] => ~NO_FANOUT~
PC[24] => ~NO_FANOUT~
PC[25] => ~NO_FANOUT~
PC[26] => ~NO_FANOUT~
PC[27] => ~NO_FANOUT~
PC[28] => PCJump[28].DATAIN
PC[29] => PCJump[29].DATAIN
PC[30] => PCJump[30].DATAIN
PC[31] => PCJump[31].DATAIN


|processor|leftShift26:inst1
OUT[0] <= LPM_CONSTANT:inst.result[0]
OUT[1] <= LPM_CONSTANT:inst.result[1]
OUT[2] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= IN[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= IN[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= IN[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= IN[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= IN[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= IN[16].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= IN[17].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= IN[18].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= IN[19].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= IN[20].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= IN[21].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= IN[22].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= IN[23].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= IN[24].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= IN[25].DB_MAX_OUTPUT_PORT_TYPE
IN[0] => OUT[2].DATAIN
IN[1] => OUT[3].DATAIN
IN[2] => OUT[4].DATAIN
IN[3] => OUT[5].DATAIN
IN[4] => OUT[6].DATAIN
IN[5] => OUT[7].DATAIN
IN[6] => OUT[8].DATAIN
IN[7] => OUT[9].DATAIN
IN[8] => OUT[10].DATAIN
IN[9] => OUT[11].DATAIN
IN[10] => OUT[12].DATAIN
IN[11] => OUT[13].DATAIN
IN[12] => OUT[14].DATAIN
IN[13] => OUT[15].DATAIN
IN[14] => OUT[16].DATAIN
IN[15] => OUT[17].DATAIN
IN[16] => OUT[18].DATAIN
IN[17] => OUT[19].DATAIN
IN[18] => OUT[20].DATAIN
IN[19] => OUT[21].DATAIN
IN[20] => OUT[22].DATAIN
IN[21] => OUT[23].DATAIN
IN[22] => OUT[24].DATAIN
IN[23] => OUT[25].DATAIN
IN[24] => OUT[26].DATAIN
IN[25] => OUT[27].DATAIN


|processor|leftShift26:inst1|LPM_CONSTANT:inst
result[0] <= <GND>
result[1] <= <GND>


