<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="CLK_DIV::work"/><component name="CORERESET::work"/><component name="GLITCHLESS_MUX::work"/><component name="INIT_MONITOR::work"/><component name="OSCILLATOR_160MHz::work"/><component name="PCIE_REF_CLK::work"/><component name="PF_CCC_C0::work"/><component name="TRANSMIT_PLL::work"/><component name="CLOCKS_AND_RESETS::work"/><component name="FIC0_INITIATOR::work"/><component name="FIC_0_PERIPHERALS::work"/><component name="FIC_1_INITIATOR::work"/><component name="PCIE_INITIATOR::work"/><component name="PF_PCIE_C0::work"/><component name="FIC_1_PERIPHERALS::work"/><component name="FIC_3_0x4000_0xxx::work"/><component name="FIC_3_0x4FFF_Fxxx::work"/><component name="FIC_3_0x4xxx_xxxx::work"/><component name="FIC_3_ADDRESS_GENERATION::work"/><component name="GPIO::work"/><component name="IHC_APB::work"/><component name="IHC_SUBSYSTEM::work"/><component name="RECONFIGURATION_INTERFACE::work"/><component name="FIC_3_PERIPHERALS::work"/><component name="MSS_WRAPPER::work"/><component name="MPFS_ICICLE_KIT_BASE_DESIGN::work"/><component name="ICICLE_MSS::work"/><device die="PA5SOC250T_ES" family="PolarFireSoC" package="fcvg484"/><SmartGen version="8.0"/></workspace>