--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: TopLevel_timesim.vhd
-- /___/   /\     Timestamp: Tue May 28 09:28:47 2024
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 5 -pcf TopLevel.pcf -rpw 100 -tpw 0 -ar Structure -tm TopLevel -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim TopLevel.ncd TopLevel_timesim.vhd 
-- Device	: 3s50atq144-5 (PRODUCTION 1.42 2013-10-13)
-- Input file	: TopLevel.ncd
-- Output file	: D:\xsalinx\Lab_3_v5\netgen\par\TopLevel_timesim.vhd
-- # of Entities	: 1
-- Design Name	: TopLevel
-- Xilinx	: D:\xsalinx\xxxx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity TopLevel is
  port (
    F_OUT : out STD_LOGIC; 
    B_OUT : out STD_LOGIC; 
    RESET : in STD_LOGIC := 'X'; 
    CALCULATE : in STD_LOGIC := 'X'; 
    RAMWR : out STD_LOGIC; 
    COMMON_0_OUT : out STD_LOGIC; 
    G_OUT : out STD_LOGIC; 
    C_OUT : out STD_LOGIC; 
    DP_OUT : out STD_LOGIC; 
    OVERFLOW : out STD_LOGIC; 
    COMMON_1_OUT : out STD_LOGIC; 
    CLOCK : in STD_LOGIC := 'X'; 
    D_OUT : out STD_LOGIC; 
    ENTER_OP1 : in STD_LOGIC := 'X'; 
    ENTER_OP2 : in STD_LOGIC := 'X'; 
    COMMON_2_OUT : out STD_LOGIC; 
    E_OUT : out STD_LOGIC; 
    A_OUT : out STD_LOGIC; 
    ALUOUT : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    RAMA : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    TEST : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    RAMOUT : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    DATA_IN : in STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end TopLevel;

architecture Structure of TopLevel is
  signal NlwRenamedSig_IO_RESET : STD_LOGIC; 
  signal NlwRenamedSig_IO_CALCULATE : STD_LOGIC; 
  signal NlwRenamedSig_IO_ENTER_OP1 : STD_LOGIC; 
  signal NlwRenamedSig_IO_ENTER_OP2 : STD_LOGIC; 
  signal B_0_0 : STD_LOGIC; 
  signal RAMOUT_1_OBUF_0 : STD_LOGIC; 
  signal N138_0 : STD_LOGIC; 
  signal N139_0 : STD_LOGIC; 
  signal RAMOUT_2_OBUF_0 : STD_LOGIC; 
  signal N121_0 : STD_LOGIC; 
  signal N120_0 : STD_LOGIC; 
  signal RAMOUT_3_OBUF_0 : STD_LOGIC; 
  signal N144_0 : STD_LOGIC; 
  signal N145_0 : STD_LOGIC; 
  signal RAMOUT_4_OBUF_0 : STD_LOGIC; 
  signal N127_0 : STD_LOGIC; 
  signal N126_0 : STD_LOGIC; 
  signal B_5_0 : STD_LOGIC; 
  signal B_6_0 : STD_LOGIC; 
  signal B_7_0 : STD_LOGIC; 
  signal CLOCK_BUFGP : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_1_Q : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_3_Q : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_5_Q : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_7_Q : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_9_Q : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_11_Q : STD_LOGIC; 
  signal XLXI_53_Madd_ALUR_7_add0001_cy_1_Q : STD_LOGIC; 
  signal XLXI_53_Madd_ALUR_7_add0001_cy_3_Q : STD_LOGIC; 
  signal XLXI_53_Madd_ALUR_7_add0001_cy_5_Q : STD_LOGIC; 
  signal B_2_0 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_6_mux0000_3_f5 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_6_mux0000_4_f5 : STD_LOGIC; 
  signal XLXI_53_ALUR_6_mux00001 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_7_mux0000_3_f5 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_7_mux0000_4_f5 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_mux0000 : STD_LOGIC; 
  signal DATA_IN_6_IBUF_0 : STD_LOGIC; 
  signal ALUOUT_0_OBUF_1553 : STD_LOGIC; 
  signal DATA_IN_7_IBUF_0 : STD_LOGIC; 
  signal ALUOUT_1_OBUF_1555 : STD_LOGIC; 
  signal ALUOUT_2_OBUF_1556 : STD_LOGIC; 
  signal ALUOUT_3_OBUF_1557 : STD_LOGIC; 
  signal RAMOUT_0_OBUF_0 : STD_LOGIC; 
  signal XLXI_57_SEG_E_1559 : STD_LOGIC; 
  signal ALUOUT_4_OBUF_1560 : STD_LOGIC; 
  signal ALUOUT_5_OBUF_1561 : STD_LOGIC; 
  signal ALUOUT_6_OBUF_1562 : STD_LOGIC; 
  signal ALUOUT_7_OBUF_1563 : STD_LOGIC; 
  signal RAMOUT_5_OBUF_0 : STD_LOGIC; 
  signal RAMOUT_6_OBUF_0 : STD_LOGIC; 
  signal RAMOUT_7_OBUF_0 : STD_LOGIC; 
  signal XLXI_57_SEG_F_1567 : STD_LOGIC; 
  signal XLXI_57_SEG_G_1568 : STD_LOGIC; 
  signal OVERFLOW_OBUF_1569 : STD_LOGIC; 
  signal XLXI_57_COMM_ONES_1570 : STD_LOGIC; 
  signal XLXI_57_SEG_A_1571 : STD_LOGIC; 
  signal ENTER_OP1_IBUF_0 : STD_LOGIC; 
  signal ENTER_OP2_IBUF_0 : STD_LOGIC; 
  signal XLXI_57_COMM_DECS_1574 : STD_LOGIC; 
  signal XLXI_57_SEG_B_1575 : STD_LOGIC; 
  signal RAMWR_OBUF_0 : STD_LOGIC; 
  signal XLXI_57_COMM_HUNDREDS_1577 : STD_LOGIC; 
  signal XLXI_57_SEG_C_1578 : STD_LOGIC; 
  signal RAMA_0_OBUF_0 : STD_LOGIC; 
  signal DATA_IN_0_IBUF_0 : STD_LOGIC; 
  signal DATA_IN_1_IBUF_0 : STD_LOGIC; 
  signal DATA_IN_2_IBUF_0 : STD_LOGIC; 
  signal RESET_IBUF_0 : STD_LOGIC; 
  signal XLXI_57_SEG_D_1585 : STD_LOGIC; 
  signal DATA_IN_3_IBUF_0 : STD_LOGIC; 
  signal DATA_IN_4_IBUF_0 : STD_LOGIC; 
  signal DATA_IN_5_IBUF_0 : STD_LOGIC; 
  signal CALCULATE_IBUF_0 : STD_LOGIC; 
  signal CLK : STD_LOGIC; 
  signal OP_1_0 : STD_LOGIC; 
  signal XLXN_120_0 : STD_LOGIC; 
  signal CCLK_0 : STD_LOGIC; 
  signal OP_0_0 : STD_LOGIC; 
  signal XLXI_53_ALUR_0_and0000_0 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_2_0 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_3_0 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_1_0 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd7_1604 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd3_1606 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd2_1608 : STD_LOGIC; 
  signal XLXI_53_ALUR_4_mux0001 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd5_1610 : STD_LOGIC; 
  signal XLXI_57_N15 : STD_LOGIC; 
  signal XLXI_57_N14 : STD_LOGIC; 
  signal N151_0 : STD_LOGIC; 
  signal N81_0 : STD_LOGIC; 
  signal N150_0 : STD_LOGIC; 
  signal N80_0 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_0_11 : STD_LOGIC; 
  signal N74_0 : STD_LOGIC; 
  signal N73_0 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal N86_0 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_4_mux0000_7 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_2_mux0000_7 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N29_0 : STD_LOGIC; 
  signal N102_0 : STD_LOGIC; 
  signal N93_0 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal N101_0 : STD_LOGIC; 
  signal N92_0 : STD_LOGIC; 
  signal N95_0 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal XLXI_57_bcd_0_mux0003 : STD_LOGIC; 
  signal XLXI_57_N01 : STD_LOGIC; 
  signal N90_0 : STD_LOGIC; 
  signal N78_0 : STD_LOGIC; 
  signal XLXI_57_Madd_bcd_3_0_add0002_lut_2_0 : STD_LOGIC; 
  signal XLXI_53_ALUR_5_mux0001_0 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_3_mux0000_7 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_5_mux0000_7 : STD_LOGIC; 
  signal N88_0 : STD_LOGIC; 
  signal XLXI_57_CUR_DIGIT_FSM_FFd2_1659 : STD_LOGIC; 
  signal XLXI_57_Madd_bcd_3_0_add0004_cy_1_11_O : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_0_64_0 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_1_78_0 : STD_LOGIC; 
  signal XLXI_57_bcd_3_mux0001_0 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_1_84_0 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_or0000 : STD_LOGIC; 
  signal N98_0 : STD_LOGIC; 
  signal XLXI_57_CUR_DIGIT_FSM_FFd1_1668 : STD_LOGIC; 
  signal N111_0 : STD_LOGIC; 
  signal N104_0 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_2_27_SW2_O : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal N106_0 : STD_LOGIC; 
  signal N62_0 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_3_69_SW0_O : STD_LOGIC; 
  signal N52_0 : STD_LOGIC; 
  signal N53_0 : STD_LOGIC; 
  signal XLXI_53_ALUR_1_mux0001_SW0_SW0_SW0_O : STD_LOGIC; 
  signal XLXI_57_RESET_inv_0 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_0_25_0 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_6_mux0000_4_O : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_3_mux0000_6_O : STD_LOGIC; 
  signal N39_0 : STD_LOGIC; 
  signal N112_0 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_5_mux0000_5_f5_0 : STD_LOGIC; 
  signal XLXI_53_ALUR_5_mux0001_SW0_O : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_2_110_SW2_O : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_3_25_SW0_SW2_O : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_3_25_SW1_SW1_O : STD_LOGIC; 
  signal N83_0 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd6_1694 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd9_1695 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd8_1696 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd4_1697 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd10_1698 : STD_LOGIC; 
  signal XLXI_57_CUR_DIGIT_FSM_FFd3_1699 : STD_LOGIC; 
  signal XLXI_40_TC_cmp_eq000021_0 : STD_LOGIC; 
  signal XLXI_40_TC_cmp_eq00009_0 : STD_LOGIC; 
  signal XLXI_40_TC_cmp_eq000026_0 : STD_LOGIC; 
  signal XLXI_40_N01 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_0_XORF_1741 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_0_CYINIT_1740 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_0_CY0F_1739 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_0_CYSELF_1731 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_0_BXINV_1729 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_0_XORG_1727 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_0_CYMUXG_1726 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_0_CY0G_1724 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_0_CYSELG_1718 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_2_XORF_1780 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_2_CYINIT_1779 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_2_CY0F_1778 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_2_XORG_1770 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_2_CYSELF_1768 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_2_CYMUXFAST_1767 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_2_CYAND_1766 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_2_FASTCARRY_1765 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_2_CYMUXG2_1764 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_2_CYMUXF2_1763 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_2_CY0G_1762 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_2_CYSELG_1756 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_4_XORF_1819 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_4_CYINIT_1818 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_4_CY0F_1817 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_4_XORG_1809 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_4_CYSELF_1807 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_4_CYMUXFAST_1806 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_4_CYAND_1805 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_4_FASTCARRY_1804 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_4_CYMUXG2_1803 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_4_CYMUXF2_1802 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_4_CY0G_1801 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_4_CYSELG_1793 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_6_XORF_1858 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_6_CYINIT_1857 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_6_CY0F_1856 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_6_XORG_1846 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_6_CYSELF_1844 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_6_CYMUXFAST_1843 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_6_CYAND_1842 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_6_FASTCARRY_1841 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_6_CYMUXG2_1840 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_6_CYMUXF2_1839 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_6_CY0G_1838 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0000_6_CYSELG_1830 : STD_LOGIC; 
  signal XLXI_40_COUNT_0_DXMUX_1902 : STD_LOGIC; 
  signal XLXI_40_COUNT_0_XORF_1900 : STD_LOGIC; 
  signal XLXI_40_COUNT_0_LOGIC_ONE_1899 : STD_LOGIC; 
  signal XLXI_40_COUNT_0_CYINIT_1898 : STD_LOGIC; 
  signal XLXI_40_COUNT_0_CYSELF_1889 : STD_LOGIC; 
  signal XLXI_40_COUNT_0_BXINV_1887 : STD_LOGIC; 
  signal XLXI_40_COUNT_0_DYMUX_1883 : STD_LOGIC; 
  signal XLXI_40_COUNT_0_XORG_1881 : STD_LOGIC; 
  signal XLXI_40_COUNT_0_CYMUXG_1880 : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_0_Q : STD_LOGIC; 
  signal XLXI_40_COUNT_0_LOGIC_ZERO_1878 : STD_LOGIC; 
  signal XLXI_40_COUNT_0_CYSELG_1869 : STD_LOGIC; 
  signal XLXI_40_COUNT_0_G : STD_LOGIC; 
  signal XLXI_40_COUNT_0_CLKINV_1867 : STD_LOGIC; 
  signal XLXI_40_COUNT_2_DXMUX_1950 : STD_LOGIC; 
  signal XLXI_40_COUNT_2_XORF_1948 : STD_LOGIC; 
  signal XLXI_40_COUNT_2_CYINIT_1947 : STD_LOGIC; 
  signal XLXI_40_COUNT_2_F : STD_LOGIC; 
  signal XLXI_40_COUNT_2_DYMUX_1934 : STD_LOGIC; 
  signal XLXI_40_COUNT_2_XORG_1932 : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_2_Q : STD_LOGIC; 
  signal XLXI_40_COUNT_2_CYSELF_1930 : STD_LOGIC; 
  signal XLXI_40_COUNT_2_CYMUXFAST_1929 : STD_LOGIC; 
  signal XLXI_40_COUNT_2_CYAND_1928 : STD_LOGIC; 
  signal XLXI_40_COUNT_2_FASTCARRY_1927 : STD_LOGIC; 
  signal XLXI_40_COUNT_2_CYMUXG2_1926 : STD_LOGIC; 
  signal XLXI_40_COUNT_2_CYMUXF2_1925 : STD_LOGIC; 
  signal XLXI_40_COUNT_2_LOGIC_ZERO_1924 : STD_LOGIC; 
  signal XLXI_40_COUNT_2_CYSELG_1915 : STD_LOGIC; 
  signal XLXI_40_COUNT_2_G : STD_LOGIC; 
  signal XLXI_40_COUNT_2_CLKINV_1913 : STD_LOGIC; 
  signal XLXI_40_COUNT_4_DXMUX_1998 : STD_LOGIC; 
  signal XLXI_40_COUNT_4_XORF_1996 : STD_LOGIC; 
  signal XLXI_40_COUNT_4_CYINIT_1995 : STD_LOGIC; 
  signal XLXI_40_COUNT_4_F : STD_LOGIC; 
  signal XLXI_40_COUNT_4_DYMUX_1982 : STD_LOGIC; 
  signal XLXI_40_COUNT_4_XORG_1980 : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_4_Q : STD_LOGIC; 
  signal XLXI_40_COUNT_4_CYSELF_1978 : STD_LOGIC; 
  signal XLXI_40_COUNT_4_CYMUXFAST_1977 : STD_LOGIC; 
  signal XLXI_40_COUNT_4_CYAND_1976 : STD_LOGIC; 
  signal XLXI_40_COUNT_4_FASTCARRY_1975 : STD_LOGIC; 
  signal XLXI_40_COUNT_4_CYMUXG2_1974 : STD_LOGIC; 
  signal XLXI_40_COUNT_4_CYMUXF2_1973 : STD_LOGIC; 
  signal XLXI_40_COUNT_4_LOGIC_ZERO_1972 : STD_LOGIC; 
  signal XLXI_40_COUNT_4_CYSELG_1963 : STD_LOGIC; 
  signal XLXI_40_COUNT_4_G : STD_LOGIC; 
  signal XLXI_40_COUNT_4_CLKINV_1961 : STD_LOGIC; 
  signal XLXI_40_COUNT_6_DXMUX_2046 : STD_LOGIC; 
  signal XLXI_40_COUNT_6_XORF_2044 : STD_LOGIC; 
  signal XLXI_40_COUNT_6_CYINIT_2043 : STD_LOGIC; 
  signal XLXI_40_COUNT_6_F : STD_LOGIC; 
  signal XLXI_40_COUNT_6_DYMUX_2030 : STD_LOGIC; 
  signal XLXI_40_COUNT_6_XORG_2028 : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_6_Q : STD_LOGIC; 
  signal XLXI_40_COUNT_6_CYSELF_2026 : STD_LOGIC; 
  signal XLXI_40_COUNT_6_CYMUXFAST_2025 : STD_LOGIC; 
  signal XLXI_40_COUNT_6_CYAND_2024 : STD_LOGIC; 
  signal XLXI_40_COUNT_6_FASTCARRY_2023 : STD_LOGIC; 
  signal XLXI_40_COUNT_6_CYMUXG2_2022 : STD_LOGIC; 
  signal XLXI_40_COUNT_6_CYMUXF2_2021 : STD_LOGIC; 
  signal XLXI_40_COUNT_6_LOGIC_ZERO_2020 : STD_LOGIC; 
  signal XLXI_40_COUNT_6_CYSELG_2011 : STD_LOGIC; 
  signal XLXI_40_COUNT_6_G : STD_LOGIC; 
  signal XLXI_40_COUNT_6_CLKINV_2009 : STD_LOGIC; 
  signal XLXI_40_COUNT_8_DXMUX_2094 : STD_LOGIC; 
  signal XLXI_40_COUNT_8_XORF_2092 : STD_LOGIC; 
  signal XLXI_40_COUNT_8_CYINIT_2091 : STD_LOGIC; 
  signal XLXI_40_COUNT_8_F : STD_LOGIC; 
  signal XLXI_40_COUNT_8_DYMUX_2078 : STD_LOGIC; 
  signal XLXI_40_COUNT_8_XORG_2076 : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_8_Q : STD_LOGIC; 
  signal XLXI_40_COUNT_8_CYSELF_2074 : STD_LOGIC; 
  signal XLXI_40_COUNT_8_CYMUXFAST_2073 : STD_LOGIC; 
  signal XLXI_40_COUNT_8_CYAND_2072 : STD_LOGIC; 
  signal XLXI_40_COUNT_8_FASTCARRY_2071 : STD_LOGIC; 
  signal XLXI_40_COUNT_8_CYMUXG2_2070 : STD_LOGIC; 
  signal XLXI_40_COUNT_8_CYMUXF2_2069 : STD_LOGIC; 
  signal XLXI_40_COUNT_8_LOGIC_ZERO_2068 : STD_LOGIC; 
  signal XLXI_40_COUNT_8_CYSELG_2059 : STD_LOGIC; 
  signal XLXI_40_COUNT_8_G : STD_LOGIC; 
  signal XLXI_40_COUNT_8_CLKINV_2057 : STD_LOGIC; 
  signal XLXI_40_COUNT_10_DXMUX_2142 : STD_LOGIC; 
  signal XLXI_40_COUNT_10_XORF_2140 : STD_LOGIC; 
  signal XLXI_40_COUNT_10_CYINIT_2139 : STD_LOGIC; 
  signal XLXI_40_COUNT_10_F : STD_LOGIC; 
  signal XLXI_40_COUNT_10_DYMUX_2126 : STD_LOGIC; 
  signal XLXI_40_COUNT_10_XORG_2124 : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_10_Q : STD_LOGIC; 
  signal XLXI_40_COUNT_10_CYSELF_2122 : STD_LOGIC; 
  signal XLXI_40_COUNT_10_CYMUXFAST_2121 : STD_LOGIC; 
  signal XLXI_40_COUNT_10_CYAND_2120 : STD_LOGIC; 
  signal XLXI_40_COUNT_10_FASTCARRY_2119 : STD_LOGIC; 
  signal XLXI_40_COUNT_10_CYMUXG2_2118 : STD_LOGIC; 
  signal XLXI_40_COUNT_10_CYMUXF2_2117 : STD_LOGIC; 
  signal XLXI_40_COUNT_10_LOGIC_ZERO_2116 : STD_LOGIC; 
  signal XLXI_40_COUNT_10_CYSELG_2107 : STD_LOGIC; 
  signal XLXI_40_COUNT_10_G : STD_LOGIC; 
  signal XLXI_40_COUNT_10_CLKINV_2105 : STD_LOGIC; 
  signal XLXI_40_COUNT_12_DXMUX_2190 : STD_LOGIC; 
  signal XLXI_40_COUNT_12_XORF_2188 : STD_LOGIC; 
  signal XLXI_40_COUNT_12_CYINIT_2187 : STD_LOGIC; 
  signal XLXI_40_COUNT_12_F : STD_LOGIC; 
  signal XLXI_40_COUNT_12_DYMUX_2174 : STD_LOGIC; 
  signal XLXI_40_COUNT_12_XORG_2172 : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_12_Q : STD_LOGIC; 
  signal XLXI_40_COUNT_12_CYSELF_2170 : STD_LOGIC; 
  signal XLXI_40_COUNT_12_CYMUXFAST_2169 : STD_LOGIC; 
  signal XLXI_40_COUNT_12_CYAND_2168 : STD_LOGIC; 
  signal XLXI_40_COUNT_12_FASTCARRY_2167 : STD_LOGIC; 
  signal XLXI_40_COUNT_12_CYMUXG2_2166 : STD_LOGIC; 
  signal XLXI_40_COUNT_12_CYMUXF2_2165 : STD_LOGIC; 
  signal XLXI_40_COUNT_12_LOGIC_ZERO_2164 : STD_LOGIC; 
  signal XLXI_40_COUNT_12_CYSELG_2155 : STD_LOGIC; 
  signal XLXI_40_COUNT_12_G : STD_LOGIC; 
  signal XLXI_40_COUNT_12_CLKINV_2153 : STD_LOGIC; 
  signal XLXI_40_COUNT_14_DXMUX_2231 : STD_LOGIC; 
  signal XLXI_40_COUNT_14_XORF_2229 : STD_LOGIC; 
  signal XLXI_40_COUNT_14_LOGIC_ZERO_2228 : STD_LOGIC; 
  signal XLXI_40_COUNT_14_CYINIT_2227 : STD_LOGIC; 
  signal XLXI_40_COUNT_14_CYSELF_2218 : STD_LOGIC; 
  signal XLXI_40_COUNT_14_F : STD_LOGIC; 
  signal XLXI_40_COUNT_14_DYMUX_2213 : STD_LOGIC; 
  signal XLXI_40_COUNT_14_XORG_2211 : STD_LOGIC; 
  signal XLXI_40_Mcount_COUNT_cy_14_Q : STD_LOGIC; 
  signal XLXI_40_COUNT_15_rt_2208 : STD_LOGIC; 
  signal XLXI_40_COUNT_14_CLKINV_2200 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_0_XORF_2269 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_0_CYINIT_2268 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_0_CY0F_2267 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_0_CYSELF_2259 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_0_BXINV_2257 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_0_XORG_2255 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_0_CYMUXG_2254 : STD_LOGIC; 
  signal XLXI_53_Madd_ALUR_7_add0001_cy_0_Q : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_0_CY0G_2252 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_0_CYSELG_2246 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_2_XORF_2308 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_2_CYINIT_2307 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_2_CY0F_2306 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_2_XORG_2298 : STD_LOGIC; 
  signal XLXI_53_Madd_ALUR_7_add0001_cy_2_Q : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_2_CYSELF_2296 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_2_CYMUXFAST_2295 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_2_CYAND_2294 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_2_FASTCARRY_2293 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_2_CYMUXG2_2292 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_2_CYMUXF2_2291 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_2_CY0G_2290 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_2_CYSELG_2284 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_4_XORF_2347 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_4_CYINIT_2346 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_4_CY0F_2345 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_4_XORG_2337 : STD_LOGIC; 
  signal XLXI_53_Madd_ALUR_7_add0001_cy_4_Q : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_4_CYSELF_2335 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_4_CYMUXFAST_2334 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_4_CYAND_2333 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_4_FASTCARRY_2332 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_4_CYMUXG2_2331 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_4_CYMUXF2_2330 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_4_CY0G_2329 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_4_CYSELG_2321 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_6_XORF_2386 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_6_CYINIT_2385 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_6_CY0F_2384 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_6_XORG_2374 : STD_LOGIC; 
  signal XLXI_53_Madd_ALUR_7_add0001_cy_6_Q : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_6_CYSELF_2372 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_6_CYMUXFAST_2371 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_6_CYAND_2370 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_6_FASTCARRY_2369 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_6_CYMUXG2_2368 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_6_CYMUXF2_2367 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_6_CY0G_2366 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_6_CYSELG_2358 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_8_XORF_2416 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_8_LOGIC_ONE_2415 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_8_CYINIT_2414 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_8_F : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_8_XORG_2402 : STD_LOGIC; 
  signal XLXI_53_Madd_ALUR_7_add0001_cy_8_Q : STD_LOGIC; 
  signal XLXI_53_ALUR_7_add0001_8_G : STD_LOGIC; 
  signal XLXI_53_ALUR_6_mux00001_F5MUX_2448 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_6_mux0000_3_f52_2446 : STD_LOGIC; 
  signal XLXI_53_ALUR_6_mux00001_BXINV_2439 : STD_LOGIC; 
  signal XLXI_53_ALUR_6_mux00001_F6MUX_2437 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_6_mux0000_3_f51_2435 : STD_LOGIC; 
  signal XLXI_53_ALUR_6_mux00001_BYINV_2429 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_6_mux0000_4_f5_F5MUX_2472 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_6_mux0000_4_f51_2470 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_6_mux0000_4_f5_BXINV_2464 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_6_mux0000_6_2462 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_mux0000_F5MUX_2503 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_7_mux0000_4_2501 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_mux0000_BXINV_2495 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_mux0000_F6MUX_2493 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_7_mux0000_5_2491 : STD_LOGIC; 
  signal XLXI_53_ALUR_7_mux0000_BYINV_2485 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_7_mux0000_4_f5_F5MUX_2527 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_7_mux0000_51_2525 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_7_mux0000_4_f5_BXINV_2519 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_7_mux0000_6_2517 : STD_LOGIC; 
  signal DATA_IN_6_IBUF_2534 : STD_LOGIC; 
  signal ALUOUT_0_O : STD_LOGIC; 
  signal DATA_IN_7_IBUF_2549 : STD_LOGIC; 
  signal ALUOUT_1_O : STD_LOGIC; 
  signal ALUOUT_2_O : STD_LOGIC; 
  signal ALUOUT_3_O : STD_LOGIC; 
  signal RAMOUT_0_O : STD_LOGIC; 
  signal E_OUT_O : STD_LOGIC; 
  signal ALUOUT_4_O : STD_LOGIC; 
  signal RAMOUT_1_O : STD_LOGIC; 
  signal ALUOUT_5_O : STD_LOGIC; 
  signal RAMOUT_2_O : STD_LOGIC; 
  signal ALUOUT_6_O : STD_LOGIC; 
  signal RAMOUT_3_O : STD_LOGIC; 
  signal ALUOUT_7_O : STD_LOGIC; 
  signal RAMOUT_4_O : STD_LOGIC; 
  signal RAMOUT_5_O : STD_LOGIC; 
  signal RAMOUT_6_O : STD_LOGIC; 
  signal RAMOUT_7_O : STD_LOGIC; 
  signal F_OUT_O : STD_LOGIC; 
  signal DP_OUT_O : STD_LOGIC; 
  signal G_OUT_O : STD_LOGIC; 
  signal OVERFLOW_O : STD_LOGIC; 
  signal COMMON_0_OUT_O : STD_LOGIC; 
  signal A_OUT_O : STD_LOGIC; 
  signal ENTER_OP1_IBUF_2732 : STD_LOGIC; 
  signal ENTER_OP2_IBUF_2739 : STD_LOGIC; 
  signal COMMON_1_OUT_O : STD_LOGIC; 
  signal B_OUT_O : STD_LOGIC; 
  signal RAMWR_O : STD_LOGIC; 
  signal COMMON_2_OUT_O : STD_LOGIC; 
  signal C_OUT_O : STD_LOGIC; 
  signal TEST_0_O : STD_LOGIC; 
  signal CLOCK_BUFGP_IBUFG_2794 : STD_LOGIC; 
  signal RAMA_0_O : STD_LOGIC; 
  signal TEST_1_O : STD_LOGIC; 
  signal RAMA_1_O : STD_LOGIC; 
  signal TEST_2_O : STD_LOGIC; 
  signal TEST_3_O : STD_LOGIC; 
  signal DATA_IN_0_IBUF_2841 : STD_LOGIC; 
  signal TEST_4_O : STD_LOGIC; 
  signal DATA_IN_1_IBUF_2856 : STD_LOGIC; 
  signal TEST_5_O : STD_LOGIC; 
  signal DATA_IN_2_IBUF_2871 : STD_LOGIC; 
  signal RESET_IBUF_2878 : STD_LOGIC; 
  signal D_OUT_O : STD_LOGIC; 
  signal TEST_6_O : STD_LOGIC; 
  signal DATA_IN_3_IBUF_2901 : STD_LOGIC; 
  signal TEST_7_O : STD_LOGIC; 
  signal DATA_IN_4_IBUF_2916 : STD_LOGIC; 
  signal DATA_IN_5_IBUF_2923 : STD_LOGIC; 
  signal CALCULATE_IBUF_2930 : STD_LOGIC; 
  signal XLXI_40_CEO_BUFG_S_INVNOT : STD_LOGIC; 
  signal XLXI_40_CEO_BUFG_I0_INV : STD_LOGIC; 
  signal CLOCK_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal CLOCK_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal XLXI_54_DATA_7_DXMUX_2973 : STD_LOGIC; 
  signal XLXI_54_DATA_7_FXMUX_2972 : STD_LOGIC; 
  signal XLXI_54_DATA_7_F5MUX_2971 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal XLXI_54_DATA_7_BXINV_2964 : STD_LOGIC; 
  signal N157 : STD_LOGIC; 
  signal XLXI_54_DATA_7_SRINV_2956 : STD_LOGIC; 
  signal XLXI_54_DATA_7_CLKINV_2955 : STD_LOGIC; 
  signal XLXI_54_DATA_7_CEINV_2954 : STD_LOGIC; 
  signal XLXI_57_Madd_bcd_3_0_add0003_lut_3_F5MUX_3002 : STD_LOGIC; 
  signal N224 : STD_LOGIC; 
  signal XLXI_57_Madd_bcd_3_0_add0003_lut_3_BXINV_2995 : STD_LOGIC; 
  signal N223 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_0_F5MUX_3027 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_0_rt_3025 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_0_BXINV_3017 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_0_11 : STD_LOGIC; 
  signal B_1_F5MUX_3052 : STD_LOGIC; 
  signal N204 : STD_LOGIC; 
  signal B_1_BXINV_3045 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal B_3_F5MUX_3077 : STD_LOGIC; 
  signal N202 : STD_LOGIC; 
  signal B_3_BXINV_3070 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal XLXI_54_DATA_4_DXMUX_3111 : STD_LOGIC; 
  signal XLXI_54_DATA_4_FXMUX_3110 : STD_LOGIC; 
  signal XLXI_54_DATA_4_F5MUX_3109 : STD_LOGIC; 
  signal N208 : STD_LOGIC; 
  signal XLXI_54_DATA_4_BXINV_3102 : STD_LOGIC; 
  signal N207 : STD_LOGIC; 
  signal XLXI_54_DATA_4_SRINV_3095 : STD_LOGIC; 
  signal XLXI_54_DATA_4_CLKINV_3094 : STD_LOGIC; 
  signal XLXI_54_DATA_4_CEINV_3093 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_0_11_F5MUX_3140 : STD_LOGIC; 
  signal N220 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_0_11_BXINV_3133 : STD_LOGIC; 
  signal N219 : STD_LOGIC; 
  signal N134_F5MUX_3165 : STD_LOGIC; 
  signal N218 : STD_LOGIC; 
  signal N134_BXINV_3158 : STD_LOGIC; 
  signal N217 : STD_LOGIC; 
  signal XLXI_54_DATA_1_DXMUX_3199 : STD_LOGIC; 
  signal XLXI_54_DATA_1_FXMUX_3198 : STD_LOGIC; 
  signal XLXI_54_DATA_1_F5MUX_3197 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal XLXI_54_DATA_1_BXINV_3190 : STD_LOGIC; 
  signal N177 : STD_LOGIC; 
  signal XLXI_54_DATA_1_SRINV_3182 : STD_LOGIC; 
  signal XLXI_54_DATA_1_CLKINV_3181 : STD_LOGIC; 
  signal XLXI_54_DATA_1_CEINV_3180 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_5_F5MUX_3228 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_5_rt_3226 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_5_BXINV_3218 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_5_11 : STD_LOGIC; 
  signal XLXI_53_ALUR_4_mux0001_F5MUX_3253 : STD_LOGIC; 
  signal N206 : STD_LOGIC; 
  signal XLXI_53_ALUR_4_mux0001_BXINV_3246 : STD_LOGIC; 
  signal N205 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_4_mux0000_7_F5MUX_3278 : STD_LOGIC; 
  signal N196 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_4_mux0000_7_BXINV_3271 : STD_LOGIC; 
  signal N195 : STD_LOGIC; 
  signal N76_F5MUX_3303 : STD_LOGIC; 
  signal N184 : STD_LOGIC; 
  signal N76_BXINV_3296 : STD_LOGIC; 
  signal N183 : STD_LOGIC; 
  signal XLXI_54_DATA_6_DXMUX_3337 : STD_LOGIC; 
  signal XLXI_54_DATA_6_FXMUX_3336 : STD_LOGIC; 
  signal XLXI_54_DATA_6_F5MUX_3335 : STD_LOGIC; 
  signal N156 : STD_LOGIC; 
  signal XLXI_54_DATA_6_BXINV_3328 : STD_LOGIC; 
  signal N155 : STD_LOGIC; 
  signal XLXI_54_DATA_6_SRINV_3320 : STD_LOGIC; 
  signal XLXI_54_DATA_6_CLKINV_3319 : STD_LOGIC; 
  signal XLXI_54_DATA_6_CEINV_3318 : STD_LOGIC; 
  signal XLXI_57_bcd_0_mux0003_F5MUX_3366 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal XLXI_57_bcd_0_mux0003_BXINV_3359 : STD_LOGIC; 
  signal N163 : STD_LOGIC; 
  signal XLXI_57_N01_F5MUX_3391 : STD_LOGIC; 
  signal N222 : STD_LOGIC; 
  signal XLXI_57_N01_BXINV_3384 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal XLXI_54_DATA_3_DXMUX_3425 : STD_LOGIC; 
  signal XLXI_54_DATA_3_FXMUX_3424 : STD_LOGIC; 
  signal XLXI_54_DATA_3_F5MUX_3423 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal XLXI_54_DATA_3_BXINV_3416 : STD_LOGIC; 
  signal N181 : STD_LOGIC; 
  signal XLXI_54_DATA_3_SRINV_3408 : STD_LOGIC; 
  signal XLXI_54_DATA_3_CLKINV_3407 : STD_LOGIC; 
  signal XLXI_54_DATA_3_CEINV_3406 : STD_LOGIC; 
  signal XLXI_57_Madd_bcd_3_0_add0004_lut_2_F5MUX_3454 : STD_LOGIC; 
  signal N188 : STD_LOGIC; 
  signal XLXI_57_Madd_bcd_3_0_add0004_lut_2_BXINV_3447 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal XLXI_57_Madd_bcd_3_0_add0004_lut_3_F5MUX_3479 : STD_LOGIC; 
  signal N186 : STD_LOGIC; 
  signal XLXI_57_Madd_bcd_3_0_add0004_lut_3_BXINV_3472 : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal XLXI_54_DATA_0_DXMUX_3513 : STD_LOGIC; 
  signal XLXI_54_DATA_0_FXMUX_3512 : STD_LOGIC; 
  signal XLXI_54_DATA_0_F5MUX_3511 : STD_LOGIC; 
  signal N198 : STD_LOGIC; 
  signal XLXI_54_DATA_0_BXINV_3504 : STD_LOGIC; 
  signal N197 : STD_LOGIC; 
  signal XLXI_54_DATA_0_SRINV_3496 : STD_LOGIC; 
  signal XLXI_54_DATA_0_CLKINV_3495 : STD_LOGIC; 
  signal XLXI_54_DATA_0_CEINV_3494 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_4_F5MUX_3542 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_4_rt_3540 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_4_BXINV_3532 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_4_11 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_1_F5MUX_3567 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_1_rt_3565 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_1_BXINV_3557 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_1_11 : STD_LOGIC; 
  signal XLXI_57_N15_F5MUX_3592 : STD_LOGIC; 
  signal N226 : STD_LOGIC; 
  signal XLXI_57_N15_BXINV_3585 : STD_LOGIC; 
  signal N225 : STD_LOGIC; 
  signal OVERFLOW_OBUF_DXMUX_3623 : STD_LOGIC; 
  signal OVERFLOW_OBUF_F5MUX_3621 : STD_LOGIC; 
  signal N214 : STD_LOGIC; 
  signal OVERFLOW_OBUF_BXINV_3613 : STD_LOGIC; 
  signal N213 : STD_LOGIC; 
  signal OVERFLOW_OBUF_CLKINV_3605 : STD_LOGIC; 
  signal XLXI_57_N14_F5MUX_3653 : STD_LOGIC; 
  signal N216 : STD_LOGIC; 
  signal XLXI_57_N14_BXINV_3644 : STD_LOGIC; 
  signal N215 : STD_LOGIC; 
  signal XLXI_54_DATA_5_DXMUX_3687 : STD_LOGIC; 
  signal XLXI_54_DATA_5_FXMUX_3686 : STD_LOGIC; 
  signal XLXI_54_DATA_5_F5MUX_3685 : STD_LOGIC; 
  signal N210 : STD_LOGIC; 
  signal XLXI_54_DATA_5_BXINV_3678 : STD_LOGIC; 
  signal N209 : STD_LOGIC; 
  signal XLXI_54_DATA_5_SRINV_3671 : STD_LOGIC; 
  signal XLXI_54_DATA_5_CLKINV_3670 : STD_LOGIC; 
  signal XLXI_54_DATA_5_CEINV_3669 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_3_mux0000_7_F5MUX_3716 : STD_LOGIC; 
  signal N190 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_3_mux0000_7_BXINV_3709 : STD_LOGIC; 
  signal N189 : STD_LOGIC; 
  signal N12_F5MUX_3741 : STD_LOGIC; 
  signal N212 : STD_LOGIC; 
  signal N12_BXINV_3734 : STD_LOGIC; 
  signal N211 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_5_mux0000_7_F5MUX_3766 : STD_LOGIC; 
  signal N192 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_5_mux0000_7_BXINV_3759 : STD_LOGIC; 
  signal N191 : STD_LOGIC; 
  signal XLXI_54_DATA_2_DXMUX_3800 : STD_LOGIC; 
  signal XLXI_54_DATA_2_FXMUX_3799 : STD_LOGIC; 
  signal XLXI_54_DATA_2_F5MUX_3798 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal XLXI_54_DATA_2_BXINV_3791 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal XLXI_54_DATA_2_SRINV_3783 : STD_LOGIC; 
  signal XLXI_54_DATA_2_CLKINV_3782 : STD_LOGIC; 
  signal XLXI_54_DATA_2_CEINV_3781 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_6_F5MUX_3829 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_6_rt_3827 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_6_BXINV_3819 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_6_11 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_2_mux0000_7_F5MUX_3854 : STD_LOGIC; 
  signal N194 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_2_mux0000_7_BXINV_3847 : STD_LOGIC; 
  signal N193 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_3_F5MUX_3879 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_3_rt_3877 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_3_BXINV_3869 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_3_11 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_0_64_3902 : STD_LOGIC; 
  signal XLXI_57_Madd_bcd_3_0_add0004_cy_1_11_O_pack_1 : STD_LOGIC; 
  signal N30_pack_1 : STD_LOGIC; 
  signal XLXI_53_ALUR_0_and0000_3950 : STD_LOGIC; 
  signal B_4_pack_1 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_1_84_3974 : STD_LOGIC; 
  signal XLXI_57_Madd_bcd_3_0_add0002_lut_3_pack_1 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_or0000_pack_1 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal N96_pack_1 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_mux0001_2_27_SW2_O_pack_1 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_3_69_SW0_O_pack_1 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal XLXI_53_ALUR_1_mux0001_SW0_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_2_DXMUX_4125 : STD_LOGIC; 
  signal XLXI_57_Mrom_DIGIT_CTRL_mux00022 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_0_pack_1 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_2_CLKINV_4110 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_2_CEINV_4109 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_6_mux0000_4_O_pack_1 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_3_mux0000_6_O_pack_1 : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal XLXI_57_Madd_bcd_3_0_add0003_lut_2_pack_1 : STD_LOGIC; 
  signal N71_pack_1 : STD_LOGIC; 
  signal XLXI_53_ALUR_5_mux0001_4247 : STD_LOGIC; 
  signal XLXI_53_ALUR_5_mux0001_SW0_O_pack_1 : STD_LOGIC; 
  signal XLXN_168_1_pack_1 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_2_110_SW2_O_pack_1 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_3_25_SW0_SW2_O_pack_1 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_3_25_SW1_SW1_O_pack_1 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd6_REVUSED_4365 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd6_DYMUX_4364 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd6_In14_4361 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd6_SRINVNOT : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd6_CLKINV_4354 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd7_DYMUX_4387 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd7_In : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd7_SRINVNOT : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd7_CLKINV_4378 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd9_DXMUX_4425 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd9_In : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd9_DYMUX_4411 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd8_In : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd9_SRINVNOT : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd9_CLKINV_4401 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_1_DXMUX_4463 : STD_LOGIC; 
  signal XLXI_57_Mrom_DIGIT_CTRL_mux00021 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_1_DYMUX_4451 : STD_LOGIC; 
  signal XLXI_57_Mrom_DIGIT_CTRL_mux0002 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_1_CLKINV_4443 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_1_CEINV_4442 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_6_DXMUX_4501 : STD_LOGIC; 
  signal XLXI_57_Mrom_DIGIT_CTRL_mux00026 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_6_DYMUX_4489 : STD_LOGIC; 
  signal XLXI_57_Mrom_DIGIT_CTRL_mux00023 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_6_CLKINV_4481 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_6_CEINV_4480 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_5_DXMUX_4539 : STD_LOGIC; 
  signal XLXI_57_Mrom_DIGIT_CTRL_mux00025 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_5_DYMUX_4527 : STD_LOGIC; 
  signal XLXI_57_Mrom_DIGIT_CTRL_mux00024 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_5_CLKINV_4519 : STD_LOGIC; 
  signal XLXI_57_DIGIT_CTRL_5_CEINV_4518 : STD_LOGIC; 
  signal XLXN_120 : STD_LOGIC; 
  signal XLXI_57_RESET_inv : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd3_DXMUX_4607 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd3_DYMUX_4601 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd3_SRINVNOT : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd3_CLKINV_4598 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd5_DXMUX_4627 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd5_DYMUX_4621 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd5_SRINVNOT : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd5_CLKINV_4618 : STD_LOGIC; 
  signal CCLK : STD_LOGIC; 
  signal N139 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal N151 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_1_78_4694 : STD_LOGIC; 
  signal RAMWR_OBUF_4725 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal XLXI_57_COMM_HUNDREDS_DYMUX_4759 : STD_LOGIC; 
  signal XLXI_57_COMM_HUNDREDS_BYINV_4758 : STD_LOGIC; 
  signal XLXI_57_COMM_HUNDREDS_SRINV_4757 : STD_LOGIC; 
  signal XLXI_57_COMM_HUNDREDS_CLKINV_4756 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal N95 : STD_LOGIC; 
  signal XLXI_57_DIGIT_VAL_mux0000_0_25_4809 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal XLXI_57_CUR_DIGIT_FSM_FFd2_DXMUX_4851 : STD_LOGIC; 
  signal XLXI_57_CUR_DIGIT_FSM_FFd2_DYMUX_4845 : STD_LOGIC; 
  signal XLXI_57_CUR_DIGIT_FSM_FFd2_SRINV_4843 : STD_LOGIC; 
  signal XLXI_57_CUR_DIGIT_FSM_FFd2_CLKINV_4842 : STD_LOGIC; 
  signal XLXI_57_CUR_DIGIT_FSM_FFd3_DYMUX_4863 : STD_LOGIC; 
  signal XLXI_57_CUR_DIGIT_FSM_FFd3_SRINV_4861 : STD_LOGIC; 
  signal XLXI_57_CUR_DIGIT_FSM_FFd3_CLKINV_4860 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal N101 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal N93 : STD_LOGIC; 
  signal RAMA_0_OBUF_4953 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal XLXI_57_bcd_3_mux0001 : STD_LOGIC; 
  signal XLXI_57_COMM_DECS_DYMUX_4995 : STD_LOGIC; 
  signal XLXI_57_COMM_DECS_BYINV_4994 : STD_LOGIC; 
  signal XLXI_57_COMM_DECS_SRINV_4993 : STD_LOGIC; 
  signal XLXI_57_COMM_DECS_CLKINV_4992 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd10_DYMUX_5007 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd10_BYINV_5006 : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd10_SRINVNOT : STD_LOGIC; 
  signal XLXI_46_CUR_STATE_FSM_FFd10_CLKINV_5004 : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal N73 : STD_LOGIC; 
  signal XLXI_40_TC_cmp_eq000021_5069 : STD_LOGIC; 
  signal XLXI_40_TC_cmp_eq00009_5081 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal XLXN_168_0_pack_1 : STD_LOGIC; 
  signal XLXI_40_TC_cmp_eq000026_5141 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal XLXI_40_CEO1 : STD_LOGIC; 
  signal XLXI_40_N01_pack_1 : STD_LOGIC; 
  signal N145 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal XLXI_53_Mmux_ALUR_5_mux0000_5_f5 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal XLXI_57_SEG_A_DYMUX_5235 : STD_LOGIC; 
  signal XLXI_57_SEG_A_BYINV_5234 : STD_LOGIC; 
  signal XLXI_57_SEG_A_SRINV_5233 : STD_LOGIC; 
  signal XLXI_57_SEG_A_CLKINV_5232 : STD_LOGIC; 
  signal XLXI_57_SEG_B_DYMUX_5247 : STD_LOGIC; 
  signal XLXI_57_SEG_B_BYINV_5246 : STD_LOGIC; 
  signal XLXI_57_SEG_B_SRINV_5245 : STD_LOGIC; 
  signal XLXI_57_SEG_B_CLKINV_5244 : STD_LOGIC; 
  signal XLXI_57_SEG_C_DYMUX_5259 : STD_LOGIC; 
  signal XLXI_57_SEG_C_BYINV_5258 : STD_LOGIC; 
  signal XLXI_57_SEG_C_SRINV_5257 : STD_LOGIC; 
  signal XLXI_57_SEG_C_CLKINV_5256 : STD_LOGIC; 
  signal XLXI_57_SEG_D_DYMUX_5271 : STD_LOGIC; 
  signal XLXI_57_SEG_D_BYINV_5270 : STD_LOGIC; 
  signal XLXI_57_SEG_D_SRINV_5269 : STD_LOGIC; 
  signal XLXI_57_SEG_D_CLKINV_5268 : STD_LOGIC; 
  signal XLXI_57_SEG_E_DYMUX_5283 : STD_LOGIC; 
  signal XLXI_57_SEG_E_BYINV_5282 : STD_LOGIC; 
  signal XLXI_57_SEG_E_SRINV_5281 : STD_LOGIC; 
  signal XLXI_57_SEG_E_CLKINV_5280 : STD_LOGIC; 
  signal RAMOUT_7_OBUF_5338 : STD_LOGIC; 
  signal RAMOUT_7_OBUF_DIF_MUX_5326 : STD_LOGIC; 
  signal RAMOUT_0_OBUF_5322 : STD_LOGIC; 
  signal RAMOUT_7_OBUF_DIG_MUX_5310 : STD_LOGIC; 
  signal RAMOUT_7_OBUF_CLKINV_5308 : STD_LOGIC; 
  signal RAMOUT_7_OBUF_SRINV_5302 : STD_LOGIC; 
  signal XLXI_57_SEG_F_DYMUX_5348 : STD_LOGIC; 
  signal XLXI_57_SEG_F_BYINV_5347 : STD_LOGIC; 
  signal XLXI_57_SEG_F_SRINV_5346 : STD_LOGIC; 
  signal XLXI_57_SEG_F_CLKINV_5345 : STD_LOGIC; 
  signal RAMOUT_6_OBUF_5403 : STD_LOGIC; 
  signal RAMOUT_6_OBUF_DIF_MUX_5391 : STD_LOGIC; 
  signal RAMOUT_1_OBUF_5387 : STD_LOGIC; 
  signal RAMOUT_6_OBUF_DIG_MUX_5375 : STD_LOGIC; 
  signal RAMOUT_6_OBUF_CLKINV_5373 : STD_LOGIC; 
  signal RAMOUT_6_OBUF_SRINV_5367 : STD_LOGIC; 
  signal XLXI_57_SEG_G_DYMUX_5413 : STD_LOGIC; 
  signal XLXI_57_SEG_G_BYINV_5412 : STD_LOGIC; 
  signal XLXI_57_SEG_G_SRINV_5411 : STD_LOGIC; 
  signal XLXI_57_SEG_G_CLKINV_5410 : STD_LOGIC; 
  signal RAMOUT_5_OBUF_5468 : STD_LOGIC; 
  signal RAMOUT_5_OBUF_DIF_MUX_5456 : STD_LOGIC; 
  signal RAMOUT_2_OBUF_5452 : STD_LOGIC; 
  signal RAMOUT_5_OBUF_DIG_MUX_5440 : STD_LOGIC; 
  signal RAMOUT_5_OBUF_CLKINV_5438 : STD_LOGIC; 
  signal RAMOUT_5_OBUF_SRINV_5432 : STD_LOGIC; 
  signal RAMOUT_4_OBUF_5521 : STD_LOGIC; 
  signal RAMOUT_4_OBUF_DIF_MUX_5509 : STD_LOGIC; 
  signal RAMOUT_3_OBUF_5505 : STD_LOGIC; 
  signal RAMOUT_4_OBUF_DIG_MUX_5493 : STD_LOGIC; 
  signal RAMOUT_4_OBUF_CLKINV_5491 : STD_LOGIC; 
  signal RAMOUT_4_OBUF_SRINV_5485 : STD_LOGIC; 
  signal N127 : STD_LOGIC; 
  signal XLXI_57_COMM_ONES_DYMUX_5555 : STD_LOGIC; 
  signal XLXI_57_COMM_ONES_BYINV_5554 : STD_LOGIC; 
  signal XLXI_57_COMM_ONES_SRINV_5553 : STD_LOGIC; 
  signal XLXI_57_COMM_ONES_CLKINV_5552 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal XLXN_165 : STD_LOGIC; 
  signal OVERFLOW_OBUF_FFX_RSTAND_3628 : STD_LOGIC; 
  signal DP_OUT_OUTPUT_OFF_O1INV_2693 : STD_LOGIC; 
  signal RAMA_1_OUTPUT_OFF_O1INV_2818 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_55_Mram_UNIT2_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_55_Mram_UNIT2_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_55_Mram_UNIT7_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_55_Mram_UNIT7_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_55_Mram_UNIT3_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_55_Mram_UNIT3_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_55_Mram_UNIT6_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_55_Mram_UNIT6_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_55_Mram_UNIT4_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_55_Mram_UNIT4_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_55_Mram_UNIT5_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_XLXI_55_Mram_UNIT5_WADR1 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_XLXI_53_ALUR_7_add0001_8_CYMUXF_IA_UNCONNECTED : STD_LOGIC; 
  signal NlwRenamedSig_IO_DATA_IN : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_54_DATA : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_53_ALUR_7_add0000 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_53_Madd_ALUR_7_add0000_cy : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_40_COUNT : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal XLXI_53_ALUR_7_add0001 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal B : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_57_Madd_bcd_3_0_add0003_lut : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal XLXI_57_DIGIT_CTRL : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal XLXI_57_DIGIT_VAL_mux0000 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal XLXN_168 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal XLXI_57_Madd_bcd_3_0_add0004_lut : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal XLXI_57_Madd_bcd_3_0_add0002_lut : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal XLXI_53_Madd_ALUR_7_add0000_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_40_Mcount_COUNT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal XLXI_53_Madd_ALUR_7_add0001_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal XLXI_57_DIGIT_CTRL_mux0001 : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal OP : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal XLXI_57_COMMONS_CTRL_mux0001 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
begin
  NlwRenamedSig_IO_RESET <= RESET;
  NlwRenamedSig_IO_CALCULATE <= CALCULATE;
  NlwRenamedSig_IO_ENTER_OP1 <= ENTER_OP1;
  NlwRenamedSig_IO_ENTER_OP2 <= ENTER_OP2;
  NlwRenamedSig_IO_DATA_IN(7) <= DATA_IN(7);
  NlwRenamedSig_IO_DATA_IN(6) <= DATA_IN(6);
  NlwRenamedSig_IO_DATA_IN(5) <= DATA_IN(5);
  NlwRenamedSig_IO_DATA_IN(4) <= DATA_IN(4);
  NlwRenamedSig_IO_DATA_IN(3) <= DATA_IN(3);
  NlwRenamedSig_IO_DATA_IN(2) <= DATA_IN(2);
  NlwRenamedSig_IO_DATA_IN(1) <= DATA_IN(1);
  NlwRenamedSig_IO_DATA_IN(0) <= DATA_IN(0);
  XLXI_53_ALUR_7_add0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0000_0_XORF_1741,
      O => XLXI_53_ALUR_7_add0000(0)
    );
  XLXI_53_ALUR_7_add0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y9"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0000_0_CYINIT_1740,
      I1 => XLXI_53_Madd_ALUR_7_add0000_lut(0),
      O => XLXI_53_ALUR_7_add0000_0_XORF_1741
    );
  XLXI_53_ALUR_7_add0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y9"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_0_CY0F_1739,
      IB => XLXI_53_ALUR_7_add0000_0_CYINIT_1740,
      SEL => XLXI_53_ALUR_7_add0000_0_CYSELF_1731,
      O => XLXI_53_Madd_ALUR_7_add0000_cy(0)
    );
  XLXI_53_ALUR_7_add0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0000_0_BXINV_1729,
      O => XLXI_53_ALUR_7_add0000_0_CYINIT_1740
    );
  XLXI_53_ALUR_7_add0000_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(0),
      O => XLXI_53_ALUR_7_add0000_0_CY0F_1739
    );
  XLXI_53_ALUR_7_add0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_lut(0),
      O => XLXI_53_ALUR_7_add0000_0_CYSELF_1731
    );
  XLXI_53_ALUR_7_add0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => '0',
      O => XLXI_53_ALUR_7_add0000_0_BXINV_1729
    );
  XLXI_53_ALUR_7_add0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0000_0_XORG_1727,
      O => XLXI_53_ALUR_7_add0000(1)
    );
  XLXI_53_ALUR_7_add0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y9"
    )
    port map (
      I0 => XLXI_53_Madd_ALUR_7_add0000_cy(0),
      I1 => XLXI_53_Madd_ALUR_7_add0000_lut(1),
      O => XLXI_53_ALUR_7_add0000_0_XORG_1727
    );
  XLXI_53_ALUR_7_add0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0000_0_CYMUXG_1726,
      O => XLXI_53_Madd_ALUR_7_add0000_cy(1)
    );
  XLXI_53_ALUR_7_add0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X15Y9"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_0_CY0G_1724,
      IB => XLXI_53_Madd_ALUR_7_add0000_cy(0),
      SEL => XLXI_53_ALUR_7_add0000_0_CYSELG_1718,
      O => XLXI_53_ALUR_7_add0000_0_CYMUXG_1726
    );
  XLXI_53_ALUR_7_add0000_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(1),
      O => XLXI_53_ALUR_7_add0000_0_CY0G_1724
    );
  XLXI_53_ALUR_7_add0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_lut(1),
      O => XLXI_53_ALUR_7_add0000_0_CYSELG_1718
    );
  XLXI_53_Madd_ALUR_7_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"396C",
      LOC => "SLICE_X15Y10"
    )
    port map (
      ADR0 => RAMOUT_2_OBUF_0,
      ADR1 => XLXI_54_DATA(2),
      ADR2 => N121_0,
      ADR3 => N120_0,
      O => XLXI_53_Madd_ALUR_7_add0000_lut(2)
    );
  XLXI_53_ALUR_7_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0000_2_XORF_1780,
      O => XLXI_53_ALUR_7_add0000(2)
    );
  XLXI_53_ALUR_7_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y10"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0000_2_CYINIT_1779,
      I1 => XLXI_53_Madd_ALUR_7_add0000_lut(2),
      O => XLXI_53_ALUR_7_add0000_2_XORF_1780
    );
  XLXI_53_ALUR_7_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y10"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_2_CY0F_1778,
      IB => XLXI_53_ALUR_7_add0000_2_CYINIT_1779,
      SEL => XLXI_53_ALUR_7_add0000_2_CYSELF_1768,
      O => XLXI_53_Madd_ALUR_7_add0000_cy(2)
    );
  XLXI_53_ALUR_7_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y10"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_2_CY0F_1778,
      IB => XLXI_53_ALUR_7_add0000_2_CY0F_1778,
      SEL => XLXI_53_ALUR_7_add0000_2_CYSELF_1768,
      O => XLXI_53_ALUR_7_add0000_2_CYMUXF2_1763
    );
  XLXI_53_ALUR_7_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_cy(1),
      O => XLXI_53_ALUR_7_add0000_2_CYINIT_1779
    );
  XLXI_53_ALUR_7_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(2),
      O => XLXI_53_ALUR_7_add0000_2_CY0F_1778
    );
  XLXI_53_ALUR_7_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_lut(2),
      O => XLXI_53_ALUR_7_add0000_2_CYSELF_1768
    );
  XLXI_53_ALUR_7_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0000_2_XORG_1770,
      O => XLXI_53_ALUR_7_add0000(3)
    );
  XLXI_53_ALUR_7_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y10"
    )
    port map (
      I0 => XLXI_53_Madd_ALUR_7_add0000_cy(2),
      I1 => XLXI_53_Madd_ALUR_7_add0000_lut(3),
      O => XLXI_53_ALUR_7_add0000_2_XORG_1770
    );
  XLXI_53_ALUR_7_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0000_2_CYMUXFAST_1767,
      O => XLXI_53_Madd_ALUR_7_add0000_cy(3)
    );
  XLXI_53_ALUR_7_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_cy(1),
      O => XLXI_53_ALUR_7_add0000_2_FASTCARRY_1765
    );
  XLXI_53_ALUR_7_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y10"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0000_2_CYSELG_1756,
      I1 => XLXI_53_ALUR_7_add0000_2_CYSELF_1768,
      O => XLXI_53_ALUR_7_add0000_2_CYAND_1766
    );
  XLXI_53_ALUR_7_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y10"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_2_CYMUXG2_1764,
      IB => XLXI_53_ALUR_7_add0000_2_FASTCARRY_1765,
      SEL => XLXI_53_ALUR_7_add0000_2_CYAND_1766,
      O => XLXI_53_ALUR_7_add0000_2_CYMUXFAST_1767
    );
  XLXI_53_ALUR_7_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y10"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_2_CY0G_1762,
      IB => XLXI_53_ALUR_7_add0000_2_CYMUXF2_1763,
      SEL => XLXI_53_ALUR_7_add0000_2_CYSELG_1756,
      O => XLXI_53_ALUR_7_add0000_2_CYMUXG2_1764
    );
  XLXI_53_ALUR_7_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(3),
      O => XLXI_53_ALUR_7_add0000_2_CY0G_1762
    );
  XLXI_53_ALUR_7_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_lut(3),
      O => XLXI_53_ALUR_7_add0000_2_CYSELG_1756
    );
  XLXI_53_ALUR_7_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0000_4_XORF_1819,
      O => XLXI_53_ALUR_7_add0000(4)
    );
  XLXI_53_ALUR_7_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0000_4_CYINIT_1818,
      I1 => XLXI_53_Madd_ALUR_7_add0000_lut(4),
      O => XLXI_53_ALUR_7_add0000_4_XORF_1819
    );
  XLXI_53_ALUR_7_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_4_CY0F_1817,
      IB => XLXI_53_ALUR_7_add0000_4_CYINIT_1818,
      SEL => XLXI_53_ALUR_7_add0000_4_CYSELF_1807,
      O => XLXI_53_Madd_ALUR_7_add0000_cy(4)
    );
  XLXI_53_ALUR_7_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_4_CY0F_1817,
      IB => XLXI_53_ALUR_7_add0000_4_CY0F_1817,
      SEL => XLXI_53_ALUR_7_add0000_4_CYSELF_1807,
      O => XLXI_53_ALUR_7_add0000_4_CYMUXF2_1802
    );
  XLXI_53_ALUR_7_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_cy(3),
      O => XLXI_53_ALUR_7_add0000_4_CYINIT_1818
    );
  XLXI_53_ALUR_7_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(4),
      O => XLXI_53_ALUR_7_add0000_4_CY0F_1817
    );
  XLXI_53_ALUR_7_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_lut(4),
      O => XLXI_53_ALUR_7_add0000_4_CYSELF_1807
    );
  XLXI_53_ALUR_7_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0000_4_XORG_1809,
      O => XLXI_53_ALUR_7_add0000(5)
    );
  XLXI_53_ALUR_7_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      I0 => XLXI_53_Madd_ALUR_7_add0000_cy(4),
      I1 => XLXI_53_Madd_ALUR_7_add0000_lut(5),
      O => XLXI_53_ALUR_7_add0000_4_XORG_1809
    );
  XLXI_53_ALUR_7_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0000_4_CYMUXFAST_1806,
      O => XLXI_53_Madd_ALUR_7_add0000_cy(5)
    );
  XLXI_53_ALUR_7_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_cy(3),
      O => XLXI_53_ALUR_7_add0000_4_FASTCARRY_1804
    );
  XLXI_53_ALUR_7_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0000_4_CYSELG_1793,
      I1 => XLXI_53_ALUR_7_add0000_4_CYSELF_1807,
      O => XLXI_53_ALUR_7_add0000_4_CYAND_1805
    );
  XLXI_53_ALUR_7_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_4_CYMUXG2_1803,
      IB => XLXI_53_ALUR_7_add0000_4_FASTCARRY_1804,
      SEL => XLXI_53_ALUR_7_add0000_4_CYAND_1805,
      O => XLXI_53_ALUR_7_add0000_4_CYMUXFAST_1806
    );
  XLXI_53_ALUR_7_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_4_CY0G_1801,
      IB => XLXI_53_ALUR_7_add0000_4_CYMUXF2_1802,
      SEL => XLXI_53_ALUR_7_add0000_4_CYSELG_1793,
      O => XLXI_53_ALUR_7_add0000_4_CYMUXG2_1803
    );
  XLXI_53_ALUR_7_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(5),
      O => XLXI_53_ALUR_7_add0000_4_CY0G_1801
    );
  XLXI_53_ALUR_7_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_lut(5),
      O => XLXI_53_ALUR_7_add0000_4_CYSELG_1793
    );
  XLXI_53_ALUR_7_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0000_6_XORF_1858,
      O => XLXI_53_ALUR_7_add0000(6)
    );
  XLXI_53_ALUR_7_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0000_6_CYINIT_1857,
      I1 => XLXI_53_Madd_ALUR_7_add0000_lut(6),
      O => XLXI_53_ALUR_7_add0000_6_XORF_1858
    );
  XLXI_53_ALUR_7_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_6_CY0F_1856,
      IB => XLXI_53_ALUR_7_add0000_6_CYINIT_1857,
      SEL => XLXI_53_ALUR_7_add0000_6_CYSELF_1844,
      O => XLXI_53_Madd_ALUR_7_add0000_cy(6)
    );
  XLXI_53_ALUR_7_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_6_CY0F_1856,
      IB => XLXI_53_ALUR_7_add0000_6_CY0F_1856,
      SEL => XLXI_53_ALUR_7_add0000_6_CYSELF_1844,
      O => XLXI_53_ALUR_7_add0000_6_CYMUXF2_1839
    );
  XLXI_53_ALUR_7_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_cy(5),
      O => XLXI_53_ALUR_7_add0000_6_CYINIT_1857
    );
  XLXI_53_ALUR_7_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(6),
      O => XLXI_53_ALUR_7_add0000_6_CY0F_1856
    );
  XLXI_53_ALUR_7_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_lut(6),
      O => XLXI_53_ALUR_7_add0000_6_CYSELF_1844
    );
  XLXI_53_ALUR_7_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0000_6_XORG_1846,
      O => XLXI_53_ALUR_7_add0000(7)
    );
  XLXI_53_ALUR_7_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      I0 => XLXI_53_Madd_ALUR_7_add0000_cy(6),
      I1 => XLXI_53_Madd_ALUR_7_add0000_lut(7),
      O => XLXI_53_ALUR_7_add0000_6_XORG_1846
    );
  XLXI_53_ALUR_7_add0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0000_6_CYMUXFAST_1843,
      O => XLXI_53_Madd_ALUR_7_add0000_cy(7)
    );
  XLXI_53_ALUR_7_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_cy(5),
      O => XLXI_53_ALUR_7_add0000_6_FASTCARRY_1841
    );
  XLXI_53_ALUR_7_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0000_6_CYSELG_1830,
      I1 => XLXI_53_ALUR_7_add0000_6_CYSELF_1844,
      O => XLXI_53_ALUR_7_add0000_6_CYAND_1842
    );
  XLXI_53_ALUR_7_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_6_CYMUXG2_1840,
      IB => XLXI_53_ALUR_7_add0000_6_FASTCARRY_1841,
      SEL => XLXI_53_ALUR_7_add0000_6_CYAND_1842,
      O => XLXI_53_ALUR_7_add0000_6_CYMUXFAST_1843
    );
  XLXI_53_ALUR_7_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0000_6_CY0G_1838,
      IB => XLXI_53_ALUR_7_add0000_6_CYMUXF2_1839,
      SEL => XLXI_53_ALUR_7_add0000_6_CYSELG_1830,
      O => XLXI_53_ALUR_7_add0000_6_CYMUXG2_1840
    );
  XLXI_53_ALUR_7_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(7),
      O => XLXI_53_ALUR_7_add0000_6_CY0G_1838
    );
  XLXI_53_ALUR_7_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0000_lut(7),
      O => XLXI_53_ALUR_7_add0000_6_CYSELG_1830
    );
  XLXI_40_COUNT_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X1Y24"
    )
    port map (
      O => XLXI_40_COUNT_0_LOGIC_ZERO_1878
    );
  XLXI_40_COUNT_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X1Y24"
    )
    port map (
      O => XLXI_40_COUNT_0_LOGIC_ONE_1899
    );
  XLXI_40_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_0_XORF_1900,
      O => XLXI_40_COUNT_0_DXMUX_1902
    );
  XLXI_40_COUNT_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y24"
    )
    port map (
      I0 => XLXI_40_COUNT_0_CYINIT_1898,
      I1 => XLXI_40_Mcount_COUNT_lut(0),
      O => XLXI_40_COUNT_0_XORF_1900
    );
  XLXI_40_COUNT_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y24"
    )
    port map (
      IA => XLXI_40_COUNT_0_LOGIC_ONE_1899,
      IB => XLXI_40_COUNT_0_CYINIT_1898,
      SEL => XLXI_40_COUNT_0_CYSELF_1889,
      O => XLXI_40_Mcount_COUNT_cy_0_Q
    );
  XLXI_40_COUNT_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_0_BXINV_1887,
      O => XLXI_40_COUNT_0_CYINIT_1898
    );
  XLXI_40_COUNT_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_Mcount_COUNT_lut(0),
      O => XLXI_40_COUNT_0_CYSELF_1889
    );
  XLXI_40_COUNT_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 499 ps
    )
    port map (
      I => '0',
      O => XLXI_40_COUNT_0_BXINV_1887
    );
  XLXI_40_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_0_XORG_1881,
      O => XLXI_40_COUNT_0_DYMUX_1883
    );
  XLXI_40_COUNT_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X1Y24"
    )
    port map (
      I0 => XLXI_40_Mcount_COUNT_cy_0_Q,
      I1 => XLXI_40_COUNT_0_G,
      O => XLXI_40_COUNT_0_XORG_1881
    );
  XLXI_40_COUNT_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_0_CYMUXG_1880,
      O => XLXI_40_Mcount_COUNT_cy_1_Q
    );
  XLXI_40_COUNT_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X1Y24"
    )
    port map (
      IA => XLXI_40_COUNT_0_LOGIC_ZERO_1878,
      IB => XLXI_40_Mcount_COUNT_cy_0_Q,
      SEL => XLXI_40_COUNT_0_CYSELG_1869,
      O => XLXI_40_COUNT_0_CYMUXG_1880
    );
  XLXI_40_COUNT_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_0_G,
      O => XLXI_40_COUNT_0_CYSELG_1869
    );
  XLXI_40_COUNT_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLOCK_BUFGP,
      O => XLXI_40_COUNT_0_CLKINV_1867
    );
  XLXI_40_COUNT_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y24",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_0_DXMUX_1902,
      CE => VCC,
      CLK => XLXI_40_COUNT_0_CLKINV_1867,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(0)
    );
  XLXI_40_COUNT_3 : X_FF
    generic map(
      LOC => "SLICE_X1Y25",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_2_DYMUX_1934,
      CE => VCC,
      CLK => XLXI_40_COUNT_2_CLKINV_1913,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(3)
    );
  XLXI_40_COUNT_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X1Y25"
    )
    port map (
      O => XLXI_40_COUNT_2_LOGIC_ZERO_1924
    );
  XLXI_40_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y25",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_2_XORF_1948,
      O => XLXI_40_COUNT_2_DXMUX_1950
    );
  XLXI_40_COUNT_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y25"
    )
    port map (
      I0 => XLXI_40_COUNT_2_CYINIT_1947,
      I1 => XLXI_40_COUNT_2_F,
      O => XLXI_40_COUNT_2_XORF_1948
    );
  XLXI_40_COUNT_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y25"
    )
    port map (
      IA => XLXI_40_COUNT_2_LOGIC_ZERO_1924,
      IB => XLXI_40_COUNT_2_CYINIT_1947,
      SEL => XLXI_40_COUNT_2_CYSELF_1930,
      O => XLXI_40_Mcount_COUNT_cy_2_Q
    );
  XLXI_40_COUNT_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y25"
    )
    port map (
      IA => XLXI_40_COUNT_2_LOGIC_ZERO_1924,
      IB => XLXI_40_COUNT_2_LOGIC_ZERO_1924,
      SEL => XLXI_40_COUNT_2_CYSELF_1930,
      O => XLXI_40_COUNT_2_CYMUXF2_1925
    );
  XLXI_40_COUNT_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y25",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_Mcount_COUNT_cy_1_Q,
      O => XLXI_40_COUNT_2_CYINIT_1947
    );
  XLXI_40_COUNT_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y25",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_2_F,
      O => XLXI_40_COUNT_2_CYSELF_1930
    );
  XLXI_40_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y25",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_2_XORG_1932,
      O => XLXI_40_COUNT_2_DYMUX_1934
    );
  XLXI_40_COUNT_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X1Y25"
    )
    port map (
      I0 => XLXI_40_Mcount_COUNT_cy_2_Q,
      I1 => XLXI_40_COUNT_2_G,
      O => XLXI_40_COUNT_2_XORG_1932
    );
  XLXI_40_COUNT_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y25",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_2_CYMUXFAST_1929,
      O => XLXI_40_Mcount_COUNT_cy_3_Q
    );
  XLXI_40_COUNT_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X1Y25",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_Mcount_COUNT_cy_1_Q,
      O => XLXI_40_COUNT_2_FASTCARRY_1927
    );
  XLXI_40_COUNT_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X1Y25"
    )
    port map (
      I0 => XLXI_40_COUNT_2_CYSELG_1915,
      I1 => XLXI_40_COUNT_2_CYSELF_1930,
      O => XLXI_40_COUNT_2_CYAND_1928
    );
  XLXI_40_COUNT_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X1Y25"
    )
    port map (
      IA => XLXI_40_COUNT_2_CYMUXG2_1926,
      IB => XLXI_40_COUNT_2_FASTCARRY_1927,
      SEL => XLXI_40_COUNT_2_CYAND_1928,
      O => XLXI_40_COUNT_2_CYMUXFAST_1929
    );
  XLXI_40_COUNT_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y25"
    )
    port map (
      IA => XLXI_40_COUNT_2_LOGIC_ZERO_1924,
      IB => XLXI_40_COUNT_2_CYMUXF2_1925,
      SEL => XLXI_40_COUNT_2_CYSELG_1915,
      O => XLXI_40_COUNT_2_CYMUXG2_1926
    );
  XLXI_40_COUNT_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y25",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_2_G,
      O => XLXI_40_COUNT_2_CYSELG_1915
    );
  XLXI_40_COUNT_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y25",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLOCK_BUFGP,
      O => XLXI_40_COUNT_2_CLKINV_1913
    );
  XLXI_40_COUNT_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X1Y26"
    )
    port map (
      O => XLXI_40_COUNT_4_LOGIC_ZERO_1972
    );
  XLXI_40_COUNT_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_4_XORF_1996,
      O => XLXI_40_COUNT_4_DXMUX_1998
    );
  XLXI_40_COUNT_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y26"
    )
    port map (
      I0 => XLXI_40_COUNT_4_CYINIT_1995,
      I1 => XLXI_40_COUNT_4_F,
      O => XLXI_40_COUNT_4_XORF_1996
    );
  XLXI_40_COUNT_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y26"
    )
    port map (
      IA => XLXI_40_COUNT_4_LOGIC_ZERO_1972,
      IB => XLXI_40_COUNT_4_CYINIT_1995,
      SEL => XLXI_40_COUNT_4_CYSELF_1978,
      O => XLXI_40_Mcount_COUNT_cy_4_Q
    );
  XLXI_40_COUNT_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y26"
    )
    port map (
      IA => XLXI_40_COUNT_4_LOGIC_ZERO_1972,
      IB => XLXI_40_COUNT_4_LOGIC_ZERO_1972,
      SEL => XLXI_40_COUNT_4_CYSELF_1978,
      O => XLXI_40_COUNT_4_CYMUXF2_1973
    );
  XLXI_40_COUNT_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_Mcount_COUNT_cy_3_Q,
      O => XLXI_40_COUNT_4_CYINIT_1995
    );
  XLXI_40_COUNT_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_4_F,
      O => XLXI_40_COUNT_4_CYSELF_1978
    );
  XLXI_40_COUNT_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_4_XORG_1980,
      O => XLXI_40_COUNT_4_DYMUX_1982
    );
  XLXI_40_COUNT_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X1Y26"
    )
    port map (
      I0 => XLXI_40_Mcount_COUNT_cy_4_Q,
      I1 => XLXI_40_COUNT_4_G,
      O => XLXI_40_COUNT_4_XORG_1980
    );
  XLXI_40_COUNT_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_4_CYMUXFAST_1977,
      O => XLXI_40_Mcount_COUNT_cy_5_Q
    );
  XLXI_40_COUNT_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_Mcount_COUNT_cy_3_Q,
      O => XLXI_40_COUNT_4_FASTCARRY_1975
    );
  XLXI_40_COUNT_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X1Y26"
    )
    port map (
      I0 => XLXI_40_COUNT_4_CYSELG_1963,
      I1 => XLXI_40_COUNT_4_CYSELF_1978,
      O => XLXI_40_COUNT_4_CYAND_1976
    );
  XLXI_40_COUNT_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X1Y26"
    )
    port map (
      IA => XLXI_40_COUNT_4_CYMUXG2_1974,
      IB => XLXI_40_COUNT_4_FASTCARRY_1975,
      SEL => XLXI_40_COUNT_4_CYAND_1976,
      O => XLXI_40_COUNT_4_CYMUXFAST_1977
    );
  XLXI_40_COUNT_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y26"
    )
    port map (
      IA => XLXI_40_COUNT_4_LOGIC_ZERO_1972,
      IB => XLXI_40_COUNT_4_CYMUXF2_1973,
      SEL => XLXI_40_COUNT_4_CYSELG_1963,
      O => XLXI_40_COUNT_4_CYMUXG2_1974
    );
  XLXI_40_COUNT_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_4_G,
      O => XLXI_40_COUNT_4_CYSELG_1963
    );
  XLXI_40_COUNT_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLOCK_BUFGP,
      O => XLXI_40_COUNT_4_CLKINV_1961
    );
  XLXI_40_COUNT_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X1Y27"
    )
    port map (
      O => XLXI_40_COUNT_6_LOGIC_ZERO_2020
    );
  XLXI_40_COUNT_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y27",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_6_XORF_2044,
      O => XLXI_40_COUNT_6_DXMUX_2046
    );
  XLXI_40_COUNT_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y27"
    )
    port map (
      I0 => XLXI_40_COUNT_6_CYINIT_2043,
      I1 => XLXI_40_COUNT_6_F,
      O => XLXI_40_COUNT_6_XORF_2044
    );
  XLXI_40_COUNT_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y27"
    )
    port map (
      IA => XLXI_40_COUNT_6_LOGIC_ZERO_2020,
      IB => XLXI_40_COUNT_6_CYINIT_2043,
      SEL => XLXI_40_COUNT_6_CYSELF_2026,
      O => XLXI_40_Mcount_COUNT_cy_6_Q
    );
  XLXI_40_COUNT_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y27"
    )
    port map (
      IA => XLXI_40_COUNT_6_LOGIC_ZERO_2020,
      IB => XLXI_40_COUNT_6_LOGIC_ZERO_2020,
      SEL => XLXI_40_COUNT_6_CYSELF_2026,
      O => XLXI_40_COUNT_6_CYMUXF2_2021
    );
  XLXI_40_COUNT_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y27",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_Mcount_COUNT_cy_5_Q,
      O => XLXI_40_COUNT_6_CYINIT_2043
    );
  XLXI_40_COUNT_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y27",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_6_F,
      O => XLXI_40_COUNT_6_CYSELF_2026
    );
  XLXI_40_COUNT_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y27",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_6_XORG_2028,
      O => XLXI_40_COUNT_6_DYMUX_2030
    );
  XLXI_40_COUNT_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X1Y27"
    )
    port map (
      I0 => XLXI_40_Mcount_COUNT_cy_6_Q,
      I1 => XLXI_40_COUNT_6_G,
      O => XLXI_40_COUNT_6_XORG_2028
    );
  XLXI_40_COUNT_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y27",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_6_CYMUXFAST_2025,
      O => XLXI_40_Mcount_COUNT_cy_7_Q
    );
  XLXI_40_COUNT_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X1Y27",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_Mcount_COUNT_cy_5_Q,
      O => XLXI_40_COUNT_6_FASTCARRY_2023
    );
  XLXI_40_COUNT_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X1Y27"
    )
    port map (
      I0 => XLXI_40_COUNT_6_CYSELG_2011,
      I1 => XLXI_40_COUNT_6_CYSELF_2026,
      O => XLXI_40_COUNT_6_CYAND_2024
    );
  XLXI_40_COUNT_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X1Y27"
    )
    port map (
      IA => XLXI_40_COUNT_6_CYMUXG2_2022,
      IB => XLXI_40_COUNT_6_FASTCARRY_2023,
      SEL => XLXI_40_COUNT_6_CYAND_2024,
      O => XLXI_40_COUNT_6_CYMUXFAST_2025
    );
  XLXI_40_COUNT_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y27"
    )
    port map (
      IA => XLXI_40_COUNT_6_LOGIC_ZERO_2020,
      IB => XLXI_40_COUNT_6_CYMUXF2_2021,
      SEL => XLXI_40_COUNT_6_CYSELG_2011,
      O => XLXI_40_COUNT_6_CYMUXG2_2022
    );
  XLXI_40_COUNT_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y27",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_6_G,
      O => XLXI_40_COUNT_6_CYSELG_2011
    );
  XLXI_40_COUNT_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y27",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLOCK_BUFGP,
      O => XLXI_40_COUNT_6_CLKINV_2009
    );
  XLXI_40_COUNT_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y27",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_6_DXMUX_2046,
      CE => VCC,
      CLK => XLXI_40_COUNT_6_CLKINV_2009,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(6)
    );
  XLXI_40_COUNT_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X1Y28"
    )
    port map (
      O => XLXI_40_COUNT_8_LOGIC_ZERO_2068
    );
  XLXI_40_COUNT_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_8_XORF_2092,
      O => XLXI_40_COUNT_8_DXMUX_2094
    );
  XLXI_40_COUNT_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y28"
    )
    port map (
      I0 => XLXI_40_COUNT_8_CYINIT_2091,
      I1 => XLXI_40_COUNT_8_F,
      O => XLXI_40_COUNT_8_XORF_2092
    );
  XLXI_40_COUNT_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y28"
    )
    port map (
      IA => XLXI_40_COUNT_8_LOGIC_ZERO_2068,
      IB => XLXI_40_COUNT_8_CYINIT_2091,
      SEL => XLXI_40_COUNT_8_CYSELF_2074,
      O => XLXI_40_Mcount_COUNT_cy_8_Q
    );
  XLXI_40_COUNT_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y28"
    )
    port map (
      IA => XLXI_40_COUNT_8_LOGIC_ZERO_2068,
      IB => XLXI_40_COUNT_8_LOGIC_ZERO_2068,
      SEL => XLXI_40_COUNT_8_CYSELF_2074,
      O => XLXI_40_COUNT_8_CYMUXF2_2069
    );
  XLXI_40_COUNT_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_Mcount_COUNT_cy_7_Q,
      O => XLXI_40_COUNT_8_CYINIT_2091
    );
  XLXI_40_COUNT_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_8_F,
      O => XLXI_40_COUNT_8_CYSELF_2074
    );
  XLXI_40_COUNT_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_8_XORG_2076,
      O => XLXI_40_COUNT_8_DYMUX_2078
    );
  XLXI_40_COUNT_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X1Y28"
    )
    port map (
      I0 => XLXI_40_Mcount_COUNT_cy_8_Q,
      I1 => XLXI_40_COUNT_8_G,
      O => XLXI_40_COUNT_8_XORG_2076
    );
  XLXI_40_COUNT_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_8_CYMUXFAST_2073,
      O => XLXI_40_Mcount_COUNT_cy_9_Q
    );
  XLXI_40_COUNT_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_Mcount_COUNT_cy_7_Q,
      O => XLXI_40_COUNT_8_FASTCARRY_2071
    );
  XLXI_40_COUNT_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X1Y28"
    )
    port map (
      I0 => XLXI_40_COUNT_8_CYSELG_2059,
      I1 => XLXI_40_COUNT_8_CYSELF_2074,
      O => XLXI_40_COUNT_8_CYAND_2072
    );
  XLXI_40_COUNT_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X1Y28"
    )
    port map (
      IA => XLXI_40_COUNT_8_CYMUXG2_2070,
      IB => XLXI_40_COUNT_8_FASTCARRY_2071,
      SEL => XLXI_40_COUNT_8_CYAND_2072,
      O => XLXI_40_COUNT_8_CYMUXFAST_2073
    );
  XLXI_40_COUNT_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y28"
    )
    port map (
      IA => XLXI_40_COUNT_8_LOGIC_ZERO_2068,
      IB => XLXI_40_COUNT_8_CYMUXF2_2069,
      SEL => XLXI_40_COUNT_8_CYSELG_2059,
      O => XLXI_40_COUNT_8_CYMUXG2_2070
    );
  XLXI_40_COUNT_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_8_G,
      O => XLXI_40_COUNT_8_CYSELG_2059
    );
  XLXI_40_COUNT_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLOCK_BUFGP,
      O => XLXI_40_COUNT_8_CLKINV_2057
    );
  XLXI_40_COUNT_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X1Y29"
    )
    port map (
      O => XLXI_40_COUNT_10_LOGIC_ZERO_2116
    );
  XLXI_40_COUNT_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_10_XORF_2140,
      O => XLXI_40_COUNT_10_DXMUX_2142
    );
  XLXI_40_COUNT_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y29"
    )
    port map (
      I0 => XLXI_40_COUNT_10_CYINIT_2139,
      I1 => XLXI_40_COUNT_10_F,
      O => XLXI_40_COUNT_10_XORF_2140
    );
  XLXI_40_COUNT_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y29"
    )
    port map (
      IA => XLXI_40_COUNT_10_LOGIC_ZERO_2116,
      IB => XLXI_40_COUNT_10_CYINIT_2139,
      SEL => XLXI_40_COUNT_10_CYSELF_2122,
      O => XLXI_40_Mcount_COUNT_cy_10_Q
    );
  XLXI_40_COUNT_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y29"
    )
    port map (
      IA => XLXI_40_COUNT_10_LOGIC_ZERO_2116,
      IB => XLXI_40_COUNT_10_LOGIC_ZERO_2116,
      SEL => XLXI_40_COUNT_10_CYSELF_2122,
      O => XLXI_40_COUNT_10_CYMUXF2_2117
    );
  XLXI_40_COUNT_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_Mcount_COUNT_cy_9_Q,
      O => XLXI_40_COUNT_10_CYINIT_2139
    );
  XLXI_40_COUNT_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_10_F,
      O => XLXI_40_COUNT_10_CYSELF_2122
    );
  XLXI_40_COUNT_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_10_XORG_2124,
      O => XLXI_40_COUNT_10_DYMUX_2126
    );
  XLXI_40_COUNT_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X1Y29"
    )
    port map (
      I0 => XLXI_40_Mcount_COUNT_cy_10_Q,
      I1 => XLXI_40_COUNT_10_G,
      O => XLXI_40_COUNT_10_XORG_2124
    );
  XLXI_40_COUNT_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_10_CYMUXFAST_2121,
      O => XLXI_40_Mcount_COUNT_cy_11_Q
    );
  XLXI_40_COUNT_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X1Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_Mcount_COUNT_cy_9_Q,
      O => XLXI_40_COUNT_10_FASTCARRY_2119
    );
  XLXI_40_COUNT_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X1Y29"
    )
    port map (
      I0 => XLXI_40_COUNT_10_CYSELG_2107,
      I1 => XLXI_40_COUNT_10_CYSELF_2122,
      O => XLXI_40_COUNT_10_CYAND_2120
    );
  XLXI_40_COUNT_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X1Y29"
    )
    port map (
      IA => XLXI_40_COUNT_10_CYMUXG2_2118,
      IB => XLXI_40_COUNT_10_FASTCARRY_2119,
      SEL => XLXI_40_COUNT_10_CYAND_2120,
      O => XLXI_40_COUNT_10_CYMUXFAST_2121
    );
  XLXI_40_COUNT_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y29"
    )
    port map (
      IA => XLXI_40_COUNT_10_LOGIC_ZERO_2116,
      IB => XLXI_40_COUNT_10_CYMUXF2_2117,
      SEL => XLXI_40_COUNT_10_CYSELG_2107,
      O => XLXI_40_COUNT_10_CYMUXG2_2118
    );
  XLXI_40_COUNT_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_10_G,
      O => XLXI_40_COUNT_10_CYSELG_2107
    );
  XLXI_40_COUNT_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLOCK_BUFGP,
      O => XLXI_40_COUNT_10_CLKINV_2105
    );
  XLXI_40_COUNT_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X1Y30"
    )
    port map (
      O => XLXI_40_COUNT_12_LOGIC_ZERO_2164
    );
  XLXI_40_COUNT_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_12_XORF_2188,
      O => XLXI_40_COUNT_12_DXMUX_2190
    );
  XLXI_40_COUNT_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y30"
    )
    port map (
      I0 => XLXI_40_COUNT_12_CYINIT_2187,
      I1 => XLXI_40_COUNT_12_F,
      O => XLXI_40_COUNT_12_XORF_2188
    );
  XLXI_40_COUNT_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y30"
    )
    port map (
      IA => XLXI_40_COUNT_12_LOGIC_ZERO_2164,
      IB => XLXI_40_COUNT_12_CYINIT_2187,
      SEL => XLXI_40_COUNT_12_CYSELF_2170,
      O => XLXI_40_Mcount_COUNT_cy_12_Q
    );
  XLXI_40_COUNT_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y30"
    )
    port map (
      IA => XLXI_40_COUNT_12_LOGIC_ZERO_2164,
      IB => XLXI_40_COUNT_12_LOGIC_ZERO_2164,
      SEL => XLXI_40_COUNT_12_CYSELF_2170,
      O => XLXI_40_COUNT_12_CYMUXF2_2165
    );
  XLXI_40_COUNT_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_Mcount_COUNT_cy_11_Q,
      O => XLXI_40_COUNT_12_CYINIT_2187
    );
  XLXI_40_COUNT_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_12_F,
      O => XLXI_40_COUNT_12_CYSELF_2170
    );
  XLXI_40_COUNT_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_12_XORG_2172,
      O => XLXI_40_COUNT_12_DYMUX_2174
    );
  XLXI_40_COUNT_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X1Y30"
    )
    port map (
      I0 => XLXI_40_Mcount_COUNT_cy_12_Q,
      I1 => XLXI_40_COUNT_12_G,
      O => XLXI_40_COUNT_12_XORG_2172
    );
  XLXI_40_COUNT_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_Mcount_COUNT_cy_11_Q,
      O => XLXI_40_COUNT_12_FASTCARRY_2167
    );
  XLXI_40_COUNT_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X1Y30"
    )
    port map (
      I0 => XLXI_40_COUNT_12_CYSELG_2155,
      I1 => XLXI_40_COUNT_12_CYSELF_2170,
      O => XLXI_40_COUNT_12_CYAND_2168
    );
  XLXI_40_COUNT_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X1Y30"
    )
    port map (
      IA => XLXI_40_COUNT_12_CYMUXG2_2166,
      IB => XLXI_40_COUNT_12_FASTCARRY_2167,
      SEL => XLXI_40_COUNT_12_CYAND_2168,
      O => XLXI_40_COUNT_12_CYMUXFAST_2169
    );
  XLXI_40_COUNT_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X1Y30"
    )
    port map (
      IA => XLXI_40_COUNT_12_LOGIC_ZERO_2164,
      IB => XLXI_40_COUNT_12_CYMUXF2_2165,
      SEL => XLXI_40_COUNT_12_CYSELG_2155,
      O => XLXI_40_COUNT_12_CYMUXG2_2166
    );
  XLXI_40_COUNT_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_12_G,
      O => XLXI_40_COUNT_12_CYSELG_2155
    );
  XLXI_40_COUNT_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLOCK_BUFGP,
      O => XLXI_40_COUNT_12_CLKINV_2153
    );
  XLXI_40_COUNT_13 : X_FF
    generic map(
      LOC => "SLICE_X1Y30",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_12_DYMUX_2174,
      CE => VCC,
      CLK => XLXI_40_COUNT_12_CLKINV_2153,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(13)
    );
  XLXI_40_COUNT_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X1Y31"
    )
    port map (
      O => XLXI_40_COUNT_14_LOGIC_ZERO_2228
    );
  XLXI_40_COUNT_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_14_XORF_2229,
      O => XLXI_40_COUNT_14_DXMUX_2231
    );
  XLXI_40_COUNT_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X1Y31"
    )
    port map (
      I0 => XLXI_40_COUNT_14_CYINIT_2227,
      I1 => XLXI_40_COUNT_14_F,
      O => XLXI_40_COUNT_14_XORF_2229
    );
  XLXI_40_COUNT_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X1Y31"
    )
    port map (
      IA => XLXI_40_COUNT_14_LOGIC_ZERO_2228,
      IB => XLXI_40_COUNT_14_CYINIT_2227,
      SEL => XLXI_40_COUNT_14_CYSELF_2218,
      O => XLXI_40_Mcount_COUNT_cy_14_Q
    );
  XLXI_40_COUNT_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X1Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_12_CYMUXFAST_2169,
      O => XLXI_40_COUNT_14_CYINIT_2227
    );
  XLXI_40_COUNT_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X1Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_14_F,
      O => XLXI_40_COUNT_14_CYSELF_2218
    );
  XLXI_40_COUNT_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_COUNT_14_XORG_2211,
      O => XLXI_40_COUNT_14_DYMUX_2213
    );
  XLXI_40_COUNT_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X1Y31"
    )
    port map (
      I0 => XLXI_40_Mcount_COUNT_cy_14_Q,
      I1 => XLXI_40_COUNT_15_rt_2208,
      O => XLXI_40_COUNT_14_XORG_2211
    );
  XLXI_40_COUNT_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLOCK_BUFGP,
      O => XLXI_40_COUNT_14_CLKINV_2200
    );
  XLXI_53_ALUR_7_add0001_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_0_XORF_2269,
      O => XLXI_53_ALUR_7_add0001(0)
    );
  XLXI_53_ALUR_7_add0001_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y4"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0001_0_CYINIT_2268,
      I1 => XLXI_53_Madd_ALUR_7_add0001_lut(0),
      O => XLXI_53_ALUR_7_add0001_0_XORF_2269
    );
  XLXI_53_ALUR_7_add0001_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y4"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_0_CY0F_2267,
      IB => XLXI_53_ALUR_7_add0001_0_CYINIT_2268,
      SEL => XLXI_53_ALUR_7_add0001_0_CYSELF_2259,
      O => XLXI_53_Madd_ALUR_7_add0001_cy_0_Q
    );
  XLXI_53_ALUR_7_add0001_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_0_BXINV_2257,
      O => XLXI_53_ALUR_7_add0001_0_CYINIT_2268
    );
  XLXI_53_ALUR_7_add0001_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(0),
      O => XLXI_53_ALUR_7_add0001_0_CY0F_2267
    );
  XLXI_53_ALUR_7_add0001_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_lut(0),
      O => XLXI_53_ALUR_7_add0001_0_CYSELF_2259
    );
  XLXI_53_ALUR_7_add0001_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => XLXI_53_ALUR_7_add0001_0_BXINV_2257
    );
  XLXI_53_ALUR_7_add0001_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_0_XORG_2255,
      O => XLXI_53_ALUR_7_add0001(1)
    );
  XLXI_53_ALUR_7_add0001_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y4"
    )
    port map (
      I0 => XLXI_53_Madd_ALUR_7_add0001_cy_0_Q,
      I1 => XLXI_53_Madd_ALUR_7_add0001_lut(1),
      O => XLXI_53_ALUR_7_add0001_0_XORG_2255
    );
  XLXI_53_ALUR_7_add0001_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_0_CYMUXG_2254,
      O => XLXI_53_Madd_ALUR_7_add0001_cy_1_Q
    );
  XLXI_53_ALUR_7_add0001_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X15Y4"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_0_CY0G_2252,
      IB => XLXI_53_Madd_ALUR_7_add0001_cy_0_Q,
      SEL => XLXI_53_ALUR_7_add0001_0_CYSELG_2246,
      O => XLXI_53_ALUR_7_add0001_0_CYMUXG_2254
    );
  XLXI_53_ALUR_7_add0001_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(1),
      O => XLXI_53_ALUR_7_add0001_0_CY0G_2252
    );
  XLXI_53_ALUR_7_add0001_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_lut(1),
      O => XLXI_53_ALUR_7_add0001_0_CYSELG_2246
    );
  XLXI_53_Madd_ALUR_7_add0001_lut_1_Q : X_LUT4
    generic map(
      INIT => X"396C",
      LOC => "SLICE_X15Y4"
    )
    port map (
      ADR0 => RAMOUT_1_OBUF_0,
      ADR1 => XLXI_54_DATA(1),
      ADR2 => N139_0,
      ADR3 => N138_0,
      O => XLXI_53_Madd_ALUR_7_add0001_lut(1)
    );
  XLXI_53_ALUR_7_add0001_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_2_XORF_2308,
      O => XLXI_53_ALUR_7_add0001(2)
    );
  XLXI_53_ALUR_7_add0001_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y5"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0001_2_CYINIT_2307,
      I1 => XLXI_53_Madd_ALUR_7_add0001_lut(2),
      O => XLXI_53_ALUR_7_add0001_2_XORF_2308
    );
  XLXI_53_ALUR_7_add0001_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y5"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_2_CY0F_2306,
      IB => XLXI_53_ALUR_7_add0001_2_CYINIT_2307,
      SEL => XLXI_53_ALUR_7_add0001_2_CYSELF_2296,
      O => XLXI_53_Madd_ALUR_7_add0001_cy_2_Q
    );
  XLXI_53_ALUR_7_add0001_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y5"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_2_CY0F_2306,
      IB => XLXI_53_ALUR_7_add0001_2_CY0F_2306,
      SEL => XLXI_53_ALUR_7_add0001_2_CYSELF_2296,
      O => XLXI_53_ALUR_7_add0001_2_CYMUXF2_2291
    );
  XLXI_53_ALUR_7_add0001_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_cy_1_Q,
      O => XLXI_53_ALUR_7_add0001_2_CYINIT_2307
    );
  XLXI_53_ALUR_7_add0001_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(2),
      O => XLXI_53_ALUR_7_add0001_2_CY0F_2306
    );
  XLXI_53_ALUR_7_add0001_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_lut(2),
      O => XLXI_53_ALUR_7_add0001_2_CYSELF_2296
    );
  XLXI_53_ALUR_7_add0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_2_XORG_2298,
      O => XLXI_53_ALUR_7_add0001(3)
    );
  XLXI_53_ALUR_7_add0001_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y5"
    )
    port map (
      I0 => XLXI_53_Madd_ALUR_7_add0001_cy_2_Q,
      I1 => XLXI_53_Madd_ALUR_7_add0001_lut(3),
      O => XLXI_53_ALUR_7_add0001_2_XORG_2298
    );
  XLXI_53_ALUR_7_add0001_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_2_CYMUXFAST_2295,
      O => XLXI_53_Madd_ALUR_7_add0001_cy_3_Q
    );
  XLXI_53_ALUR_7_add0001_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_cy_1_Q,
      O => XLXI_53_ALUR_7_add0001_2_FASTCARRY_2293
    );
  XLXI_53_ALUR_7_add0001_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y5"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0001_2_CYSELG_2284,
      I1 => XLXI_53_ALUR_7_add0001_2_CYSELF_2296,
      O => XLXI_53_ALUR_7_add0001_2_CYAND_2294
    );
  XLXI_53_ALUR_7_add0001_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y5"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_2_CYMUXG2_2292,
      IB => XLXI_53_ALUR_7_add0001_2_FASTCARRY_2293,
      SEL => XLXI_53_ALUR_7_add0001_2_CYAND_2294,
      O => XLXI_53_ALUR_7_add0001_2_CYMUXFAST_2295
    );
  XLXI_53_ALUR_7_add0001_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y5"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_2_CY0G_2290,
      IB => XLXI_53_ALUR_7_add0001_2_CYMUXF2_2291,
      SEL => XLXI_53_ALUR_7_add0001_2_CYSELG_2284,
      O => XLXI_53_ALUR_7_add0001_2_CYMUXG2_2292
    );
  XLXI_53_ALUR_7_add0001_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(3),
      O => XLXI_53_ALUR_7_add0001_2_CY0G_2290
    );
  XLXI_53_ALUR_7_add0001_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_lut(3),
      O => XLXI_53_ALUR_7_add0001_2_CYSELG_2284
    );
  XLXI_53_Madd_ALUR_7_add0001_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C693",
      LOC => "SLICE_X15Y5"
    )
    port map (
      ADR0 => RAMOUT_2_OBUF_0,
      ADR1 => XLXI_54_DATA(2),
      ADR2 => N121_0,
      ADR3 => N120_0,
      O => XLXI_53_Madd_ALUR_7_add0001_lut(2)
    );
  XLXI_53_ALUR_7_add0001_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_4_XORF_2347,
      O => XLXI_53_ALUR_7_add0001(4)
    );
  XLXI_53_ALUR_7_add0001_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y6"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0001_4_CYINIT_2346,
      I1 => XLXI_53_Madd_ALUR_7_add0001_lut(4),
      O => XLXI_53_ALUR_7_add0001_4_XORF_2347
    );
  XLXI_53_ALUR_7_add0001_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y6"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_4_CY0F_2345,
      IB => XLXI_53_ALUR_7_add0001_4_CYINIT_2346,
      SEL => XLXI_53_ALUR_7_add0001_4_CYSELF_2335,
      O => XLXI_53_Madd_ALUR_7_add0001_cy_4_Q
    );
  XLXI_53_ALUR_7_add0001_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y6"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_4_CY0F_2345,
      IB => XLXI_53_ALUR_7_add0001_4_CY0F_2345,
      SEL => XLXI_53_ALUR_7_add0001_4_CYSELF_2335,
      O => XLXI_53_ALUR_7_add0001_4_CYMUXF2_2330
    );
  XLXI_53_ALUR_7_add0001_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_cy_3_Q,
      O => XLXI_53_ALUR_7_add0001_4_CYINIT_2346
    );
  XLXI_53_ALUR_7_add0001_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(4),
      O => XLXI_53_ALUR_7_add0001_4_CY0F_2345
    );
  XLXI_53_ALUR_7_add0001_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_lut(4),
      O => XLXI_53_ALUR_7_add0001_4_CYSELF_2335
    );
  XLXI_53_ALUR_7_add0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_4_XORG_2337,
      O => XLXI_53_ALUR_7_add0001(5)
    );
  XLXI_53_ALUR_7_add0001_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y6"
    )
    port map (
      I0 => XLXI_53_Madd_ALUR_7_add0001_cy_4_Q,
      I1 => XLXI_53_Madd_ALUR_7_add0001_lut(5),
      O => XLXI_53_ALUR_7_add0001_4_XORG_2337
    );
  XLXI_53_ALUR_7_add0001_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_4_CYMUXFAST_2334,
      O => XLXI_53_Madd_ALUR_7_add0001_cy_5_Q
    );
  XLXI_53_ALUR_7_add0001_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_cy_3_Q,
      O => XLXI_53_ALUR_7_add0001_4_FASTCARRY_2332
    );
  XLXI_53_ALUR_7_add0001_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y6"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0001_4_CYSELG_2321,
      I1 => XLXI_53_ALUR_7_add0001_4_CYSELF_2335,
      O => XLXI_53_ALUR_7_add0001_4_CYAND_2333
    );
  XLXI_53_ALUR_7_add0001_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y6"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_4_CYMUXG2_2331,
      IB => XLXI_53_ALUR_7_add0001_4_FASTCARRY_2332,
      SEL => XLXI_53_ALUR_7_add0001_4_CYAND_2333,
      O => XLXI_53_ALUR_7_add0001_4_CYMUXFAST_2334
    );
  XLXI_53_ALUR_7_add0001_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y6"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_4_CY0G_2329,
      IB => XLXI_53_ALUR_7_add0001_4_CYMUXF2_2330,
      SEL => XLXI_53_ALUR_7_add0001_4_CYSELG_2321,
      O => XLXI_53_ALUR_7_add0001_4_CYMUXG2_2331
    );
  XLXI_53_ALUR_7_add0001_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(5),
      O => XLXI_53_ALUR_7_add0001_4_CY0G_2329
    );
  XLXI_53_ALUR_7_add0001_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_lut(5),
      O => XLXI_53_ALUR_7_add0001_4_CYSELG_2321
    );
  XLXI_53_ALUR_7_add0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_6_XORF_2386,
      O => XLXI_53_ALUR_7_add0001(6)
    );
  XLXI_53_ALUR_7_add0001_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y7"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0001_6_CYINIT_2385,
      I1 => XLXI_53_Madd_ALUR_7_add0001_lut(6),
      O => XLXI_53_ALUR_7_add0001_6_XORF_2386
    );
  XLXI_53_ALUR_7_add0001_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y7"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_6_CY0F_2384,
      IB => XLXI_53_ALUR_7_add0001_6_CYINIT_2385,
      SEL => XLXI_53_ALUR_7_add0001_6_CYSELF_2372,
      O => XLXI_53_Madd_ALUR_7_add0001_cy_6_Q
    );
  XLXI_53_ALUR_7_add0001_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y7"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_6_CY0F_2384,
      IB => XLXI_53_ALUR_7_add0001_6_CY0F_2384,
      SEL => XLXI_53_ALUR_7_add0001_6_CYSELF_2372,
      O => XLXI_53_ALUR_7_add0001_6_CYMUXF2_2367
    );
  XLXI_53_ALUR_7_add0001_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_cy_5_Q,
      O => XLXI_53_ALUR_7_add0001_6_CYINIT_2385
    );
  XLXI_53_ALUR_7_add0001_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(6),
      O => XLXI_53_ALUR_7_add0001_6_CY0F_2384
    );
  XLXI_53_ALUR_7_add0001_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_lut(6),
      O => XLXI_53_ALUR_7_add0001_6_CYSELF_2372
    );
  XLXI_53_ALUR_7_add0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_6_XORG_2374,
      O => XLXI_53_ALUR_7_add0001(7)
    );
  XLXI_53_ALUR_7_add0001_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y7"
    )
    port map (
      I0 => XLXI_53_Madd_ALUR_7_add0001_cy_6_Q,
      I1 => XLXI_53_Madd_ALUR_7_add0001_lut(7),
      O => XLXI_53_ALUR_7_add0001_6_XORG_2374
    );
  XLXI_53_ALUR_7_add0001_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_cy_5_Q,
      O => XLXI_53_ALUR_7_add0001_6_FASTCARRY_2369
    );
  XLXI_53_ALUR_7_add0001_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y7"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0001_6_CYSELG_2358,
      I1 => XLXI_53_ALUR_7_add0001_6_CYSELF_2372,
      O => XLXI_53_ALUR_7_add0001_6_CYAND_2370
    );
  XLXI_53_ALUR_7_add0001_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y7"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_6_CYMUXG2_2368,
      IB => XLXI_53_ALUR_7_add0001_6_FASTCARRY_2369,
      SEL => XLXI_53_ALUR_7_add0001_6_CYAND_2370,
      O => XLXI_53_ALUR_7_add0001_6_CYMUXFAST_2371
    );
  XLXI_53_ALUR_7_add0001_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y7"
    )
    port map (
      IA => XLXI_53_ALUR_7_add0001_6_CY0G_2366,
      IB => XLXI_53_ALUR_7_add0001_6_CYMUXF2_2367,
      SEL => XLXI_53_ALUR_7_add0001_6_CYSELG_2358,
      O => XLXI_53_ALUR_7_add0001_6_CYMUXG2_2368
    );
  XLXI_53_ALUR_7_add0001_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(7),
      O => XLXI_53_ALUR_7_add0001_6_CY0G_2366
    );
  XLXI_53_ALUR_7_add0001_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Madd_ALUR_7_add0001_lut(7),
      O => XLXI_53_ALUR_7_add0001_6_CYSELG_2358
    );
  XLXI_53_ALUR_7_add0001_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X15Y8"
    )
    port map (
      O => XLXI_53_ALUR_7_add0001_8_LOGIC_ONE_2415
    );
  XLXI_53_ALUR_7_add0001_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_8_XORF_2416,
      O => XLXI_53_ALUR_7_add0001(8)
    );
  XLXI_53_ALUR_7_add0001_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y8"
    )
    port map (
      I0 => XLXI_53_ALUR_7_add0001_8_CYINIT_2414,
      I1 => XLXI_53_ALUR_7_add0001_8_F,
      O => XLXI_53_ALUR_7_add0001_8_XORF_2416
    );
  XLXI_53_ALUR_7_add0001_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y8"
    )
    port map (
      IA => NLW_XLXI_53_ALUR_7_add0001_8_CYMUXF_IA_UNCONNECTED,
      IB => XLXI_53_ALUR_7_add0001_8_CYINIT_2414,
      SEL => XLXI_53_ALUR_7_add0001_8_LOGIC_ONE_2415,
      O => XLXI_53_Madd_ALUR_7_add0001_cy_8_Q
    );
  XLXI_53_ALUR_7_add0001_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_6_CYMUXFAST_2371,
      O => XLXI_53_ALUR_7_add0001_8_CYINIT_2414
    );
  XLXI_53_ALUR_7_add0001_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_add0001_8_XORG_2402,
      O => XLXI_53_ALUR_7_add0001(9)
    );
  XLXI_53_ALUR_7_add0001_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y8"
    )
    port map (
      I0 => XLXI_53_Madd_ALUR_7_add0001_cy_8_Q,
      I1 => XLXI_53_ALUR_7_add0001_8_G,
      O => XLXI_53_ALUR_7_add0001_8_XORG_2402
    );
  XLXI_53_ALUR_6_mux00001_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_6_mux00001_F5MUX_2448,
      O => XLXI_53_Mmux_ALUR_6_mux0000_3_f5
    );
  XLXI_53_ALUR_6_mux00001_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y10"
    )
    port map (
      IA => XLXI_53_Mmux_ALUR_6_mux0000_3_f51_2435,
      IB => XLXI_53_Mmux_ALUR_6_mux0000_3_f52_2446,
      SEL => XLXI_53_ALUR_6_mux00001_BXINV_2439,
      O => XLXI_53_ALUR_6_mux00001_F5MUX_2448
    );
  XLXI_53_ALUR_6_mux00001_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => B(1),
      O => XLXI_53_ALUR_6_mux00001_BXINV_2439
    );
  XLXI_53_ALUR_6_mux00001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_6_mux00001_F6MUX_2437,
      O => XLXI_53_ALUR_6_mux00001
    );
  XLXI_53_ALUR_6_mux00001_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y10"
    )
    port map (
      IA => XLXI_53_Mmux_ALUR_6_mux0000_4_f5,
      IB => XLXI_53_Mmux_ALUR_6_mux0000_3_f5,
      SEL => XLXI_53_ALUR_6_mux00001_BYINV_2429,
      O => XLXI_53_ALUR_6_mux00001_F6MUX_2437
    );
  XLXI_53_ALUR_6_mux00001_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => B_2_0,
      O => XLXI_53_ALUR_6_mux00001_BYINV_2429
    );
  XLXI_53_Mmux_ALUR_6_mux0000_4_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Mmux_ALUR_6_mux0000_4_f5_F5MUX_2472,
      O => XLXI_53_Mmux_ALUR_6_mux0000_4_f5
    );
  XLXI_53_Mmux_ALUR_6_mux0000_4_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y11"
    )
    port map (
      IA => XLXI_53_Mmux_ALUR_6_mux0000_6_2462,
      IB => XLXI_53_Mmux_ALUR_6_mux0000_4_f51_2470,
      SEL => XLXI_53_Mmux_ALUR_6_mux0000_4_f5_BXINV_2464,
      O => XLXI_53_Mmux_ALUR_6_mux0000_4_f5_F5MUX_2472
    );
  XLXI_53_Mmux_ALUR_6_mux0000_4_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => B(1),
      O => XLXI_53_Mmux_ALUR_6_mux0000_4_f5_BXINV_2464
    );
  XLXI_53_ALUR_7_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X11Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_mux0000_F5MUX_2503,
      O => XLXI_53_Mmux_ALUR_7_mux0000_3_f5
    );
  XLXI_53_ALUR_7_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X11Y10"
    )
    port map (
      IA => XLXI_53_Mmux_ALUR_7_mux0000_5_2491,
      IB => XLXI_53_Mmux_ALUR_7_mux0000_4_2501,
      SEL => XLXI_53_ALUR_7_mux0000_BXINV_2495,
      O => XLXI_53_ALUR_7_mux0000_F5MUX_2503
    );
  XLXI_53_ALUR_7_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => B(1),
      O => XLXI_53_ALUR_7_mux0000_BXINV_2495
    );
  XLXI_53_ALUR_7_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_7_mux0000_F6MUX_2493,
      O => XLXI_53_ALUR_7_mux0000
    );
  XLXI_53_ALUR_7_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X11Y10"
    )
    port map (
      IA => XLXI_53_Mmux_ALUR_7_mux0000_4_f5,
      IB => XLXI_53_Mmux_ALUR_7_mux0000_3_f5,
      SEL => XLXI_53_ALUR_7_mux0000_BYINV_2485,
      O => XLXI_53_ALUR_7_mux0000_F6MUX_2493
    );
  XLXI_53_ALUR_7_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => B_2_0,
      O => XLXI_53_ALUR_7_mux0000_BYINV_2485
    );
  XLXI_53_Mmux_ALUR_7_mux0000_5 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X11Y10"
    )
    port map (
      ADR0 => XLXI_54_DATA(3),
      ADR1 => XLXI_54_DATA(2),
      ADR2 => B_0_0,
      ADR3 => VCC,
      O => XLXI_53_Mmux_ALUR_7_mux0000_5_2491
    );
  XLXI_53_Mmux_ALUR_7_mux0000_4_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X11Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Mmux_ALUR_7_mux0000_4_f5_F5MUX_2527,
      O => XLXI_53_Mmux_ALUR_7_mux0000_4_f5
    );
  XLXI_53_Mmux_ALUR_7_mux0000_4_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X11Y11"
    )
    port map (
      IA => XLXI_53_Mmux_ALUR_7_mux0000_6_2517,
      IB => XLXI_53_Mmux_ALUR_7_mux0000_51_2525,
      SEL => XLXI_53_Mmux_ALUR_7_mux0000_4_f5_BXINV_2519,
      O => XLXI_53_Mmux_ALUR_7_mux0000_4_f5_F5MUX_2527
    );
  XLXI_53_Mmux_ALUR_7_mux0000_4_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => B(1),
      O => XLXI_53_Mmux_ALUR_7_mux0000_4_f5_BXINV_2519
    );
  DATA_IN_6_PULLUP : X_PU
    generic map(
      LOC => "PAD91"
    )
    port map (
      O => NlwRenamedSig_IO_DATA_IN(6)
    );
  DATA_IN_6_IBUF : X_BUF
    generic map(
      LOC => "PAD91",
      PATHPULSE => 499 ps
    )
    port map (
      I => NlwRenamedSig_IO_DATA_IN(6),
      O => DATA_IN_6_IBUF_2534
    );
  ALUOUT_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD54"
    )
    port map (
      I => ALUOUT_0_O,
      O => ALUOUT(0)
    );
  DATA_IN_7_PULLUP : X_PU
    generic map(
      LOC => "PAD89"
    )
    port map (
      O => NlwRenamedSig_IO_DATA_IN(7)
    );
  DATA_IN_7_IBUF : X_BUF
    generic map(
      LOC => "PAD89",
      PATHPULSE => 499 ps
    )
    port map (
      I => NlwRenamedSig_IO_DATA_IN(7),
      O => DATA_IN_7_IBUF_2549
    );
  ALUOUT_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD134"
    )
    port map (
      I => ALUOUT_1_O,
      O => ALUOUT(1)
    );
  ALUOUT_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD136"
    )
    port map (
      I => ALUOUT_2_O,
      O => ALUOUT(2)
    );
  ALUOUT_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD131"
    )
    port map (
      I => ALUOUT_3_O,
      O => ALUOUT(3)
    );
  RAMOUT_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD62"
    )
    port map (
      I => RAMOUT_0_O,
      O => RAMOUT(0)
    );
  E_OUT_OBUF : X_OBUF
    generic map(
      LOC => "PAD37"
    )
    port map (
      I => E_OUT_O,
      O => E_OUT
    );
  ALUOUT_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD135"
    )
    port map (
      I => ALUOUT_4_O,
      O => ALUOUT(4)
    );
  RAMOUT_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD61"
    )
    port map (
      I => RAMOUT_1_O,
      O => RAMOUT(1)
    );
  ALUOUT_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD125"
    )
    port map (
      I => ALUOUT_5_O,
      O => ALUOUT(5)
    );
  RAMOUT_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD55"
    )
    port map (
      I => RAMOUT_2_O,
      O => RAMOUT(2)
    );
  ALUOUT_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD133"
    )
    port map (
      I => ALUOUT_6_O,
      O => ALUOUT(6)
    );
  RAMOUT_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD60"
    )
    port map (
      I => RAMOUT_3_O,
      O => RAMOUT(3)
    );
  ALUOUT_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD126"
    )
    port map (
      I => ALUOUT_7_O,
      O => ALUOUT(7)
    );
  RAMOUT_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD63"
    )
    port map (
      I => RAMOUT_4_O,
      O => RAMOUT(4)
    );
  RAMOUT_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD53"
    )
    port map (
      I => RAMOUT_5_O,
      O => RAMOUT(5)
    );
  RAMOUT_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD69"
    )
    port map (
      I => RAMOUT_6_O,
      O => RAMOUT(6)
    );
  RAMOUT_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD59"
    )
    port map (
      I => RAMOUT_7_O,
      O => RAMOUT(7)
    );
  F_OUT_OBUF : X_OBUF
    generic map(
      LOC => "PAD39"
    )
    port map (
      I => F_OUT_O,
      O => F_OUT
    );
  DP_OUT_OBUF : X_OBUF
    generic map(
      LOC => "PAD32"
    )
    port map (
      I => DP_OUT_O,
      O => DP_OUT
    );
  G_OUT_OBUF : X_OBUF
    generic map(
      LOC => "PAD40"
    )
    port map (
      I => G_OUT_O,
      O => G_OUT
    );
  OVERFLOW_OBUF : X_OBUF
    generic map(
      LOC => "PAD93"
    )
    port map (
      I => OVERFLOW_O,
      O => OVERFLOW
    );
  COMMON_0_OUT_OBUF : X_OBUF
    generic map(
      LOC => "PAD27"
    )
    port map (
      I => COMMON_0_OUT_O,
      O => COMMON_0_OUT
    );
  A_OUT_OBUF : X_OBUF
    generic map(
      LOC => "PAD34"
    )
    port map (
      I => A_OUT_O,
      O => A_OUT
    );
  ENTER_OP1_PULLUP : X_PU
    generic map(
      LOC => "IPAD65"
    )
    port map (
      O => NlwRenamedSig_IO_ENTER_OP1
    );
  ENTER_OP1_IBUF : X_BUF
    generic map(
      LOC => "IPAD65",
      PATHPULSE => 499 ps
    )
    port map (
      I => NlwRenamedSig_IO_ENTER_OP1,
      O => ENTER_OP1_IBUF_2732
    );
  ENTER_OP2_PULLUP : X_PU
    generic map(
      LOC => "PAD68"
    )
    port map (
      O => NlwRenamedSig_IO_ENTER_OP2
    );
  ENTER_OP2_IBUF : X_BUF
    generic map(
      LOC => "PAD68",
      PATHPULSE => 499 ps
    )
    port map (
      I => NlwRenamedSig_IO_ENTER_OP2,
      O => ENTER_OP2_IBUF_2739
    );
  COMMON_1_OUT_OBUF : X_OBUF
    generic map(
      LOC => "PAD26"
    )
    port map (
      I => COMMON_1_OUT_O,
      O => COMMON_1_OUT
    );
  B_OUT_OBUF : X_OBUF
    generic map(
      LOC => "PAD31"
    )
    port map (
      I => B_OUT_O,
      O => B_OUT
    );
  RAMWR_OBUF : X_OBUF
    generic map(
      LOC => "PAD56"
    )
    port map (
      I => RAMWR_O,
      O => RAMWR
    );
  COMMON_2_OUT_OBUF : X_OBUF
    generic map(
      LOC => "PAD25"
    )
    port map (
      I => COMMON_2_OUT_O,
      O => COMMON_2_OUT
    );
  C_OUT_OBUF : X_OBUF
    generic map(
      LOC => "PAD35"
    )
    port map (
      I => C_OUT_O,
      O => C_OUT
    );
  TEST_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD46"
    )
    port map (
      I => TEST_0_O,
      O => TEST(0)
    );
  CLOCK_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD20",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLOCK,
      O => CLOCK_BUFGP_IBUFG_2794
    );
  RAMA_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD64"
    )
    port map (
      I => RAMA_0_O,
      O => RAMA(0)
    );
  TEST_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD45"
    )
    port map (
      I => TEST_1_O,
      O => TEST(1)
    );
  RAMA_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD44"
    )
    port map (
      I => RAMA_1_O,
      O => RAMA(1)
    );
  TEST_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD51"
    )
    port map (
      I => TEST_2_O,
      O => TEST(2)
    );
  TEST_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD47"
    )
    port map (
      I => TEST_3_O,
      O => TEST(3)
    );
  DATA_IN_0_PULLUP : X_PU
    generic map(
      LOC => "PAD74"
    )
    port map (
      O => NlwRenamedSig_IO_DATA_IN(0)
    );
  DATA_IN_0_IBUF : X_BUF
    generic map(
      LOC => "PAD74",
      PATHPULSE => 499 ps
    )
    port map (
      I => NlwRenamedSig_IO_DATA_IN(0),
      O => DATA_IN_0_IBUF_2841
    );
  TEST_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD72"
    )
    port map (
      I => TEST_4_O,
      O => TEST(4)
    );
  DATA_IN_1_PULLUP : X_PU
    generic map(
      LOC => "PAD77"
    )
    port map (
      O => NlwRenamedSig_IO_DATA_IN(1)
    );
  DATA_IN_1_IBUF : X_BUF
    generic map(
      LOC => "PAD77",
      PATHPULSE => 499 ps
    )
    port map (
      I => NlwRenamedSig_IO_DATA_IN(1),
      O => DATA_IN_1_IBUF_2856
    );
  TEST_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD52"
    )
    port map (
      I => TEST_5_O,
      O => TEST(5)
    );
  DATA_IN_2_PULLUP : X_PU
    generic map(
      LOC => "PAD81"
    )
    port map (
      O => NlwRenamedSig_IO_DATA_IN(2)
    );
  DATA_IN_2_IBUF : X_BUF
    generic map(
      LOC => "PAD81",
      PATHPULSE => 499 ps
    )
    port map (
      I => NlwRenamedSig_IO_DATA_IN(2),
      O => DATA_IN_2_IBUF_2871
    );
  RESET_PULLUP : X_PU
    generic map(
      LOC => "PAD70"
    )
    port map (
      O => NlwRenamedSig_IO_RESET
    );
  RESET_IBUF : X_BUF
    generic map(
      LOC => "PAD70",
      PATHPULSE => 499 ps
    )
    port map (
      I => NlwRenamedSig_IO_RESET,
      O => RESET_IBUF_2878
    );
  D_OUT_OBUF : X_OBUF
    generic map(
      LOC => "PAD36"
    )
    port map (
      I => D_OUT_O,
      O => D_OUT
    );
  TEST_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD48"
    )
    port map (
      I => TEST_6_O,
      O => TEST(6)
    );
  DATA_IN_3_PULLUP : X_PU
    generic map(
      LOC => "PAD83"
    )
    port map (
      O => NlwRenamedSig_IO_DATA_IN(3)
    );
  DATA_IN_3_IBUF : X_BUF
    generic map(
      LOC => "PAD83",
      PATHPULSE => 499 ps
    )
    port map (
      I => NlwRenamedSig_IO_DATA_IN(3),
      O => DATA_IN_3_IBUF_2901
    );
  TEST_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD43"
    )
    port map (
      I => TEST_7_O,
      O => TEST(7)
    );
  DATA_IN_4_PULLUP : X_PU
    generic map(
      LOC => "PAD84"
    )
    port map (
      O => NlwRenamedSig_IO_DATA_IN(4)
    );
  DATA_IN_4_IBUF : X_BUF
    generic map(
      LOC => "PAD84",
      PATHPULSE => 499 ps
    )
    port map (
      I => NlwRenamedSig_IO_DATA_IN(4),
      O => DATA_IN_4_IBUF_2916
    );
  DATA_IN_5_PULLUP : X_PU
    generic map(
      LOC => "PAD88"
    )
    port map (
      O => NlwRenamedSig_IO_DATA_IN(5)
    );
  DATA_IN_5_IBUF : X_BUF
    generic map(
      LOC => "PAD88",
      PATHPULSE => 499 ps
    )
    port map (
      I => NlwRenamedSig_IO_DATA_IN(5),
      O => DATA_IN_5_IBUF_2923
    );
  CALCULATE_PULLUP : X_PU
    generic map(
      LOC => "PAD71"
    )
    port map (
      O => NlwRenamedSig_IO_CALCULATE
    );
  CALCULATE_IBUF : X_BUF
    generic map(
      LOC => "PAD71",
      PATHPULSE => 499 ps
    )
    port map (
      I => NlwRenamedSig_IO_CALCULATE,
      O => CALCULATE_IBUF_2930
    );
  XLXI_40_CEO_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y10"
    )
    port map (
      I0 => XLXI_40_CEO_BUFG_I0_INV,
      I1 => GND,
      S => XLXI_40_CEO_BUFG_S_INVNOT,
      O => CLK
    );
  XLXI_40_CEO_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => XLXI_40_CEO_BUFG_S_INVNOT
    );
  XLXI_40_CEO_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_CEO1,
      O => XLXI_40_CEO_BUFG_I0_INV
    );
  CLOCK_BUFGP_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y10"
    )
    port map (
      I0 => CLOCK_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => CLOCK_BUFGP_BUFG_S_INVNOT,
      O => CLOCK_BUFGP
    );
  CLOCK_BUFGP_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => CLOCK_BUFGP_BUFG_S_INVNOT
    );
  CLOCK_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLOCK_BUFGP_IBUFG_2794,
      O => CLOCK_BUFGP_BUFG_I0_INV
    );
  XLXI_53_Mmux_ALUR_7_2_f5_F : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X14Y13"
    )
    port map (
      ADR0 => B_7_0,
      ADR1 => XLXI_53_ALUR_7_add0000(7),
      ADR2 => VCC,
      ADR3 => OP_0_0,
      O => N157
    );
  XLXI_53_Mmux_ALUR_7_2_f5_G : X_LUT4
    generic map(
      INIT => X"C0AA",
      LOC => "SLICE_X14Y13"
    )
    port map (
      ADR0 => XLXI_53_ALUR_7_add0001(7),
      ADR1 => XLXI_53_ALUR_7_mux0000,
      ADR2 => XLXI_53_ALUR_0_and0000_0,
      ADR3 => OP_0_0,
      O => N158
    );
  XLXI_54_DATA_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_7_FXMUX_2972,
      O => XLXI_54_DATA_7_DXMUX_2973
    );
  XLXI_54_DATA_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_7_FXMUX_2972,
      O => ALUOUT_7_OBUF_1563
    );
  XLXI_54_DATA_7_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_7_F5MUX_2971,
      O => XLXI_54_DATA_7_FXMUX_2972
    );
  XLXI_54_DATA_7_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y13"
    )
    port map (
      IA => N157,
      IB => N158,
      SEL => XLXI_54_DATA_7_BXINV_2964,
      O => XLXI_54_DATA_7_F5MUX_2971
    );
  XLXI_54_DATA_7_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 499 ps
    )
    port map (
      I => OP_1_0,
      O => XLXI_54_DATA_7_BXINV_2964
    );
  XLXI_54_DATA_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_54_DATA_7_SRINV_2956
    );
  XLXI_54_DATA_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_54_DATA_7_CLKINV_2955
    );
  XLXI_54_DATA_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXN_120_0,
      O => XLXI_54_DATA_7_CEINV_2954
    );
  XLXI_57_Madd_bcd_3_0_add0003_lut_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y16",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Madd_bcd_3_0_add0003_lut_3_F5MUX_3002,
      O => XLXI_57_Madd_bcd_3_0_add0003_lut(3)
    );
  XLXI_57_Madd_bcd_3_0_add0003_lut_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X10Y16"
    )
    port map (
      IA => N223,
      IB => N224,
      SEL => XLXI_57_Madd_bcd_3_0_add0003_lut_3_BXINV_2995,
      O => XLXI_57_Madd_bcd_3_0_add0003_lut_3_F5MUX_3002
    );
  XLXI_57_Madd_bcd_3_0_add0003_lut_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y16",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(3),
      O => XLXI_57_Madd_bcd_3_0_add0003_lut_3_BXINV_2995
    );
  XLXI_57_DIGIT_CTRL_mux0001_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y28"
    )
    port map (
      IA => XLXI_57_DIGIT_CTRL_mux0001_0_11,
      IB => XLXI_57_DIGIT_CTRL_0_rt_3025,
      SEL => XLXI_57_DIGIT_CTRL_mux0001_0_BXINV_3017,
      O => XLXI_57_DIGIT_CTRL_mux0001_0_F5MUX_3027
    );
  XLXI_57_DIGIT_CTRL_mux0001_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_57_DIGIT_CTRL_mux0001_0_BXINV_3017
    );
  B_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => B_1_F5MUX_3052,
      O => B(1)
    );
  B_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y4"
    )
    port map (
      IA => N203,
      IB => N204,
      SEL => B_1_BXINV_3045,
      O => B_1_F5MUX_3052
    );
  B_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_1_OBUF_0,
      O => B_1_BXINV_3045
    );
  B_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y2",
      PATHPULSE => 499 ps
    )
    port map (
      I => B_3_F5MUX_3077,
      O => B(3)
    );
  B_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y2"
    )
    port map (
      IA => N201,
      IB => N202,
      SEL => B_3_BXINV_3070,
      O => B_3_F5MUX_3077
    );
  B_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y2",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_3_OBUF_0,
      O => B_3_BXINV_3070
    );
  XLXI_53_Mmux_ALUR_4_2_f5_F : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X14Y7"
    )
    port map (
      ADR0 => B(4),
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd5_1610,
      ADR2 => XLXI_53_ALUR_7_add0001(4),
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd2_1608,
      O => N207
    );
  XLXI_53_Mmux_ALUR_4_2_f5_G : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X14Y7"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd2_1608,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd5_1610,
      ADR2 => XLXI_53_ALUR_7_add0000(4),
      ADR3 => XLXI_53_ALUR_4_mux0001,
      O => N208
    );
  XLXI_54_DATA_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_4_FXMUX_3110,
      O => XLXI_54_DATA_4_DXMUX_3111
    );
  XLXI_54_DATA_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_4_FXMUX_3110,
      O => ALUOUT_4_OBUF_1560
    );
  XLXI_54_DATA_4_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_4_F5MUX_3109,
      O => XLXI_54_DATA_4_FXMUX_3110
    );
  XLXI_54_DATA_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y7"
    )
    port map (
      IA => N207,
      IB => N208,
      SEL => XLXI_54_DATA_4_BXINV_3102,
      O => XLXI_54_DATA_4_F5MUX_3109
    );
  XLXI_54_DATA_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => OP_0_0,
      O => XLXI_54_DATA_4_BXINV_3102
    );
  XLXI_54_DATA_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_54_DATA_4_SRINV_3095
    );
  XLXI_54_DATA_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_54_DATA_4_CLKINV_3094
    );
  XLXI_54_DATA_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXN_120_0,
      O => XLXI_54_DATA_4_CEINV_3093
    );
  XLXI_57_DIGIT_VAL_mux0000_0_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y16",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_mux0000_0_11_F5MUX_3140,
      O => XLXI_57_DIGIT_VAL_mux0000_0_11
    );
  XLXI_57_DIGIT_VAL_mux0000_0_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X8Y16"
    )
    port map (
      IA => N219,
      IB => N220,
      SEL => XLXI_57_DIGIT_VAL_mux0000_0_11_BXINV_3133,
      O => XLXI_57_DIGIT_VAL_mux0000_0_11_F5MUX_3140
    );
  XLXI_57_DIGIT_VAL_mux0000_0_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y16",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_N15,
      O => XLXI_57_DIGIT_VAL_mux0000_0_11_BXINV_3133
    );
  N134_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y17",
      PATHPULSE => 499 ps
    )
    port map (
      I => N134_F5MUX_3165,
      O => N134
    );
  N134_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X8Y17"
    )
    port map (
      IA => N217,
      IB => N218,
      SEL => N134_BXINV_3158,
      O => N134_F5MUX_3165
    );
  N134_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y17",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_N15,
      O => N134_BXINV_3158
    );
  XLXI_54_DATA_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_1_FXMUX_3198,
      O => XLXI_54_DATA_1_DXMUX_3199
    );
  XLXI_54_DATA_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_1_FXMUX_3198,
      O => ALUOUT_1_OBUF_1555
    );
  XLXI_54_DATA_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_1_F5MUX_3197,
      O => XLXI_54_DATA_1_FXMUX_3198
    );
  XLXI_54_DATA_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y11"
    )
    port map (
      IA => N177,
      IB => N178,
      SEL => XLXI_54_DATA_1_BXINV_3190,
      O => XLXI_54_DATA_1_F5MUX_3197
    );
  XLXI_54_DATA_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => OP_1_0,
      O => XLXI_54_DATA_1_BXINV_3190
    );
  XLXI_54_DATA_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_54_DATA_1_SRINV_3182
    );
  XLXI_54_DATA_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_54_DATA_1_CLKINV_3181
    );
  XLXI_54_DATA_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXN_120_0,
      O => XLXI_54_DATA_1_CEINV_3180
    );
  XLXI_53_Mmux_ALUR_1_2_f5_G : X_LUT4
    generic map(
      INIT => X"22F0",
      LOC => "SLICE_X14Y11"
    )
    port map (
      ADR0 => XLXI_53_ALUR_0_and0000_0,
      ADR1 => N86_0,
      ADR2 => XLXI_53_ALUR_7_add0001(1),
      ADR3 => OP_0_0,
      O => N178
    );
  XLXI_57_DIGIT_CTRL_mux0001_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y30"
    )
    port map (
      IA => XLXI_57_DIGIT_CTRL_mux0001_5_11,
      IB => XLXI_57_DIGIT_CTRL_5_rt_3226,
      SEL => XLXI_57_DIGIT_CTRL_mux0001_5_BXINV_3218,
      O => XLXI_57_DIGIT_CTRL_mux0001_5_F5MUX_3228
    );
  XLXI_57_DIGIT_CTRL_mux0001_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_57_DIGIT_CTRL_mux0001_5_BXINV_3218
    );
  XLXI_57_DIGIT_CTRL_5_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X16Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_57_DIGIT_CTRL(5),
      O => XLXI_57_DIGIT_CTRL_5_rt_3226
    );
  XLXI_53_ALUR_4_mux0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_4_mux0001_F5MUX_3253,
      O => XLXI_53_ALUR_4_mux0001
    );
  XLXI_53_ALUR_4_mux0001_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y5"
    )
    port map (
      IA => N205,
      IB => N206,
      SEL => XLXI_53_ALUR_4_mux0001_BXINV_3246,
      O => XLXI_53_ALUR_4_mux0001_F5MUX_3253
    );
  XLXI_53_ALUR_4_mux0001_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => B_2_0,
      O => XLXI_53_ALUR_4_mux0001_BXINV_3246
    );
  XLXI_53_Mmux_ALUR_4_mux0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y1",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Mmux_ALUR_4_mux0000_7_F5MUX_3278,
      O => XLXI_53_Mmux_ALUR_4_mux0000_7
    );
  XLXI_53_Mmux_ALUR_4_mux0000_7_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y1"
    )
    port map (
      IA => N195,
      IB => N196,
      SEL => XLXI_53_Mmux_ALUR_4_mux0000_7_BXINV_3271,
      O => XLXI_53_Mmux_ALUR_4_mux0000_7_F5MUX_3278
    );
  XLXI_53_Mmux_ALUR_4_mux0000_7_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y1",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_0_OBUF_0,
      O => XLXI_53_Mmux_ALUR_4_mux0000_7_BXINV_3271
    );
  N76_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => N76_F5MUX_3303,
      O => N76
    );
  N76_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X11Y21"
    )
    port map (
      IA => N183,
      IB => N184,
      SEL => N76_BXINV_3296,
      O => N76_F5MUX_3303
    );
  N76_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(7),
      O => N76_BXINV_3296
    );
  XLXI_54_DATA_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_6_FXMUX_3336,
      O => XLXI_54_DATA_6_DXMUX_3337
    );
  XLXI_54_DATA_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_6_FXMUX_3336,
      O => ALUOUT_6_OBUF_1562
    );
  XLXI_54_DATA_6_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_6_F5MUX_3335,
      O => XLXI_54_DATA_6_FXMUX_3336
    );
  XLXI_54_DATA_6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => N155,
      IB => N156,
      SEL => XLXI_54_DATA_6_BXINV_3328,
      O => XLXI_54_DATA_6_F5MUX_3335
    );
  XLXI_54_DATA_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => OP_1_0,
      O => XLXI_54_DATA_6_BXINV_3328
    );
  XLXI_54_DATA_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_54_DATA_6_SRINV_3320
    );
  XLXI_54_DATA_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_54_DATA_6_CLKINV_3319
    );
  XLXI_54_DATA_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXN_120_0,
      O => XLXI_54_DATA_6_CEINV_3318
    );
  XLXI_57_bcd_0_mux0003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_bcd_0_mux0003_F5MUX_3366,
      O => XLXI_57_bcd_0_mux0003
    );
  XLXI_57_bcd_0_mux0003_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X11Y20"
    )
    port map (
      IA => N163,
      IB => N164,
      SEL => XLXI_57_bcd_0_mux0003_BXINV_3359,
      O => XLXI_57_bcd_0_mux0003_F5MUX_3366
    );
  XLXI_57_bcd_0_mux0003_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(7),
      O => XLXI_57_bcd_0_mux0003_BXINV_3359
    );
  XLXI_57_N01_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_N01_F5MUX_3391,
      O => XLXI_57_N01
    );
  XLXI_57_N01_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y21"
    )
    port map (
      IA => N221,
      IB => N222,
      SEL => XLXI_57_N01_BXINV_3384,
      O => XLXI_57_N01_F5MUX_3391
    );
  XLXI_57_N01_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(5),
      O => XLXI_57_N01_BXINV_3384
    );
  XLXI_54_DATA_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_3_FXMUX_3424,
      O => XLXI_54_DATA_3_DXMUX_3425
    );
  XLXI_54_DATA_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_3_FXMUX_3424,
      O => ALUOUT_3_OBUF_1557
    );
  XLXI_54_DATA_3_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_3_F5MUX_3423,
      O => XLXI_54_DATA_3_FXMUX_3424
    );
  XLXI_54_DATA_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y10"
    )
    port map (
      IA => N181,
      IB => N182,
      SEL => XLXI_54_DATA_3_BXINV_3416,
      O => XLXI_54_DATA_3_F5MUX_3423
    );
  XLXI_54_DATA_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => OP_1_0,
      O => XLXI_54_DATA_3_BXINV_3416
    );
  XLXI_54_DATA_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_54_DATA_3_SRINV_3408
    );
  XLXI_54_DATA_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_54_DATA_3_CLKINV_3407
    );
  XLXI_54_DATA_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXN_120_0,
      O => XLXI_54_DATA_3_CEINV_3406
    );
  XLXI_57_Madd_bcd_3_0_add0004_lut_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Madd_bcd_3_0_add0004_lut_2_F5MUX_3454,
      O => XLXI_57_Madd_bcd_3_0_add0004_lut(2)
    );
  XLXI_57_Madd_bcd_3_0_add0004_lut_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X10Y20"
    )
    port map (
      IA => N187,
      IB => N188,
      SEL => XLXI_57_Madd_bcd_3_0_add0004_lut_2_BXINV_3447,
      O => XLXI_57_Madd_bcd_3_0_add0004_lut_2_F5MUX_3454
    );
  XLXI_57_Madd_bcd_3_0_add0004_lut_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(7),
      O => XLXI_57_Madd_bcd_3_0_add0004_lut_2_BXINV_3447
    );
  XLXI_57_Madd_bcd_3_0_add0004_lut_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Madd_bcd_3_0_add0004_lut_3_F5MUX_3479,
      O => XLXI_57_Madd_bcd_3_0_add0004_lut(3)
    );
  XLXI_57_Madd_bcd_3_0_add0004_lut_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X10Y21"
    )
    port map (
      IA => N185,
      IB => N186,
      SEL => XLXI_57_Madd_bcd_3_0_add0004_lut_3_BXINV_3472,
      O => XLXI_57_Madd_bcd_3_0_add0004_lut_3_F5MUX_3479
    );
  XLXI_57_Madd_bcd_3_0_add0004_lut_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(7),
      O => XLXI_57_Madd_bcd_3_0_add0004_lut_3_BXINV_3472
    );
  XLXI_54_DATA_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_0_FXMUX_3512,
      O => XLXI_54_DATA_0_DXMUX_3513
    );
  XLXI_54_DATA_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_0_FXMUX_3512,
      O => ALUOUT_0_OBUF_1553
    );
  XLXI_54_DATA_0_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_0_F5MUX_3511,
      O => XLXI_54_DATA_0_FXMUX_3512
    );
  XLXI_54_DATA_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y9"
    )
    port map (
      IA => N197,
      IB => N198,
      SEL => XLXI_54_DATA_0_BXINV_3504,
      O => XLXI_54_DATA_0_F5MUX_3511
    );
  XLXI_54_DATA_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => OP_1_0,
      O => XLXI_54_DATA_0_BXINV_3504
    );
  XLXI_54_DATA_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_54_DATA_0_SRINV_3496
    );
  XLXI_54_DATA_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_54_DATA_0_CLKINV_3495
    );
  XLXI_54_DATA_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXN_120_0,
      O => XLXI_54_DATA_0_CEINV_3494
    );
  XLXI_57_DIGIT_CTRL_mux0001_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      IA => XLXI_57_DIGIT_CTRL_mux0001_4_11,
      IB => XLXI_57_DIGIT_CTRL_4_rt_3540,
      SEL => XLXI_57_DIGIT_CTRL_mux0001_4_BXINV_3532,
      O => XLXI_57_DIGIT_CTRL_mux0001_4_F5MUX_3542
    );
  XLXI_57_DIGIT_CTRL_mux0001_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_57_DIGIT_CTRL_mux0001_4_BXINV_3532
    );
  XLXI_57_DIGIT_CTRL_mux0001_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      IA => XLXI_57_DIGIT_CTRL_mux0001_1_11,
      IB => XLXI_57_DIGIT_CTRL_1_rt_3565,
      SEL => XLXI_57_DIGIT_CTRL_mux0001_1_BXINV_3557,
      O => XLXI_57_DIGIT_CTRL_mux0001_1_F5MUX_3567
    );
  XLXI_57_DIGIT_CTRL_mux0001_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_57_DIGIT_CTRL_mux0001_1_BXINV_3557
    );
  XLXI_57_N15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y15",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_N15_F5MUX_3592,
      O => XLXI_57_N15
    );
  XLXI_57_N15_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X9Y15"
    )
    port map (
      IA => N225,
      IB => N226,
      SEL => XLXI_57_N15_BXINV_3585,
      O => XLXI_57_N15_F5MUX_3592
    );
  XLXI_57_N15_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y15",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(6),
      O => XLXI_57_N15_BXINV_3585
    );
  OVERFLOW_OBUF_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => OVERFLOW_OBUF_F5MUX_3621,
      O => OVERFLOW_OBUF_DXMUX_3623
    );
  OVERFLOW_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y8"
    )
    port map (
      IA => N213,
      IB => N214,
      SEL => OVERFLOW_OBUF_BXINV_3613,
      O => OVERFLOW_OBUF_F5MUX_3621
    );
  OVERFLOW_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => OP_0_0,
      O => OVERFLOW_OBUF_BXINV_3613
    );
  OVERFLOW_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXN_165,
      O => OVERFLOW_OBUF_CLKINV_3605
    );
  XLXI_57_N14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y18",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_N14_F5MUX_3653,
      O => XLXI_57_N14
    );
  XLXI_57_N14_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X8Y18"
    )
    port map (
      IA => N215,
      IB => N216,
      SEL => XLXI_57_N14_BXINV_3644,
      O => XLXI_57_N14_F5MUX_3653
    );
  XLXI_57_N14_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y18",
      PATHPULSE => 499 ps
    )
    port map (
      I => N57,
      O => XLXI_57_N14_BXINV_3644
    );
  XLXI_54_DATA_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_5_FXMUX_3686,
      O => XLXI_54_DATA_5_DXMUX_3687
    );
  XLXI_54_DATA_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_5_FXMUX_3686,
      O => ALUOUT_5_OBUF_1561
    );
  XLXI_54_DATA_5_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_5_F5MUX_3685,
      O => XLXI_54_DATA_5_FXMUX_3686
    );
  XLXI_54_DATA_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y6"
    )
    port map (
      IA => N209,
      IB => N210,
      SEL => XLXI_54_DATA_5_BXINV_3678,
      O => XLXI_54_DATA_5_F5MUX_3685
    );
  XLXI_54_DATA_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => OP_0_0,
      O => XLXI_54_DATA_5_BXINV_3678
    );
  XLXI_54_DATA_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_54_DATA_5_SRINV_3671
    );
  XLXI_54_DATA_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_54_DATA_5_CLKINV_3670
    );
  XLXI_54_DATA_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXN_120_0,
      O => XLXI_54_DATA_5_CEINV_3669
    );
  XLXI_53_Mmux_ALUR_3_mux0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y3",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Mmux_ALUR_3_mux0000_7_F5MUX_3716,
      O => XLXI_53_Mmux_ALUR_3_mux0000_7
    );
  XLXI_53_Mmux_ALUR_3_mux0000_7_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y3"
    )
    port map (
      IA => N189,
      IB => N190,
      SEL => XLXI_53_Mmux_ALUR_3_mux0000_7_BXINV_3709,
      O => XLXI_53_Mmux_ALUR_3_mux0000_7_F5MUX_3716
    );
  XLXI_53_Mmux_ALUR_3_mux0000_7_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y3",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_0_OBUF_0,
      O => XLXI_53_Mmux_ALUR_3_mux0000_7_BXINV_3709
    );
  N12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y1",
      PATHPULSE => 499 ps
    )
    port map (
      I => N12_F5MUX_3741,
      O => N12
    );
  N12_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y1"
    )
    port map (
      IA => N211,
      IB => N212,
      SEL => N12_BXINV_3734,
      O => N12_F5MUX_3741
    );
  N12_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y1",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXN_168(0),
      O => N12_BXINV_3734
    );
  XLXI_53_Mmux_ALUR_5_mux0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Mmux_ALUR_5_mux0000_7_F5MUX_3766,
      O => XLXI_53_Mmux_ALUR_5_mux0000_7
    );
  XLXI_53_Mmux_ALUR_5_mux0000_7_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y5"
    )
    port map (
      IA => N191,
      IB => N192,
      SEL => XLXI_53_Mmux_ALUR_5_mux0000_7_BXINV_3759,
      O => XLXI_53_Mmux_ALUR_5_mux0000_7_F5MUX_3766
    );
  XLXI_53_Mmux_ALUR_5_mux0000_7_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_0_OBUF_0,
      O => XLXI_53_Mmux_ALUR_5_mux0000_7_BXINV_3759
    );
  XLXI_54_DATA_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_2_FXMUX_3799,
      O => XLXI_54_DATA_2_DXMUX_3800
    );
  XLXI_54_DATA_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_2_FXMUX_3799,
      O => ALUOUT_2_OBUF_1556
    );
  XLXI_54_DATA_2_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA_2_F5MUX_3798,
      O => XLXI_54_DATA_2_FXMUX_3799
    );
  XLXI_54_DATA_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y9"
    )
    port map (
      IA => N179,
      IB => N180,
      SEL => XLXI_54_DATA_2_BXINV_3791,
      O => XLXI_54_DATA_2_F5MUX_3798
    );
  XLXI_54_DATA_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => OP_1_0,
      O => XLXI_54_DATA_2_BXINV_3791
    );
  XLXI_54_DATA_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_54_DATA_2_SRINV_3783
    );
  XLXI_54_DATA_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_54_DATA_2_CLKINV_3782
    );
  XLXI_54_DATA_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXN_120_0,
      O => XLXI_54_DATA_2_CEINV_3781
    );
  XLXI_57_DIGIT_CTRL_mux0001_6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y29"
    )
    port map (
      IA => XLXI_57_DIGIT_CTRL_mux0001_6_11,
      IB => XLXI_57_DIGIT_CTRL_6_rt_3827,
      SEL => XLXI_57_DIGIT_CTRL_mux0001_6_BXINV_3819,
      O => XLXI_57_DIGIT_CTRL_mux0001_6_F5MUX_3829
    );
  XLXI_57_DIGIT_CTRL_mux0001_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_57_DIGIT_CTRL_mux0001_6_BXINV_3819
    );
  XLXI_53_Mmux_ALUR_2_mux0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Mmux_ALUR_2_mux0000_7_F5MUX_3854,
      O => XLXI_53_Mmux_ALUR_2_mux0000_7
    );
  XLXI_53_Mmux_ALUR_2_mux0000_7_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y4"
    )
    port map (
      IA => N193,
      IB => N194,
      SEL => XLXI_53_Mmux_ALUR_2_mux0000_7_BXINV_3847,
      O => XLXI_53_Mmux_ALUR_2_mux0000_7_F5MUX_3854
    );
  XLXI_53_Mmux_ALUR_2_mux0000_7_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_0_OBUF_0,
      O => XLXI_53_Mmux_ALUR_2_mux0000_7_BXINV_3847
    );
  XLXI_57_DIGIT_CTRL_mux0001_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y27"
    )
    port map (
      IA => XLXI_57_DIGIT_CTRL_mux0001_3_11,
      IB => XLXI_57_DIGIT_CTRL_3_rt_3877,
      SEL => XLXI_57_DIGIT_CTRL_mux0001_3_BXINV_3869,
      O => XLXI_57_DIGIT_CTRL_mux0001_3_F5MUX_3879
    );
  XLXI_57_DIGIT_CTRL_mux0001_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y27",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_57_DIGIT_CTRL_mux0001_3_BXINV_3869
    );
  XLXI_57_DIGIT_VAL_mux0000_0_64_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X4Y18",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_mux0000_0_64_3902,
      O => XLXI_57_DIGIT_VAL_mux0000_0_64_0
    );
  XLXI_57_DIGIT_VAL_mux0000_0_64_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X4Y18",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Madd_bcd_3_0_add0004_cy_1_11_O_pack_1,
      O => XLXI_57_Madd_bcd_3_0_add0004_cy_1_11_O
    );
  B_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y2",
      PATHPULSE => 499 ps
    )
    port map (
      I => B(0),
      O => B_0_0
    );
  B_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y2",
      PATHPULSE => 499 ps
    )
    port map (
      I => N30_pack_1,
      O => N30
    );
  XLXI_53_ALUR_0_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y0",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_0_and0000_3950,
      O => XLXI_53_ALUR_0_and0000_0
    );
  XLXI_53_ALUR_0_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y0",
      PATHPULSE => 499 ps
    )
    port map (
      I => B_4_pack_1,
      O => B(4)
    );
  XLXI_57_DIGIT_VAL_mux0000_1_84_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y16",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_mux0000_1_84_3974,
      O => XLXI_57_DIGIT_VAL_mux0000_1_84_0
    );
  XLXI_57_DIGIT_VAL_mux0000_1_84_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y16",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Madd_bcd_3_0_add0002_lut_3_pack_1,
      O => XLXI_57_Madd_bcd_3_0_add0002_lut(3)
    );
  N111_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y19",
      PATHPULSE => 499 ps
    )
    port map (
      I => N111,
      O => N111_0
    );
  N111_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y19",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_or0000_pack_1,
      O => XLXI_57_DIGIT_VAL_or0000
    );
  N98_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y19",
      PATHPULSE => 499 ps
    )
    port map (
      I => N98,
      O => N98_0
    );
  N98_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y19",
      PATHPULSE => 499 ps
    )
    port map (
      I => N96_pack_1,
      O => N96
    );
  XLXI_57_DIGIT_CTRL_mux0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_mux0001_2_27_SW2_O_pack_1,
      O => XLXI_57_DIGIT_CTRL_mux0001_2_27_SW2_O
    );
  XLXI_57_DIGIT_VAL_mux0000_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_mux0000(3),
      O => XLXI_57_DIGIT_VAL_mux0000_3_0
    );
  XLXI_57_DIGIT_VAL_mux0000_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_mux0000_3_69_SW0_O_pack_1,
      O => XLXI_57_DIGIT_VAL_mux0000_3_69_SW0_O
    );
  N86_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => N86,
      O => N86_0
    );
  N86_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_1_mux0001_SW0_SW0_SW0_O_pack_1,
      O => XLXI_53_ALUR_1_mux0001_SW0_SW0_SW0_O
    );
  XLXI_57_DIGIT_CTRL_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Mrom_DIGIT_CTRL_mux00022,
      O => XLXI_57_DIGIT_CTRL_2_DXMUX_4125
    );
  XLXI_57_DIGIT_CTRL_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_mux0000_0_pack_1,
      O => XLXI_57_DIGIT_VAL_mux0000(0)
    );
  XLXI_57_DIGIT_CTRL_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_DIGIT_CTRL_2_CLKINV_4110
    );
  XLXI_57_DIGIT_CTRL_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_RESET_inv_0,
      O => XLXI_57_DIGIT_CTRL_2_CEINV_4109
    );
  N88_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => N88,
      O => N88_0
    );
  N88_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Mmux_ALUR_6_mux0000_4_O_pack_1,
      O => XLXI_53_Mmux_ALUR_6_mux0000_4_O
    );
  N90_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => N90,
      O => N90_0
    );
  N90_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Mmux_ALUR_3_mux0000_6_O_pack_1,
      O => XLXI_53_Mmux_ALUR_3_mux0000_6_O
    );
  N39_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => N39,
      O => N39_0
    );
  N39_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Madd_bcd_3_0_add0003_lut_2_pack_1,
      O => XLXI_57_Madd_bcd_3_0_add0003_lut(2)
    );
  XLXI_57_DIGIT_VAL_mux0000_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_mux0000(1),
      O => XLXI_57_DIGIT_VAL_mux0000_1_0
    );
  XLXI_57_DIGIT_VAL_mux0000_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => N71_pack_1,
      O => N71
    );
  XLXI_53_ALUR_5_mux0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_5_mux0001_4247,
      O => XLXI_53_ALUR_5_mux0001_0
    );
  XLXI_53_ALUR_5_mux0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_ALUR_5_mux0001_SW0_O_pack_1,
      O => XLXI_53_ALUR_5_mux0001_SW0_O
    );
  B_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => B(5),
      O => B_5_0
    );
  B_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y4",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXN_168_1_pack_1,
      O => XLXN_168(1)
    );
  XLXI_57_DIGIT_VAL_mux0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_mux0000(2),
      O => XLXI_57_DIGIT_VAL_mux0000_2_0
    );
  XLXI_57_DIGIT_VAL_mux0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_mux0000_2_110_SW2_O_pack_1,
      O => XLXI_57_DIGIT_VAL_mux0000_2_110_SW2_O
    );
  N52_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => N52,
      O => N52_0
    );
  N52_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_mux0000_3_25_SW0_SW2_O_pack_1,
      O => XLXI_57_DIGIT_VAL_mux0000_3_25_SW0_SW2_O
    );
  N53_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y17",
      PATHPULSE => 499 ps
    )
    port map (
      I => N53,
      O => N53_0
    );
  N53_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y17",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_mux0000_3_25_SW1_SW1_O_pack_1,
      O => XLXI_57_DIGIT_VAL_mux0000_3_25_SW1_SW1_O
    );
  XLXI_46_CUR_STATE_FSM_FFd6_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_46_CUR_STATE_FSM_FFd6_REVUSED_4365
    );
  XLXI_46_CUR_STATE_FSM_FFd6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd6_In14_4361,
      O => XLXI_46_CUR_STATE_FSM_FFd6_DYMUX_4364
    );
  XLXI_46_CUR_STATE_FSM_FFd6_SRINV : X_INV
    generic map(
      LOC => "SLICE_X22Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => RESET_IBUF_0,
      O => XLXI_46_CUR_STATE_FSM_FFd6_SRINVNOT
    );
  XLXI_46_CUR_STATE_FSM_FFd6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_46_CUR_STATE_FSM_FFd6_CLKINV_4354
    );
  XLXI_46_CUR_STATE_FSM_FFd7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd7_In,
      O => XLXI_46_CUR_STATE_FSM_FFd7_DYMUX_4387
    );
  XLXI_46_CUR_STATE_FSM_FFd7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X23Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => RESET_IBUF_0,
      O => XLXI_46_CUR_STATE_FSM_FFd7_SRINVNOT
    );
  XLXI_46_CUR_STATE_FSM_FFd7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_46_CUR_STATE_FSM_FFd7_CLKINV_4378
    );
  XLXI_46_CUR_STATE_FSM_FFd9_In1 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X22Y8"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd6_1694,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => ENTER_OP1_IBUF_0,
      O => XLXI_46_CUR_STATE_FSM_FFd9_In
    );
  XLXI_46_CUR_STATE_FSM_FFd9 : X_SFF
    generic map(
      LOC => "SLICE_X22Y8",
      INIT => '0'
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd9_DXMUX_4425,
      CE => VCC,
      CLK => XLXI_46_CUR_STATE_FSM_FFd9_CLKINV_4401,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_46_CUR_STATE_FSM_FFd9_SRINVNOT,
      O => XLXI_46_CUR_STATE_FSM_FFd9_1695
    );
  XLXI_46_CUR_STATE_FSM_FFd9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd9_In,
      O => XLXI_46_CUR_STATE_FSM_FFd9_DXMUX_4425
    );
  XLXI_46_CUR_STATE_FSM_FFd9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd8_In,
      O => XLXI_46_CUR_STATE_FSM_FFd9_DYMUX_4411
    );
  XLXI_46_CUR_STATE_FSM_FFd9_SRINV : X_INV
    generic map(
      LOC => "SLICE_X22Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => RESET_IBUF_0,
      O => XLXI_46_CUR_STATE_FSM_FFd9_SRINVNOT
    );
  XLXI_46_CUR_STATE_FSM_FFd9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_46_CUR_STATE_FSM_FFd9_CLKINV_4401
    );
  XLXI_57_DIGIT_CTRL_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_1_DYMUX_4451,
      CE => XLXI_57_DIGIT_CTRL_1_CEINV_4442,
      CLK => XLXI_57_DIGIT_CTRL_1_CLKINV_4443,
      SET => GND,
      RST => GND,
      O => XLXI_57_DIGIT_CTRL(0)
    );
  XLXI_57_Mrom_DIGIT_CTRL_mux000211 : X_LUT4
    generic map(
      INIT => X"161E",
      LOC => "SLICE_X16Y29"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_1_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000(0),
      O => XLXI_57_Mrom_DIGIT_CTRL_mux0002
    );
  XLXI_57_Mrom_DIGIT_CTRL_mux0002111 : X_LUT4
    generic map(
      INIT => X"121B",
      LOC => "SLICE_X16Y29"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_1_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000(0),
      O => XLXI_57_Mrom_DIGIT_CTRL_mux00021
    );
  XLXI_57_DIGIT_CTRL_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_1_DXMUX_4463,
      CE => XLXI_57_DIGIT_CTRL_1_CEINV_4442,
      CLK => XLXI_57_DIGIT_CTRL_1_CLKINV_4443,
      SET => GND,
      RST => GND,
      O => XLXI_57_DIGIT_CTRL(1)
    );
  XLXI_57_DIGIT_CTRL_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Mrom_DIGIT_CTRL_mux00021,
      O => XLXI_57_DIGIT_CTRL_1_DXMUX_4463
    );
  XLXI_57_DIGIT_CTRL_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Mrom_DIGIT_CTRL_mux0002,
      O => XLXI_57_DIGIT_CTRL_1_DYMUX_4451
    );
  XLXI_57_DIGIT_CTRL_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_DIGIT_CTRL_1_CLKINV_4443
    );
  XLXI_57_DIGIT_CTRL_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_RESET_inv_0,
      O => XLXI_57_DIGIT_CTRL_1_CEINV_4442
    );
  XLXI_57_DIGIT_CTRL_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => '0'
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_6_DYMUX_4489,
      CE => XLXI_57_DIGIT_CTRL_6_CEINV_4480,
      CLK => XLXI_57_DIGIT_CTRL_6_CLKINV_4481,
      SET => GND,
      RST => GND,
      O => XLXI_57_DIGIT_CTRL(3)
    );
  XLXI_57_Mrom_DIGIT_CTRL_mux000231 : X_LUT4
    generic map(
      INIT => X"161D",
      LOC => "SLICE_X18Y28"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_1_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000(0),
      O => XLXI_57_Mrom_DIGIT_CTRL_mux00023
    );
  XLXI_57_Mrom_DIGIT_CTRL_mux000261 : X_LUT4
    generic map(
      INIT => X"1E1D",
      LOC => "SLICE_X18Y28"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_1_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000(0),
      O => XLXI_57_Mrom_DIGIT_CTRL_mux00026
    );
  XLXI_57_DIGIT_CTRL_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => '0'
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_6_DXMUX_4501,
      CE => XLXI_57_DIGIT_CTRL_6_CEINV_4480,
      CLK => XLXI_57_DIGIT_CTRL_6_CLKINV_4481,
      SET => GND,
      RST => GND,
      O => XLXI_57_DIGIT_CTRL(6)
    );
  XLXI_57_DIGIT_CTRL_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Mrom_DIGIT_CTRL_mux00026,
      O => XLXI_57_DIGIT_CTRL_6_DXMUX_4501
    );
  XLXI_57_DIGIT_CTRL_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Mrom_DIGIT_CTRL_mux00023,
      O => XLXI_57_DIGIT_CTRL_6_DYMUX_4489
    );
  XLXI_57_DIGIT_CTRL_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_DIGIT_CTRL_6_CLKINV_4481
    );
  XLXI_57_DIGIT_CTRL_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y28",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_RESET_inv_0,
      O => XLXI_57_DIGIT_CTRL_6_CEINV_4480
    );
  XLXI_57_DIGIT_CTRL_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => '0'
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_5_DYMUX_4527,
      CE => XLXI_57_DIGIT_CTRL_5_CEINV_4518,
      CLK => XLXI_57_DIGIT_CTRL_5_CLKINV_4519,
      SET => GND,
      RST => GND,
      O => XLXI_57_DIGIT_CTRL(4)
    );
  XLXI_57_Mrom_DIGIT_CTRL_mux000241 : X_LUT4
    generic map(
      INIT => X"1F1B",
      LOC => "SLICE_X16Y31"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_1_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000(0),
      O => XLXI_57_Mrom_DIGIT_CTRL_mux00024
    );
  XLXI_57_Mrom_DIGIT_CTRL_mux000251 : X_LUT4
    generic map(
      INIT => X"1D17",
      LOC => "SLICE_X16Y31"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_1_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000(0),
      O => XLXI_57_Mrom_DIGIT_CTRL_mux00025
    );
  XLXI_57_DIGIT_CTRL_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => '0'
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_5_DXMUX_4539,
      CE => XLXI_57_DIGIT_CTRL_5_CEINV_4518,
      CLK => XLXI_57_DIGIT_CTRL_5_CLKINV_4519,
      SET => GND,
      RST => GND,
      O => XLXI_57_DIGIT_CTRL(5)
    );
  XLXI_57_DIGIT_CTRL_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Mrom_DIGIT_CTRL_mux00025,
      O => XLXI_57_DIGIT_CTRL_5_DXMUX_4539
    );
  XLXI_57_DIGIT_CTRL_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Mrom_DIGIT_CTRL_mux00024,
      O => XLXI_57_DIGIT_CTRL_5_DYMUX_4527
    );
  XLXI_57_DIGIT_CTRL_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_DIGIT_CTRL_5_CLKINV_4519
    );
  XLXI_57_DIGIT_CTRL_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_RESET_inv_0,
      O => XLXI_57_DIGIT_CTRL_5_CEINV_4518
    );
  XLXI_46_CUR_STATE_FSM_Out8 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X17Y8"
    )
    port map (
      ADR0 => XLXN_168(1),
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd4_1697,
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd5_1610,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd2_1608,
      O => XLXN_120
    );
  XLXI_46_CUR_STATE_FSM_Out101 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X17Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd2_1608,
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd5_1610,
      ADR3 => VCC,
      O => OP(1)
    );
  OP_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => OP(1),
      O => OP_1_0
    );
  OP_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXN_120,
      O => XLXN_120_0
    );
  XLXI_57_COMMONS_CTRL_mux0001_0_1 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X16Y20"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd8_1696,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd9_1695,
      ADR2 => XLXI_57_CUR_DIGIT_FSM_FFd3_1699,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd10_1698,
      O => XLXI_57_COMMONS_CTRL_mux0001(0)
    );
  XLXI_57_RESET_inv1 : X_LUT4
    generic map(
      INIT => X"0011",
      LOC => "SLICE_X16Y20"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd8_1696,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd9_1695,
      ADR2 => VCC,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd10_1698,
      O => XLXI_57_RESET_inv
    );
  XLXI_57_RESET_inv_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_RESET_inv,
      O => XLXI_57_RESET_inv_0
    );
  XLXI_46_CUR_STATE_FSM_FFd2 : X_SFF
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => '0'
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd3_DYMUX_4601,
      CE => VCC,
      CLK => XLXI_46_CUR_STATE_FSM_FFd3_CLKINV_4598,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_46_CUR_STATE_FSM_FFd3_SRINVNOT,
      O => XLXI_46_CUR_STATE_FSM_FFd2_1608
    );
  XLXI_46_CUR_STATE_FSM_FFd3 : X_SFF
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => '0'
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd3_DXMUX_4607,
      CE => VCC,
      CLK => XLXI_46_CUR_STATE_FSM_FFd3_CLKINV_4598,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_46_CUR_STATE_FSM_FFd3_SRINVNOT,
      O => XLXI_46_CUR_STATE_FSM_FFd3_1606
    );
  XLXI_46_CUR_STATE_FSM_FFd3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd4_1697,
      O => XLXI_46_CUR_STATE_FSM_FFd3_DXMUX_4607
    );
  XLXI_46_CUR_STATE_FSM_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      O => XLXI_46_CUR_STATE_FSM_FFd3_DYMUX_4601
    );
  XLXI_46_CUR_STATE_FSM_FFd3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X18Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => RESET_IBUF_0,
      O => XLXI_46_CUR_STATE_FSM_FFd3_SRINVNOT
    );
  XLXI_46_CUR_STATE_FSM_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y9",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_46_CUR_STATE_FSM_FFd3_CLKINV_4598
    );
  XLXI_46_CUR_STATE_FSM_FFd4 : X_SFF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd5_DYMUX_4621,
      CE => VCC,
      CLK => XLXI_46_CUR_STATE_FSM_FFd5_CLKINV_4618,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_46_CUR_STATE_FSM_FFd5_SRINVNOT,
      O => XLXI_46_CUR_STATE_FSM_FFd4_1697
    );
  XLXI_46_CUR_STATE_FSM_FFd5 : X_SFF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd5_DXMUX_4627,
      CE => VCC,
      CLK => XLXI_46_CUR_STATE_FSM_FFd5_CLKINV_4618,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_46_CUR_STATE_FSM_FFd5_SRINVNOT,
      O => XLXI_46_CUR_STATE_FSM_FFd5_1610
    );
  XLXI_46_CUR_STATE_FSM_FFd5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      O => XLXI_46_CUR_STATE_FSM_FFd5_DXMUX_4627
    );
  XLXI_46_CUR_STATE_FSM_FFd5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd5_1610,
      O => XLXI_46_CUR_STATE_FSM_FFd5_DYMUX_4621
    );
  XLXI_46_CUR_STATE_FSM_FFd5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X18Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => RESET_IBUF_0,
      O => XLXI_46_CUR_STATE_FSM_FFd5_SRINVNOT
    );
  XLXI_46_CUR_STATE_FSM_FFd5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_46_CUR_STATE_FSM_FFd5_CLKINV_4618
    );
  XLXI_46_CUR_STATE_FSM_FFd6_In2 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X17Y21"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd10_1698,
      ADR1 => VCC,
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd9_1695,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd8_1696,
      O => CCLK
    );
  CCLK_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK,
      O => CCLK_0
    );
  XLXI_57_COMMONS_CTRL_mux0001_1_1 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X17Y21"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd10_1698,
      ADR1 => XLXI_57_CUR_DIGIT_FSM_FFd2_1659,
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd9_1695,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd8_1696,
      O => XLXI_57_COMMONS_CTRL_mux0001(1)
    );
  XLXI_52_OUTPUT_1_SW3 : X_LUT4
    generic map(
      INIT => X"3031",
      LOC => "SLICE_X14Y5"
    )
    port map (
      ADR0 => DATA_IN_1_IBUF_0,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR3 => XLXN_168(0),
      O => N139
    );
  N139_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => N139,
      O => N139_0
    );
  N139_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y5",
      PATHPULSE => 499 ps
    )
    port map (
      I => N138,
      O => N138_0
    );
  XLXI_52_OUTPUT_1_SW2 : X_LUT4
    generic map(
      INIT => X"3331",
      LOC => "SLICE_X14Y5"
    )
    port map (
      ADR0 => DATA_IN_1_IBUF_0,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR3 => XLXN_168(0),
      O => N138
    );
  N151_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y17",
      PATHPULSE => 499 ps
    )
    port map (
      I => N151,
      O => N151_0
    );
  N151_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y17",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_mux0000_1_78_4694,
      O => XLXI_57_DIGIT_VAL_mux0000_1_78_0
    );
  XLXI_57_DIGIT_VAL_mux0000_1_78 : X_LUT4
    generic map(
      INIT => X"A800",
      LOC => "SLICE_X10Y17"
    )
    port map (
      ADR0 => XLXI_57_CUR_DIGIT_FSM_FFd1_1668,
      ADR1 => XLXI_54_DATA(5),
      ADR2 => XLXI_54_DATA(6),
      ADR3 => XLXI_54_DATA(7),
      O => XLXI_57_DIGIT_VAL_mux0000_1_78_4694
    );
  RAMWR_OBUF_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y16",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMWR_OBUF_4725,
      O => RAMWR_OBUF_0
    );
  XLXI_57_COMMONS_CTRL_mux0001_2_1 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X18Y16"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd8_1696,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd10_1698,
      ADR2 => XLXI_57_CUR_DIGIT_FSM_FFd1_1668,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd9_1695,
      O => XLXI_57_COMMONS_CTRL_mux0001(2)
    );
  N104_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y18",
      PATHPULSE => 499 ps
    )
    port map (
      I => N104,
      O => N104_0
    );
  N104_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y18",
      PATHPULSE => 499 ps
    )
    port map (
      I => N112,
      O => N112_0
    );
  XLXI_57_DIGIT_VAL_mux0000_1_87_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"FFD6",
      LOC => "SLICE_X13Y18"
    )
    port map (
      ADR0 => XLXI_54_DATA(1),
      ADR1 => XLXI_57_N01,
      ADR2 => XLXI_54_DATA(2),
      ADR3 => XLXI_57_DIGIT_VAL_or0000,
      O => N112
    );
  XLXI_57_COMM_HUNDREDS_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_COMM_HUNDREDS_BYINV_4758,
      O => XLXI_57_COMM_HUNDREDS_DYMUX_4759
    );
  XLXI_57_COMM_HUNDREDS_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => XLXI_57_COMM_HUNDREDS_BYINV_4758
    );
  XLXI_57_COMM_HUNDREDS_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_COMMONS_CTRL_mux0001(2),
      O => XLXI_57_COMM_HUNDREDS_SRINV_4757
    );
  XLXI_57_COMM_HUNDREDS_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_COMM_HUNDREDS_CLKINV_4756
    );
  XLXI_57_bcd_1_mux00021_SW2 : X_LUT4
    generic map(
      INIT => X"B96B",
      LOC => "SLICE_X12Y21"
    )
    port map (
      ADR0 => XLXI_54_DATA(6),
      ADR1 => XLXI_54_DATA(4),
      ADR2 => XLXI_54_DATA(3),
      ADR3 => XLXI_54_DATA(5),
      O => N102
    );
  XLXI_57_bcd_1_mux000311_SW1 : X_LUT4
    generic map(
      INIT => X"3492",
      LOC => "SLICE_X12Y21"
    )
    port map (
      ADR0 => XLXI_54_DATA(6),
      ADR1 => XLXI_54_DATA(5),
      ADR2 => XLXI_54_DATA(3),
      ADR3 => XLXI_54_DATA(4),
      O => N95
    );
  N102_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => N102,
      O => N102_0
    );
  N102_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => N95,
      O => N95_0
    );
  XLXI_57_DIGIT_VAL_mux0000_0_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_VAL_mux0000_0_25_4809,
      O => XLXI_57_DIGIT_VAL_mux0000_0_25_0
    );
  XLXI_57_DIGIT_VAL_mux0000_0_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 499 ps
    )
    port map (
      I => N106,
      O => N106_0
    );
  XLXI_57_DIGIT_VAL_mux0000_1_123_SW0 : X_LUT4
    generic map(
      INIT => X"A5FF",
      LOC => "SLICE_X16Y24"
    )
    port map (
      ADR0 => N39_0,
      ADR1 => VCC,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_0_11,
      ADR3 => XLXI_57_CUR_DIGIT_FSM_FFd2_1659,
      O => N106
    );
  N150_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y16",
      PATHPULSE => 499 ps
    )
    port map (
      I => N150,
      O => N150_0
    );
  N150_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y16",
      PATHPULSE => 499 ps
    )
    port map (
      I => N83,
      O => N83_0
    );
  XLXI_57_CUR_DIGIT_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_CUR_DIGIT_FSM_FFd3_1699,
      O => XLXI_57_CUR_DIGIT_FSM_FFd2_DXMUX_4851
    );
  XLXI_57_CUR_DIGIT_FSM_FFd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_CUR_DIGIT_FSM_FFd2_1659,
      O => XLXI_57_CUR_DIGIT_FSM_FFd2_DYMUX_4845
    );
  XLXI_57_CUR_DIGIT_FSM_FFd2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_57_CUR_DIGIT_FSM_FFd2_SRINV_4843
    );
  XLXI_57_CUR_DIGIT_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y21",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_CUR_DIGIT_FSM_FFd2_CLKINV_4842
    );
  XLXI_57_CUR_DIGIT_FSM_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_CUR_DIGIT_FSM_FFd1_1668,
      O => XLXI_57_CUR_DIGIT_FSM_FFd3_DYMUX_4863
    );
  XLXI_57_CUR_DIGIT_FSM_FFd3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => XLXI_57_CUR_DIGIT_FSM_FFd3_SRINV_4861
    );
  XLXI_57_CUR_DIGIT_FSM_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_CUR_DIGIT_FSM_FFd3_CLKINV_4860
    );
  N81_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y14",
      PATHPULSE => 499 ps
    )
    port map (
      I => N81,
      O => N81_0
    );
  N81_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y14",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_Madd_bcd_3_0_add0002_lut(2),
      O => XLXI_57_Madd_bcd_3_0_add0002_lut_2_0
    );
  N101_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => N101,
      O => N101_0
    );
  N101_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => N92,
      O => N92_0
    );
  N80_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y18",
      PATHPULSE => 499 ps
    )
    port map (
      I => N80,
      O => N80_0
    );
  N80_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y18",
      PATHPULSE => 499 ps
    )
    port map (
      I => N93,
      O => N93_0
    );
  OP_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => OP(0),
      O => OP_0_0
    );
  OP_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y11",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_4953,
      O => RAMA_0_OBUF_0
    );
  N74_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y17",
      PATHPULSE => 499 ps
    )
    port map (
      I => N74,
      O => N74_0
    );
  N74_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y17",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_bcd_3_mux0001,
      O => XLXI_57_bcd_3_mux0001_0
    );
  XLXI_57_COMM_DECS_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_COMM_DECS_BYINV_4994,
      O => XLXI_57_COMM_DECS_DYMUX_4995
    );
  XLXI_57_COMM_DECS_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => XLXI_57_COMM_DECS_BYINV_4994
    );
  XLXI_57_COMM_DECS_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_COMMONS_CTRL_mux0001(1),
      O => XLXI_57_COMM_DECS_SRINV_4993
    );
  XLXI_57_COMM_DECS_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_COMM_DECS_CLKINV_4992
    );
  XLXI_46_CUR_STATE_FSM_FFd10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd10_BYINV_5006,
      O => XLXI_46_CUR_STATE_FSM_FFd10_DYMUX_5007
    );
  XLXI_46_CUR_STATE_FSM_FFd10_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 499 ps
    )
    port map (
      I => '0',
      O => XLXI_46_CUR_STATE_FSM_FFd10_BYINV_5006
    );
  XLXI_46_CUR_STATE_FSM_FFd10_SRINV : X_INV
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 499 ps
    )
    port map (
      I => RESET_IBUF_0,
      O => XLXI_46_CUR_STATE_FSM_FFd10_SRINVNOT
    );
  XLXI_46_CUR_STATE_FSM_FFd10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_46_CUR_STATE_FSM_FFd10_CLKINV_5004
    );
  N121_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y0",
      PATHPULSE => 499 ps
    )
    port map (
      I => N121,
      O => N121_0
    );
  N121_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y0",
      PATHPULSE => 499 ps
    )
    port map (
      I => N120,
      O => N120_0
    );
  N57_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y19",
      PATHPULSE => 499 ps
    )
    port map (
      I => N73,
      O => N73_0
    );
  XLXI_40_TC_cmp_eq000021_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_TC_cmp_eq000021_5069,
      O => XLXI_40_TC_cmp_eq000021_0
    );
  XLXI_40_TC_cmp_eq00009_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y24",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_TC_cmp_eq00009_5081,
      O => XLXI_40_TC_cmp_eq00009_0
    );
  B_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y0",
      PATHPULSE => 499 ps
    )
    port map (
      I => B(6),
      O => B_6_0
    );
  B_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y0",
      PATHPULSE => 499 ps
    )
    port map (
      I => B(2),
      O => B_2_0
    );
  N29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => N29,
      O => N29_0
    );
  N29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y7",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXN_168_0_pack_1,
      O => XLXN_168(0)
    );
  XLXI_40_TC_cmp_eq000026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_TC_cmp_eq000026_5141,
      O => XLXI_40_TC_cmp_eq000026_0
    );
  N62_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y20",
      PATHPULSE => 499 ps
    )
    port map (
      I => N62,
      O => N62_0
    );
  XLXI_40_CEO1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_40_N01_pack_1,
      O => XLXI_40_N01
    );
  N145_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y2",
      PATHPULSE => 499 ps
    )
    port map (
      I => N145,
      O => N145_0
    );
  N145_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y2",
      PATHPULSE => 499 ps
    )
    port map (
      I => N144,
      O => N144_0
    );
  XLXI_53_Mmux_ALUR_5_mux0000_5_f5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_53_Mmux_ALUR_5_mux0000_5_f5,
      O => XLXI_53_Mmux_ALUR_5_mux0000_5_f5_0
    );
  XLXI_53_Mmux_ALUR_5_mux0000_5_f5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y6",
      PATHPULSE => 499 ps
    )
    port map (
      I => N78,
      O => N78_0
    );
  XLXI_57_SEG_A_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_A_BYINV_5234,
      O => XLXI_57_SEG_A_DYMUX_5235
    );
  XLXI_57_SEG_A_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => XLXI_57_SEG_A_BYINV_5234
    );
  XLXI_57_SEG_A_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_mux0001_6_F5MUX_3829,
      O => XLXI_57_SEG_A_SRINV_5233
    );
  XLXI_57_SEG_A_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_SEG_A_CLKINV_5232
    );
  XLXI_57_SEG_B_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_B_BYINV_5246,
      O => XLXI_57_SEG_B_DYMUX_5247
    );
  XLXI_57_SEG_B_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => XLXI_57_SEG_B_BYINV_5246
    );
  XLXI_57_SEG_B_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_mux0001_5_F5MUX_3228,
      O => XLXI_57_SEG_B_SRINV_5245
    );
  XLXI_57_SEG_B_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_SEG_B_CLKINV_5244
    );
  XLXI_57_SEG_C_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_C_BYINV_5258,
      O => XLXI_57_SEG_C_DYMUX_5259
    );
  XLXI_57_SEG_C_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => XLXI_57_SEG_C_BYINV_5258
    );
  XLXI_57_SEG_C_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_mux0001_4_F5MUX_3542,
      O => XLXI_57_SEG_C_SRINV_5257
    );
  XLXI_57_SEG_C_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_SEG_C_CLKINV_5256
    );
  XLXI_57_SEG_D_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_D_BYINV_5270,
      O => XLXI_57_SEG_D_DYMUX_5271
    );
  XLXI_57_SEG_D_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => XLXI_57_SEG_D_BYINV_5270
    );
  XLXI_57_SEG_D_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_mux0001_3_F5MUX_3879,
      O => XLXI_57_SEG_D_SRINV_5269
    );
  XLXI_57_SEG_D_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_SEG_D_CLKINV_5268
    );
  XLXI_57_SEG_E_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_E_BYINV_5282,
      O => XLXI_57_SEG_E_DYMUX_5283
    );
  XLXI_57_SEG_E_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => XLXI_57_SEG_E_BYINV_5282
    );
  XLXI_57_SEG_E_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_mux0001(2),
      O => XLXI_57_SEG_E_SRINV_5281
    );
  XLXI_57_SEG_E_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_SEG_E_CLKINV_5280
    );
  RAMOUT_7_OBUF_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_7_OBUF_5338,
      O => RAMOUT_7_OBUF_0
    );
  RAMOUT_7_OBUF_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_7_OBUF_1563,
      O => RAMOUT_7_OBUF_DIF_MUX_5326
    );
  RAMOUT_7_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_0_OBUF_5322,
      O => RAMOUT_0_OBUF_0
    );
  RAMOUT_7_OBUF_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_0_OBUF_1553,
      O => RAMOUT_7_OBUF_DIG_MUX_5310
    );
  RAMOUT_7_OBUF_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMWR_OBUF_0,
      O => RAMOUT_7_OBUF_SRINV_5302
    );
  RAMOUT_7_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => RAMOUT_7_OBUF_CLKINV_5308
    );
  XLXI_57_SEG_F_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_F_BYINV_5347,
      O => XLXI_57_SEG_F_DYMUX_5348
    );
  XLXI_57_SEG_F_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => XLXI_57_SEG_F_BYINV_5347
    );
  XLXI_57_SEG_F_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_mux0001_1_F5MUX_3567,
      O => XLXI_57_SEG_F_SRINV_5346
    );
  XLXI_57_SEG_F_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_SEG_F_CLKINV_5345
    );
  RAMOUT_6_OBUF_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_6_OBUF_5403,
      O => RAMOUT_6_OBUF_0
    );
  RAMOUT_6_OBUF_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_6_OBUF_1562,
      O => RAMOUT_6_OBUF_DIF_MUX_5391
    );
  RAMOUT_6_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_1_OBUF_5387,
      O => RAMOUT_1_OBUF_0
    );
  RAMOUT_6_OBUF_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_1_OBUF_1555,
      O => RAMOUT_6_OBUF_DIG_MUX_5375
    );
  RAMOUT_6_OBUF_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMWR_OBUF_0,
      O => RAMOUT_6_OBUF_SRINV_5367
    );
  RAMOUT_6_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => RAMOUT_6_OBUF_CLKINV_5373
    );
  XLXI_57_SEG_G_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_G_BYINV_5412,
      O => XLXI_57_SEG_G_DYMUX_5413
    );
  XLXI_57_SEG_G_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => XLXI_57_SEG_G_BYINV_5412
    );
  XLXI_57_SEG_G_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_mux0001_0_F5MUX_3027,
      O => XLXI_57_SEG_G_SRINV_5411
    );
  XLXI_57_SEG_G_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_SEG_G_CLKINV_5410
    );
  RAMOUT_5_OBUF_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y14",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_5_OBUF_5468,
      O => RAMOUT_5_OBUF_0
    );
  RAMOUT_5_OBUF_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y14",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_5_OBUF_1561,
      O => RAMOUT_5_OBUF_DIF_MUX_5456
    );
  RAMOUT_5_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y14",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_2_OBUF_5452,
      O => RAMOUT_2_OBUF_0
    );
  RAMOUT_5_OBUF_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y14",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_2_OBUF_1556,
      O => RAMOUT_5_OBUF_DIG_MUX_5440
    );
  RAMOUT_5_OBUF_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y14",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMWR_OBUF_0,
      O => RAMOUT_5_OBUF_SRINV_5432
    );
  RAMOUT_5_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y14",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => RAMOUT_5_OBUF_CLKINV_5438
    );
  RAMOUT_4_OBUF_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_4_OBUF_5521,
      O => RAMOUT_4_OBUF_0
    );
  RAMOUT_4_OBUF_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_4_OBUF_1560,
      O => RAMOUT_4_OBUF_DIF_MUX_5509
    );
  RAMOUT_4_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_3_OBUF_5505,
      O => RAMOUT_3_OBUF_0
    );
  RAMOUT_4_OBUF_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_3_OBUF_1557,
      O => RAMOUT_4_OBUF_DIG_MUX_5493
    );
  RAMOUT_4_OBUF_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMWR_OBUF_0,
      O => RAMOUT_4_OBUF_SRINV_5485
    );
  RAMOUT_4_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y10",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => RAMOUT_4_OBUF_CLKINV_5491
    );
  N127_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y1",
      PATHPULSE => 499 ps
    )
    port map (
      I => N127,
      O => N127_0
    );
  N127_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y1",
      PATHPULSE => 499 ps
    )
    port map (
      I => B(7),
      O => B_7_0
    );
  XLXI_57_COMM_ONES_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_COMM_ONES_BYINV_5554,
      O => XLXI_57_COMM_ONES_DYMUX_5555
    );
  XLXI_57_COMM_ONES_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => XLXI_57_COMM_ONES_BYINV_5554
    );
  XLXI_57_COMM_ONES_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_COMMONS_CTRL_mux0001(0),
      O => XLXI_57_COMM_ONES_SRINV_5553
    );
  XLXI_57_COMM_ONES_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 499 ps
    )
    port map (
      I => CLK,
      O => XLXI_57_COMM_ONES_CLKINV_5552
    );
  N126_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y0",
      PATHPULSE => 499 ps
    )
    port map (
      I => N126,
      O => N126_0
    );
  XLXI_40_COUNT_8 : X_FF
    generic map(
      LOC => "SLICE_X1Y28",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_8_DXMUX_2094,
      CE => VCC,
      CLK => XLXI_40_COUNT_8_CLKINV_2057,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(8)
    );
  XLXI_40_COUNT_11 : X_FF
    generic map(
      LOC => "SLICE_X1Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_10_DYMUX_2126,
      CE => VCC,
      CLK => XLXI_40_COUNT_10_CLKINV_2105,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(11)
    );
  XLXI_40_COUNT_14 : X_FF
    generic map(
      LOC => "SLICE_X1Y31",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_14_DXMUX_2231,
      CE => VCC,
      CLK => XLXI_40_COUNT_14_CLKINV_2200,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(14)
    );
  XLXI_53_Mmux_ALUR_7_mux0000_4 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X11Y10"
    )
    port map (
      ADR0 => XLXI_54_DATA(0),
      ADR1 => VCC,
      ADR2 => B_0_0,
      ADR3 => XLXI_54_DATA(1),
      O => XLXI_53_Mmux_ALUR_7_mux0000_4_2501
    );
  XLXI_54_DATA_7 : X_SFF
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => '0'
    )
    port map (
      I => XLXI_54_DATA_7_DXMUX_2973,
      CE => XLXI_54_DATA_7_CEINV_2954,
      CLK => XLXI_54_DATA_7_CLKINV_2955,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_54_DATA_7_SRINV_2956,
      O => XLXI_54_DATA(7)
    );
  XLXI_52_OUTPUT_3_G : X_LUT4
    generic map(
      INIT => X"FF54",
      LOC => "SLICE_X14Y2"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR1 => XLXN_168(0),
      ADR2 => DATA_IN_3_IBUF_0,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      O => N202
    );
  XLXI_52_OUTPUT_3_F : X_LUT4
    generic map(
      INIT => X"FF10",
      LOC => "SLICE_X14Y2"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR1 => XLXN_168(0),
      ADR2 => DATA_IN_3_IBUF_0,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      O => N201
    );
  XLXI_54_DATA_1 : X_SFF
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => '0'
    )
    port map (
      I => XLXI_54_DATA_1_DXMUX_3199,
      CE => XLXI_54_DATA_1_CEINV_3180,
      CLK => XLXI_54_DATA_1_CLKINV_3181,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_54_DATA_1_SRINV_3182,
      O => XLXI_54_DATA(1)
    );
  XLXI_57_DIGIT_CTRL_mux0001_5_111 : X_LUT4
    generic map(
      INIT => X"1D17",
      LOC => "SLICE_X16Y30"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_1_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000(0),
      O => XLXI_57_DIGIT_CTRL_mux0001_5_11
    );
  XLXI_57_COMM_HUNDREDS : X_SFF
    generic map(
      LOC => "SLICE_X7Y31",
      INIT => '0'
    )
    port map (
      I => XLXI_57_COMM_HUNDREDS_DYMUX_4759,
      CE => VCC,
      CLK => XLXI_57_COMM_HUNDREDS_CLKINV_4756,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_57_COMM_HUNDREDS_SRINV_4757,
      O => XLXI_57_COMM_HUNDREDS_1577
    );
  XLXI_57_bcd_1_mux000311_SW0 : X_LUT4
    generic map(
      INIT => X"0055",
      LOC => "SLICE_X13Y18"
    )
    port map (
      ADR0 => XLXI_54_DATA(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_54_DATA(2),
      O => N104
    );
  XLXI_46_CUR_STATE_FSM_Out121 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X18Y16"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd8_1696,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd9_1695,
      O => RAMWR_OBUF_4725
    );
  XLXI_57_Madd_bcd_7_4_add0001_cy_1_11_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"A01F",
      LOC => "SLICE_X10Y17"
    )
    port map (
      ADR0 => XLXI_54_DATA(5),
      ADR1 => XLXI_54_DATA(4),
      ADR2 => XLXI_54_DATA(6),
      ADR3 => XLXI_54_DATA(7),
      O => N151
    );
  XLXI_53_Madd_ALUR_7_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"C693",
      LOC => "SLICE_X15Y9"
    )
    port map (
      ADR0 => RAMOUT_1_OBUF_0,
      ADR1 => XLXI_54_DATA(1),
      ADR2 => N139_0,
      ADR3 => N138_0,
      O => XLXI_53_Madd_ALUR_7_add0000_lut(1)
    );
  XLXI_53_Madd_ALUR_7_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X15Y9"
    )
    port map (
      ADR0 => B_0_0,
      ADR1 => XLXI_54_DATA(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_53_Madd_ALUR_7_add0000_lut(0)
    );
  XLXI_53_Madd_ALUR_7_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"A965",
      LOC => "SLICE_X15Y10"
    )
    port map (
      ADR0 => XLXI_54_DATA(3),
      ADR1 => RAMOUT_3_OBUF_0,
      ADR2 => N144_0,
      ADR3 => N145_0,
      O => XLXI_53_Madd_ALUR_7_add0000_lut(3)
    );
  XLXI_53_Madd_ALUR_7_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X15Y11"
    )
    port map (
      ADR0 => B_5_0,
      ADR1 => XLXI_54_DATA(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_53_Madd_ALUR_7_add0000_lut(5)
    );
  XLXI_53_Madd_ALUR_7_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"596A",
      LOC => "SLICE_X15Y11"
    )
    port map (
      ADR0 => XLXI_54_DATA(4),
      ADR1 => RAMOUT_4_OBUF_0,
      ADR2 => N127_0,
      ADR3 => N126_0,
      O => XLXI_53_Madd_ALUR_7_add0000_lut(4)
    );
  XLXI_53_Madd_ALUR_7_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X15Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_54_DATA(7),
      ADR2 => VCC,
      ADR3 => B_7_0,
      O => XLXI_53_Madd_ALUR_7_add0000_lut(7)
    );
  XLXI_53_Madd_ALUR_7_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X15Y12"
    )
    port map (
      ADR0 => XLXI_54_DATA(6),
      ADR1 => VCC,
      ADR2 => B_6_0,
      ADR3 => VCC,
      O => XLXI_53_Madd_ALUR_7_add0000_lut(6)
    );
  XLXI_40_COUNT_1 : X_FF
    generic map(
      LOC => "SLICE_X1Y24",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_0_DYMUX_1883,
      CE => VCC,
      CLK => XLXI_40_COUNT_0_CLKINV_1867,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(1)
    );
  XLXI_40_Mcount_COUNT_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X1Y24"
    )
    port map (
      ADR0 => XLXI_40_COUNT(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_40_Mcount_COUNT_lut(0)
    );
  XLXI_40_COUNT_2 : X_FF
    generic map(
      LOC => "SLICE_X1Y25",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_2_DXMUX_1950,
      CE => VCC,
      CLK => XLXI_40_COUNT_2_CLKINV_1913,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(2)
    );
  XLXI_40_COUNT_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y26",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_4_DYMUX_1982,
      CE => VCC,
      CLK => XLXI_40_COUNT_4_CLKINV_1961,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(5)
    );
  XLXI_40_COUNT_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y26",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_4_DXMUX_1998,
      CE => VCC,
      CLK => XLXI_40_COUNT_4_CLKINV_1961,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(4)
    );
  XLXI_40_COUNT_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y27",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_6_DYMUX_2030,
      CE => VCC,
      CLK => XLXI_40_COUNT_6_CLKINV_2009,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(7)
    );
  XLXI_40_COUNT_9 : X_FF
    generic map(
      LOC => "SLICE_X1Y28",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_8_DYMUX_2078,
      CE => VCC,
      CLK => XLXI_40_COUNT_8_CLKINV_2057,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(9)
    );
  XLXI_40_COUNT_10 : X_FF
    generic map(
      LOC => "SLICE_X1Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_10_DXMUX_2142,
      CE => VCC,
      CLK => XLXI_40_COUNT_10_CLKINV_2105,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(10)
    );
  XLXI_40_COUNT_12 : X_FF
    generic map(
      LOC => "SLICE_X1Y30",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_12_DXMUX_2190,
      CE => VCC,
      CLK => XLXI_40_COUNT_12_CLKINV_2153,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(12)
    );
  XLXI_40_COUNT_15 : X_FF
    generic map(
      LOC => "SLICE_X1Y31",
      INIT => '0'
    )
    port map (
      I => XLXI_40_COUNT_14_DYMUX_2213,
      CE => VCC,
      CLK => XLXI_40_COUNT_14_CLKINV_2200,
      SET => GND,
      RST => GND,
      O => XLXI_40_COUNT(15)
    );
  XLXI_40_COUNT_15_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X1Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_40_COUNT(15),
      O => XLXI_40_COUNT_15_rt_2208
    );
  XLXI_53_Madd_ALUR_7_add0001_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X15Y4"
    )
    port map (
      ADR0 => B_0_0,
      ADR1 => XLXI_54_DATA(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_53_Madd_ALUR_7_add0001_lut(0)
    );
  XLXI_53_Madd_ALUR_7_add0001_lut_3_Q : X_LUT4
    generic map(
      INIT => X"369C",
      LOC => "SLICE_X15Y5"
    )
    port map (
      ADR0 => RAMOUT_3_OBUF_0,
      ADR1 => XLXI_54_DATA(3),
      ADR2 => N144_0,
      ADR3 => N145_0,
      O => XLXI_53_Madd_ALUR_7_add0001_lut(3)
    );
  XLXI_53_Madd_ALUR_7_add0001_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X15Y6"
    )
    port map (
      ADR0 => B_5_0,
      ADR1 => XLXI_54_DATA(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_53_Madd_ALUR_7_add0001_lut(5)
    );
  XLXI_53_Madd_ALUR_7_add0001_lut_4_Q : X_LUT4
    generic map(
      INIT => X"A695",
      LOC => "SLICE_X15Y6"
    )
    port map (
      ADR0 => XLXI_54_DATA(4),
      ADR1 => RAMOUT_4_OBUF_0,
      ADR2 => N127_0,
      ADR3 => N126_0,
      O => XLXI_53_Madd_ALUR_7_add0001_lut(4)
    );
  XLXI_53_Madd_ALUR_7_add0001_lut_7_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X15Y7"
    )
    port map (
      ADR0 => XLXI_54_DATA(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => B_7_0,
      O => XLXI_53_Madd_ALUR_7_add0001_lut(7)
    );
  XLXI_53_Madd_ALUR_7_add0001_lut_6_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X15Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_54_DATA(6),
      ADR2 => VCC,
      ADR3 => B_6_0,
      O => XLXI_53_Madd_ALUR_7_add0001_lut(6)
    );
  XLXI_53_Mmux_ALUR_6_mux0000_3_f51 : X_LUT4
    generic map(
      INIT => X"303F",
      LOC => "SLICE_X19Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_54_DATA(1),
      ADR2 => B_0_0,
      ADR3 => XLXI_54_DATA(2),
      O => XLXI_53_Mmux_ALUR_6_mux0000_3_f51_2435
    );
  XLXI_53_Mmux_ALUR_6_mux0000_3_f52 : X_LUT4
    generic map(
      INIT => X"AFAF",
      LOC => "SLICE_X19Y10"
    )
    port map (
      ADR0 => B_0_0,
      ADR1 => VCC,
      ADR2 => XLXI_54_DATA(0),
      ADR3 => VCC,
      O => XLXI_53_Mmux_ALUR_6_mux0000_3_f52_2446
    );
  XLXI_53_Mmux_ALUR_6_mux0000_6 : X_LUT4
    generic map(
      INIT => X"303F",
      LOC => "SLICE_X19Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_54_DATA(5),
      ADR2 => B_0_0,
      ADR3 => XLXI_54_DATA(6),
      O => XLXI_53_Mmux_ALUR_6_mux0000_6_2462
    );
  XLXI_53_Mmux_ALUR_6_mux0000_4_f51 : X_LUT4
    generic map(
      INIT => X"330F",
      LOC => "SLICE_X19Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_54_DATA(3),
      ADR2 => XLXI_54_DATA(4),
      ADR3 => B_0_0,
      O => XLXI_53_Mmux_ALUR_6_mux0000_4_f51_2470
    );
  XLXI_53_Mmux_ALUR_7_mux0000_6 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X11Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_54_DATA(6),
      ADR2 => B_0_0,
      ADR3 => XLXI_54_DATA(7),
      O => XLXI_53_Mmux_ALUR_7_mux0000_6_2517
    );
  XLXI_53_Mmux_ALUR_7_mux0000_51 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X11Y11"
    )
    port map (
      ADR0 => XLXI_54_DATA(4),
      ADR1 => XLXI_54_DATA(5),
      ADR2 => B_0_0,
      ADR3 => VCC,
      O => XLXI_53_Mmux_ALUR_7_mux0000_51_2525
    );
  XLXI_57_bcd_2_mux0002_F : X_LUT4
    generic map(
      INIT => X"1082",
      LOC => "SLICE_X10Y16"
    )
    port map (
      ADR0 => XLXI_54_DATA(5),
      ADR1 => XLXI_54_DATA(4),
      ADR2 => XLXI_54_DATA(6),
      ADR3 => XLXI_54_DATA(7),
      O => N223
    );
  XLXI_57_bcd_2_mux0002_G : X_LUT4
    generic map(
      INIT => X"2410",
      LOC => "SLICE_X10Y16"
    )
    port map (
      ADR0 => XLXI_54_DATA(5),
      ADR1 => XLXI_54_DATA(4),
      ADR2 => XLXI_54_DATA(6),
      ADR3 => XLXI_54_DATA(7),
      O => N224
    );
  XLXI_57_DIGIT_CTRL_mux0001_0_111 : X_LUT4
    generic map(
      INIT => X"133C",
      LOC => "SLICE_X19Y28"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000(0),
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_1_0,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      O => XLXI_57_DIGIT_CTRL_mux0001_0_11
    );
  XLXI_57_DIGIT_CTRL_0_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X19Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_57_DIGIT_CTRL(0),
      ADR3 => VCC,
      O => XLXI_57_DIGIT_CTRL_0_rt_3025
    );
  XLXI_52_OUTPUT_1_F : X_LUT4
    generic map(
      INIT => X"CCDC",
      LOC => "SLICE_X18Y4"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      ADR2 => DATA_IN_1_IBUF_0,
      ADR3 => XLXN_168(0),
      O => N203
    );
  XLXI_52_OUTPUT_1_G : X_LUT4
    generic map(
      INIT => X"DDDC",
      LOC => "SLICE_X18Y4"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      ADR2 => DATA_IN_1_IBUF_0,
      ADR3 => XLXN_168(0),
      O => N204
    );
  XLXI_54_DATA_4 : X_SFF
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => '0'
    )
    port map (
      I => XLXI_54_DATA_4_DXMUX_3111,
      CE => XLXI_54_DATA_4_CEINV_3093,
      CLK => XLXI_54_DATA_4_CLKINV_3094,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_54_DATA_4_SRINV_3095,
      O => XLXI_54_DATA(4)
    );
  XLXI_57_bcd_4_cmp_gt00001_F : X_LUT4
    generic map(
      INIT => X"7B21",
      LOC => "SLICE_X8Y16"
    )
    port map (
      ADR0 => XLXI_57_N14,
      ADR1 => N150_0,
      ADR2 => XLXI_57_Madd_bcd_3_0_add0003_lut(3),
      ADR3 => N80_0,
      O => N219
    );
  XLXI_57_bcd_4_cmp_gt00001_G : X_LUT4
    generic map(
      INIT => X"28EB",
      LOC => "SLICE_X8Y16"
    )
    port map (
      ADR0 => N81_0,
      ADR1 => XLXI_57_N14,
      ADR2 => XLXI_57_Madd_bcd_3_0_add0003_lut(3),
      ADR3 => N151_0,
      O => N220
    );
  XLXI_57_DIGIT_VAL_mux0000_2_111_SW0_F : X_LUT4
    generic map(
      INIT => X"96CC",
      LOC => "SLICE_X8Y17"
    )
    port map (
      ADR0 => XLXI_57_N14,
      ADR1 => N73_0,
      ADR2 => XLXI_57_Madd_bcd_3_0_add0003_lut(3),
      ADR3 => N80_0,
      O => N217
    );
  XLXI_57_DIGIT_VAL_mux0000_2_111_SW0_G : X_LUT4
    generic map(
      INIT => X"D728",
      LOC => "SLICE_X8Y17"
    )
    port map (
      ADR0 => N81_0,
      ADR1 => XLXI_57_N14,
      ADR2 => XLXI_57_Madd_bcd_3_0_add0003_lut(3),
      ADR3 => N74_0,
      O => N218
    );
  XLXI_53_Mmux_ALUR_1_2_f5_F : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X14Y11"
    )
    port map (
      ADR0 => XLXI_53_ALUR_7_add0000(1),
      ADR1 => B(1),
      ADR2 => VCC,
      ADR3 => OP_0_0,
      O => N177
    );
  XLXI_53_ALUR_4_mux0001_F : X_LUT4
    generic map(
      INIT => X"1B00",
      LOC => "SLICE_X17Y5"
    )
    port map (
      ADR0 => B(1),
      ADR1 => XLXI_53_Mmux_ALUR_4_mux0000_7,
      ADR2 => XLXI_53_Mmux_ALUR_2_mux0000_7,
      ADR3 => XLXI_53_ALUR_0_and0000_0,
      O => N205
    );
  XLXI_53_ALUR_4_mux0001_G : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X17Y5"
    )
    port map (
      ADR0 => B_0_0,
      ADR1 => B(1),
      ADR2 => XLXI_54_DATA(0),
      ADR3 => XLXI_53_ALUR_0_and0000_0,
      O => N206
    );
  XLXI_53_Mmux_ALUR_6_mux0000_51_F : X_LUT4
    generic map(
      INIT => X"0F1B",
      LOC => "SLICE_X16Y1"
    )
    port map (
      ADR0 => N29_0,
      ADR1 => XLXI_54_DATA(4),
      ADR2 => XLXI_54_DATA(3),
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      O => N195
    );
  XLXI_53_Mmux_ALUR_6_mux0000_51_G : X_LUT4
    generic map(
      INIT => X"0F1B",
      LOC => "SLICE_X16Y1"
    )
    port map (
      ADR0 => N30,
      ADR1 => XLXI_54_DATA(4),
      ADR2 => XLXI_54_DATA(3),
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      O => N196
    );
  XLXI_57_DIGIT_VAL_mux0000_2_110_SW2_SW0_F : X_LUT4
    generic map(
      INIT => X"6A6E",
      LOC => "SLICE_X11Y21"
    )
    port map (
      ADR0 => XLXI_54_DATA(2),
      ADR1 => N92_0,
      ADR2 => N101_0,
      ADR3 => N95_0,
      O => N183
    );
  XLXI_57_DIGIT_VAL_mux0000_2_110_SW2_SW0_G : X_LUT4
    generic map(
      INIT => X"6A7A",
      LOC => "SLICE_X11Y21"
    )
    port map (
      ADR0 => XLXI_54_DATA(2),
      ADR1 => N102_0,
      ADR2 => N93_0,
      ADR3 => N96,
      O => N184
    );
  XLXI_53_Mmux_ALUR_6_2_f5_F : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X14Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => B_6_0,
      ADR2 => XLXI_53_ALUR_7_add0000(6),
      ADR3 => OP_0_0,
      O => N155
    );
  XLXI_53_Mmux_ALUR_6_2_f5_G : X_LUT4
    generic map(
      INIT => X"0ACC",
      LOC => "SLICE_X14Y12"
    )
    port map (
      ADR0 => XLXI_53_ALUR_0_and0000_0,
      ADR1 => XLXI_53_ALUR_7_add0001(6),
      ADR2 => XLXI_53_ALUR_6_mux00001,
      ADR3 => OP_0_0,
      O => N156
    );
  XLXI_54_DATA_6 : X_SFF
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => '0'
    )
    port map (
      I => XLXI_54_DATA_6_DXMUX_3337,
      CE => XLXI_54_DATA_6_CEINV_3318,
      CLK => XLXI_54_DATA_6_CLKINV_3319,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_54_DATA_6_SRINV_3320,
      O => XLXI_54_DATA(6)
    );
  XLXI_57_bcd_0_mux00031_F : X_LUT4
    generic map(
      INIT => X"9591",
      LOC => "SLICE_X11Y20"
    )
    port map (
      ADR0 => XLXI_54_DATA(2),
      ADR1 => N92_0,
      ADR2 => N101_0,
      ADR3 => N95_0,
      O => N163
    );
  XLXI_57_bcd_0_mux00031_G : X_LUT4
    generic map(
      INIT => X"9585",
      LOC => "SLICE_X11Y20"
    )
    port map (
      ADR0 => XLXI_54_DATA(2),
      ADR1 => N102_0,
      ADR2 => N93_0,
      ADR3 => N96,
      O => N164
    );
  XLXI_57_bcd_1_mux000311_F : X_LUT4
    generic map(
      INIT => X"293C",
      LOC => "SLICE_X14Y21"
    )
    port map (
      ADR0 => XLXI_54_DATA(4),
      ADR1 => XLXI_54_DATA(7),
      ADR2 => XLXI_54_DATA(3),
      ADR3 => XLXI_54_DATA(6),
      O => N221
    );
  XLXI_57_bcd_1_mux000311_G : X_LUT4
    generic map(
      INIT => X"94C2",
      LOC => "SLICE_X14Y21"
    )
    port map (
      ADR0 => XLXI_54_DATA(4),
      ADR1 => XLXI_54_DATA(7),
      ADR2 => XLXI_54_DATA(3),
      ADR3 => XLXI_54_DATA(6),
      O => N222
    );
  XLXI_53_Mmux_ALUR_3_2_f5_F : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X14Y10"
    )
    port map (
      ADR0 => B(3),
      ADR1 => XLXI_53_ALUR_7_add0000(3),
      ADR2 => VCC,
      ADR3 => OP_0_0,
      O => N181
    );
  XLXI_53_Mmux_ALUR_3_2_f5_G : X_LUT4
    generic map(
      INIT => X"44F0",
      LOC => "SLICE_X14Y10"
    )
    port map (
      ADR0 => N90_0,
      ADR1 => XLXI_53_ALUR_0_and0000_0,
      ADR2 => XLXI_53_ALUR_7_add0001(3),
      ADR3 => OP_0_0,
      O => N182
    );
  XLXI_54_DATA_3 : X_SFF
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => '0'
    )
    port map (
      I => XLXI_54_DATA_3_DXMUX_3425,
      CE => XLXI_54_DATA_3_CEINV_3406,
      CLK => XLXI_54_DATA_3_CLKINV_3407,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_54_DATA_3_SRINV_3408,
      O => XLXI_54_DATA(3)
    );
  XLXI_57_bcd_1_mux00032_F : X_LUT4
    generic map(
      INIT => X"AA85",
      LOC => "SLICE_X10Y20"
    )
    port map (
      ADR0 => N95_0,
      ADR1 => N101_0,
      ADR2 => N92_0,
      ADR3 => XLXI_54_DATA(2),
      O => N187
    );
  XLXI_57_bcd_1_mux00032_G : X_LUT4
    generic map(
      INIT => X"AA91",
      LOC => "SLICE_X10Y20"
    )
    port map (
      ADR0 => N96,
      ADR1 => N93_0,
      ADR2 => N102_0,
      ADR3 => XLXI_54_DATA(2),
      O => N188
    );
  XLXI_57_bcd_2_mux00031_F : X_LUT4
    generic map(
      INIT => X"0C19",
      LOC => "SLICE_X10Y21"
    )
    port map (
      ADR0 => N95_0,
      ADR1 => N101_0,
      ADR2 => N92_0,
      ADR3 => XLXI_54_DATA(2),
      O => N185
    );
  XLXI_57_bcd_2_mux00031_G : X_LUT4
    generic map(
      INIT => X"3025",
      LOC => "SLICE_X10Y21"
    )
    port map (
      ADR0 => N96,
      ADR1 => N93_0,
      ADR2 => N102_0,
      ADR3 => XLXI_54_DATA(2),
      O => N186
    );
  XLXI_53_Mmux_ALUR_0_2_f5_F : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X16Y9"
    )
    port map (
      ADR0 => OP_0_0,
      ADR1 => XLXI_53_ALUR_7_add0000(0),
      ADR2 => VCC,
      ADR3 => B_0_0,
      O => N197
    );
  XLXI_53_Mmux_ALUR_0_2_f5_G : X_LUT4
    generic map(
      INIT => X"50D8",
      LOC => "SLICE_X16Y9"
    )
    port map (
      ADR0 => OP_0_0,
      ADR1 => XLXI_53_ALUR_0_and0000_0,
      ADR2 => XLXI_53_ALUR_7_add0001(0),
      ADR3 => N78_0,
      O => N198
    );
  XLXI_54_DATA_0 : X_SFF
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => '0'
    )
    port map (
      I => XLXI_54_DATA_0_DXMUX_3513,
      CE => XLXI_54_DATA_0_CEINV_3494,
      CLK => XLXI_54_DATA_0_CLKINV_3495,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_54_DATA_0_SRINV_3496,
      O => XLXI_54_DATA(0)
    );
  XLXI_57_DIGIT_CTRL_mux0001_4_111 : X_LUT4
    generic map(
      INIT => X"332F",
      LOC => "SLICE_X17Y31"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000(0),
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_1_0,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      O => XLXI_57_DIGIT_CTRL_mux0001_4_11
    );
  XLXI_57_DIGIT_CTRL_4_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X17Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_57_DIGIT_CTRL(4),
      O => XLXI_57_DIGIT_CTRL_4_rt_3540
    );
  XLXI_57_DIGIT_CTRL_mux0001_1_111 : X_LUT4
    generic map(
      INIT => X"130D",
      LOC => "SLICE_X17Y28"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000(0),
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_1_0,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      O => XLXI_57_DIGIT_CTRL_mux0001_1_11
    );
  XLXI_57_DIGIT_CTRL_1_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X17Y28"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_CTRL(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_57_DIGIT_CTRL_1_rt_3565
    );
  XLXI_57_bcd_3_mux000211_F : X_LUT4
    generic map(
      INIT => X"EE37",
      LOC => "SLICE_X9Y15"
    )
    port map (
      ADR0 => XLXI_54_DATA(4),
      ADR1 => XLXI_54_DATA(5),
      ADR2 => XLXI_54_DATA(3),
      ADR3 => XLXI_54_DATA(7),
      O => N225
    );
  XLXI_57_bcd_3_mux000211_G : X_LUT4
    generic map(
      INIT => X"CD7F",
      LOC => "SLICE_X9Y15"
    )
    port map (
      ADR0 => XLXI_54_DATA(4),
      ADR1 => XLXI_54_DATA(5),
      ADR2 => XLXI_54_DATA(3),
      ADR3 => XLXI_54_DATA(7),
      O => N226
    );
  XLXI_53_OVERFLOW_F : X_LUT4
    generic map(
      INIT => X"FCA8",
      LOC => "SLICE_X14Y8"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd5_1610,
      ADR1 => XLXI_53_ALUR_7_add0001(9),
      ADR2 => XLXI_53_ALUR_7_add0001(8),
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd2_1608,
      O => N213
    );
  XLXI_53_OVERFLOW_G : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X14Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_53_Madd_ALUR_7_add0000_cy(7),
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd5_1610,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd2_1608,
      O => N214
    );
  XLXI_69 : X_FF
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => '0'
    )
    port map (
      I => OVERFLOW_OBUF_DXMUX_3623,
      CE => VCC,
      CLK => OVERFLOW_OBUF_CLKINV_3605,
      SET => GND,
      RST => OVERFLOW_OBUF_FFX_RSTAND_3628,
      O => OVERFLOW_OBUF_1569
    );
  OVERFLOW_OBUF_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 499 ps
    )
    port map (
      I => CCLK_0,
      O => OVERFLOW_OBUF_FFX_RSTAND_3628
    );
  XLXI_57_bcd_3_mux000311_F : X_LUT4
    generic map(
      INIT => X"0EEF",
      LOC => "SLICE_X8Y18"
    )
    port map (
      ADR0 => XLXI_57_Madd_bcd_3_0_add0002_lut(3),
      ADR1 => XLXI_57_Madd_bcd_3_0_add0002_lut_2_0,
      ADR2 => XLXI_54_DATA(2),
      ADR3 => XLXI_54_DATA(3),
      O => N215
    );
  XLXI_57_bcd_3_mux000311_G : X_LUT4
    generic map(
      INIT => X"F5F5",
      LOC => "SLICE_X8Y18"
    )
    port map (
      ADR0 => XLXI_57_Madd_bcd_3_0_add0002_lut(3),
      ADR1 => VCC,
      ADR2 => XLXI_54_DATA(3),
      ADR3 => VCC,
      O => N216
    );
  XLXI_53_Mmux_ALUR_5_2_f5_F : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X14Y6"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd5_1610,
      ADR1 => XLXI_53_ALUR_7_add0001(5),
      ADR2 => B_5_0,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd2_1608,
      O => N209
    );
  XLXI_53_Mmux_ALUR_5_2_f5_G : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X14Y6"
    )
    port map (
      ADR0 => XLXI_53_ALUR_7_add0000(5),
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd5_1610,
      ADR2 => XLXI_53_ALUR_5_mux0001_0,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd2_1608,
      O => N210
    );
  XLXI_54_DATA_5 : X_SFF
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => '0'
    )
    port map (
      I => XLXI_54_DATA_5_DXMUX_3687,
      CE => XLXI_54_DATA_5_CEINV_3669,
      CLK => XLXI_54_DATA_5_CLKINV_3670,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_54_DATA_5_SRINV_3671,
      O => XLXI_54_DATA(5)
    );
  XLXI_53_Mmux_ALUR_5_mux0000_6_F : X_LUT4
    generic map(
      INIT => X"0F1B",
      LOC => "SLICE_X18Y3"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR1 => XLXI_54_DATA(3),
      ADR2 => XLXI_54_DATA(2),
      ADR3 => N29_0,
      O => N189
    );
  XLXI_53_Mmux_ALUR_5_mux0000_6_G : X_LUT4
    generic map(
      INIT => X"0F1B",
      LOC => "SLICE_X18Y3"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR1 => XLXI_54_DATA(3),
      ADR2 => XLXI_54_DATA(2),
      ADR3 => N30,
      O => N190
    );
  XLXI_53_ALUR_0_and0000_SW0_F : X_LUT4
    generic map(
      INIT => X"0054",
      LOC => "SLICE_X14Y1"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR1 => DATA_IN_6_IBUF_0,
      ADR2 => DATA_IN_7_IBUF_0,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      O => N211
    );
  XLXI_53_ALUR_0_and0000_SW0_G : X_LUT4
    generic map(
      INIT => X"0054",
      LOC => "SLICE_X14Y1"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR1 => RAMOUT_7_OBUF_0,
      ADR2 => RAMOUT_6_OBUF_0,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      O => N212
    );
  XLXI_53_Mmux_ALUR_5_mux0000_7_F : X_LUT4
    generic map(
      INIT => X"3327",
      LOC => "SLICE_X18Y5"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR1 => XLXI_54_DATA(4),
      ADR2 => XLXI_54_DATA(5),
      ADR3 => N29_0,
      O => N191
    );
  XLXI_53_Mmux_ALUR_5_mux0000_7_G : X_LUT4
    generic map(
      INIT => X"3327",
      LOC => "SLICE_X18Y5"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR1 => XLXI_54_DATA(4),
      ADR2 => XLXI_54_DATA(5),
      ADR3 => N30,
      O => N192
    );
  XLXI_53_Mmux_ALUR_2_2_f5_F : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X14Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_53_ALUR_7_add0000(2),
      ADR2 => B_2_0,
      ADR3 => OP_0_0,
      O => N179
    );
  XLXI_53_Mmux_ALUR_2_2_f5_G : X_LUT4
    generic map(
      INIT => X"0ACC",
      LOC => "SLICE_X14Y9"
    )
    port map (
      ADR0 => XLXI_53_ALUR_0_and0000_0,
      ADR1 => XLXI_53_ALUR_7_add0001(2),
      ADR2 => N88_0,
      ADR3 => OP_0_0,
      O => N180
    );
  XLXI_54_DATA_2 : X_SFF
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => '0'
    )
    port map (
      I => XLXI_54_DATA_2_DXMUX_3800,
      CE => XLXI_54_DATA_2_CEINV_3781,
      CLK => XLXI_54_DATA_2_CLKINV_3782,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_54_DATA_2_SRINV_3783,
      O => XLXI_54_DATA(2)
    );
  XLXI_57_DIGIT_CTRL_mux0001_6_111 : X_LUT4
    generic map(
      INIT => X"1E1D",
      LOC => "SLICE_X18Y29"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_1_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000(0),
      O => XLXI_57_DIGIT_CTRL_mux0001_6_11
    );
  XLXI_57_DIGIT_CTRL_6_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X18Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_57_DIGIT_CTRL(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_57_DIGIT_CTRL_6_rt_3827
    );
  XLXI_53_Mmux_ALUR_6_mux0000_5_F : X_LUT4
    generic map(
      INIT => X"01FB",
      LOC => "SLICE_X19Y4"
    )
    port map (
      ADR0 => N29_0,
      ADR1 => XLXI_54_DATA(2),
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR3 => XLXI_54_DATA(1),
      O => N193
    );
  XLXI_53_Mmux_ALUR_6_mux0000_5_G : X_LUT4
    generic map(
      INIT => X"3237",
      LOC => "SLICE_X19Y4"
    )
    port map (
      ADR0 => N30,
      ADR1 => XLXI_54_DATA(1),
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR3 => XLXI_54_DATA(2),
      O => N194
    );
  XLXI_57_DIGIT_CTRL_mux0001_3_111 : X_LUT4
    generic map(
      INIT => X"1267",
      LOC => "SLICE_X19Y27"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000_1_0,
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000(0),
      ADR3 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      O => XLXI_57_DIGIT_CTRL_mux0001_3_11
    );
  XLXI_57_DIGIT_CTRL_3_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X19Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_57_DIGIT_CTRL(3),
      ADR3 => VCC,
      O => XLXI_57_DIGIT_CTRL_3_rt_3877
    );
  XLXI_57_Madd_bcd_3_0_add0004_cy_1_11 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X4Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_54_DATA(1),
      ADR2 => XLXI_57_bcd_0_mux0003,
      ADR3 => VCC,
      O => XLXI_57_Madd_bcd_3_0_add0004_cy_1_11_O_pack_1
    );
  XLXI_57_DIGIT_VAL_mux0000_0_64 : X_LUT4
    generic map(
      INIT => X"60C0",
      LOC => "SLICE_X4Y18"
    )
    port map (
      ADR0 => XLXI_57_Madd_bcd_3_0_add0004_lut(2),
      ADR1 => XLXI_57_Madd_bcd_3_0_add0004_lut(3),
      ADR2 => XLXI_57_CUR_DIGIT_FSM_FFd2_1659,
      ADR3 => XLXI_57_Madd_bcd_3_0_add0004_cy_1_11_O,
      O => XLXI_57_DIGIT_VAL_mux0000_0_64_3902
    );
  XLXI_52_OUTPUT_0_SW1 : X_LUT4
    generic map(
      INIT => X"3330",
      LOC => "SLICE_X18Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      ADR2 => DATA_IN_0_IBUF_0,
      ADR3 => XLXN_168(0),
      O => N30_pack_1
    );
  XLXI_52_OUTPUT_0_Q : X_LUT4
    generic map(
      INIT => X"FEDC",
      LOC => "SLICE_X18Y2"
    )
    port map (
      ADR0 => RAMOUT_0_OBUF_0,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR2 => N29_0,
      ADR3 => N30,
      O => B(0)
    );
  XLXI_52_OUTPUT_4_1 : X_LUT4
    generic map(
      INIT => X"5410",
      LOC => "SLICE_X12Y0"
    )
    port map (
      ADR0 => XLXN_168(1),
      ADR1 => XLXN_168(0),
      ADR2 => DATA_IN_4_IBUF_0,
      ADR3 => RAMOUT_4_OBUF_0,
      O => B_4_pack_1
    );
  XLXI_53_ALUR_0_and0000 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X12Y0"
    )
    port map (
      ADR0 => B(3),
      ADR1 => N12,
      ADR2 => B_5_0,
      ADR3 => B(4),
      O => XLXI_53_ALUR_0_and0000_3950
    );
  XLXI_57_bcd_2_mux00011 : X_LUT4
    generic map(
      INIT => X"2018",
      LOC => "SLICE_X9Y16"
    )
    port map (
      ADR0 => XLXI_54_DATA(7),
      ADR1 => XLXI_54_DATA(4),
      ADR2 => XLXI_54_DATA(6),
      ADR3 => XLXI_54_DATA(5),
      O => XLXI_57_Madd_bcd_3_0_add0002_lut_3_pack_1
    );
  XLXI_57_DIGIT_VAL_mux0000_1_84 : X_LUT4
    generic map(
      INIT => X"CC84",
      LOC => "SLICE_X9Y16"
    )
    port map (
      ADR0 => XLXI_57_N15,
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_1_78_0,
      ADR2 => XLXI_57_Madd_bcd_3_0_add0002_lut(3),
      ADR3 => XLXI_57_bcd_3_mux0001_0,
      O => XLXI_57_DIGIT_VAL_mux0000_1_84_3974
    );
  XLXI_57_DIGIT_VAL_or00001 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X13Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_57_CUR_DIGIT_FSM_FFd2_1659,
      ADR3 => XLXI_57_CUR_DIGIT_FSM_FFd1_1668,
      O => XLXI_57_DIGIT_VAL_or0000_pack_1
    );
  XLXI_57_DIGIT_VAL_mux0000_1_87_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFA9",
      LOC => "SLICE_X13Y19"
    )
    port map (
      ADR0 => XLXI_54_DATA(1),
      ADR1 => N98_0,
      ADR2 => XLXI_57_Madd_bcd_3_0_add0003_lut(3),
      ADR3 => XLXI_57_DIGIT_VAL_or0000,
      O => N111
    );
  XLXI_57_bcd_1_mux000311_SW2 : X_LUT4
    generic map(
      INIT => X"A651",
      LOC => "SLICE_X10Y19"
    )
    port map (
      ADR0 => XLXI_54_DATA(3),
      ADR1 => XLXI_54_DATA(6),
      ADR2 => XLXI_54_DATA(4),
      ADR3 => XLXI_54_DATA(5),
      O => N96_pack_1
    );
  XLXI_57_bcd_0_cmp_gt00001_SW0 : X_LUT4
    generic map(
      INIT => X"00E2",
      LOC => "SLICE_X10Y19"
    )
    port map (
      ADR0 => N95_0,
      ADR1 => XLXI_54_DATA(7),
      ADR2 => N96,
      ADR3 => N104_0,
      O => N98
    );
  XLXI_57_DIGIT_CTRL_mux0001_2_27_SW2 : X_LUT4
    generic map(
      INIT => X"F2D0",
      LOC => "SLICE_X17Y25"
    )
    port map (
      ADR0 => N106_0,
      ADR1 => N71,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      O => XLXI_57_DIGIT_CTRL_mux0001_2_27_SW2_O_pack_1
    );
  XLXI_57_DIGIT_CTRL_mux0001_2_27 : X_LUT4
    generic map(
      INIT => X"A0A3",
      LOC => "SLICE_X17Y25"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_CTRL(2),
      ADR1 => XLXI_57_DIGIT_VAL_mux0000(0),
      ADR2 => CCLK_0,
      ADR3 => XLXI_57_DIGIT_CTRL_mux0001_2_27_SW2_O,
      O => XLXI_57_DIGIT_CTRL_mux0001(2)
    );
  XLXI_57_DIGIT_VAL_mux0000_3_69_SW0 : X_LUT4
    generic map(
      INIT => X"E2B8",
      LOC => "SLICE_X17Y20"
    )
    port map (
      ADR0 => N53_0,
      ADR1 => XLXI_57_Madd_bcd_3_0_add0003_lut(3),
      ADR2 => N52_0,
      ADR3 => XLXI_57_N14,
      O => XLXI_57_DIGIT_VAL_mux0000_3_69_SW0_O_pack_1
    );
  XLXI_57_DIGIT_VAL_mux0000_3_69 : X_LUT4
    generic map(
      INIT => X"0F11",
      LOC => "SLICE_X17Y20"
    )
    port map (
      ADR0 => XLXI_57_CUR_DIGIT_FSM_FFd1_1668,
      ADR1 => N62_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_3_69_SW0_O,
      ADR3 => XLXI_57_CUR_DIGIT_FSM_FFd2_1659,
      O => XLXI_57_DIGIT_VAL_mux0000(3)
    );
  XLXI_53_ALUR_1_mux0001_SW0_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X13Y11"
    )
    port map (
      ADR0 => B(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => B_2_0,
      O => XLXI_53_ALUR_1_mux0001_SW0_SW0_SW0_O_pack_1
    );
  XLXI_53_ALUR_1_mux0001_SW0 : X_LUT4
    generic map(
      INIT => X"FF53",
      LOC => "SLICE_X13Y11"
    )
    port map (
      ADR0 => XLXI_54_DATA(0),
      ADR1 => XLXI_54_DATA(1),
      ADR2 => B_0_0,
      ADR3 => XLXI_53_ALUR_1_mux0001_SW0_SW0_SW0_O,
      O => N86
    );
  XLXI_57_DIGIT_VAL_mux0000_0_65 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X16Y25"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000_0_25_0,
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_0_64_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_0_11,
      ADR3 => XLXI_57_CUR_DIGIT_FSM_FFd1_1668,
      O => XLXI_57_DIGIT_VAL_mux0000_0_pack_1
    );
  XLXI_57_Mrom_DIGIT_CTRL_mux000221 : X_LUT4
    generic map(
      INIT => X"0305",
      LOC => "SLICE_X16Y25"
    )
    port map (
      ADR0 => XLXI_57_DIGIT_VAL_mux0000_2_0,
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_3_0,
      ADR2 => XLXI_57_DIGIT_VAL_mux0000(0),
      ADR3 => XLXI_57_DIGIT_VAL_mux0000_1_0,
      O => XLXI_57_Mrom_DIGIT_CTRL_mux00022
    );
  XLXI_57_DIGIT_CTRL_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => '0'
    )
    port map (
      I => XLXI_57_DIGIT_CTRL_2_DXMUX_4125,
      CE => XLXI_57_DIGIT_CTRL_2_CEINV_4109,
      CLK => XLXI_57_DIGIT_CTRL_2_CLKINV_4110,
      SET => GND,
      RST => GND,
      O => XLXI_57_DIGIT_CTRL(2)
    );
  XLXI_53_Mmux_ALUR_6_mux0000_4 : X_LUT4
    generic map(
      INIT => X"AFAF",
      LOC => "SLICE_X19Y8"
    )
    port map (
      ADR0 => B_0_0,
      ADR1 => VCC,
      ADR2 => XLXI_54_DATA(0),
      ADR3 => VCC,
      O => XLXI_53_Mmux_ALUR_6_mux0000_4_O_pack_1
    );
  XLXI_53_ALUR_2_mux00011_SW0 : X_LUT4
    generic map(
      INIT => X"FAEE",
      LOC => "SLICE_X19Y8"
    )
    port map (
      ADR0 => B_2_0,
      ADR1 => XLXI_53_Mmux_ALUR_2_mux0000_7,
      ADR2 => XLXI_53_Mmux_ALUR_6_mux0000_4_O,
      ADR3 => B(1),
      O => N88
    );
  XLXI_53_Mmux_ALUR_3_mux0000_6 : X_LUT4
    generic map(
      INIT => X"3355",
      LOC => "SLICE_X18Y8"
    )
    port map (
      ADR0 => XLXI_54_DATA(1),
      ADR1 => XLXI_54_DATA(0),
      ADR2 => VCC,
      ADR3 => B_0_0,
      O => XLXI_53_Mmux_ALUR_3_mux0000_6_O_pack_1
    );
  XLXI_53_ALUR_3_mux00011_SW0 : X_LUT4
    generic map(
      INIT => X"FEF2",
      LOC => "SLICE_X18Y8"
    )
    port map (
      ADR0 => XLXI_53_Mmux_ALUR_3_mux0000_7,
      ADR1 => B(1),
      ADR2 => B_2_0,
      ADR3 => XLXI_53_Mmux_ALUR_3_mux0000_6_O,
      O => N90
    );
  XLXI_57_bcd_1_mux00021 : X_LUT4
    generic map(
      INIT => X"2727",
      LOC => "SLICE_X12Y20"
    )
    port map (
      ADR0 => XLXI_54_DATA(7),
      ADR1 => N102_0,
      ADR2 => N101_0,
      ADR3 => VCC,
      O => XLXI_57_Madd_bcd_3_0_add0003_lut_2_pack_1
    );
  XLXI_57_DIGIT_VAL_mux0000_1_49_SW0 : X_LUT4
    generic map(
      INIT => X"36CC",
      LOC => "SLICE_X12Y20"
    )
    port map (
      ADR0 => XLXI_57_N01,
      ADR1 => XLXI_57_Madd_bcd_3_0_add0003_lut(3),
      ADR2 => XLXI_54_DATA(2),
      ADR3 => XLXI_57_Madd_bcd_3_0_add0003_lut(2),
      O => N39
    );
  XLXI_57_DIGIT_VAL_mux0000_1_87_SW0 : X_LUT4
    generic map(
      INIT => X"CDEF",
      LOC => "SLICE_X13Y21"
    )
    port map (
      ADR0 => XLXI_57_Madd_bcd_3_0_add0003_lut(2),
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_1_84_0,
      ADR2 => N111_0,
      ADR3 => N112_0,
      O => N71_pack_1
    );
  XLXI_57_DIGIT_VAL_mux0000_1_123 : X_LUT4
    generic map(
      INIT => X"BAEA",
      LOC => "SLICE_X13Y21"
    )
    port map (
      ADR0 => N71,
      ADR1 => XLXI_57_DIGIT_VAL_mux0000_0_11,
      ADR2 => XLXI_57_CUR_DIGIT_FSM_FFd2_1659,
      ADR3 => N39_0,
      O => XLXI_57_DIGIT_VAL_mux0000(1)
    );
  XLXI_53_ALUR_5_mux0001_SW0 : X_LUT4
    generic map(
      INIT => X"AEBF",
      LOC => "SLICE_X17Y7"
    )
    port map (
      ADR0 => B(1),
      ADR1 => B_0_0,
      ADR2 => XLXI_54_DATA(0),
      ADR3 => XLXI_54_DATA(1),
      O => XLXI_53_ALUR_5_mux0001_SW0_O_pack_1
    );
  XLXI_53_ALUR_5_mux0001 : X_LUT4
    generic map(
      INIT => X"10B0",
      LOC => "SLICE_X17Y7"
    )
    port map (
      ADR0 => B_2_0,
      ADR1 => XLXI_53_Mmux_ALUR_5_mux0000_5_f5_0,
      ADR2 => XLXI_53_ALUR_0_and0000_0,
      ADR3 => XLXI_53_ALUR_5_mux0001_SW0_O,
      O => XLXI_53_ALUR_5_mux0001_4247
    );
  XLXI_46_CUR_STATE_FSM_Out8_SW0 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X14Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      O => XLXN_168_1_pack_1
    );
  XLXI_52_OUTPUT_5_1 : X_LUT4
    generic map(
      INIT => X"3022",
      LOC => "SLICE_X14Y4"
    )
    port map (
      ADR0 => DATA_IN_5_IBUF_0,
      ADR1 => XLXN_168(1),
      ADR2 => RAMOUT_5_OBUF_0,
      ADR3 => XLXN_168(0),
      O => B(5)
    );
  XLXI_57_DIGIT_VAL_mux0000_2_110_SW2 : X_LUT4
    generic map(
      INIT => X"99DC",
      LOC => "SLICE_X9Y21"
    )
    port map (
      ADR0 => XLXI_54_DATA(1),
      ADR1 => N76,
      ADR2 => XLXI_57_Madd_bcd_3_0_add0004_lut(2),
      ADR3 => XLXI_57_Madd_bcd_3_0_add0004_lut(3),
      O => XLXI_57_DIGIT_VAL_mux0000_2_110_SW2_O_pack_1
    );
  XLXI_57_DIGIT_VAL_mux0000_2_111 : X_LUT4
    generic map(
      INIT => X"C0C5",
      LOC => "SLICE_X9Y21"
    )
    port map (
      ADR0 => XLXI_57_CUR_DIGIT_FSM_FFd1_1668,
      ADR1 => N134,
      ADR2 => XLXI_57_CUR_DIGIT_FSM_FFd2_1659,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000_2_110_SW2_O,
      O => XLXI_57_DIGIT_VAL_mux0000(2)
    );
  XLXI_57_DIGIT_VAL_mux0000_3_25_SW0_SW2 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X20Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_54_DATA(3),
      ADR2 => VCC,
      ADR3 => XLXI_54_DATA(4),
      O => XLXI_57_DIGIT_VAL_mux0000_3_25_SW0_SW2_O_pack_1
    );
  XLXI_57_DIGIT_VAL_mux0000_3_25_SW0 : X_LUT4
    generic map(
      INIT => X"B9FF",
      LOC => "SLICE_X20Y21"
    )
    port map (
      ADR0 => XLXI_54_DATA(6),
      ADR1 => XLXI_54_DATA(5),
      ADR2 => XLXI_57_DIGIT_VAL_mux0000_3_25_SW0_SW2_O,
      ADR3 => XLXI_54_DATA(7),
      O => N52
    );
  XLXI_57_DIGIT_VAL_mux0000_3_25_SW1_SW1 : X_LUT4
    generic map(
      INIT => X"BBBD",
      LOC => "SLICE_X15Y17"
    )
    port map (
      ADR0 => XLXI_54_DATA(7),
      ADR1 => XLXI_54_DATA(6),
      ADR2 => XLXI_54_DATA(5),
      ADR3 => XLXI_54_DATA(4),
      O => XLXI_57_DIGIT_VAL_mux0000_3_25_SW1_SW1_O_pack_1
    );
  XLXI_57_DIGIT_VAL_mux0000_3_25_SW1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X15Y17"
    )
    port map (
      ADR0 => XLXI_57_N15,
      ADR1 => N83_0,
      ADR2 => VCC,
      ADR3 => XLXI_57_DIGIT_VAL_mux0000_3_25_SW1_SW1_O,
      O => N53
    );
  XLXI_46_CUR_STATE_FSM_FFd6_In14 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X22Y6"
    )
    port map (
      ADR0 => ENTER_OP1_IBUF_0,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd6_1694,
      ADR2 => CALCULATE_IBUF_0,
      ADR3 => ENTER_OP2_IBUF_0,
      O => XLXI_46_CUR_STATE_FSM_FFd6_In14_4361
    );
  XLXI_46_CUR_STATE_FSM_FFd6 : X_SFF
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => '0'
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd6_DYMUX_4364,
      CE => VCC,
      CLK => XLXI_46_CUR_STATE_FSM_FFd6_CLKINV_4354,
      SET => GND,
      RST => GND,
      SSET => XLXI_46_CUR_STATE_FSM_FFd6_REVUSED_4365,
      SRST => XLXI_46_CUR_STATE_FSM_FFd6_SRINVNOT,
      O => XLXI_46_CUR_STATE_FSM_FFd6_1694
    );
  XLXI_46_CUR_STATE_FSM_FFd7_In1 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X23Y6"
    )
    port map (
      ADR0 => ENTER_OP2_IBUF_0,
      ADR1 => CALCULATE_IBUF_0,
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd6_1694,
      ADR3 => ENTER_OP1_IBUF_0,
      O => XLXI_46_CUR_STATE_FSM_FFd7_In
    );
  XLXI_46_CUR_STATE_FSM_FFd7 : X_SFF
    generic map(
      LOC => "SLICE_X23Y6",
      INIT => '0'
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd7_DYMUX_4387,
      CE => VCC,
      CLK => XLXI_46_CUR_STATE_FSM_FFd7_CLKINV_4378,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_46_CUR_STATE_FSM_FFd7_SRINVNOT,
      O => XLXI_46_CUR_STATE_FSM_FFd7_1604
    );
  XLXI_46_CUR_STATE_FSM_FFd8_In1 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X22Y8"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd6_1694,
      ADR1 => VCC,
      ADR2 => ENTER_OP2_IBUF_0,
      ADR3 => ENTER_OP1_IBUF_0,
      O => XLXI_46_CUR_STATE_FSM_FFd8_In
    );
  XLXI_46_CUR_STATE_FSM_FFd8 : X_SFF
    generic map(
      LOC => "SLICE_X22Y8",
      INIT => '0'
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd9_DYMUX_4411,
      CE => VCC,
      CLK => XLXI_46_CUR_STATE_FSM_FFd9_CLKINV_4401,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_46_CUR_STATE_FSM_FFd9_SRINVNOT,
      O => XLXI_46_CUR_STATE_FSM_FFd8_1696
    );
  XLXI_57_DIGIT_VAL_mux0000_0_25 : X_LUT4
    generic map(
      INIT => X"0030",
      LOC => "SLICE_X16Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_57_CUR_DIGIT_FSM_FFd2_1659,
      ADR2 => XLXI_54_DATA(0),
      ADR3 => XLXI_57_CUR_DIGIT_FSM_FFd1_1668,
      O => XLXI_57_DIGIT_VAL_mux0000_0_25_4809
    );
  XLXI_57_DIGIT_VAL_mux0000_3_25_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"7FDF",
      LOC => "SLICE_X11Y16"
    )
    port map (
      ADR0 => XLXI_54_DATA(7),
      ADR1 => XLXI_54_DATA(6),
      ADR2 => XLXI_54_DATA(4),
      ADR3 => XLXI_54_DATA(5),
      O => N83
    );
  XLXI_57_Madd_bcd_7_4_add0001_cy_1_11_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"339D",
      LOC => "SLICE_X11Y16"
    )
    port map (
      ADR0 => XLXI_54_DATA(7),
      ADR1 => XLXI_54_DATA(6),
      ADR2 => XLXI_54_DATA(4),
      ADR3 => XLXI_54_DATA(5),
      O => N150
    );
  XLXI_57_CUR_DIGIT_FSM_FFd1 : X_SFF
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => '0'
    )
    port map (
      I => XLXI_57_CUR_DIGIT_FSM_FFd2_DYMUX_4845,
      CE => VCC,
      CLK => XLXI_57_CUR_DIGIT_FSM_FFd2_CLKINV_4842,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_57_CUR_DIGIT_FSM_FFd2_SRINV_4843,
      O => XLXI_57_CUR_DIGIT_FSM_FFd1_1668
    );
  XLXI_57_CUR_DIGIT_FSM_FFd2 : X_SFF
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => '0'
    )
    port map (
      I => XLXI_57_CUR_DIGIT_FSM_FFd2_DXMUX_4851,
      CE => VCC,
      CLK => XLXI_57_CUR_DIGIT_FSM_FFd2_CLKINV_4842,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_57_CUR_DIGIT_FSM_FFd2_SRINV_4843,
      O => XLXI_57_CUR_DIGIT_FSM_FFd2_1659
    );
  XLXI_57_CUR_DIGIT_FSM_FFd3 : X_SFF
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => '1'
    )
    port map (
      I => XLXI_57_CUR_DIGIT_FSM_FFd3_DYMUX_4863,
      CE => VCC,
      CLK => XLXI_57_CUR_DIGIT_FSM_FFd3_CLKINV_4860,
      SET => GND,
      RST => GND,
      SSET => XLXI_57_CUR_DIGIT_FSM_FFd3_SRINV_4861,
      SRST => GND,
      O => XLXI_57_CUR_DIGIT_FSM_FFd3_1699
    );
  XLXI_57_bcd_1_mux00011 : X_LUT4
    generic map(
      INIT => X"581A",
      LOC => "SLICE_X8Y14"
    )
    port map (
      ADR0 => XLXI_54_DATA(7),
      ADR1 => XLXI_54_DATA(6),
      ADR2 => XLXI_54_DATA(5),
      ADR3 => XLXI_54_DATA(4),
      O => XLXI_57_Madd_bcd_3_0_add0002_lut(2)
    );
  XLXI_57_Madd_bcd_7_4_add0001_cy_1_11_SW1_SW1 : X_LUT4
    generic map(
      INIT => X"2A28",
      LOC => "SLICE_X8Y14"
    )
    port map (
      ADR0 => XLXI_54_DATA(7),
      ADR1 => XLXI_54_DATA(6),
      ADR2 => XLXI_54_DATA(5),
      ADR3 => XLXI_54_DATA(4),
      O => N81
    );
  XLXI_57_bcd_2_mux0002_SW1 : X_LUT4
    generic map(
      INIT => X"DBEF",
      LOC => "SLICE_X9Y20"
    )
    port map (
      ADR0 => XLXI_54_DATA(4),
      ADR1 => XLXI_54_DATA(3),
      ADR2 => XLXI_54_DATA(5),
      ADR3 => XLXI_54_DATA(6),
      O => N92
    );
  XLXI_57_bcd_1_mux00021_SW1 : X_LUT4
    generic map(
      INIT => X"AE75",
      LOC => "SLICE_X9Y20"
    )
    port map (
      ADR0 => XLXI_54_DATA(4),
      ADR1 => XLXI_54_DATA(3),
      ADR2 => XLXI_54_DATA(5),
      ADR3 => XLXI_54_DATA(6),
      O => N101
    );
  XLXI_57_bcd_2_mux0002_SW2 : X_LUT4
    generic map(
      INIT => X"F7DB",
      LOC => "SLICE_X9Y18"
    )
    port map (
      ADR0 => XLXI_54_DATA(3),
      ADR1 => XLXI_54_DATA(6),
      ADR2 => XLXI_54_DATA(4),
      ADR3 => XLXI_54_DATA(5),
      O => N93
    );
  XLXI_57_Madd_bcd_7_4_add0001_cy_1_11_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"4C42",
      LOC => "SLICE_X9Y18"
    )
    port map (
      ADR0 => XLXI_54_DATA(7),
      ADR1 => XLXI_54_DATA(6),
      ADR2 => XLXI_54_DATA(4),
      ADR3 => XLXI_54_DATA(5),
      O => N80
    );
  XLXI_46_CUR_STATE_FSM_Out91 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X18Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd4_1697,
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd8_1696,
      ADR3 => VCC,
      O => RAMA_0_OBUF_4953
    );
  XLXI_46_CUR_STATE_FSM_Out111 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X18Y11"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd5_1610,
      ADR1 => XLXI_46_CUR_STATE_FSM_FFd4_1697,
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      ADR3 => VCC,
      O => OP(0)
    );
  XLXI_57_bcd_3_mux00011 : X_LUT4
    generic map(
      INIT => X"D04A",
      LOC => "SLICE_X9Y17"
    )
    port map (
      ADR0 => XLXI_54_DATA(7),
      ADR1 => XLXI_54_DATA(4),
      ADR2 => XLXI_54_DATA(6),
      ADR3 => XLXI_54_DATA(5),
      O => XLXI_57_bcd_3_mux0001
    );
  XLXI_57_bcd_4_mux00001_SW1 : X_LUT4
    generic map(
      INIT => X"8018",
      LOC => "SLICE_X9Y17"
    )
    port map (
      ADR0 => XLXI_54_DATA(7),
      ADR1 => XLXI_54_DATA(4),
      ADR2 => XLXI_54_DATA(6),
      ADR3 => XLXI_54_DATA(5),
      O => N74
    );
  XLXI_57_COMM_DECS : X_SFF
    generic map(
      LOC => "SLICE_X16Y22",
      INIT => '0'
    )
    port map (
      I => XLXI_57_COMM_DECS_DYMUX_4995,
      CE => VCC,
      CLK => XLXI_57_COMM_DECS_CLKINV_4992,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_57_COMM_DECS_SRINV_4993,
      O => XLXI_57_COMM_DECS_1574
    );
  XLXI_46_CUR_STATE_FSM_FFd10 : X_SFF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '1'
    )
    port map (
      I => XLXI_46_CUR_STATE_FSM_FFd10_DYMUX_5007,
      CE => VCC,
      CLK => XLXI_46_CUR_STATE_FSM_FFd10_CLKINV_5004,
      SET => GND,
      RST => GND,
      SSET => XLXI_46_CUR_STATE_FSM_FFd10_SRINVNOT,
      SRST => GND,
      O => XLXI_46_CUR_STATE_FSM_FFd10_1698
    );
  XLXI_52_OUTPUT_2_1_SW0 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X17Y0"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      ADR1 => XLXN_168(0),
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR3 => DATA_IN_2_IBUF_0,
      O => N120
    );
  XLXI_52_OUTPUT_2_1_SW1 : X_LUT4
    generic map(
      INIT => X"0504",
      LOC => "SLICE_X17Y0"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      ADR1 => XLXN_168(0),
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      ADR3 => DATA_IN_2_IBUF_0,
      O => N121
    );
  XLXI_57_bcd_4_mux00001_SW0 : X_LUT4
    generic map(
      INIT => X"5553",
      LOC => "SLICE_X9Y19"
    )
    port map (
      ADR0 => XLXI_54_DATA(7),
      ADR1 => XLXI_54_DATA(6),
      ADR2 => XLXI_54_DATA(4),
      ADR3 => XLXI_54_DATA(5),
      O => N73
    );
  XLXI_57_bcd_1_mux00021_SW0 : X_LUT4
    generic map(
      INIT => X"CB6D",
      LOC => "SLICE_X9Y19"
    )
    port map (
      ADR0 => XLXI_54_DATA(7),
      ADR1 => XLXI_54_DATA(6),
      ADR2 => XLXI_54_DATA(4),
      ADR3 => XLXI_54_DATA(5),
      O => N57
    );
  XLXI_40_TC_cmp_eq000021 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X0Y30"
    )
    port map (
      ADR0 => XLXI_40_COUNT(15),
      ADR1 => XLXI_40_COUNT(12),
      ADR2 => XLXI_40_COUNT(13),
      ADR3 => XLXI_40_COUNT(14),
      O => XLXI_40_TC_cmp_eq000021_5069
    );
  XLXI_40_TC_cmp_eq00009 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X0Y24"
    )
    port map (
      ADR0 => XLXI_40_COUNT(3),
      ADR1 => XLXI_40_COUNT(2),
      ADR2 => XLXI_40_COUNT(1),
      ADR3 => XLXI_40_COUNT(0),
      O => XLXI_40_TC_cmp_eq00009_5081
    );
  XLXI_52_OUTPUT_2_1 : X_LUT4
    generic map(
      INIT => X"00AC",
      LOC => "SLICE_X14Y0"
    )
    port map (
      ADR0 => RAMOUT_2_OBUF_0,
      ADR1 => DATA_IN_2_IBUF_0,
      ADR2 => XLXN_168(0),
      ADR3 => XLXN_168(1),
      O => B(2)
    );
  XLXI_52_OUTPUT_6_1 : X_LUT4
    generic map(
      INIT => X"3202",
      LOC => "SLICE_X14Y0"
    )
    port map (
      ADR0 => DATA_IN_6_IBUF_0,
      ADR1 => XLXN_168(1),
      ADR2 => XLXN_168(0),
      ADR3 => RAMOUT_6_OBUF_0,
      O => B(6)
    );
  XLXI_46_CUR_STATE_FSM_Out141 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X19Y7"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd4_1697,
      ADR1 => VCC,
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd5_1610,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd2_1608,
      O => XLXN_168_0_pack_1
    );
  XLXI_52_OUTPUT_0_SW0 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X19Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => DATA_IN_0_IBUF_0,
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      ADR3 => XLXN_168(0),
      O => N29
    );
  XLXI_40_TC_cmp_eq000026 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X2Y29"
    )
    port map (
      ADR0 => XLXI_40_COUNT(11),
      ADR1 => XLXI_40_COUNT(10),
      ADR2 => XLXI_40_COUNT(9),
      ADR3 => XLXI_40_COUNT(8),
      O => XLXI_40_TC_cmp_eq000026_5141
    );
  XLXI_57_DIGIT_VAL_mux0000_3_68_SW0 : X_LUT4
    generic map(
      INIT => X"EE1F",
      LOC => "SLICE_X15Y20"
    )
    port map (
      ADR0 => XLXI_57_bcd_0_mux0003,
      ADR1 => XLXI_54_DATA(1),
      ADR2 => XLXI_57_Madd_bcd_3_0_add0004_lut(3),
      ADR3 => XLXI_57_Madd_bcd_3_0_add0004_lut(2),
      O => N62
    );
  XLXI_40_TC_cmp_eq000035_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X0Y29"
    )
    port map (
      ADR0 => XLXI_40_TC_cmp_eq00009_0,
      ADR1 => XLXI_40_TC_cmp_eq000021_0,
      ADR2 => XLXI_40_COUNT(7),
      ADR3 => XLXI_40_TC_cmp_eq000026_0,
      O => XLXI_40_N01_pack_1
    );
  XLXI_40_TC_cmp_eq000035 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X0Y29"
    )
    port map (
      ADR0 => XLXI_40_COUNT(6),
      ADR1 => XLXI_40_COUNT(4),
      ADR2 => XLXI_40_N01,
      ADR3 => XLXI_40_COUNT(5),
      O => XLXI_40_CEO1
    );
  XLXI_52_OUTPUT_3_SW2 : X_LUT4
    generic map(
      INIT => X"5551",
      LOC => "SLICE_X15Y2"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      ADR1 => DATA_IN_3_IBUF_0,
      ADR2 => XLXN_168(0),
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      O => N144
    );
  XLXI_52_OUTPUT_3_SW3 : X_LUT4
    generic map(
      INIT => X"5501",
      LOC => "SLICE_X15Y2"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      ADR1 => DATA_IN_3_IBUF_0,
      ADR2 => XLXN_168(0),
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      O => N145
    );
  XLXI_53_ALUR_0_mux0001_SW1 : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X19Y6"
    )
    port map (
      ADR0 => B_0_0,
      ADR1 => B_2_0,
      ADR2 => XLXI_54_DATA(0),
      ADR3 => B(1),
      O => N78
    );
  XLXI_53_Mmux_ALUR_5_mux0000_5_f51 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X19Y6"
    )
    port map (
      ADR0 => B(1),
      ADR1 => XLXI_53_Mmux_ALUR_5_mux0000_7,
      ADR2 => VCC,
      ADR3 => XLXI_53_Mmux_ALUR_3_mux0000_7,
      O => XLXI_53_Mmux_ALUR_5_mux0000_5_f5
    );
  XLXI_57_SEG_A : X_SFF
    generic map(
      LOC => "SLICE_X19Y30",
      INIT => '0'
    )
    port map (
      I => XLXI_57_SEG_A_DYMUX_5235,
      CE => VCC,
      CLK => XLXI_57_SEG_A_CLKINV_5232,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_57_SEG_A_SRINV_5233,
      O => XLXI_57_SEG_A_1571
    );
  XLXI_57_SEG_B : X_SFF
    generic map(
      LOC => "SLICE_X17Y30",
      INIT => '0'
    )
    port map (
      I => XLXI_57_SEG_B_DYMUX_5247,
      CE => VCC,
      CLK => XLXI_57_SEG_B_CLKINV_5244,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_57_SEG_B_SRINV_5245,
      O => XLXI_57_SEG_B_1575
    );
  XLXI_57_SEG_C : X_SFF
    generic map(
      LOC => "SLICE_X18Y31",
      INIT => '0'
    )
    port map (
      I => XLXI_57_SEG_C_DYMUX_5259,
      CE => VCC,
      CLK => XLXI_57_SEG_C_CLKINV_5256,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_57_SEG_C_SRINV_5257,
      O => XLXI_57_SEG_C_1578
    );
  XLXI_57_SEG_D : X_SFF
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => '0'
    )
    port map (
      I => XLXI_57_SEG_D_DYMUX_5271,
      CE => VCC,
      CLK => XLXI_57_SEG_D_CLKINV_5268,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_57_SEG_D_SRINV_5269,
      O => XLXI_57_SEG_D_1585
    );
  XLXI_57_SEG_E : X_SFF
    generic map(
      LOC => "SLICE_X17Y26",
      INIT => '0'
    )
    port map (
      I => XLXI_57_SEG_E_DYMUX_5283,
      CE => VCC,
      CLK => XLXI_57_SEG_E_CLKINV_5280,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_57_SEG_E_SRINV_5281,
      O => XLXI_57_SEG_E_1559
    );
  XLXI_55_Mram_UNIT1 : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X18Y13"
    )
    port map (
      RADR0 => RAMA_0_OBUF_0,
      RADR1 => '0',
      RADR2 => '0',
      RADR3 => '0',
      WADR0 => RAMA_0_OBUF_0,
      WADR1 => '0',
      WADR2 => '0',
      WADR3 => '0',
      I => RAMOUT_7_OBUF_DIG_MUX_5310,
      CLK => RAMOUT_7_OBUF_CLKINV_5308,
      WE => RAMOUT_7_OBUF_SRINV_5302,
      O => RAMOUT_0_OBUF_5322
    );
  XLXI_55_Mram_UNIT8 : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X18Y13"
    )
    port map (
      RADR0 => RAMA_0_OBUF_0,
      RADR1 => '0',
      RADR2 => '0',
      RADR3 => '0',
      WADR0 => RAMA_0_OBUF_0,
      WADR1 => '0',
      WADR2 => '0',
      WADR3 => '0',
      I => RAMOUT_7_OBUF_DIF_MUX_5326,
      CLK => RAMOUT_7_OBUF_CLKINV_5308,
      WE => RAMOUT_7_OBUF_SRINV_5302,
      O => RAMOUT_7_OBUF_5338
    );
  XLXI_57_SEG_F : X_SFF
    generic map(
      LOC => "SLICE_X19Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_57_SEG_F_DYMUX_5348,
      CE => VCC,
      CLK => XLXI_57_SEG_F_CLKINV_5345,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_57_SEG_F_SRINV_5346,
      O => XLXI_57_SEG_F_1567
    );
  XLXI_55_Mram_UNIT2 : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X14Y15"
    )
    port map (
      RADR0 => NlwBufferSignal_XLXI_55_Mram_UNIT2_RADR1,
      RADR1 => '0',
      RADR2 => '0',
      RADR3 => '0',
      WADR0 => NlwBufferSignal_XLXI_55_Mram_UNIT2_WADR1,
      WADR1 => '0',
      WADR2 => '0',
      WADR3 => '0',
      I => RAMOUT_6_OBUF_DIG_MUX_5375,
      CLK => RAMOUT_6_OBUF_CLKINV_5373,
      WE => RAMOUT_6_OBUF_SRINV_5367,
      O => RAMOUT_1_OBUF_5387
    );
  XLXI_55_Mram_UNIT7 : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X14Y15"
    )
    port map (
      RADR0 => NlwBufferSignal_XLXI_55_Mram_UNIT7_RADR1,
      RADR1 => '0',
      RADR2 => '0',
      RADR3 => '0',
      WADR0 => NlwBufferSignal_XLXI_55_Mram_UNIT7_WADR1,
      WADR1 => '0',
      WADR2 => '0',
      WADR3 => '0',
      I => RAMOUT_6_OBUF_DIF_MUX_5391,
      CLK => RAMOUT_6_OBUF_CLKINV_5373,
      WE => RAMOUT_6_OBUF_SRINV_5367,
      O => RAMOUT_6_OBUF_5403
    );
  XLXI_57_SEG_G : X_SFF
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => '0'
    )
    port map (
      I => XLXI_57_SEG_G_DYMUX_5413,
      CE => VCC,
      CLK => XLXI_57_SEG_G_CLKINV_5410,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_57_SEG_G_SRINV_5411,
      O => XLXI_57_SEG_G_1568
    );
  XLXI_52_OUTPUT_7_1 : X_LUT4
    generic map(
      INIT => X"5140",
      LOC => "SLICE_X15Y1"
    )
    port map (
      ADR0 => XLXN_168(1),
      ADR1 => XLXN_168(0),
      ADR2 => RAMOUT_7_OBUF_0,
      ADR3 => DATA_IN_7_IBUF_0,
      O => B(7)
    );
  XLXI_55_Mram_UNIT3 : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X14Y14"
    )
    port map (
      RADR0 => NlwBufferSignal_XLXI_55_Mram_UNIT3_RADR1,
      RADR1 => '0',
      RADR2 => '0',
      RADR3 => '0',
      WADR0 => NlwBufferSignal_XLXI_55_Mram_UNIT3_WADR1,
      WADR1 => '0',
      WADR2 => '0',
      WADR3 => '0',
      I => RAMOUT_5_OBUF_DIG_MUX_5440,
      CLK => RAMOUT_5_OBUF_CLKINV_5438,
      WE => RAMOUT_5_OBUF_SRINV_5432,
      O => RAMOUT_2_OBUF_5452
    );
  XLXI_55_Mram_UNIT6 : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X14Y14"
    )
    port map (
      RADR0 => NlwBufferSignal_XLXI_55_Mram_UNIT6_RADR1,
      RADR1 => '0',
      RADR2 => '0',
      RADR3 => '0',
      WADR0 => NlwBufferSignal_XLXI_55_Mram_UNIT6_WADR1,
      WADR1 => '0',
      WADR2 => '0',
      WADR3 => '0',
      I => RAMOUT_5_OBUF_DIF_MUX_5456,
      CLK => RAMOUT_5_OBUF_CLKINV_5438,
      WE => RAMOUT_5_OBUF_SRINV_5432,
      O => RAMOUT_5_OBUF_5468
    );
  XLXI_55_Mram_UNIT4 : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X12Y10"
    )
    port map (
      RADR0 => NlwBufferSignal_XLXI_55_Mram_UNIT4_RADR1,
      RADR1 => '0',
      RADR2 => '0',
      RADR3 => '0',
      WADR0 => NlwBufferSignal_XLXI_55_Mram_UNIT4_WADR1,
      WADR1 => '0',
      WADR2 => '0',
      WADR3 => '0',
      I => RAMOUT_4_OBUF_DIG_MUX_5493,
      CLK => RAMOUT_4_OBUF_CLKINV_5491,
      WE => RAMOUT_4_OBUF_SRINV_5485,
      O => RAMOUT_3_OBUF_5505
    );
  XLXI_55_Mram_UNIT5 : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X12Y10"
    )
    port map (
      RADR0 => NlwBufferSignal_XLXI_55_Mram_UNIT5_RADR1,
      RADR1 => '0',
      RADR2 => '0',
      RADR3 => '0',
      WADR0 => NlwBufferSignal_XLXI_55_Mram_UNIT5_WADR1,
      WADR1 => '0',
      WADR2 => '0',
      WADR3 => '0',
      I => RAMOUT_4_OBUF_DIF_MUX_5509,
      CLK => RAMOUT_4_OBUF_CLKINV_5491,
      WE => RAMOUT_4_OBUF_SRINV_5485,
      O => RAMOUT_4_OBUF_5521
    );
  XLXI_52_OUTPUT_4_1_SW1 : X_LUT4
    generic map(
      INIT => X"0054",
      LOC => "SLICE_X15Y1"
    )
    port map (
      ADR0 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      ADR1 => DATA_IN_4_IBUF_0,
      ADR2 => XLXN_168(0),
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      O => N127
    );
  XLXI_57_COMM_ONES : X_SFF
    generic map(
      LOC => "SLICE_X17Y27",
      INIT => '0'
    )
    port map (
      I => XLXI_57_COMM_ONES_DYMUX_5555,
      CE => VCC,
      CLK => XLXI_57_COMM_ONES_CLKINV_5552,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => XLXI_57_COMM_ONES_SRINV_5553,
      O => XLXI_57_COMM_ONES_1570
    );
  XLXI_52_OUTPUT_4_1_SW0 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X16Y0"
    )
    port map (
      ADR0 => XLXN_168(0),
      ADR1 => DATA_IN_4_IBUF_0,
      ADR2 => XLXI_46_CUR_STATE_FSM_FFd3_1606,
      ADR3 => XLXI_46_CUR_STATE_FSM_FFd7_1604,
      O => N126
    );
  XLXI_71 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X13Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => OVERFLOW_OBUF_1569,
      ADR2 => VCC,
      ADR3 => CLK,
      O => XLXN_165
    );
  XLXI_40_COUNT_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X1Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_40_COUNT(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_40_COUNT_0_G
    );
  XLXI_40_COUNT_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X1Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_40_COUNT(2),
      ADR3 => VCC,
      O => XLXI_40_COUNT_2_F
    );
  XLXI_40_COUNT_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X1Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_40_COUNT(3),
      O => XLXI_40_COUNT_2_G
    );
  XLXI_40_COUNT_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X1Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_40_COUNT(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_40_COUNT_4_F
    );
  XLXI_40_COUNT_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X1Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_40_COUNT(5),
      ADR3 => VCC,
      O => XLXI_40_COUNT_4_G
    );
  XLXI_40_COUNT_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X1Y27"
    )
    port map (
      ADR0 => XLXI_40_COUNT(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_40_COUNT_6_F
    );
  XLXI_40_COUNT_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X1Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_40_COUNT(7),
      O => XLXI_40_COUNT_6_G
    );
  XLXI_40_COUNT_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X1Y28"
    )
    port map (
      ADR0 => XLXI_40_COUNT(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_40_COUNT_8_F
    );
  XLXI_40_COUNT_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X1Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_40_COUNT(9),
      ADR3 => VCC,
      O => XLXI_40_COUNT_8_G
    );
  XLXI_40_COUNT_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X1Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_40_COUNT(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_40_COUNT_10_F
    );
  XLXI_40_COUNT_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X1Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => XLXI_40_COUNT(11),
      O => XLXI_40_COUNT_10_G
    );
  XLXI_40_COUNT_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X1Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => XLXI_40_COUNT(12),
      ADR3 => VCC,
      O => XLXI_40_COUNT_12_F
    );
  XLXI_40_COUNT_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X1Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => XLXI_40_COUNT(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_40_COUNT_12_G
    );
  XLXI_40_COUNT_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X1Y31"
    )
    port map (
      ADR0 => XLXI_40_COUNT(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_40_COUNT_14_F
    );
  XLXI_53_ALUR_7_add0001_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X15Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_53_ALUR_7_add0001_8_F
    );
  XLXI_53_ALUR_7_add0001_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X15Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => XLXI_53_ALUR_7_add0001_8_G
    );
  DATA_IN_6_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD91",
      PATHPULSE => 499 ps
    )
    port map (
      I => DATA_IN_6_IBUF_2534,
      O => DATA_IN_6_IBUF_0
    );
  ALUOUT_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD54",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_0_OBUF_1553,
      O => ALUOUT_0_O
    );
  DATA_IN_7_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD89",
      PATHPULSE => 499 ps
    )
    port map (
      I => DATA_IN_7_IBUF_2549,
      O => DATA_IN_7_IBUF_0
    );
  ALUOUT_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD134",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_1_OBUF_1555,
      O => ALUOUT_1_O
    );
  ALUOUT_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD136",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_2_OBUF_1556,
      O => ALUOUT_2_O
    );
  ALUOUT_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD131",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_3_OBUF_1557,
      O => ALUOUT_3_O
    );
  RAMOUT_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD62",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_0_OBUF_0,
      O => RAMOUT_0_O
    );
  E_OUT_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD37",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_E_1559,
      O => E_OUT_O
    );
  ALUOUT_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD135",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_4_OBUF_1560,
      O => ALUOUT_4_O
    );
  RAMOUT_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD61",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_1_OBUF_0,
      O => RAMOUT_1_O
    );
  ALUOUT_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD125",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_5_OBUF_1561,
      O => ALUOUT_5_O
    );
  RAMOUT_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD55",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_2_OBUF_0,
      O => RAMOUT_2_O
    );
  ALUOUT_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD133",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_6_OBUF_1562,
      O => ALUOUT_6_O
    );
  RAMOUT_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD60",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_3_OBUF_0,
      O => RAMOUT_3_O
    );
  ALUOUT_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD126",
      PATHPULSE => 499 ps
    )
    port map (
      I => ALUOUT_7_OBUF_1563,
      O => ALUOUT_7_O
    );
  RAMOUT_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD63",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_4_OBUF_0,
      O => RAMOUT_4_O
    );
  RAMOUT_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD53",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_5_OBUF_0,
      O => RAMOUT_5_O
    );
  RAMOUT_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD69",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_6_OBUF_0,
      O => RAMOUT_6_O
    );
  RAMOUT_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD59",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMOUT_7_OBUF_0,
      O => RAMOUT_7_O
    );
  F_OUT_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD39",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_F_1567,
      O => F_OUT_O
    );
  DP_OUT_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD32",
      PATHPULSE => 499 ps
    )
    port map (
      I => DP_OUT_OUTPUT_OFF_O1INV_2693,
      O => DP_OUT_O
    );
  DP_OUT_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD32",
      PATHPULSE => 499 ps
    )
    port map (
      I => '1',
      O => DP_OUT_OUTPUT_OFF_O1INV_2693
    );
  G_OUT_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD40",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_G_1568,
      O => G_OUT_O
    );
  OVERFLOW_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD93",
      PATHPULSE => 499 ps
    )
    port map (
      I => OVERFLOW_OBUF_1569,
      O => OVERFLOW_O
    );
  COMMON_0_OUT_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD27",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_COMM_ONES_1570,
      O => COMMON_0_OUT_O
    );
  A_OUT_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD34",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_A_1571,
      O => A_OUT_O
    );
  ENTER_OP1_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD65",
      PATHPULSE => 499 ps
    )
    port map (
      I => ENTER_OP1_IBUF_2732,
      O => ENTER_OP1_IBUF_0
    );
  ENTER_OP2_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD68",
      PATHPULSE => 499 ps
    )
    port map (
      I => ENTER_OP2_IBUF_2739,
      O => ENTER_OP2_IBUF_0
    );
  COMMON_1_OUT_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD26",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_COMM_DECS_1574,
      O => COMMON_1_OUT_O
    );
  B_OUT_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD31",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_B_1575,
      O => B_OUT_O
    );
  RAMWR_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD56",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMWR_OBUF_0,
      O => RAMWR_O
    );
  COMMON_2_OUT_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD25",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_COMM_HUNDREDS_1577,
      O => COMMON_2_OUT_O
    );
  C_OUT_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD35",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_C_1578,
      O => C_OUT_O
    );
  TEST_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD46",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(0),
      O => TEST_0_O
    );
  RAMA_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD64",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_0,
      O => RAMA_0_O
    );
  TEST_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD45",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(1),
      O => TEST_1_O
    );
  RAMA_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD44",
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_1_OUTPUT_OFF_O1INV_2818,
      O => RAMA_1_O
    );
  RAMA_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD44",
      PATHPULSE => 499 ps
    )
    port map (
      I => '0',
      O => RAMA_1_OUTPUT_OFF_O1INV_2818
    );
  TEST_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD51",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(2),
      O => TEST_2_O
    );
  TEST_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD47",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(3),
      O => TEST_3_O
    );
  DATA_IN_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD74",
      PATHPULSE => 499 ps
    )
    port map (
      I => DATA_IN_0_IBUF_2841,
      O => DATA_IN_0_IBUF_0
    );
  TEST_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD72",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(4),
      O => TEST_4_O
    );
  DATA_IN_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD77",
      PATHPULSE => 499 ps
    )
    port map (
      I => DATA_IN_1_IBUF_2856,
      O => DATA_IN_1_IBUF_0
    );
  TEST_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD52",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(5),
      O => TEST_5_O
    );
  DATA_IN_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD81",
      PATHPULSE => 499 ps
    )
    port map (
      I => DATA_IN_2_IBUF_2871,
      O => DATA_IN_2_IBUF_0
    );
  RESET_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD70",
      PATHPULSE => 499 ps
    )
    port map (
      I => RESET_IBUF_2878,
      O => RESET_IBUF_0
    );
  D_OUT_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD36",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_57_SEG_D_1585,
      O => D_OUT_O
    );
  TEST_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD48",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(6),
      O => TEST_6_O
    );
  DATA_IN_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD83",
      PATHPULSE => 499 ps
    )
    port map (
      I => DATA_IN_3_IBUF_2901,
      O => DATA_IN_3_IBUF_0
    );
  TEST_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD43",
      PATHPULSE => 499 ps
    )
    port map (
      I => XLXI_54_DATA(7),
      O => TEST_7_O
    );
  DATA_IN_4_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD84",
      PATHPULSE => 499 ps
    )
    port map (
      I => DATA_IN_4_IBUF_2916,
      O => DATA_IN_4_IBUF_0
    );
  DATA_IN_5_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD88",
      PATHPULSE => 499 ps
    )
    port map (
      I => DATA_IN_5_IBUF_2923,
      O => DATA_IN_5_IBUF_0
    );
  CALCULATE_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD71",
      PATHPULSE => 499 ps
    )
    port map (
      I => CALCULATE_IBUF_2930,
      O => CALCULATE_IBUF_0
    );
  NlwBufferBlock_XLXI_55_Mram_UNIT2_RADR1 : X_BUF
    generic map(
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_0,
      O => NlwBufferSignal_XLXI_55_Mram_UNIT2_RADR1
    );
  NlwBufferBlock_XLXI_55_Mram_UNIT2_WADR1 : X_BUF
    generic map(
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_0,
      O => NlwBufferSignal_XLXI_55_Mram_UNIT2_WADR1
    );
  NlwBufferBlock_XLXI_55_Mram_UNIT7_RADR1 : X_BUF
    generic map(
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_0,
      O => NlwBufferSignal_XLXI_55_Mram_UNIT7_RADR1
    );
  NlwBufferBlock_XLXI_55_Mram_UNIT7_WADR1 : X_BUF
    generic map(
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_0,
      O => NlwBufferSignal_XLXI_55_Mram_UNIT7_WADR1
    );
  NlwBufferBlock_XLXI_55_Mram_UNIT3_RADR1 : X_BUF
    generic map(
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_0,
      O => NlwBufferSignal_XLXI_55_Mram_UNIT3_RADR1
    );
  NlwBufferBlock_XLXI_55_Mram_UNIT3_WADR1 : X_BUF
    generic map(
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_0,
      O => NlwBufferSignal_XLXI_55_Mram_UNIT3_WADR1
    );
  NlwBufferBlock_XLXI_55_Mram_UNIT6_RADR1 : X_BUF
    generic map(
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_0,
      O => NlwBufferSignal_XLXI_55_Mram_UNIT6_RADR1
    );
  NlwBufferBlock_XLXI_55_Mram_UNIT6_WADR1 : X_BUF
    generic map(
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_0,
      O => NlwBufferSignal_XLXI_55_Mram_UNIT6_WADR1
    );
  NlwBufferBlock_XLXI_55_Mram_UNIT4_RADR1 : X_BUF
    generic map(
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_0,
      O => NlwBufferSignal_XLXI_55_Mram_UNIT4_RADR1
    );
  NlwBufferBlock_XLXI_55_Mram_UNIT4_WADR1 : X_BUF
    generic map(
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_0,
      O => NlwBufferSignal_XLXI_55_Mram_UNIT4_WADR1
    );
  NlwBufferBlock_XLXI_55_Mram_UNIT5_RADR1 : X_BUF
    generic map(
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_0,
      O => NlwBufferSignal_XLXI_55_Mram_UNIT5_RADR1
    );
  NlwBufferBlock_XLXI_55_Mram_UNIT5_WADR1 : X_BUF
    generic map(
      PATHPULSE => 499 ps
    )
    port map (
      I => RAMA_0_OBUF_0,
      O => NlwBufferSignal_XLXI_55_Mram_UNIT5_WADR1
    );
  NlwBlock_TopLevel_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_TopLevel_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

