
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Sat Jan 25 12:25:00 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 60027 ; free virtual = 62242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 60027 ; free virtual = 62242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.047 ; gain = 0.094 ; free physical = 59873 ; free virtual = 62089
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.156 ; gain = 0.203 ; free physical = 59751 ; free virtual = 61970
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local0' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local1' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local2' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local3' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local4' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local5' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local6' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local7' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local8' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local9' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local10' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local11' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local12' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local13' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local14' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local15' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local16' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local17' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local18' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local19' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local20' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local21' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local22' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local23' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local24' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local25' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local26' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local27' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local28' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local29' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local30' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local31' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local32' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local33' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local34' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local35' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local36' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local37' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local38' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local39' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local40' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local41' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local42' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local43' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local44' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local45' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local46' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local47' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local48' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local49' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local50' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local51' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local52' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local53' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local54' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local55' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local56' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local57' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local58' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local59' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._location' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._return' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret0' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret1' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret2' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret3' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret4' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret5' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret6' (<stdin>:375) completely based on array size.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local0' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local1' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local2' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local3' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local4' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local5' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local6' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local7' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local8' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local9' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local10' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local11' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local12' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local13' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local14' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local15' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local16' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local17' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local18' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local19' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local20' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local21' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local22' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local23' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local24' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local25' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local26' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local27' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local28' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local29' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local30' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local31' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local32' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local33' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local34' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local35' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local36' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local37' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local38' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local39' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local40' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local41' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local42' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local43' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local44' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local45' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local46' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local47' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local48' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local49' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local50' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local51' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local52' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local53' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local54' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local55' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local56' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local57' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local58' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local59' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._location' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._return' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret0' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret1' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret2' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret3' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret4' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret5' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret6' (<stdin>:375) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 562.953 ; gain = 128.000 ; free physical = 58373 ; free virtual = 60650
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemi' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemi' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:241:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:255:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (<stdin>:262:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 626.953 ; gain = 192.000 ; free physical = 55668 ; free virtual = 57936
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 71.33 seconds; current allocated memory: 309.027 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 309.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 310.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 310.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 310.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 311.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 311.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 312.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 312.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 312.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.97 seconds; current allocated memory: 351.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.62312ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0.4125ns, effective delay budget: 2.8875ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('p_rect_packed_top_L5_30', <stdin>:409) on local variable '__rect_packed_top_L5457R__L5458R' (0 ns)
	'mux' operation ('tmp_278', <stdin>:409) (0.463 ns)
	'call' operation ('p_rect_packed_var_L5_254', <stdin>:409) to '__dst_alloc_malloc__.1' (3.16 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 26.56 seconds; current allocated memory: 385.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.76 seconds; current allocated memory: 386.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 387.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 4.35 seconds; current allocated memory: 388.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 392.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 394.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 397.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixMultiply'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 400.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mux_42_32_1_1': 443 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mux_42_64_1_1': 163 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Strassen'.
INFO: [HLS 200-111]  Elapsed time: 6.08 seconds; current allocated memory: 465.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/np' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/lp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'np', 'lp', 'mp', 'mat1', 'mat2' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 29.4 seconds; current allocated memory: 687.340 MB.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:49 ; elapsed = 00:03:09 . Memory (MB): peak = 1224.441 ; gain = 789.488 ; free physical = 52371 ; free virtual = 54906
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 12:28:29 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.160 ; gain = 2.020 ; free physical = 52750 ; free virtual = 55252
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1370.160 ; gain = 0.000 ; free physical = 52544 ; free virtual = 55055
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sat Jan 25 12:29:00 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 25 12:29:01 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 25 12:29:01 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1346.898 ; gain = 0.000 ; free physical = 38589 ; free virtual = 39524
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 797530 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1493.254 ; gain = 81.000 ; free physical = 38374 ; free virtual = 39313
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-776527-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-776527-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.004 ; gain = 134.750 ; free physical = 38362 ; free virtual = 39305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.004 ; gain = 134.750 ; free physical = 38355 ; free virtual = 39299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.004 ; gain = 134.750 ; free physical = 38355 ; free virtual = 39299
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.715 ; gain = 0.000 ; free physical = 35717 ; free virtual = 36762
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.715 ; gain = 0.000 ; free physical = 35716 ; free virtual = 36762
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2523.715 ; gain = 0.000 ; free physical = 35715 ; free virtual = 36761
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2523.715 ; gain = 1111.461 ; free physical = 35757 ; free virtual = 36803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2523.715 ; gain = 1111.461 ; free physical = 35757 ; free virtual = 36803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2523.715 ; gain = 1111.461 ; free physical = 35755 ; free virtual = 36801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2523.715 ; gain = 1111.461 ; free physical = 35754 ; free virtual = 36801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 2523.715 ; gain = 1111.461 ; free physical = 35716 ; free virtual = 36765
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2812.215 ; gain = 1399.961 ; free physical = 35793 ; free virtual = 36861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2812.215 ; gain = 1399.961 ; free physical = 35793 ; free virtual = 36861
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:56 . Memory (MB): peak = 2821.230 ; gain = 1408.977 ; free physical = 35792 ; free virtual = 36861
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:57 . Memory (MB): peak = 2821.230 ; gain = 1408.977 ; free physical = 35792 ; free virtual = 36861
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:57 . Memory (MB): peak = 2821.230 ; gain = 1408.977 ; free physical = 35792 ; free virtual = 36861
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:57 . Memory (MB): peak = 2821.230 ; gain = 1408.977 ; free physical = 35792 ; free virtual = 36861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:57 . Memory (MB): peak = 2821.230 ; gain = 1408.977 ; free physical = 35792 ; free virtual = 36861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:57 . Memory (MB): peak = 2821.230 ; gain = 1408.977 ; free physical = 35792 ; free virtual = 36861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:57 . Memory (MB): peak = 2821.230 ; gain = 1408.977 ; free physical = 35792 ; free virtual = 36861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:57 . Memory (MB): peak = 2821.230 ; gain = 1408.977 ; free physical = 35792 ; free virtual = 36861
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:13 . Memory (MB): peak = 2821.230 ; gain = 432.266 ; free physical = 35819 ; free virtual = 36887
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:57 . Memory (MB): peak = 2821.238 ; gain = 1408.977 ; free physical = 35829 ; free virtual = 36898
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.340 ; gain = 0.000 ; free physical = 35726 ; free virtual = 36795
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:02:00 . Memory (MB): peak = 2886.340 ; gain = 1524.020 ; free physical = 35775 ; free virtual = 36844
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.340 ; gain = 0.000 ; free physical = 35775 ; free virtual = 36844
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 12:41:55 2020...
[Sat Jan 25 12:41:57 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:07:33 ; elapsed = 00:12:56 . Memory (MB): peak = 1611.285 ; gain = 0.000 ; free physical = 37445 ; free virtual = 38512
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 1486 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2655.039 ; gain = 0.000 ; free physical = 37973 ; free virtual = 39091
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 2655.039 ; gain = 1043.754 ; free physical = 37974 ; free virtual = 39092
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 12:42:45 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 27751 |     0 |   1182240 |  2.35 |
|   LUT as Logic             | 27545 |     0 |   1182240 |  2.33 |
|   LUT as Memory            |   206 |     0 |    591840 |  0.03 |
|     LUT as Distributed RAM |    72 |     0 |           |       |
|     LUT as Shift Register  |   134 |     0 |           |       |
| CLB Registers              | 28230 |     0 |   2364480 |  1.19 |
|   Register as Flip Flop    | 28230 |     0 |   2364480 |  1.19 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1252 |     0 |    147780 |  0.85 |
| F7 Muxes                   |   150 |     0 |    591120 |  0.03 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 52    |          Yes |         Set |            - |
| 28178 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 11.5 |     0 |      2160 |  0.53 |
|   RAMB36/FIFO*    |   10 |     0 |      2160 |  0.46 |
|     RAMB36E2 only |   10 |       |           |       |
|   RAMB18          |    3 |     0 |      4320 |  0.07 |
|     RAMB18E2 only |    3 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 28178 |            Register |
| LUT6     | 15136 |                 CLB |
| LUT4     |  6134 |                 CLB |
| LUT5     |  4224 |                 CLB |
| LUT2     |  3519 |                 CLB |
| LUT3     |  2606 |                 CLB |
| CARRY8   |  1252 |                 CLB |
| LUT1     |   658 |                 CLB |
| MUXF7    |   150 |                 CLB |
| SRL16E   |   134 |                 CLB |
| RAMS32   |    64 |                 CLB |
| FDSE     |    52 |            Register |
| DSP48E2  |    12 |          Arithmetic |
| RAMB36E2 |    10 |           Block Ram |
| RAMS64E  |     8 |                 CLB |
| RAMB18E2 |     3 |           Block Ram |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:28 ; elapsed = 00:01:55 . Memory (MB): peak = 4255.410 ; gain = 1600.371 ; free physical = 49178 ; free virtual = 50681
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 12:44:39 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.394      -33.201                    188                64745        0.071        0.000                      0                64745        1.155        0.000                       0                 28472  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.394      -33.201                    188                64745        0.071        0.000                      0                64745        1.155        0.000                       0                 28472  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          188  Failing Endpoints,  Worst Slack       -0.394ns,  Total Violation      -33.201ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_397_reg_31851_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/p_0_reg_262_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.630ns (17.515%)  route 2.967ns (82.485%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=6 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28526, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_397_reg_31851_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.066     0.066 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_397_reg_31851_reg[8]/Q
                         net (fo=1, unplaced)         0.099     0.165    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_397_reg_31851[8]
                         LUT4 (Prop_LUT4_I0_O)        0.090     0.255 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_429_reg_32005[34]_i_5/O
                         net (fo=3, unplaced)         0.193     0.448    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_429_reg_32005[34]_i_5_n_9
                         LUT5 (Prop_LUT5_I4_O)        0.032     0.480 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_461_reg_31965[34]_i_6/O
                         net (fo=21, unplaced)        0.237     0.717    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_461_reg_31965[34]_i_6_n_9
                         LUT4 (Prop_LUT4_I1_O)        0.032     0.749 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_115_fu_604[31]_i_13/O
                         net (fo=5, unplaced)         0.205     0.954    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/tmp_1384_reg_32095_reg[0]
                         LUT4 (Prop_LUT4_I0_O)        0.032     0.986 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/tmp_413_reg_32025[34]_i_3/O
                         net (fo=8, unplaced)         0.215     1.201    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/tmp_397_reg_31851_reg[0]
                         LUT2 (Prop_LUT2_I1_O)        0.032     1.233 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/ram_reg_0_i_693__0/O
                         net (fo=36, unplaced)        0.249     1.482    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/grp_p_dst_alloc_malloc_1_fu_3785_request1480_out
                         LUT4 (Prop_LUT4_I3_O)        0.032     1.514 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/tmp_31_reg_712[0]_i_6/O
                         net (fo=2, unplaced)         0.187     1.701    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/tmp_31_reg_712[0]_i_6_n_9
                         LUT4 (Prop_LUT4_I3_O)        0.032     1.733 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/tmp_31_reg_712[0]_i_14/O
                         net (fo=32, unplaced)        0.247     1.980    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/tmp_31_reg_712[0]_i_14_n_9
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.012 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/tmp_31_reg_712[22]_i_2/O
                         net (fo=1, unplaced)         0.187     2.199    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/tmp_31_reg_712[22]_i_2_n_9
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.231 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/tmp_31_reg_712[22]_i_1/O
                         net (fo=2, unplaced)         0.150     2.381    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/tmp_31_reg_712[22]_i_1_n_9
                         LUT4 (Prop_LUT4_I0_O)        0.090     2.471 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/size_i_reg_209[63]_i_27__0/O
                         net (fo=1, unplaced)         0.187     2.658    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/size_i_reg_209[63]_i_27__0_n_9
                         LUT5 (Prop_LUT5_I4_O)        0.032     2.690 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/size_i_reg_209[63]_i_8__0/O
                         net (fo=1, unplaced)         0.187     2.877    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/size_i_reg_209[63]_i_8__0_n_9
                         LUT6 (Prop_LUT6_I5_O)        0.032     2.909 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/size_i_reg_209[63]_i_3__0/O
                         net (fo=2, unplaced)         0.187     3.096    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/tmp_fu_300_p2
                         LUT3 (Prop_LUT3_I2_O)        0.032     3.128 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/ap_CS_fsm[10]_i_3__2/O
                         net (fo=3, unplaced)         0.193     3.321    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/ap_NS_fsm12_out
                         LUT2 (Prop_LUT2_I0_O)        0.032     3.353 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/p_0_reg_262[32]_i_1__0/O
                         net (fo=33, unplaced)        0.244     3.597    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/p_0_reg_2620
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/p_0_reg_262_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28526, unset)        0.000     3.300    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/p_0_reg_262_reg[13]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         FDRE (Setup_FDRE_C_R)       -0.062     3.203    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/p_0_reg_262_reg[13]
  -------------------------------------------------------------------
                         required time                          3.203    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 -0.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28526, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/grp_p_dst_alloc_malloc_1_fu_251/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg[10]/Q
                         net (fo=1, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg_n_9_[10]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/grp_p_dst_alloc_malloc_1_fu_251/tmp_40_fu_637_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28526, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/grp_p_dst_alloc_malloc_1_fu_251/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4255.410 ; gain = 0.000 ; free physical = 49175 ; free virtual = 50679
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4287.426 ; gain = 0.000 ; free physical = 49090 ; free virtual = 50624
[Sat Jan 25 12:44:56 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 4287.426 ; gain = 32.016 ; free physical = 51509 ; free virtual = 53029
[Sat Jan 25 12:44:56 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1372.152 ; gain = 0.000 ; free physical = 51004 ; free virtual = 52547
INFO: [Netlist 29-17] Analyzing 1486 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2748.191 ; gain = 0.000 ; free physical = 46974 ; free virtual = 48517
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:01:11 . Memory (MB): peak = 2748.191 ; gain = 1376.039 ; free physical = 46970 ; free virtual = 48513
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2873.156 ; gain = 82.031 ; free physical = 46893 ; free virtual = 48451

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 79492ea4

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2873.156 ; gain = 0.000 ; free physical = 47075 ; free virtual = 48632

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2185 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10ca7f231

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2928.152 ; gain = 24.012 ; free physical = 46915 ; free virtual = 48467
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 10 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10569d54e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2928.152 ; gain = 24.012 ; free physical = 46850 ; free virtual = 48421
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5551fef6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2928.152 ; gain = 24.012 ; free physical = 46791 ; free virtual = 48363
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 5551fef6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2928.152 ; gain = 24.012 ; free physical = 46782 ; free virtual = 48354
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 8c646657

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2928.152 ; gain = 24.012 ; free physical = 46691 ; free virtual = 48263
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8c646657

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2928.152 ; gain = 24.012 ; free physical = 46666 ; free virtual = 48238
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              10  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2928.152 ; gain = 0.000 ; free physical = 46653 ; free virtual = 48225
Ending Logic Optimization Task | Checksum: 8c646657

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2928.152 ; gain = 24.012 ; free physical = 46641 ; free virtual = 48213

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.394 | TNS=-33.177 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 8c646657

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.32 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 44973 ; free virtual = 46544
Ending Power Optimization Task | Checksum: 8c646657

Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 4616.590 ; gain = 1688.438 ; free physical = 45011 ; free virtual = 46582

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8c646657

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 45008 ; free virtual = 46579

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 45008 ; free virtual = 46579
Ending Netlist Obfuscation Task | Checksum: 8c646657

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 45006 ; free virtual = 46577
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:16 . Memory (MB): peak = 4616.590 ; gain = 1868.398 ; free physical = 45003 ; free virtual = 46575
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 45003 ; free virtual = 46574
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 44824 ; free virtual = 46422
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 43312 ; free virtual = 44898
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 43019 ; free virtual = 44600
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 43411 ; free virtual = 45007
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7b2d924e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 43412 ; free virtual = 45008
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 43474 ; free virtual = 45070

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 53beaf10

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 43411 ; free virtual = 45029

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10670233e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 44087 ; free virtual = 45675

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10670233e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 44074 ; free virtual = 45661
Phase 1 Placer Initialization | Checksum: 10670233e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 44077 ; free virtual = 45665

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 104c35739

Time (s): cpu = 00:01:43 ; elapsed = 00:00:53 . Memory (MB): peak = 4616.590 ; gain = 0.000 ; free physical = 44921 ; free virtual = 46542

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4723.039 ; gain = 0.000 ; free physical = 50634 ; free virtual = 52252

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 17d255a2a

Time (s): cpu = 00:05:00 ; elapsed = 00:03:02 . Memory (MB): peak = 4723.039 ; gain = 106.449 ; free physical = 50515 ; free virtual = 52134
Phase 2 Global Placement | Checksum: fabaedd3

Time (s): cpu = 00:05:16 ; elapsed = 00:03:07 . Memory (MB): peak = 4755.055 ; gain = 138.465 ; free physical = 50170 ; free virtual = 51789

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1436cde13

Time (s): cpu = 00:05:18 ; elapsed = 00:03:08 . Memory (MB): peak = 4755.055 ; gain = 138.465 ; free physical = 50051 ; free virtual = 51670

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23af49f8c

Time (s): cpu = 00:05:31 ; elapsed = 00:03:13 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 49929 ; free virtual = 51574

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f4daf46e

Time (s): cpu = 00:05:33 ; elapsed = 00:03:15 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 51014 ; free virtual = 52630

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 20eb44aee

Time (s): cpu = 00:05:34 ; elapsed = 00:03:16 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 51163 ; free virtual = 52779

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 23a77d4bd

Time (s): cpu = 00:05:47 ; elapsed = 00:03:23 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 50697 ; free virtual = 52313

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: b04fa8c9

Time (s): cpu = 00:05:54 ; elapsed = 00:03:29 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 50394 ; free virtual = 52015

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: cab9a7d9

Time (s): cpu = 00:05:55 ; elapsed = 00:03:30 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 50365 ; free virtual = 51987

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1295375eb

Time (s): cpu = 00:06:07 ; elapsed = 00:03:39 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 49973 ; free virtual = 51606

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 168ff5312

Time (s): cpu = 00:06:22 ; elapsed = 00:03:44 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 49355 ; free virtual = 50988

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 12577f320

Time (s): cpu = 00:06:27 ; elapsed = 00:03:48 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 49182 ; free virtual = 50825

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 10e4e4ce5

Time (s): cpu = 00:06:28 ; elapsed = 00:03:49 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 49120 ; free virtual = 50780

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 16d23227d

Time (s): cpu = 00:07:25 ; elapsed = 00:04:21 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 47442 ; free virtual = 49077
Phase 3 Detail Placement | Checksum: 16d23227d

Time (s): cpu = 00:07:26 ; elapsed = 00:04:21 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 47243 ; free virtual = 48879

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 187a1fe0b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 187a1fe0b

Time (s): cpu = 00:07:57 ; elapsed = 00:04:29 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 46767 ; free virtual = 48430

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 187a1fe0b

Time (s): cpu = 00:07:57 ; elapsed = 00:04:30 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 46859 ; free virtual = 48522
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.491. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.491. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1b54520fb

Time (s): cpu = 00:08:29 ; elapsed = 00:05:01 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 45314 ; free virtual = 46949
Phase 4.1.1 Post Placement Optimization | Checksum: 1b54520fb

Time (s): cpu = 00:08:29 ; elapsed = 00:05:02 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 45310 ; free virtual = 46945
Phase 4.1 Post Commit Optimization | Checksum: 1b54520fb

Time (s): cpu = 00:08:29 ; elapsed = 00:05:02 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 45302 ; free virtual = 46938

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b54520fb

Time (s): cpu = 00:08:32 ; elapsed = 00:05:03 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 45240 ; free virtual = 46876

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b54520fb

Time (s): cpu = 00:09:03 ; elapsed = 00:05:35 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 43577 ; free virtual = 45258

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 43589 ; free virtual = 45271
Phase 4.4 Final Placement Cleanup | Checksum: 1364130ad

Time (s): cpu = 00:09:04 ; elapsed = 00:05:36 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 43573 ; free virtual = 45255
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1364130ad

Time (s): cpu = 00:09:04 ; elapsed = 00:05:36 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 43556 ; free virtual = 45237
Ending Placer Task | Checksum: c22a9dec

Time (s): cpu = 00:09:04 ; elapsed = 00:05:36 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 43827 ; free virtual = 45509
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:14 ; elapsed = 00:05:44 . Memory (MB): peak = 4819.086 ; gain = 202.496 ; free physical = 43826 ; free virtual = 45507
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 43826 ; free virtual = 45507
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 43808 ; free virtual = 45504
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 43687 ; free virtual = 45435
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 43470 ; free virtual = 45187
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.79 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 43224 ; free virtual = 44940
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.50 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 42964 ; free virtual = 44681
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 42399 ; free virtual = 44143

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.491 | TNS=-78.753 |
Phase 1 Physical Synthesis Initialization | Checksum: 13d338f75

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 42164 ; free virtual = 43864
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.491 | TNS=-78.753 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_17. Replicated 4 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_136_fu_688. Net driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_136_fu_688[31]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_top_L5_fu_1248_reg[1]_rep__33_n_9. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_76_fu_448. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_dst_alloc_buckets_s_address01. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_152_fu_752. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U349/tmp_397_fu_15618_p6__0[5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_1_fu_3814/p_rect_packed_top_L5_fu_1248_reg[1]_rep__8_0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_1_fu_3814/p_rect_packed_top_L5_fu_1248_reg[0]_rep__9_0[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_1052_reg_29099[1]. Replicated 3 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_168_fu_816. Net driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_168_fu_816[31]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_99_fu_540[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U349/tmp_397_fu_15618_p6__0[4]. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_1_fu_3814/p_rect_packed_top_L5_fu_1248_reg[0]_rep__10_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U349/tmp_397_fu_15618_p6__0[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_top_L5_fu_1248_reg[1]_rep__5_n_9. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_98_fu_536[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_top_L5_fu_1248_reg[0]_rep__7_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_171_fu_828. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U349/tmp_397_fu_15618_p6__0[7]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U349/tmp_397_fu_15618_p6__0[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_1051_reg_29094[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_1052_reg_29099[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U348/tmp_394_fu_15594_p6[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_183_fu_876. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_99_fu_540[4]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_64_1_1_U169/D[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U348/tmp_394_fu_15594_p6[3]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_128_fu_656. Net driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_128_fu_656[31]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_98_fu_536[4]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_fu_240. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_top_L5_fu_1248_reg[1]_rep__31_n_9. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_top_L5_fu_1248_reg[1]_rep__23_n_9. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U349/tmp_397_fu_15618_p6__0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_114_fu_600 was not replicated.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_169_fu_820[31]_i_1_n_9. Net driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_169_fu_820[31]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_99_fu_540[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_top_L5_fu_1248_reg[1]_rep__12_n_9. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_97_fu_532[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_top_L5_fu_1248_reg[1]_rep__6_n_9. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_113_fu_596 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U349/tmp_397_fu_15618_p6__0[8]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U349/tmp_397_fu_15618_p6__0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/grp_MatrixMultiply_fu_3741_p_dmemi_data_we0. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_139_fu_700 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_170_fu_824[31]_i_1_n_9. Replicated 1 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/p_0_reg_2620. Net driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/p_0_reg_262[32]_i_1__0 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/grp_p_dst_alloc_malloc_1_fu_3785_request1480_out. Replicated 3 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/tmp_31_reg_712[0]_i_14_n_9 was not replicated.
INFO: [Physopt 32-76] Pass 2. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U349/tmp_397_fu_15618_p6__0[5]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_136_fu_688 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U349/tmp_397_fu_15618_p6__0[4]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U348/tmp_394_fu_15594_p6[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_fu_240_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U349/tmp_397_fu_15618_p6__0[0]_repN_2. Replicated 1 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_152_fu_752_repN. Net driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_152_fu_752[31]_i_1_replica was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785/p_0_reg_2620 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_76_fu_448_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 3. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/process_top_mux_42_32_1_1_U349/tmp_397_fu_15618_p6__0[0]_repN_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_152_fu_752_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 47 nets. Created 93 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 47 nets or cells. Created 93 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.491 | TNS=-41.082 |
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 40678 ; free virtual = 42381
Phase 2 Fanout Optimization | Checksum: 1cd3b8214

Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 40676 ; free virtual = 42378

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[9].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_13
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_106__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_106__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_313__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_313__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_893_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_893
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4385_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4385
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_200[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4956
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2021_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2021
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_895__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_895__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_200[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4957
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2016_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2016
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_20[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4368
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[8].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_14__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_115__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_115__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2128_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2128
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_353__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_353__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_979_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_979
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_19[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4699
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_19[1].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4698
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_196[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2214
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_208[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4383
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4948_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4948
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4384_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4384
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_200[4].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4952
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_176[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4377
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4955_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4955
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2129_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2129
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_980_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_980
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_200[2].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4954
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_977_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_977
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4949_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4949
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_200[3].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4953
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_208[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4386
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_114__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_114__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_347__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_347__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_962__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_962__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2917_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2917
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_107__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_107__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2070_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2070
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_322__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_322__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4700_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4700
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_923_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_923
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2901_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2901
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[7].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_15__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_204[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4449
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_118__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_118__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_363__1_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_363__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_999__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_999__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4352_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4352
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_200[5].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4951
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2219_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2219
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_361__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_361__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4690_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4690
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_997__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_997__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_20[1].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4367
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[5].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_17__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1080__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1080__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_127__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_127__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2380_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2380
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_400__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_400__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[4].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_18__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_135__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_135__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1132_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1132
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2603_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2603
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_428__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_428__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/addr0[6].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_6
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_285__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_285__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_98__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_98__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_85[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_5932
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_109__1_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_109__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_326__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_326__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3466_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3466
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_775_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_775
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_21[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2463
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4360_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4360
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_20[2].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4366
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_198[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2198
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1075__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1075__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_398__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_398__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2213_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2213
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_192[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4644
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1073__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1073__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1079__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1079__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2069_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2069
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2377_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2377
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_397__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_397__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4806_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4806
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[10].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/p_sum98_reg_29195_reg[10].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_202__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_119__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_119__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_196[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2215
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_224[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4733
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1006__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1006__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1071_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1071
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2237_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2237
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_365__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_365__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_390_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_390
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_712_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_712
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_892_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_892
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1477_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1477
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_66__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_66__0
INFO: [Physopt 32-661] Optimized 9 nets.  Re-placed 9 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 9 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.491 | TNS=-41.006 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 40417 ; free virtual = 42119
Phase 3 Placement Based Optimization | Checksum: 2469b931a

Time (s): cpu = 00:01:30 ; elapsed = 00:00:49 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 40411 ; free virtual = 42114

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 10 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_895__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_980_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_869_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_995__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1041__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_508__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_959__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_442_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785_ap_start_reg0. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_3785_ap_start_reg_i_6_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1031__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 40301 ; free virtual = 42004
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.491 | TNS=-40.897 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 40301 ; free virtual = 42004
Phase 4 Rewire | Checksum: 2159da193

Time (s): cpu = 00:01:32 ; elapsed = 00:00:51 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 40297 ; free virtual = 42000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 33 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/addr0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/addr0[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/addr0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/addr0[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/addr0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/addr0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/addr0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/addr1[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/addr0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/addr1[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/addr0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_110__2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/addr1[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/addr1[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/addr0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/addr1[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.491 | TNS=-40.520 |
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 39137 ; free virtual = 40839
Phase 5 Critical Cell Optimization | Checksum: 1581726e5

Time (s): cpu = 00:02:16 ; elapsed = 00:01:15 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 39133 ; free virtual = 40835

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1581726e5

Time (s): cpu = 00:02:17 ; elapsed = 00:01:15 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 39153 ; free virtual = 40855

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/process_top_p_dst_alloc_node_spl_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1581726e5

Time (s): cpu = 00:02:17 ; elapsed = 00:01:16 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 39100 ; free virtual = 40802

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1581726e5

Time (s): cpu = 00:02:17 ; elapsed = 00:01:16 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 39143 ; free virtual = 40846

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1581726e5

Time (s): cpu = 00:02:17 ; elapsed = 00:01:16 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 39150 ; free virtual = 40852

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 89 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 37 nets.  Swapped 2082 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 37 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2082 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-39.386 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 38904 ; free virtual = 40607
Phase 10 Critical Pin Optimization | Checksum: 1581726e5

Time (s): cpu = 00:02:25 ; elapsed = 00:01:32 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 38881 ; free virtual = 40584

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1581726e5

Time (s): cpu = 00:02:25 ; elapsed = 00:01:33 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 38772 ; free virtual = 40474

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1581726e5

Time (s): cpu = 00:02:25 ; elapsed = 00:01:33 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 38692 ; free virtual = 40395
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 38692 ; free virtual = 40394
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.453 | TNS=-39.386 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |         37.672  |           93  |              0  |                    47  |           0  |           1  |  00:00:26  |
|  Placement Based    |          0.000  |          0.076  |            0  |              0  |                     9  |           0  |           1  |  00:00:11  |
|  Rewire             |          0.000  |          0.109  |            0  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  Critical Cell      |          0.000  |          0.377  |            4  |              0  |                     4  |           0  |           1  |  00:00:24  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.038  |          1.134  |            0  |              0  |                    37  |           0  |           1  |  00:00:16  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.038  |         39.368  |           97  |              0  |                    98  |           0  |          11  |  00:01:19  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 38632 ; free virtual = 40335
Ending Physical Synthesis Task | Checksum: 158672ada

Time (s): cpu = 00:02:26 ; elapsed = 00:01:33 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 38814 ; free virtual = 40517
INFO: [Common 17-83] Releasing license: Implementation
324 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:54 ; elapsed = 00:01:40 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 38958 ; free virtual = 40661
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 38961 ; free virtual = 40664
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 38888 ; free virtual = 40607
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 38486 ; free virtual = 40253
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4819.086 ; gain = 0.000 ; free physical = 38448 ; free virtual = 40166
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1029e033 ConstDB: 0 ShapeSum: 9570f026 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 2b0be768

Time (s): cpu = 00:04:16 ; elapsed = 00:03:04 . Memory (MB): peak = 5741.457 ; gain = 922.371 ; free physical = 37293 ; free virtual = 39053
Post Restoration Checksum: NetGraph: cf1452e NumContArr: 1e1aa23a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2b0be768

Time (s): cpu = 00:04:16 ; elapsed = 00:03:04 . Memory (MB): peak = 5741.457 ; gain = 922.371 ; free physical = 37281 ; free virtual = 39041

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2b0be768

Time (s): cpu = 00:04:17 ; elapsed = 00:03:05 . Memory (MB): peak = 5741.457 ; gain = 922.371 ; free physical = 37137 ; free virtual = 38898

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2b0be768

Time (s): cpu = 00:04:17 ; elapsed = 00:03:05 . Memory (MB): peak = 5741.457 ; gain = 922.371 ; free physical = 37134 ; free virtual = 38895

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 2b0be768

Time (s): cpu = 00:04:24 ; elapsed = 00:03:13 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 36867 ; free virtual = 38633

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: eeb2b9e7

Time (s): cpu = 00:04:53 ; elapsed = 00:03:20 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 36363 ; free virtual = 38129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.364 | TNS=-15.869| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: fb637640

Time (s): cpu = 00:05:10 ; elapsed = 00:03:27 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 35838 ; free virtual = 37592

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 147aac2f5

Time (s): cpu = 00:06:54 ; elapsed = 00:04:25 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 35077 ; free virtual = 36835

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.02|     4x4|      0.06|     4x4|      0.09|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.21|   16x16|      0.24|     8x8|      0.22|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.03|     4x4|      0.04|     8x8|      0.13|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.02|     2x2|      0.05|     8x8|      0.16|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X28Y216->INT_X35Y251 (CLEM_X28Y216->CLEL_R_X35Y251)
	INT_X32Y260->INT_X35Y263 (BRAM_X32Y260->CLEL_R_X35Y263)
	INT_X28Y244->INT_X31Y247 (CLEM_X28Y244->CLEL_R_X31Y247)
	INT_X28Y240->INT_X31Y243 (CLEM_X28Y240->CLEL_R_X31Y243)
	INT_X32Y240->INT_X35Y243 (BRAM_X32Y240->CLEL_R_X35Y243)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14722
 Number of Nodes with overlaps = 2403
 Number of Nodes with overlaps = 464
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.694 | TNS=-481.114| WHS=0.038  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1f9884256

Time (s): cpu = 00:11:28 ; elapsed = 00:06:36 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 41535 ; free virtual = 43325

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.573 | TNS=-478.935| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2c290f732

Time (s): cpu = 00:11:49 ; elapsed = 00:06:54 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 43883 ; free virtual = 45675

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.576 | TNS=-468.548| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 155adc6d4

Time (s): cpu = 00:12:11 ; elapsed = 00:07:13 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 43116 ; free virtual = 44950
Phase 4 Rip-up And Reroute | Checksum: 155adc6d4

Time (s): cpu = 00:12:11 ; elapsed = 00:07:13 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 43112 ; free virtual = 44946

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15b89df3b

Time (s): cpu = 00:12:25 ; elapsed = 00:07:18 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 42820 ; free virtual = 44681
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.573 | TNS=-478.935| WHS=0.038  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f3f43ef2

Time (s): cpu = 00:12:28 ; elapsed = 00:07:19 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 42610 ; free virtual = 44472

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f3f43ef2

Time (s): cpu = 00:12:28 ; elapsed = 00:07:19 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 42591 ; free virtual = 44452
Phase 5 Delay and Skew Optimization | Checksum: f3f43ef2

Time (s): cpu = 00:12:29 ; elapsed = 00:07:20 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 42578 ; free virtual = 44439

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11a455692

Time (s): cpu = 00:12:37 ; elapsed = 00:07:22 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 42447 ; free virtual = 44258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.551 | TNS=-437.965| WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11a455692

Time (s): cpu = 00:12:37 ; elapsed = 00:07:23 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 42443 ; free virtual = 44254
Phase 6 Post Hold Fix | Checksum: 11a455692

Time (s): cpu = 00:12:37 ; elapsed = 00:07:23 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 42433 ; free virtual = 44245

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17138 %
  Global Horizontal Routing Utilization  = 1.17439 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 76.5258%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 88.1517%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X24Y262 -> INT_X24Y262
   INT_X34Y261 -> INT_X34Y261
   INT_X29Y233 -> INT_X29Y233
East Dir 1x1 Area, Max Cong = 76.9231%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 83.3333%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: a861d026

Time (s): cpu = 00:12:42 ; elapsed = 00:07:25 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 42373 ; free virtual = 44184

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a861d026

Time (s): cpu = 00:12:42 ; elapsed = 00:07:25 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 42478 ; free virtual = 44290

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a861d026

Time (s): cpu = 00:12:47 ; elapsed = 00:07:30 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 42548 ; free virtual = 44382

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.551 | TNS=-437.965| WHS=0.038  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: a861d026

Time (s): cpu = 00:12:47 ; elapsed = 00:07:30 . Memory (MB): peak = 5843.172 ; gain = 1024.086 ; free physical = 42543 ; free virtual = 44377
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 4.5e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.516 | TNS=-310.413 | WHS=0.045 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: a861d026

Time (s): cpu = 00:13:39 ; elapsed = 00:08:01 . Memory (MB): peak = 6626.172 ; gain = 1807.086 ; free physical = 47402 ; free virtual = 49230
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.516 | TNS=-310.413 | WHS=0.045 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/p_dmemUL_data_q1[32].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/addr0[0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.516 | TNS=-310.413 | WHS=0.045 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 94102ca6

Time (s): cpu = 00:13:51 ; elapsed = 00:08:07 . Memory (MB): peak = 6777.992 ; gain = 1958.906 ; free physical = 47138 ; free virtual = 48966
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6777.992 ; gain = 0.000 ; free physical = 47108 ; free virtual = 48935
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.516 | TNS=-310.413 | WHS=0.045 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 94102ca6

Time (s): cpu = 00:13:53 ; elapsed = 00:08:08 . Memory (MB): peak = 6777.992 ; gain = 1958.906 ; free physical = 47156 ; free virtual = 48983
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:13:53 ; elapsed = 00:08:09 . Memory (MB): peak = 6777.992 ; gain = 1958.906 ; free physical = 47393 ; free virtual = 49220
INFO: [Common 17-83] Releasing license: Implementation
351 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:07 ; elapsed = 00:08:19 . Memory (MB): peak = 6777.992 ; gain = 1958.906 ; free physical = 47396 ; free virtual = 49224
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6777.992 ; gain = 0.000 ; free physical = 47394 ; free virtual = 49221
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6777.992 ; gain = 0.000 ; free physical = 47359 ; free virtual = 49203
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 6777.992 ; gain = 0.000 ; free physical = 47230 ; free virtual = 49144
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 6777.992 ; gain = 0.000 ; free physical = 46852 ; free virtual = 48804
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 6866.035 ; gain = 88.043 ; free physical = 46292 ; free virtual = 48173
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 6866.035 ; gain = 0.000 ; free physical = 45732 ; free virtual = 47614
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
363 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 6866.035 ; gain = 0.000 ; free physical = 45222 ; free virtual = 47096
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 6866.035 ; gain = 0.000 ; free physical = 44407 ; free virtual = 46282
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:06:22 2020...
[Sat Jan 25 13:06:28 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:21:32 . Memory (MB): peak = 4287.426 ; gain = 0.000 ; free physical = 48680 ; free virtual = 50568
INFO: [Netlist 29-17] Analyzing 1486 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4537.504 ; gain = 55.070 ; free physical = 49590 ; free virtual = 51528
Restored from archive | CPU: 3.750000 secs | Memory: 57.944221 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4537.504 ; gain = 55.070 ; free physical = 49589 ; free virtual = 51527
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4537.504 ; gain = 0.000 ; free physical = 49594 ; free virtual = 51532
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 4537.504 ; gain = 250.078 ; free physical = 49588 ; free virtual = 51526
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       79081 :
       # of nets not needing routing.......... :       26618 :
           # of internally routed nets........ :       24905 :
           # of nets with no loads............ :        1546 :
           # of implicitly routed ports....... :         167 :
       # of routable nets..................... :       52463 :
           # of fully routed nets............. :       52463 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:26 ; elapsed = 00:00:05 . Memory (MB): peak = 4643.469 ; gain = 0.000 ; free physical = 49121 ; free virtual = 51039
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 13:06:59 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.353ns (39.081%)  route 2.109ns (60.919%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.851     0.851 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTBDOUT[0]
                         net (fo=244, routed)         0.691     1.542    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_2086_reg_612_reg[10][0]
    SLICE_X42Y260        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     1.632 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_5933/O
                         net (fo=1, routed)           0.016     1.648    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4048[0]
    SLICE_X42Y260        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.049     1.697 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3818/O[0]
                         net (fo=1, routed)           0.330     2.027    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data90[0]
    SLICE_X43Y252        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.081     2.108 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4048/O
                         net (fo=1, routed)           0.040     2.148    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4048_n_9
    SLICE_X43Y252        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     2.231 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1973/O
                         net (fo=1, routed)           0.349     2.580    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_306__1_4
    SLICE_X48Y244        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.031     2.611 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_869/O
                         net (fo=1, routed)           0.040     2.651    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_869_n_9
    SLICE_X48Y244        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.031     2.682 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_306__1/O
                         net (fo=1, routed)           0.181     2.863    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_306__1_n_9
    SLICE_X50Y244        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.953 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_104__1/O
                         net (fo=1, routed)           0.040     2.993    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_104__1_n_9
    SLICE_X50Y244        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.047     3.040 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_12/O
                         net (fo=2, routed)           0.422     3.462    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_139[0]
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                 -0.516    

Slack (VIOLATED) :        -0.502ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.542ns (44.221%)  route 1.945ns (55.779%))
  Logic Levels:           6  (CARRY8=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=294, routed)         0.838     1.696    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_2085_reg_607_reg[10][0]
    SLICE_X44Y269        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.082     1.778 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4733/O
                         net (fo=1, routed)           0.012     1.790    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1322_2[1]
    SLICE_X44Y269        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.208     1.998 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2358/O[5]
                         net (fo=1, routed)           0.381     2.379    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data95[5]
    SLICE_X46Y250        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.031     2.410 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1101__0/O
                         net (fo=1, routed)           0.093     2.503    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1101__0_n_9
    SLICE_X46Y249        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     2.617 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_409/O
                         net (fo=1, routed)           0.152     2.769    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_90
    SLICE_X48Y248        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.135     2.904 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_130__1/O
                         net (fo=1, routed)           0.093     2.997    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_130__1_n_9
    SLICE_X48Y248        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.114     3.111 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_17__0/O
                         net (fo=2, routed)           0.376     3.487    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr1[5]
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.280     2.985    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.985    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                 -0.502    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.422ns (40.571%)  route 2.083ns (59.429%))
  Logic Levels:           8  (CARRY8=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.851     0.851 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTBDOUT[0]
                         net (fo=244, routed)         0.713     1.564    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_2086_reg_612_reg[10][0]
    SLICE_X43Y260        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     1.645 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_5948/O
                         net (fo=1, routed)           0.020     1.665    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4048_0[1]
    SLICE_X43Y260        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.199     1.864 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3819/O[6]
                         net (fo=1, routed)           0.352     2.216    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data91[6]
    SLICE_X43Y244        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.047     2.263 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3466/O
                         net (fo=1, routed)           0.029     2.292    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3466_n_9
    SLICE_X43Y244        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.061     2.353 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1742/O
                         net (fo=1, routed)           0.432     2.785    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1742_n_9
    SLICE_X49Y235        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.031     2.816 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_775/O
                         net (fo=1, routed)           0.037     2.853    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_98__1_2
    SLICE_X49Y235        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032     2.885 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_285__1/O
                         net (fo=1, routed)           0.083     2.968    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_285__1_n_9
    SLICE_X49Y236        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     2.999 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_98__1/O
                         net (fo=1, routed)           0.090     3.089    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_98__1_n_9
    SLICE_X49Y236        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.178 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_6/O
                         net (fo=2, routed)           0.327     3.505    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_139[6]
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 1.468ns (42.305%)  route 2.002ns (57.695%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=294, routed)         0.840     1.698    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X44Y272        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     1.746 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2901/O
                         net (fo=1, routed)           0.012     1.758    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2901_n_9
    SLICE_X44Y272        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.924 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1226__0/CO[7]
                         net (fo=1, routed)           0.023     1.947    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1226__0_n_9
    SLICE_X44Y273        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     2.014 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2118/O[1]
                         net (fo=1, routed)           0.178     2.192    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_sum212_fu_25110_p2[9]
    SLICE_X45Y272        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.136     2.328 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2070/O
                         net (fo=1, routed)           0.173     2.501    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2070_n_9
    SLICE_X45Y266        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.049     2.550 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_923/O
                         net (fo=1, routed)           0.361     2.911    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_923_n_9
    SLICE_X49Y243        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.031     2.942 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_322__1/O
                         net (fo=1, routed)           0.083     3.025    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_105
    SLICE_X49Y242        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.082     3.107 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_107__1/O
                         net (fo=1, routed)           0.086     3.193    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_107__1_n_9
    SLICE_X49Y240        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     3.224 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_13/O
                         net (fo=2, routed)           0.246     3.470    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr1[9]
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.293     2.972    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.972    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.485ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.461ns (41.779%)  route 2.036ns (58.221%))
  Logic Levels:           7  (CARRY8=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=294, routed)         0.557     1.415    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X52Y255        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.135     1.550 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4417/O
                         net (fo=1, routed)           0.012     1.562    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4417_n_9
    SLICE_X52Y255        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.047     1.609 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2223/O[1]
                         net (fo=1, routed)           0.339     1.948    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_sum154_fu_21368_p2[1]
    SLICE_X46Y257        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.037 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2990/O
                         net (fo=1, routed)           0.244     2.281    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2990_n_9
    SLICE_X45Y264        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     2.396 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1271__0/O
                         net (fo=1, routed)           0.085     2.481    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1271__0_n_9
    SLICE_X46Y264        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.569 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_488__0/O
                         net (fo=1, routed)           0.177     2.746    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_488__0_n_9
    SLICE_X49Y264        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     2.828 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_151__2/O
                         net (fo=1, routed)           0.311     3.139    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_41
    SLICE_X49Y246        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.047     3.186 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_21__0/O
                         net (fo=2, routed)           0.311     3.497    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr1[1]
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                 -0.485    

Slack (VIOLATED) :        -0.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.544ns (44.728%)  route 1.908ns (55.272%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.851     0.851 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTBDOUT[0]
                         net (fo=244, routed)         0.823     1.674    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_2086_reg_612_reg[10][0]
    SLICE_X46Y283        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     1.756 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1292/O
                         net (fo=1, routed)           0.013     1.769    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_645_0[0]
    SLICE_X46Y283        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     1.940 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_911/CO[7]
                         net (fo=1, routed)           0.023     1.963    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_911_n_9
    SLICE_X46Y284        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.061     2.024 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_869__0/O[2]
                         net (fo=1, routed)           0.332     2.356    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data16[10]
    SLICE_X48Y275        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.047     2.403 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_859__0/O
                         net (fo=1, routed)           0.135     2.538    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_859__0_n_9
    SLICE_X48Y279        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     2.627 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_489/O
                         net (fo=1, routed)           0.083     2.710    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_489_n_9
    SLICE_X48Y279        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.081     2.791 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_284__2/O
                         net (fo=1, routed)           0.169     2.960    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_284__2_n_9
    SLICE_X49Y277        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.081     3.041 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_82__1/O
                         net (fo=1, routed)           0.091     3.132    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_82__1_n_9
    SLICE_X49Y276        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.081     3.213 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_14/O
                         net (fo=2, routed)           0.239     3.452    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/addr1[10]
    RAMB36_X3Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X3Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.293     2.972    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.972    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 -0.480    

Slack (VIOLATED) :        -0.478ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 1.414ns (40.586%)  route 2.070ns (59.414%))
  Logic Levels:           7  (CARRY8=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=294, routed)         0.842     1.700    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X43Y271        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     1.781 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2917/O
                         net (fo=1, routed)           0.020     1.801    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2917_n_9
    SLICE_X43Y271        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.170     1.971 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1227__0/CO[7]
                         net (fo=1, routed)           0.023     1.994    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1227__0_n_9
    SLICE_X43Y272        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.050     2.044 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2119/O[0]
                         net (fo=2, routed)           0.186     2.230    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data5__0[8]
    SLICE_X43Y272        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.047     2.277 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_962__0/O
                         net (fo=1, routed)           0.371     2.648    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_962__0_n_9
    SLICE_X49Y261        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.089     2.737 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_347__1/O
                         net (fo=1, routed)           0.230     2.967    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_99
    SLICE_X49Y243        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.088     3.055 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_114__0/O
                         net (fo=1, routed)           0.141     3.196    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_114__0_n_9
    SLICE_X49Y238        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.031     3.227 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_14__0/O
                         net (fo=2, routed)           0.257     3.484    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr1[8]
    RAMB36_X3Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 1.422ns (41.003%)  route 2.046ns (58.997%))
  Logic Levels:           8  (CARRY8=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.851     0.851 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTBDOUT[0]
                         net (fo=244, routed)         0.713     1.564    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_2086_reg_612_reg[10][0]
    SLICE_X43Y260        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     1.645 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_5948/O
                         net (fo=1, routed)           0.020     1.665    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4048_0[1]
    SLICE_X43Y260        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.199     1.864 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3819/O[6]
                         net (fo=1, routed)           0.352     2.216    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data91[6]
    SLICE_X43Y244        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.047     2.263 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3466/O
                         net (fo=1, routed)           0.029     2.292    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3466_n_9
    SLICE_X43Y244        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.061     2.353 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1742/O
                         net (fo=1, routed)           0.432     2.785    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1742_n_9
    SLICE_X49Y235        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.031     2.816 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_775/O
                         net (fo=1, routed)           0.037     2.853    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_98__1_2
    SLICE_X49Y235        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032     2.885 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_285__1/O
                         net (fo=1, routed)           0.083     2.968    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_285__1_n_9
    SLICE_X49Y236        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     2.999 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_98__1/O
                         net (fo=1, routed)           0.090     3.089    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_98__1_n_9
    SLICE_X49Y236        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.178 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_6/O
                         net (fo=2, routed)           0.290     3.468    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_139[6]
    RAMB36_X3Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.458ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 1.398ns (40.265%)  route 2.074ns (59.735%))
  Logic Levels:           6  (CARRY8=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=294, routed)         0.842     1.700    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X43Y271        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     1.781 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2917/O
                         net (fo=1, routed)           0.020     1.801    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2917_n_9
    SLICE_X43Y271        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.212     2.013 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1227__0/O[7]
                         net (fo=2, routed)           0.296     2.309    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data5__0[7]
    SLICE_X44Y266        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     2.397 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1014__0/O
                         net (fo=1, routed)           0.382     2.779    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1014__0_n_9
    SLICE_X49Y251        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     2.860 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_368__1/O
                         net (fo=1, routed)           0.084     2.944    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_97
    SLICE_X49Y249        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.047     2.991 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_119__1/O
                         net (fo=1, routed)           0.147     3.138    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_119__1_n_9
    SLICE_X49Y243        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.031     3.169 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_15__0/O
                         net (fo=2, routed)           0.303     3.472    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr1[7]
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.251     3.014    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.014    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                 -0.458    

Slack (VIOLATED) :        -0.454ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.468ns (42.849%)  route 1.958ns (57.151%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=294, routed)         0.840     1.698    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X44Y272        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     1.746 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2901/O
                         net (fo=1, routed)           0.012     1.758    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2901_n_9
    SLICE_X44Y272        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.924 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1226__0/CO[7]
                         net (fo=1, routed)           0.023     1.947    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1226__0_n_9
    SLICE_X44Y273        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     2.014 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2118/O[1]
                         net (fo=1, routed)           0.178     2.192    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_sum212_fu_25110_p2[9]
    SLICE_X45Y272        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.136     2.328 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2070/O
                         net (fo=1, routed)           0.173     2.501    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2070_n_9
    SLICE_X45Y266        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.049     2.550 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_923/O
                         net (fo=1, routed)           0.361     2.911    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_923_n_9
    SLICE_X49Y243        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.031     2.942 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_322__1/O
                         net (fo=1, routed)           0.083     3.025    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_105
    SLICE_X49Y242        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.082     3.107 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_107__1/O
                         net (fo=1, routed)           0.086     3.193    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_107__1_n_9
    SLICE_X49Y240        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     3.224 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_13/O
                         net (fo=2, routed)           0.202     3.426    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr1[9]
    RAMB36_X3Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.293     2.972    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          2.972    
                         arrival time                          -3.426    
  -------------------------------------------------------------------
                         slack                                 -0.454    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 13:07:03 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 27676 |     0 |   1182240 |  2.34 |
|   LUT as Logic             | 27562 |     0 |   1182240 |  2.33 |
|   LUT as Memory            |   114 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |    40 |     0 |           |       |
|     LUT as Shift Register  |    74 |     0 |           |       |
| CLB Registers              | 28279 |     0 |   2364480 |  1.20 |
|   Register as Flip Flop    | 28279 |     0 |   2364480 |  1.20 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1252 |     0 |    147780 |  0.85 |
| F7 Muxes                   |   150 |     0 |    591120 |  0.03 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 52    |          Yes |         Set |            - |
| 28227 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  6497 |     0 |    147780 |  4.40 |
|   CLBL                                     |  3204 |     0 |           |       |
|   CLBM                                     |  3293 |     0 |           |       |
| LUT as Logic                               | 27562 |     0 |   1182240 |  2.33 |
|   using O5 output only                     |   111 |       |           |       |
|   using O6 output only                     | 22698 |       |           |       |
|   using O5 and O6                          |  4753 |       |           |       |
| LUT as Memory                              |   114 |     0 |    591840 |  0.02 |
|   LUT as Distributed RAM                   |    40 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     8 |       |           |       |
|     using O5 and O6                        |    32 |       |           |       |
|   LUT as Shift Register                    |    74 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    14 |       |           |       |
|     using O5 and O6                        |    60 |       |           |       |
| CLB Registers                              | 28279 |     0 |   2364480 |  1.20 |
|   Register driven from within the CLB      |  8952 |       |           |       |
|   Register driven from outside the CLB     | 19327 |       |           |       |
|     LUT in front of the register is unused | 11804 |       |           |       |
|     LUT in front of the register is used   |  7523 |       |           |       |
| Unique Control Sets                        |   960 |       |    295560 |  0.32 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 11.5 |     0 |      2160 |  0.53 |
|   RAMB36/FIFO*    |   10 |     0 |      2160 |  0.46 |
|     RAMB36E2 only |   10 |       |           |       |
|   RAMB18          |    3 |     0 |      4320 |  0.07 |
|     RAMB18E2 only |    3 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 28227 |            Register |
| LUT6     | 15167 |                 CLB |
| LUT4     |  6141 |                 CLB |
| LUT5     |  4232 |                 CLB |
| LUT2     |  3522 |                 CLB |
| LUT3     |  2605 |                 CLB |
| CARRY8   |  1252 |                 CLB |
| LUT1     |   648 |                 CLB |
| MUXF7    |   150 |                 CLB |
| SRL16E   |   134 |                 CLB |
| RAMS32   |    64 |                 CLB |
| FDSE     |    52 |            Register |
| DSP48E2  |    12 |          Arithmetic |
| RAMB36E2 |    10 |           Block Ram |
| RAMS64E  |     8 |                 CLB |
| RAMB18E2 |     3 |           Block Ram |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  6497 |    0 |    0 |  13.19 |   0.00 |   0.00 |
|   CLBL                     |  3204 |    0 |    0 |  13.02 |   0.00 |   0.00 |
|   CLBM                     |  3293 |    0 |    0 |  13.35 |   0.00 |   0.00 |
| CLB LUTs                   | 27676 |    0 |    0 |   7.02 |   0.00 |   0.00 |
|   LUT as Logic             | 27562 |    0 |    0 |   6.99 |   0.00 |   0.00 |
|   LUT as Memory            |   114 |    0 |    0 |   0.06 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    40 |    0 |    0 |   0.02 |   0.00 |   0.00 |
|     LUT as Shift Register  |    74 |    0 |    0 |   0.04 |   0.00 |   0.00 |
| CLB Registers              | 28279 |    0 |    0 |   3.59 |   0.00 |   0.00 |
| CARRY8                     |  1252 |    0 |    0 |   2.54 |   0.00 |   0.00 |
| F7 Muxes                   |   150 |    0 |    0 |   0.08 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  11.5 |    0 |    0 |   1.60 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    10 |    0 |    0 |   1.39 |   0.00 |   0.00 |
|   RAMB18                   |     3 |    0 |    0 |   0.21 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    12 |    0 |    0 |   0.53 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   960 |    0 |    0 |   0.97 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 13:07:04 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.516     -310.413                   2396                64858        0.045        0.000                      0                64858        1.155        0.000                       0                 28521  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.516     -310.413                   2396                64858        0.045        0.000                      0                64858        1.155        0.000                       0                 28521  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         2396  Failing Endpoints,  Worst Slack       -0.516ns,  Total Violation     -310.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.353ns (39.081%)  route 2.109ns (60.919%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.851     0.851 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTBDOUT[0]
                         net (fo=244, routed)         0.691     1.542    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_2086_reg_612_reg[10][0]
    SLICE_X42Y260        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     1.632 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_5933/O
                         net (fo=1, routed)           0.016     1.648    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4048[0]
    SLICE_X42Y260        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.049     1.697 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3818/O[0]
                         net (fo=1, routed)           0.330     2.027    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data90[0]
    SLICE_X43Y252        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.081     2.108 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4048/O
                         net (fo=1, routed)           0.040     2.148    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4048_n_9
    SLICE_X43Y252        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     2.231 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1973/O
                         net (fo=1, routed)           0.349     2.580    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_306__1_4
    SLICE_X48Y244        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.031     2.611 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_869/O
                         net (fo=1, routed)           0.040     2.651    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_869_n_9
    SLICE_X48Y244        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.031     2.682 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_306__1/O
                         net (fo=1, routed)           0.181     2.863    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_306__1_n_9
    SLICE_X50Y244        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.953 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_104__1/O
                         net (fo=1, routed)           0.040     2.993    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_104__1_n_9
    SLICE_X50Y244        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.047     3.040 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_3741/ram_reg_0_i_12/O
                         net (fo=2, routed)           0.422     3.462    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_139[0]
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                 -0.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_184_fu_880_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_394/extLd81_reg_28409_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_clk
    SLICE_X40Y146        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_184_fu_880_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.038 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_184_fu_880_reg[18]/Q
                         net (fo=2, routed)           0.053     0.091    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_184_fu_880[18]
    SLICE_X40Y147        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/extLd81_reg_28409_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28575, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_clk
    SLICE_X40Y147        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/extLd81_reg_28409_reg[18]/C
                         clock pessimism              0.000     0.000    
    SLICE_X40Y147        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.046    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/extLd81_reg_28409_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X3Y46  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X3Y46  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X3Y46  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.516355, worst hold slack (WHS)=0.045000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.516355) is less than 0
HLS EXTRACTION: calculating BRAM count: (3 bram18) + 2 * (10 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 27676 28279 12 23 0 74 6497 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 13:07:05 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           6497
LUT:          27676
FF:           28279
DSP:             12
BRAM:            23
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.694
CP achieved post-implementation:    3.816
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:07:05 2020...
INFO: [HLS 200-112] Total elapsed time: 2527.6 seconds; peak allocated memory: 687.340 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 25 13:07:07 2020...
