0.7
2020.2
Nov 18 2020
09:47:47
D:/Projects_Verilog/project_4_multiport_declaration/project_4_multiport_declaration.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/Projects_Verilog/project_4_multiport_declaration/project_4_multiport_declaration.srcs/sources_1/new/multibit_addition.v,1684573146,verilog,,,,multibit_addition,,,,,,,,
