[0m[[0m[0mdebug[0m] [0m[0mCopy resource mappings: [0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/vsrc/AsyncResetReg.v,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/vsrc/AsyncResetReg.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/vsrc/ClockDivider3.v,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/vsrc/ClockDivider3.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/vsrc/EICG_wrapper.v,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/vsrc/EICG_wrapper.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/vsrc/TestDriver.v,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/vsrc/TestDriver.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/vsrc/plusarg_reader.v,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/vsrc/plusarg_reader.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/vsrc/SimJTAG.v,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/vsrc/SimJTAG.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/vsrc/ClockDivider2.v,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/vsrc/ClockDivider2.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/vsrc/RoccBlackBox.v,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/vsrc/RoccBlackBox.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/vsrc/SimDTM.v,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/vsrc/SimDTM.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/csrc/float_fix.cc,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/csrc/float_fix.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/csrc/SimDTM.cc,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/csrc/SimDTM.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/csrc/remote_bitbang.cc,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/csrc/remote_bitbang.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/csrc/verilator.h,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/csrc/verilator.h)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/csrc/remote_bitbang.h,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/csrc/remote_bitbang.h)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/csrc/emulator.cc,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/csrc/emulator.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/csrc/SimJTAG.cc,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/csrc/SimJTAG.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/src/main/resources/csrc/comlog.cc,/home/pnson/tmp/RISCV/ROCKET/rocket-chip-editting-scala/target/scala-2.12/classes/csrc/comlog.cc)[0m
