Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Fri Jun 16 17:02:10 2023
| Host         : LAPTOP-TLK1S9GH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blackjack_timing_summary_routed.rpt -pb blackjack_timing_summary_routed.pb -rpx blackjack_timing_summary_routed.rpx -warn_on_violation
| Design       : blackjack
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     85          
LUTAR-1    Warning           LUT drives async reset alert    58          
TIMING-20  Warning           Non-clocked latch               29          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (639)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (639)
--------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: btn[3] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clk_div_0/clk_div_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: point_1_reg[0]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: point_1_reg[0]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: point_1_reg[0]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: point_1_reg[1]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: point_1_reg[1]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: point_1_reg[1]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: point_1_reg[2]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: point_1_reg[2]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: point_1_reg[2]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: point_1_reg[3]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: point_1_reg[3]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: point_1_reg[3]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: point_1_reg[4]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: point_1_reg[4]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: point_1_reg[4]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: point_1_reg[5]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: point_1_reg[5]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: point_1_reg[5]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: point_1_reg[6]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: point_1_reg[6]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: point_1_reg[6]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: point_2_reg[0]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: point_2_reg[0]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: point_2_reg[0]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: point_2_reg[1]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: point_2_reg[1]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: point_2_reg[1]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: point_2_reg[2]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: point_2_reg[2]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: point_2_reg[2]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: point_2_reg[3]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: point_2_reg[3]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: point_2_reg[3]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: point_2_reg[4]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: point_2_reg[4]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: point_2_reg[4]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: point_2_reg[5]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: point_2_reg[5]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: point_2_reg[5]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: point_2_reg[6]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: point_2_reg[6]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: point_2_reg[6]_P/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: rand_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: rand_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: rand_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: rand_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.058        0.000                      0                   52        0.264        0.000                      0                   52        3.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.058        0.000                      0                   52        0.264        0.000                      0                   52        3.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.828ns (24.003%)  route 2.622ns (75.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.927ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.853     5.927    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456     6.383 f  clk_div_0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.823     7.206    clk_div_0/cnt[20]
    SLICE_X112Y81        LUT4 (Prop_lut4_I1_O)        0.124     7.330 f  clk_div_0/cnt[25]_i_6/O
                         net (fo=1, routed)           0.794     8.124    clk_div_0/cnt[25]_i_6_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.311     8.559    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.683 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.693     9.376    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  clk_div_0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.671    13.435    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  clk_div_0/cnt_reg[1]/C
                         clock pessimism              0.463    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.429    13.434    clk_div_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.828ns (24.003%)  route 2.622ns (75.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.927ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.853     5.927    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456     6.383 f  clk_div_0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.823     7.206    clk_div_0/cnt[20]
    SLICE_X112Y81        LUT4 (Prop_lut4_I1_O)        0.124     7.330 f  clk_div_0/cnt[25]_i_6/O
                         net (fo=1, routed)           0.794     8.124    clk_div_0/cnt[25]_i_6_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.311     8.559    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.683 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.693     9.376    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  clk_div_0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.671    13.435    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  clk_div_0/cnt_reg[2]/C
                         clock pessimism              0.463    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.429    13.434    clk_div_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.828ns (24.003%)  route 2.622ns (75.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.927ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.853     5.927    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456     6.383 f  clk_div_0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.823     7.206    clk_div_0/cnt[20]
    SLICE_X112Y81        LUT4 (Prop_lut4_I1_O)        0.124     7.330 f  clk_div_0/cnt[25]_i_6/O
                         net (fo=1, routed)           0.794     8.124    clk_div_0/cnt[25]_i_6_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.311     8.559    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.683 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.693     9.376    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  clk_div_0/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.671    13.435    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  clk_div_0/cnt_reg[3]/C
                         clock pessimism              0.463    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.429    13.434    clk_div_0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.828ns (24.003%)  route 2.622ns (75.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.927ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.853     5.927    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456     6.383 f  clk_div_0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.823     7.206    clk_div_0/cnt[20]
    SLICE_X112Y81        LUT4 (Prop_lut4_I1_O)        0.124     7.330 f  clk_div_0/cnt[25]_i_6/O
                         net (fo=1, routed)           0.794     8.124    clk_div_0/cnt[25]_i_6_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.311     8.559    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.683 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.693     9.376    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  clk_div_0/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.671    13.435    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  clk_div_0/cnt_reg[4]/C
                         clock pessimism              0.463    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.429    13.434    clk_div_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.828ns (24.225%)  route 2.590ns (75.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.927ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.853     5.927    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456     6.383 f  clk_div_0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.823     7.206    clk_div_0/cnt[20]
    SLICE_X112Y81        LUT4 (Prop_lut4_I1_O)        0.124     7.330 f  clk_div_0/cnt[25]_i_6/O
                         net (fo=1, routed)           0.794     8.124    clk_div_0/cnt[25]_i_6_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.311     8.559    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.683 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.662     9.345    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.675    13.439    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[13]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X113Y79        FDRE (Setup_fdre_C_R)       -0.429    13.438    clk_div_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.828ns (24.225%)  route 2.590ns (75.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.927ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.853     5.927    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456     6.383 f  clk_div_0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.823     7.206    clk_div_0/cnt[20]
    SLICE_X112Y81        LUT4 (Prop_lut4_I1_O)        0.124     7.330 f  clk_div_0/cnt[25]_i_6/O
                         net (fo=1, routed)           0.794     8.124    clk_div_0/cnt[25]_i_6_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.311     8.559    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.683 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.662     9.345    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.675    13.439    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[14]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X113Y79        FDRE (Setup_fdre_C_R)       -0.429    13.438    clk_div_0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.828ns (24.225%)  route 2.590ns (75.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.927ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.853     5.927    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456     6.383 f  clk_div_0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.823     7.206    clk_div_0/cnt[20]
    SLICE_X112Y81        LUT4 (Prop_lut4_I1_O)        0.124     7.330 f  clk_div_0/cnt[25]_i_6/O
                         net (fo=1, routed)           0.794     8.124    clk_div_0/cnt[25]_i_6_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.311     8.559    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.683 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.662     9.345    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.675    13.439    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[15]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X113Y79        FDRE (Setup_fdre_C_R)       -0.429    13.438    clk_div_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.828ns (24.225%)  route 2.590ns (75.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.927ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.853     5.927    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456     6.383 f  clk_div_0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.823     7.206    clk_div_0/cnt[20]
    SLICE_X112Y81        LUT4 (Prop_lut4_I1_O)        0.124     7.330 f  clk_div_0/cnt[25]_i_6/O
                         net (fo=1, routed)           0.794     8.124    clk_div_0/cnt[25]_i_6_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.311     8.559    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.683 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.662     9.345    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.675    13.439    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[16]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X113Y79        FDRE (Setup_fdre_C_R)       -0.429    13.438    clk_div_0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.828ns (24.238%)  route 2.588ns (75.762%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.927ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.853     5.927    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456     6.383 f  clk_div_0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.823     7.206    clk_div_0/cnt[20]
    SLICE_X112Y81        LUT4 (Prop_lut4_I1_O)        0.124     7.330 f  clk_div_0/cnt[25]_i_6/O
                         net (fo=1, routed)           0.794     8.124    clk_div_0/cnt[25]_i_6_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.311     8.559    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.683 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.660     9.343    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.678    13.442    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[25]/C
                         clock pessimism              0.463    13.906    
                         clock uncertainty           -0.035    13.870    
    SLICE_X113Y82        FDRE (Setup_fdre_C_R)       -0.429    13.441    clk_div_0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.441    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.828ns (24.950%)  route 2.491ns (75.050%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.927ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.853     5.927    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456     6.383 f  clk_div_0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.823     7.206    clk_div_0/cnt[20]
    SLICE_X112Y81        LUT4 (Prop_lut4_I1_O)        0.124     7.330 f  clk_div_0/cnt[25]_i_6/O
                         net (fo=1, routed)           0.794     8.124    clk_div_0/cnt[25]_i_6_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124     8.248 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.311     8.559    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.683 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.562     9.245    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y77        FDRE                                         r  clk_div_0/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.672    13.436    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y77        FDRE                                         r  clk_div_0/cnt_reg[5]/C
                         clock pessimism              0.463    13.900    
                         clock uncertainty           -0.035    13.864    
    SLICE_X113Y77        FDRE (Setup_fdre_C_R)       -0.429    13.435    clk_div_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.435    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  4.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.628     1.714    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  clk_div_0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.975    clk_div_0/cnt[20]
    SLICE_X113Y80        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.083 r  clk_div_0/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.083    clk_div_0/data0[20]
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.240    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[20]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X113Y80        FDRE (Hold_fdre_C_D)         0.105     1.819    clk_div_0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.629     1.715    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  clk_div_0/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  clk_div_0/cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.976    clk_div_0/cnt[24]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.084 r  clk_div_0/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.084    clk_div_0/data0[24]
    SLICE_X113Y81        FDRE                                         r  clk_div_0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.899     2.241    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  clk_div_0/cnt_reg[24]/C
                         clock pessimism             -0.526     1.715    
    SLICE_X113Y81        FDRE (Hold_fdre_C_D)         0.105     1.820    clk_div_0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.710    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  clk_div_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141     1.851 r  clk_div_0/cnt_reg[4]/Q
                         net (fo=3, routed)           0.120     1.971    clk_div_0/cnt[4]
    SLICE_X113Y76        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.079 r  clk_div_0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.079    clk_div_0/data0[4]
    SLICE_X113Y76        FDRE                                         r  clk_div_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.893     2.235    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  clk_div_0/cnt_reg[4]/C
                         clock pessimism             -0.525     1.710    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.105     1.815    clk_div_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.626     1.712    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y77        FDRE                                         r  clk_div_0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  clk_div_0/cnt_reg[8]/Q
                         net (fo=2, routed)           0.120     1.973    clk_div_0/cnt[8]
    SLICE_X113Y77        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.081 r  clk_div_0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.081    clk_div_0/data0[8]
    SLICE_X113Y77        FDRE                                         r  clk_div_0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.895     2.237    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y77        FDRE                                         r  clk_div_0/cnt_reg[8]/C
                         clock pessimism             -0.525     1.712    
    SLICE_X113Y77        FDRE (Hold_fdre_C_D)         0.105     1.817    clk_div_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.627     1.713    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  clk_div_0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.120     1.974    clk_div_0/cnt[16]
    SLICE_X113Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.082 r  clk_div_0/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.082    clk_div_0/data0[16]
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.897     2.239    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[16]/C
                         clock pessimism             -0.526     1.713    
    SLICE_X113Y79        FDRE (Hold_fdre_C_D)         0.105     1.818    clk_div_0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.626     1.712    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y78        FDRE                                         r  clk_div_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  clk_div_0/cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.974    clk_div_0/cnt[12]
    SLICE_X113Y78        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.082 r  clk_div_0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.082    clk_div_0/data0[12]
    SLICE_X113Y78        FDRE                                         r  clk_div_0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.238    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y78        FDRE                                         r  clk_div_0/cnt_reg[12]/C
                         clock pessimism             -0.526     1.712    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.105     1.817    clk_div_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.628     1.714    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  clk_div_0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.114     1.969    clk_div_0/cnt[17]
    SLICE_X113Y80        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.084 r  clk_div_0/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.084    clk_div_0/data0[17]
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.240    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[17]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X113Y80        FDRE (Hold_fdre_C_D)         0.105     1.819    clk_div_0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.626     1.712    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y78        FDRE                                         r  clk_div_0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  clk_div_0/cnt_reg[9]/Q
                         net (fo=3, routed)           0.115     1.968    clk_div_0/cnt[9]
    SLICE_X113Y78        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.083 r  clk_div_0/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.083    clk_div_0/data0[9]
    SLICE_X113Y78        FDRE                                         r  clk_div_0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.238    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y78        FDRE                                         r  clk_div_0/cnt_reg[9]/C
                         clock pessimism             -0.526     1.712    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.105     1.817    clk_div_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.627     1.713    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  clk_div_0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.115     1.969    clk_div_0/cnt[13]
    SLICE_X113Y79        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.084 r  clk_div_0/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.084    clk_div_0/data0[13]
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.897     2.239    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[13]/C
                         clock pessimism             -0.526     1.713    
    SLICE_X113Y79        FDRE (Hold_fdre_C_D)         0.105     1.818    clk_div_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.626     1.712    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y77        FDRE                                         r  clk_div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  clk_div_0/cnt_reg[5]/Q
                         net (fo=3, routed)           0.115     1.968    clk_div_0/cnt[5]
    SLICE_X113Y77        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.083 r  clk_div_0/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.083    clk_div_0/data0[5]
    SLICE_X113Y77        FDRE                                         r  clk_div_0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.895     2.237    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y77        FDRE                                         r  clk_div_0/cnt_reg[5]/C
                         clock pessimism             -0.525     1.712    
    SLICE_X113Y77        FDRE (Hold_fdre_C_D)         0.105     1.817    clk_div_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y79   clk_div_0/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y80   clk_div_0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y78   clk_div_0/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y78   clk_div_0/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y78   clk_div_0/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y79   clk_div_0/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y79   clk_div_0/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y79   clk_div_0/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y79   clk_div_0/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   clk_div_0/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   clk_div_0/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y78   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y78   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y78   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y78   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y78   clk_div_0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y78   clk_div_0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   clk_div_0/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   clk_div_0/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   clk_div_0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y80   clk_div_0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y78   clk_div_0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y78   clk_div_0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y78   clk_div_0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y78   clk_div_0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y78   clk_div_0/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y78   clk_div_0/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           212 Endpoints
Min Delay           212 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            ar_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.980ns  (logic 8.107ns (31.206%)  route 17.872ns (68.794%))
  Logic Levels:           21  (CARRY4=2 IBUF=1 LDCE=3 LUT2=1 LUT3=4 LUT4=1 LUT5=5 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  btn_IBUF[2]_inst/O
                         net (fo=24, routed)          3.359     4.872    btn_IBUF[2]
    SLICE_X107Y74        LUT3 (Prop_lut3_I1_O)        0.118     4.990 f  point_2_reg[0]_LDC_i_3/O
                         net (fo=8, routed)           0.837     5.827    point_2_reg[0]_LDC_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I0_O)        0.354     6.181 r  point_2_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.420     6.602    point_2_reg[0]_LDC_i_2_n_0
    SLICE_X106Y72        LDCE (SetClr_ldce_CLR_Q)     1.093     7.695 f  point_2_reg[0]_LDC/Q
                         net (fo=9, routed)           0.835     8.530    point_2_reg[0]_LDC_n_0
    SLICE_X107Y72        LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  point_2[0]_C_i_1/O
                         net (fo=5, routed)           1.221     9.875    point_2[0]
    SLICE_X105Y74        LUT6 (Prop_lut6_I1_O)        0.124     9.999 r  point_2_reg[6]_LDC_i_4/O
                         net (fo=4, routed)           0.684    10.682    point_2_reg[6]_LDC_i_4_n_0
    SLICE_X104Y74        LUT5 (Prop_lut5_I4_O)        0.146    10.828 f  point_2_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           0.849    11.678    point_2_reg[3]_LDC_i_3_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    12.006 r  point_2_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.656    12.662    point_2_reg[3]_LDC_i_2_n_0
    SLICE_X104Y73        LDCE (SetClr_ldce_CLR_Q)     0.898    13.560 f  point_2_reg[3]_LDC/Q
                         net (fo=5, routed)           0.685    14.245    point_2_reg[3]_LDC_n_0
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.124    14.369 r  point_2[3]_C_i_1/O
                         net (fo=10, routed)          0.613    14.982    point_2[3]
    SLICE_X105Y74        LUT5 (Prop_lut5_I2_O)        0.124    15.106 r  point_2_reg[5]_LDC_i_3/O
                         net (fo=5, routed)           0.968    16.074    point_2_reg[5]_LDC_i_3_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.124    16.198 f  num0_reg[1]_LDC_i_3/O
                         net (fo=5, routed)           0.834    17.032    num0_reg[1]_LDC_i_3_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I0_O)        0.150    17.182 r  num1_reg[2]_LDC_i_5/O
                         net (fo=1, routed)           0.871    18.053    num1_reg[2]_LDC_i_5_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.659 r  num1_reg[2]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.009    18.668    num1_reg[2]_LDC_i_3_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.002 r  num1_reg[3]_LDC_i_3/O[1]
                         net (fo=9, routed)           1.012    20.014    num14[5]
    SLICE_X108Y73        LUT5 (Prop_lut5_I2_O)        0.303    20.317 r  num1_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.568    20.885    num1_reg[2]_LDC_i_2_n_0
    SLICE_X111Y77        LDCE (SetClr_ldce_CLR_Q)     0.885    21.770 f  num1_reg[2]_LDC/Q
                         net (fo=1, routed)           0.493    22.263    num1_reg[2]_LDC_n_0
    SLICE_X111Y77        LUT3 (Prop_lut3_I1_O)        0.124    22.387 f  num1[2]_C_i_1/O
                         net (fo=10, routed)          1.377    23.764    num1[2]
    SLICE_X110Y70        LUT6 (Prop_lut6_I0_O)        0.124    23.888 r  ar[11]_i_3/O
                         net (fo=1, routed)           0.000    23.888    ar[11]_i_3_n_0
    SLICE_X110Y70        MUXF7 (Prop_muxf7_I0_O)      0.212    24.100 r  ar_reg[11]_i_1/O
                         net (fo=13, routed)          0.948    25.048    ar_reg[11]_i_1_n_0
    SLICE_X112Y78        LUT2 (Prop_lut2_I0_O)        0.299    25.347 r  ar[2]_i_1/O
                         net (fo=1, routed)           0.633    25.980    ar[2]_i_1_n_0
    SLICE_X112Y78        FDSE                                         r  ar_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            ar_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.279ns  (logic 8.268ns (32.705%)  route 17.011ns (67.295%))
  Logic Levels:           21  (CARRY4=1 IBUF=1 LDCE=4 LUT2=2 LUT3=3 LUT5=3 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btn_IBUF[3]_inst/O
                         net (fo=54, routed)          3.488     4.996    btn_IBUF[3]
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.152     5.148 r  point_1_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.713     5.861    point_1_reg[0]_LDC_i_2_n_0
    SLICE_X109Y73        LDCE (SetClr_ldce_CLR_Q)     1.093     6.954 f  point_1_reg[0]_LDC/Q
                         net (fo=7, routed)           1.216     8.170    point_1_reg[0]_LDC_n_0
    SLICE_X109Y74        LUT3 (Prop_lut3_I1_O)        0.124     8.294 r  point_1[0]_C_i_1/O
                         net (fo=7, routed)           0.888     9.181    point_1[0]
    SLICE_X109Y76        LUT6 (Prop_lut6_I1_O)        0.124     9.305 r  point_1_reg[6]_LDC_i_4/O
                         net (fo=4, routed)           0.606     9.911    point_1_reg[6]_LDC_i_4_n_0
    SLICE_X109Y76        LUT5 (Prop_lut5_I4_O)        0.124    10.035 f  point_1_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           0.274    10.310    point_1_reg[3]_LDC_i_3_n_0
    SLICE_X109Y76        LUT2 (Prop_lut2_I1_O)        0.124    10.434 r  point_1_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.668    11.101    point_1_reg[3]_LDC_i_2_n_0
    SLICE_X108Y76        LDCE (SetClr_ldce_CLR_Q)     0.898    11.999 f  point_1_reg[3]_LDC/Q
                         net (fo=5, routed)           0.297    12.296    point_1_reg[3]_LDC_n_0
    SLICE_X109Y76        LUT3 (Prop_lut3_I1_O)        0.118    12.414 r  point_1[3]_C_i_1/O
                         net (fo=10, routed)          0.703    13.117    point_1[3]
    SLICE_X108Y76        LUT6 (Prop_lut6_I2_O)        0.326    13.443 f  point_1_reg[6]_LDC_i_3/O
                         net (fo=5, routed)           1.193    14.636    point_1_reg[6]_LDC_i_3_n_0
    SLICE_X105Y75        LUT2 (Prop_lut2_I1_O)        0.124    14.760 r  point_1_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.631    15.391    point_1_reg[6]_LDC_i_2_n_0
    SLICE_X105Y74        LDCE (SetClr_ldce_CLR_Q)     0.885    16.276 f  point_1_reg[6]_LDC/Q
                         net (fo=6, routed)           1.486    17.762    point_1_reg[6]_LDC_n_0
    SLICE_X108Y75        LUT6 (Prop_lut6_I4_O)        0.124    17.886 r  num3_reg[3]_LDC_i_5/O
                         net (fo=1, routed)           0.000    17.886    num3_reg[3]_LDC_i_5_n_0
    SLICE_X108Y75        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.136 r  num3_reg[3]_LDC_i_3/O[2]
                         net (fo=9, routed)           1.047    19.184    num32[6]
    SLICE_X111Y75        LUT5 (Prop_lut5_I3_O)        0.329    19.513 f  num3_reg[0]_LDC_i_5/O
                         net (fo=2, routed)           0.448    19.961    num3_reg[0]_LDC_i_5_n_0
    SLICE_X111Y75        LUT6 (Prop_lut6_I5_O)        0.326    20.287 r  num3_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.765    21.051    num3_reg[0]_LDC_i_2_n_0
    SLICE_X111Y75        LDCE (SetClr_ldce_CLR_Q)     0.885    21.936 f  num3_reg[0]_LDC/Q
                         net (fo=1, routed)           0.828    22.764    num3_reg[0]_LDC_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    22.888 f  num3[0]_C_i_1/O
                         net (fo=9, routed)           1.309    24.197    num3[0]
    SLICE_X112Y69        LUT6 (Prop_lut6_I4_O)        0.124    24.321 r  ar[3]_i_5/O
                         net (fo=1, routed)           0.000    24.321    ar[3]_i_5_n_0
    SLICE_X112Y69        MUXF7 (Prop_muxf7_I0_O)      0.209    24.530 r  ar_reg[3]_i_4/O
                         net (fo=1, routed)           0.452    24.982    ar_reg[3]_i_4_n_0
    SLICE_X112Y69        LUT6 (Prop_lut6_I5_O)        0.297    25.279 r  ar[3]_i_1/O
                         net (fo=1, routed)           0.000    25.279    ar[3]_i_1_n_0
    SLICE_X112Y69        FDRE                                         r  ar_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            ar_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.159ns  (logic 8.104ns (32.210%)  route 17.055ns (67.790%))
  Logic Levels:           21  (CARRY4=1 IBUF=1 LDCE=4 LUT2=2 LUT3=3 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btn_IBUF[3]_inst/O
                         net (fo=54, routed)          3.488     4.996    btn_IBUF[3]
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.152     5.148 r  point_1_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.713     5.861    point_1_reg[0]_LDC_i_2_n_0
    SLICE_X109Y73        LDCE (SetClr_ldce_CLR_Q)     1.093     6.954 f  point_1_reg[0]_LDC/Q
                         net (fo=7, routed)           1.216     8.170    point_1_reg[0]_LDC_n_0
    SLICE_X109Y74        LUT3 (Prop_lut3_I1_O)        0.124     8.294 r  point_1[0]_C_i_1/O
                         net (fo=7, routed)           0.888     9.181    point_1[0]
    SLICE_X109Y76        LUT6 (Prop_lut6_I1_O)        0.124     9.305 r  point_1_reg[6]_LDC_i_4/O
                         net (fo=4, routed)           0.606     9.911    point_1_reg[6]_LDC_i_4_n_0
    SLICE_X109Y76        LUT5 (Prop_lut5_I4_O)        0.124    10.035 f  point_1_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           0.274    10.310    point_1_reg[3]_LDC_i_3_n_0
    SLICE_X109Y76        LUT2 (Prop_lut2_I1_O)        0.124    10.434 r  point_1_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.668    11.101    point_1_reg[3]_LDC_i_2_n_0
    SLICE_X108Y76        LDCE (SetClr_ldce_CLR_Q)     0.898    11.999 f  point_1_reg[3]_LDC/Q
                         net (fo=5, routed)           0.297    12.296    point_1_reg[3]_LDC_n_0
    SLICE_X109Y76        LUT3 (Prop_lut3_I1_O)        0.118    12.414 r  point_1[3]_C_i_1/O
                         net (fo=10, routed)          0.703    13.117    point_1[3]
    SLICE_X108Y76        LUT6 (Prop_lut6_I2_O)        0.326    13.443 f  point_1_reg[6]_LDC_i_3/O
                         net (fo=5, routed)           1.193    14.636    point_1_reg[6]_LDC_i_3_n_0
    SLICE_X105Y75        LUT2 (Prop_lut2_I1_O)        0.124    14.760 r  point_1_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.631    15.391    point_1_reg[6]_LDC_i_2_n_0
    SLICE_X105Y74        LDCE (SetClr_ldce_CLR_Q)     0.885    16.276 f  point_1_reg[6]_LDC/Q
                         net (fo=6, routed)           1.486    17.762    point_1_reg[6]_LDC_n_0
    SLICE_X108Y75        LUT6 (Prop_lut6_I4_O)        0.124    17.886 r  num3_reg[3]_LDC_i_5/O
                         net (fo=1, routed)           0.000    17.886    num3_reg[3]_LDC_i_5_n_0
    SLICE_X108Y75        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.136 r  num3_reg[3]_LDC_i_3/O[2]
                         net (fo=9, routed)           1.047    19.184    num32[6]
    SLICE_X111Y75        LUT5 (Prop_lut5_I3_O)        0.329    19.513 f  num3_reg[0]_LDC_i_5/O
                         net (fo=2, routed)           0.448    19.961    num3_reg[0]_LDC_i_5_n_0
    SLICE_X111Y75        LUT6 (Prop_lut6_I5_O)        0.326    20.287 r  num3_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.765    21.051    num3_reg[0]_LDC_i_2_n_0
    SLICE_X111Y75        LDCE (SetClr_ldce_CLR_Q)     0.885    21.936 f  num3_reg[0]_LDC/Q
                         net (fo=1, routed)           0.828    22.764    num3_reg[0]_LDC_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    22.888 r  num3[0]_C_i_1/O
                         net (fo=9, routed)           1.805    24.693    num3[0]
    SLICE_X113Y69        LUT6 (Prop_lut6_I5_O)        0.124    24.817 r  ar[0]_i_4/O
                         net (fo=1, routed)           0.000    24.817    ar[0]_i_4_n_0
    SLICE_X113Y69        MUXF7 (Prop_muxf7_I0_O)      0.238    25.055 r  ar_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    25.055    ar_reg[0]_i_2_n_0
    SLICE_X113Y69        MUXF8 (Prop_muxf8_I0_O)      0.104    25.159 r  ar_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    25.159    ar_reg[0]_i_1_n_0
    SLICE_X113Y69        FDRE                                         r  ar_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            ar_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.128ns  (logic 8.104ns (32.250%)  route 17.024ns (67.750%))
  Logic Levels:           21  (CARRY4=1 IBUF=1 LDCE=4 LUT2=2 LUT3=3 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btn_IBUF[3]_inst/O
                         net (fo=54, routed)          3.488     4.996    btn_IBUF[3]
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.152     5.148 r  point_1_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.713     5.861    point_1_reg[0]_LDC_i_2_n_0
    SLICE_X109Y73        LDCE (SetClr_ldce_CLR_Q)     1.093     6.954 f  point_1_reg[0]_LDC/Q
                         net (fo=7, routed)           1.216     8.170    point_1_reg[0]_LDC_n_0
    SLICE_X109Y74        LUT3 (Prop_lut3_I1_O)        0.124     8.294 r  point_1[0]_C_i_1/O
                         net (fo=7, routed)           0.888     9.181    point_1[0]
    SLICE_X109Y76        LUT6 (Prop_lut6_I1_O)        0.124     9.305 r  point_1_reg[6]_LDC_i_4/O
                         net (fo=4, routed)           0.606     9.911    point_1_reg[6]_LDC_i_4_n_0
    SLICE_X109Y76        LUT5 (Prop_lut5_I4_O)        0.124    10.035 f  point_1_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           0.274    10.310    point_1_reg[3]_LDC_i_3_n_0
    SLICE_X109Y76        LUT2 (Prop_lut2_I1_O)        0.124    10.434 r  point_1_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.668    11.101    point_1_reg[3]_LDC_i_2_n_0
    SLICE_X108Y76        LDCE (SetClr_ldce_CLR_Q)     0.898    11.999 f  point_1_reg[3]_LDC/Q
                         net (fo=5, routed)           0.297    12.296    point_1_reg[3]_LDC_n_0
    SLICE_X109Y76        LUT3 (Prop_lut3_I1_O)        0.118    12.414 r  point_1[3]_C_i_1/O
                         net (fo=10, routed)          0.703    13.117    point_1[3]
    SLICE_X108Y76        LUT6 (Prop_lut6_I2_O)        0.326    13.443 f  point_1_reg[6]_LDC_i_3/O
                         net (fo=5, routed)           1.193    14.636    point_1_reg[6]_LDC_i_3_n_0
    SLICE_X105Y75        LUT2 (Prop_lut2_I1_O)        0.124    14.760 r  point_1_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.631    15.391    point_1_reg[6]_LDC_i_2_n_0
    SLICE_X105Y74        LDCE (SetClr_ldce_CLR_Q)     0.885    16.276 f  point_1_reg[6]_LDC/Q
                         net (fo=6, routed)           1.486    17.762    point_1_reg[6]_LDC_n_0
    SLICE_X108Y75        LUT6 (Prop_lut6_I4_O)        0.124    17.886 r  num3_reg[3]_LDC_i_5/O
                         net (fo=1, routed)           0.000    17.886    num3_reg[3]_LDC_i_5_n_0
    SLICE_X108Y75        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.136 r  num3_reg[3]_LDC_i_3/O[2]
                         net (fo=9, routed)           1.047    19.184    num32[6]
    SLICE_X111Y75        LUT5 (Prop_lut5_I3_O)        0.329    19.513 f  num3_reg[0]_LDC_i_5/O
                         net (fo=2, routed)           0.448    19.961    num3_reg[0]_LDC_i_5_n_0
    SLICE_X111Y75        LUT6 (Prop_lut6_I5_O)        0.326    20.287 r  num3_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.765    21.051    num3_reg[0]_LDC_i_2_n_0
    SLICE_X111Y75        LDCE (SetClr_ldce_CLR_Q)     0.885    21.936 f  num3_reg[0]_LDC/Q
                         net (fo=1, routed)           0.828    22.764    num3_reg[0]_LDC_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    22.888 r  num3[0]_C_i_1/O
                         net (fo=9, routed)           1.774    24.662    num3[0]
    SLICE_X110Y69        LUT6 (Prop_lut6_I2_O)        0.124    24.786 r  ar[1]_i_4/O
                         net (fo=1, routed)           0.000    24.786    ar[1]_i_4_n_0
    SLICE_X110Y69        MUXF7 (Prop_muxf7_I0_O)      0.238    25.024 r  ar_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    25.024    ar_reg[1]_i_2_n_0
    SLICE_X110Y69        MUXF8 (Prop_muxf8_I0_O)      0.104    25.128 r  ar_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    25.128    ar_reg[1]_i_1_n_0
    SLICE_X110Y69        FDRE                                         r  ar_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            ar_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.084ns  (logic 7.808ns (31.128%)  route 17.276ns (68.872%))
  Logic Levels:           20  (CARRY4=2 IBUF=1 LDCE=3 LUT3=4 LUT4=1 LUT5=5 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  btn_IBUF[2]_inst/O
                         net (fo=24, routed)          3.359     4.872    btn_IBUF[2]
    SLICE_X107Y74        LUT3 (Prop_lut3_I1_O)        0.118     4.990 f  point_2_reg[0]_LDC_i_3/O
                         net (fo=8, routed)           0.837     5.827    point_2_reg[0]_LDC_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I0_O)        0.354     6.181 r  point_2_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.420     6.602    point_2_reg[0]_LDC_i_2_n_0
    SLICE_X106Y72        LDCE (SetClr_ldce_CLR_Q)     1.093     7.695 f  point_2_reg[0]_LDC/Q
                         net (fo=9, routed)           0.835     8.530    point_2_reg[0]_LDC_n_0
    SLICE_X107Y72        LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  point_2[0]_C_i_1/O
                         net (fo=5, routed)           1.221     9.875    point_2[0]
    SLICE_X105Y74        LUT6 (Prop_lut6_I1_O)        0.124     9.999 r  point_2_reg[6]_LDC_i_4/O
                         net (fo=4, routed)           0.684    10.682    point_2_reg[6]_LDC_i_4_n_0
    SLICE_X104Y74        LUT5 (Prop_lut5_I4_O)        0.146    10.828 f  point_2_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           0.849    11.678    point_2_reg[3]_LDC_i_3_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    12.006 r  point_2_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.656    12.662    point_2_reg[3]_LDC_i_2_n_0
    SLICE_X104Y73        LDCE (SetClr_ldce_CLR_Q)     0.898    13.560 f  point_2_reg[3]_LDC/Q
                         net (fo=5, routed)           0.685    14.245    point_2_reg[3]_LDC_n_0
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.124    14.369 r  point_2[3]_C_i_1/O
                         net (fo=10, routed)          0.613    14.982    point_2[3]
    SLICE_X105Y74        LUT5 (Prop_lut5_I2_O)        0.124    15.106 r  point_2_reg[5]_LDC_i_3/O
                         net (fo=5, routed)           0.968    16.074    point_2_reg[5]_LDC_i_3_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.124    16.198 f  num0_reg[1]_LDC_i_3/O
                         net (fo=5, routed)           0.834    17.032    num0_reg[1]_LDC_i_3_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I0_O)        0.150    17.182 r  num1_reg[2]_LDC_i_5/O
                         net (fo=1, routed)           0.871    18.053    num1_reg[2]_LDC_i_5_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.659 r  num1_reg[2]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.009    18.668    num1_reg[2]_LDC_i_3_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.002 r  num1_reg[3]_LDC_i_3/O[1]
                         net (fo=9, routed)           1.012    20.014    num14[5]
    SLICE_X108Y73        LUT5 (Prop_lut5_I2_O)        0.303    20.317 r  num1_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.568    20.885    num1_reg[2]_LDC_i_2_n_0
    SLICE_X111Y77        LDCE (SetClr_ldce_CLR_Q)     0.885    21.770 f  num1_reg[2]_LDC/Q
                         net (fo=1, routed)           0.493    22.263    num1_reg[2]_LDC_n_0
    SLICE_X111Y77        LUT3 (Prop_lut3_I1_O)        0.124    22.387 f  num1[2]_C_i_1/O
                         net (fo=10, routed)          1.377    23.764    num1[2]
    SLICE_X110Y70        LUT6 (Prop_lut6_I0_O)        0.124    23.888 r  ar[11]_i_3/O
                         net (fo=1, routed)           0.000    23.888    ar[11]_i_3_n_0
    SLICE_X110Y70        MUXF7 (Prop_muxf7_I0_O)      0.212    24.100 r  ar_reg[11]_i_1/O
                         net (fo=13, routed)          0.984    25.084    ar_reg[11]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  ar_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            ar_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.084ns  (logic 7.808ns (31.128%)  route 17.276ns (68.872%))
  Logic Levels:           20  (CARRY4=2 IBUF=1 LDCE=3 LUT3=4 LUT4=1 LUT5=5 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  btn_IBUF[2]_inst/O
                         net (fo=24, routed)          3.359     4.872    btn_IBUF[2]
    SLICE_X107Y74        LUT3 (Prop_lut3_I1_O)        0.118     4.990 f  point_2_reg[0]_LDC_i_3/O
                         net (fo=8, routed)           0.837     5.827    point_2_reg[0]_LDC_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I0_O)        0.354     6.181 r  point_2_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.420     6.602    point_2_reg[0]_LDC_i_2_n_0
    SLICE_X106Y72        LDCE (SetClr_ldce_CLR_Q)     1.093     7.695 f  point_2_reg[0]_LDC/Q
                         net (fo=9, routed)           0.835     8.530    point_2_reg[0]_LDC_n_0
    SLICE_X107Y72        LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  point_2[0]_C_i_1/O
                         net (fo=5, routed)           1.221     9.875    point_2[0]
    SLICE_X105Y74        LUT6 (Prop_lut6_I1_O)        0.124     9.999 r  point_2_reg[6]_LDC_i_4/O
                         net (fo=4, routed)           0.684    10.682    point_2_reg[6]_LDC_i_4_n_0
    SLICE_X104Y74        LUT5 (Prop_lut5_I4_O)        0.146    10.828 f  point_2_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           0.849    11.678    point_2_reg[3]_LDC_i_3_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    12.006 r  point_2_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.656    12.662    point_2_reg[3]_LDC_i_2_n_0
    SLICE_X104Y73        LDCE (SetClr_ldce_CLR_Q)     0.898    13.560 f  point_2_reg[3]_LDC/Q
                         net (fo=5, routed)           0.685    14.245    point_2_reg[3]_LDC_n_0
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.124    14.369 r  point_2[3]_C_i_1/O
                         net (fo=10, routed)          0.613    14.982    point_2[3]
    SLICE_X105Y74        LUT5 (Prop_lut5_I2_O)        0.124    15.106 r  point_2_reg[5]_LDC_i_3/O
                         net (fo=5, routed)           0.968    16.074    point_2_reg[5]_LDC_i_3_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.124    16.198 f  num0_reg[1]_LDC_i_3/O
                         net (fo=5, routed)           0.834    17.032    num0_reg[1]_LDC_i_3_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I0_O)        0.150    17.182 r  num1_reg[2]_LDC_i_5/O
                         net (fo=1, routed)           0.871    18.053    num1_reg[2]_LDC_i_5_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.659 r  num1_reg[2]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.009    18.668    num1_reg[2]_LDC_i_3_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.002 r  num1_reg[3]_LDC_i_3/O[1]
                         net (fo=9, routed)           1.012    20.014    num14[5]
    SLICE_X108Y73        LUT5 (Prop_lut5_I2_O)        0.303    20.317 r  num1_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.568    20.885    num1_reg[2]_LDC_i_2_n_0
    SLICE_X111Y77        LDCE (SetClr_ldce_CLR_Q)     0.885    21.770 f  num1_reg[2]_LDC/Q
                         net (fo=1, routed)           0.493    22.263    num1_reg[2]_LDC_n_0
    SLICE_X111Y77        LUT3 (Prop_lut3_I1_O)        0.124    22.387 f  num1[2]_C_i_1/O
                         net (fo=10, routed)          1.377    23.764    num1[2]
    SLICE_X110Y70        LUT6 (Prop_lut6_I0_O)        0.124    23.888 r  ar[11]_i_3/O
                         net (fo=1, routed)           0.000    23.888    ar[11]_i_3_n_0
    SLICE_X110Y70        MUXF7 (Prop_muxf7_I0_O)      0.212    24.100 r  ar_reg[11]_i_1/O
                         net (fo=13, routed)          0.984    25.084    ar_reg[11]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  ar_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            ar_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.073ns  (logic 7.808ns (31.142%)  route 17.265ns (68.858%))
  Logic Levels:           20  (CARRY4=2 IBUF=1 LDCE=3 LUT3=4 LUT4=1 LUT5=5 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  btn_IBUF[2]_inst/O
                         net (fo=24, routed)          3.359     4.872    btn_IBUF[2]
    SLICE_X107Y74        LUT3 (Prop_lut3_I1_O)        0.118     4.990 f  point_2_reg[0]_LDC_i_3/O
                         net (fo=8, routed)           0.837     5.827    point_2_reg[0]_LDC_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I0_O)        0.354     6.181 r  point_2_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.420     6.602    point_2_reg[0]_LDC_i_2_n_0
    SLICE_X106Y72        LDCE (SetClr_ldce_CLR_Q)     1.093     7.695 f  point_2_reg[0]_LDC/Q
                         net (fo=9, routed)           0.835     8.530    point_2_reg[0]_LDC_n_0
    SLICE_X107Y72        LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  point_2[0]_C_i_1/O
                         net (fo=5, routed)           1.221     9.875    point_2[0]
    SLICE_X105Y74        LUT6 (Prop_lut6_I1_O)        0.124     9.999 r  point_2_reg[6]_LDC_i_4/O
                         net (fo=4, routed)           0.684    10.682    point_2_reg[6]_LDC_i_4_n_0
    SLICE_X104Y74        LUT5 (Prop_lut5_I4_O)        0.146    10.828 f  point_2_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           0.849    11.678    point_2_reg[3]_LDC_i_3_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    12.006 r  point_2_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.656    12.662    point_2_reg[3]_LDC_i_2_n_0
    SLICE_X104Y73        LDCE (SetClr_ldce_CLR_Q)     0.898    13.560 f  point_2_reg[3]_LDC/Q
                         net (fo=5, routed)           0.685    14.245    point_2_reg[3]_LDC_n_0
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.124    14.369 r  point_2[3]_C_i_1/O
                         net (fo=10, routed)          0.613    14.982    point_2[3]
    SLICE_X105Y74        LUT5 (Prop_lut5_I2_O)        0.124    15.106 r  point_2_reg[5]_LDC_i_3/O
                         net (fo=5, routed)           0.968    16.074    point_2_reg[5]_LDC_i_3_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.124    16.198 f  num0_reg[1]_LDC_i_3/O
                         net (fo=5, routed)           0.834    17.032    num0_reg[1]_LDC_i_3_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I0_O)        0.150    17.182 r  num1_reg[2]_LDC_i_5/O
                         net (fo=1, routed)           0.871    18.053    num1_reg[2]_LDC_i_5_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.659 r  num1_reg[2]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.009    18.668    num1_reg[2]_LDC_i_3_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.002 r  num1_reg[3]_LDC_i_3/O[1]
                         net (fo=9, routed)           1.012    20.014    num14[5]
    SLICE_X108Y73        LUT5 (Prop_lut5_I2_O)        0.303    20.317 r  num1_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.568    20.885    num1_reg[2]_LDC_i_2_n_0
    SLICE_X111Y77        LDCE (SetClr_ldce_CLR_Q)     0.885    21.770 f  num1_reg[2]_LDC/Q
                         net (fo=1, routed)           0.493    22.263    num1_reg[2]_LDC_n_0
    SLICE_X111Y77        LUT3 (Prop_lut3_I1_O)        0.124    22.387 f  num1[2]_C_i_1/O
                         net (fo=10, routed)          1.377    23.764    num1[2]
    SLICE_X110Y70        LUT6 (Prop_lut6_I0_O)        0.124    23.888 r  ar[11]_i_3/O
                         net (fo=1, routed)           0.000    23.888    ar[11]_i_3_n_0
    SLICE_X110Y70        MUXF7 (Prop_muxf7_I0_O)      0.212    24.100 r  ar_reg[11]_i_1/O
                         net (fo=13, routed)          0.973    25.073    ar_reg[11]_i_1_n_0
    SLICE_X112Y78        FDSE                                         r  ar_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            ar_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.008ns  (logic 8.101ns (32.392%)  route 16.907ns (67.608%))
  Logic Levels:           21  (CARRY4=1 IBUF=1 LDCE=4 LUT2=2 LUT3=3 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btn_IBUF[3]_inst/O
                         net (fo=54, routed)          3.488     4.996    btn_IBUF[3]
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.152     5.148 r  point_1_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.713     5.861    point_1_reg[0]_LDC_i_2_n_0
    SLICE_X109Y73        LDCE (SetClr_ldce_CLR_Q)     1.093     6.954 f  point_1_reg[0]_LDC/Q
                         net (fo=7, routed)           1.216     8.170    point_1_reg[0]_LDC_n_0
    SLICE_X109Y74        LUT3 (Prop_lut3_I1_O)        0.124     8.294 r  point_1[0]_C_i_1/O
                         net (fo=7, routed)           0.888     9.181    point_1[0]
    SLICE_X109Y76        LUT6 (Prop_lut6_I1_O)        0.124     9.305 r  point_1_reg[6]_LDC_i_4/O
                         net (fo=4, routed)           0.606     9.911    point_1_reg[6]_LDC_i_4_n_0
    SLICE_X109Y76        LUT5 (Prop_lut5_I4_O)        0.124    10.035 f  point_1_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           0.274    10.310    point_1_reg[3]_LDC_i_3_n_0
    SLICE_X109Y76        LUT2 (Prop_lut2_I1_O)        0.124    10.434 r  point_1_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.668    11.101    point_1_reg[3]_LDC_i_2_n_0
    SLICE_X108Y76        LDCE (SetClr_ldce_CLR_Q)     0.898    11.999 f  point_1_reg[3]_LDC/Q
                         net (fo=5, routed)           0.297    12.296    point_1_reg[3]_LDC_n_0
    SLICE_X109Y76        LUT3 (Prop_lut3_I1_O)        0.118    12.414 r  point_1[3]_C_i_1/O
                         net (fo=10, routed)          0.703    13.117    point_1[3]
    SLICE_X108Y76        LUT6 (Prop_lut6_I2_O)        0.326    13.443 f  point_1_reg[6]_LDC_i_3/O
                         net (fo=5, routed)           1.193    14.636    point_1_reg[6]_LDC_i_3_n_0
    SLICE_X105Y75        LUT2 (Prop_lut2_I1_O)        0.124    14.760 r  point_1_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.631    15.391    point_1_reg[6]_LDC_i_2_n_0
    SLICE_X105Y74        LDCE (SetClr_ldce_CLR_Q)     0.885    16.276 f  point_1_reg[6]_LDC/Q
                         net (fo=6, routed)           1.486    17.762    point_1_reg[6]_LDC_n_0
    SLICE_X108Y75        LUT6 (Prop_lut6_I4_O)        0.124    17.886 r  num3_reg[3]_LDC_i_5/O
                         net (fo=1, routed)           0.000    17.886    num3_reg[3]_LDC_i_5_n_0
    SLICE_X108Y75        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.136 r  num3_reg[3]_LDC_i_3/O[2]
                         net (fo=9, routed)           1.047    19.184    num32[6]
    SLICE_X111Y75        LUT5 (Prop_lut5_I3_O)        0.329    19.513 f  num3_reg[0]_LDC_i_5/O
                         net (fo=2, routed)           0.448    19.961    num3_reg[0]_LDC_i_5_n_0
    SLICE_X111Y75        LUT6 (Prop_lut6_I5_O)        0.326    20.287 r  num3_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.765    21.051    num3_reg[0]_LDC_i_2_n_0
    SLICE_X111Y75        LDCE (SetClr_ldce_CLR_Q)     0.885    21.936 f  num3_reg[0]_LDC/Q
                         net (fo=1, routed)           0.828    22.764    num3_reg[0]_LDC_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    22.888 r  num3[0]_C_i_1/O
                         net (fo=9, routed)           1.657    24.545    num3[0]
    SLICE_X112Y68        LUT6 (Prop_lut6_I0_O)        0.124    24.669 r  ar[9]_i_4/O
                         net (fo=1, routed)           0.000    24.669    ar[9]_i_4_n_0
    SLICE_X112Y68        MUXF7 (Prop_muxf7_I0_O)      0.241    24.910 r  ar_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    24.910    ar_reg[9]_i_2_n_0
    SLICE_X112Y68        MUXF8 (Prop_muxf8_I0_O)      0.098    25.008 r  ar_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    25.008    ar_reg[9]_i_1_n_0
    SLICE_X112Y68        FDRE                                         r  ar_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            ar_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.949ns  (logic 7.808ns (31.296%)  route 17.141ns (68.704%))
  Logic Levels:           20  (CARRY4=2 IBUF=1 LDCE=3 LUT3=4 LUT4=1 LUT5=5 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  btn_IBUF[2]_inst/O
                         net (fo=24, routed)          3.359     4.872    btn_IBUF[2]
    SLICE_X107Y74        LUT3 (Prop_lut3_I1_O)        0.118     4.990 f  point_2_reg[0]_LDC_i_3/O
                         net (fo=8, routed)           0.837     5.827    point_2_reg[0]_LDC_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I0_O)        0.354     6.181 r  point_2_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.420     6.602    point_2_reg[0]_LDC_i_2_n_0
    SLICE_X106Y72        LDCE (SetClr_ldce_CLR_Q)     1.093     7.695 f  point_2_reg[0]_LDC/Q
                         net (fo=9, routed)           0.835     8.530    point_2_reg[0]_LDC_n_0
    SLICE_X107Y72        LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  point_2[0]_C_i_1/O
                         net (fo=5, routed)           1.221     9.875    point_2[0]
    SLICE_X105Y74        LUT6 (Prop_lut6_I1_O)        0.124     9.999 r  point_2_reg[6]_LDC_i_4/O
                         net (fo=4, routed)           0.684    10.682    point_2_reg[6]_LDC_i_4_n_0
    SLICE_X104Y74        LUT5 (Prop_lut5_I4_O)        0.146    10.828 f  point_2_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           0.849    11.678    point_2_reg[3]_LDC_i_3_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    12.006 r  point_2_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.656    12.662    point_2_reg[3]_LDC_i_2_n_0
    SLICE_X104Y73        LDCE (SetClr_ldce_CLR_Q)     0.898    13.560 f  point_2_reg[3]_LDC/Q
                         net (fo=5, routed)           0.685    14.245    point_2_reg[3]_LDC_n_0
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.124    14.369 r  point_2[3]_C_i_1/O
                         net (fo=10, routed)          0.613    14.982    point_2[3]
    SLICE_X105Y74        LUT5 (Prop_lut5_I2_O)        0.124    15.106 r  point_2_reg[5]_LDC_i_3/O
                         net (fo=5, routed)           0.968    16.074    point_2_reg[5]_LDC_i_3_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.124    16.198 f  num0_reg[1]_LDC_i_3/O
                         net (fo=5, routed)           0.834    17.032    num0_reg[1]_LDC_i_3_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I0_O)        0.150    17.182 r  num1_reg[2]_LDC_i_5/O
                         net (fo=1, routed)           0.871    18.053    num1_reg[2]_LDC_i_5_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.659 r  num1_reg[2]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.009    18.668    num1_reg[2]_LDC_i_3_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.002 r  num1_reg[3]_LDC_i_3/O[1]
                         net (fo=9, routed)           1.012    20.014    num14[5]
    SLICE_X108Y73        LUT5 (Prop_lut5_I2_O)        0.303    20.317 r  num1_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.568    20.885    num1_reg[2]_LDC_i_2_n_0
    SLICE_X111Y77        LDCE (SetClr_ldce_CLR_Q)     0.885    21.770 f  num1_reg[2]_LDC/Q
                         net (fo=1, routed)           0.493    22.263    num1_reg[2]_LDC_n_0
    SLICE_X111Y77        LUT3 (Prop_lut3_I1_O)        0.124    22.387 f  num1[2]_C_i_1/O
                         net (fo=10, routed)          1.377    23.764    num1[2]
    SLICE_X110Y70        LUT6 (Prop_lut6_I0_O)        0.124    23.888 r  ar[11]_i_3/O
                         net (fo=1, routed)           0.000    23.888    ar[11]_i_3_n_0
    SLICE_X110Y70        MUXF7 (Prop_muxf7_I0_O)      0.212    24.100 r  ar_reg[11]_i_1/O
                         net (fo=13, routed)          0.849    24.949    ar_reg[11]_i_1_n_0
    SLICE_X111Y68        FDRE                                         r  ar_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            ar_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.908ns  (logic 8.476ns (34.030%)  route 16.432ns (65.970%))
  Logic Levels:           22  (CARRY4=1 IBUF=1 LDCE=4 LUT3=4 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  btn_IBUF[2]_inst/O
                         net (fo=24, routed)          3.359     4.872    btn_IBUF[2]
    SLICE_X107Y74        LUT3 (Prop_lut3_I1_O)        0.118     4.990 f  point_2_reg[0]_LDC_i_3/O
                         net (fo=8, routed)           0.837     5.827    point_2_reg[0]_LDC_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I0_O)        0.354     6.181 r  point_2_reg[0]_LDC_i_2/O
                         net (fo=4, routed)           0.420     6.602    point_2_reg[0]_LDC_i_2_n_0
    SLICE_X106Y72        LDCE (SetClr_ldce_CLR_Q)     1.093     7.695 f  point_2_reg[0]_LDC/Q
                         net (fo=9, routed)           0.835     8.530    point_2_reg[0]_LDC_n_0
    SLICE_X107Y72        LUT3 (Prop_lut3_I1_O)        0.124     8.654 r  point_2[0]_C_i_1/O
                         net (fo=5, routed)           1.221     9.875    point_2[0]
    SLICE_X105Y74        LUT6 (Prop_lut6_I1_O)        0.124     9.999 r  point_2_reg[6]_LDC_i_4/O
                         net (fo=4, routed)           0.684    10.682    point_2_reg[6]_LDC_i_4_n_0
    SLICE_X104Y74        LUT5 (Prop_lut5_I4_O)        0.146    10.828 f  point_2_reg[3]_LDC_i_3/O
                         net (fo=5, routed)           0.849    11.678    point_2_reg[3]_LDC_i_3_n_0
    SLICE_X104Y73        LUT4 (Prop_lut4_I3_O)        0.328    12.006 r  point_2_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.656    12.662    point_2_reg[3]_LDC_i_2_n_0
    SLICE_X104Y73        LDCE (SetClr_ldce_CLR_Q)     0.898    13.560 f  point_2_reg[3]_LDC/Q
                         net (fo=5, routed)           0.685    14.245    point_2_reg[3]_LDC_n_0
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.124    14.369 r  point_2[3]_C_i_1/O
                         net (fo=10, routed)          1.044    15.413    point_2[3]
    SLICE_X105Y76        LUT6 (Prop_lut6_I2_O)        0.124    15.537 f  point_2_reg[6]_LDC_i_3/O
                         net (fo=5, routed)           0.445    15.982    point_2_reg[6]_LDC_i_3_n_0
    SLICE_X105Y76        LUT4 (Prop_lut4_I3_O)        0.124    16.106 r  point_2_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.640    16.745    point_2_reg[6]_LDC_i_2_n_0
    SLICE_X105Y76        LDCE (SetClr_ldce_CLR_Q)     0.885    17.630 f  point_2_reg[6]_LDC/Q
                         net (fo=6, routed)           1.120    18.750    point_2_reg[6]_LDC_n_0
    SLICE_X106Y75        LUT6 (Prop_lut6_I4_O)        0.124    18.874 r  num1_reg[3]_LDC_i_5/O
                         net (fo=1, routed)           0.000    18.874    num1_reg[3]_LDC_i_5_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.122 r  num1_reg[3]_LDC_i_3/O[2]
                         net (fo=9, routed)           0.888    20.010    num14[6]
    SLICE_X108Y73        LUT5 (Prop_lut5_I1_O)        0.326    20.336 f  num1_reg[0]_LDC_i_4/O
                         net (fo=2, routed)           0.484    20.819    num1_reg[0]_LDC_i_4_n_0
    SLICE_X108Y73        LUT6 (Prop_lut6_I4_O)        0.328    21.147 r  num1_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.529    21.677    num1_reg[0]_LDC_i_2_n_0
    SLICE_X108Y73        LDCE (SetClr_ldce_CLR_Q)     0.898    22.575 f  num1_reg[0]_LDC/Q
                         net (fo=1, routed)           0.593    23.168    num1_reg[0]_LDC_n_0
    SLICE_X110Y73        LUT3 (Prop_lut3_I1_O)        0.124    23.292 r  num1[0]_C_i_1/O
                         net (fo=9, routed)           1.143    24.435    num1[0]
    SLICE_X111Y68        LUT6 (Prop_lut6_I3_O)        0.124    24.559 r  ar[10]_i_5/O
                         net (fo=1, routed)           0.000    24.559    ar[10]_i_5_n_0
    SLICE_X111Y68        MUXF7 (Prop_muxf7_I1_O)      0.245    24.804 r  ar_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    24.804    ar_reg[10]_i_2_n_0
    SLICE_X111Y68        MUXF8 (Prop_muxf8_I0_O)      0.104    24.908 r  ar_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    24.908    ar_reg[10]_i_1_n_0
    SLICE_X111Y68        FDRE                                         r  ar_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num2_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            num2_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE                         0.000     0.000 r  num2_reg[2]_P/C
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  num2_reg[2]_P/Q
                         net (fo=1, routed)           0.087     0.228    num2_reg[2]_P_n_0
    SLICE_X112Y72        LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  num2[2]_C_i_1/O
                         net (fo=10, routed)          0.000     0.273    num2[2]
    SLICE_X112Y72        FDCE                                         r  num2_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            num1_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y73        FDPE                         0.000     0.000 r  num1_reg[0]_P/C
    SLICE_X111Y73        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  num1_reg[0]_P/Q
                         net (fo=1, routed)           0.097     0.238    num1_reg[0]_P_n_0
    SLICE_X110Y73        LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  num1[0]_C_i_1/O
                         net (fo=9, routed)           0.000     0.283    num1[0]
    SLICE_X110Y73        FDCE                                         r  num1_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            num2_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.432%)  route 0.156ns (45.568%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE                         0.000     0.000 r  num2_reg[2]_P/C
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  num2_reg[2]_P/Q
                         net (fo=1, routed)           0.087     0.228    num2_reg[2]_P_n_0
    SLICE_X112Y72        LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  num2[2]_C_i_1/O
                         net (fo=10, routed)          0.069     0.342    num2[2]
    SLICE_X113Y72        FDPE                                         r  num2_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            num1_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.072%)  route 0.158ns (45.928%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE                         0.000     0.000 r  num1_reg[2]_P/C
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  num1_reg[2]_P/Q
                         net (fo=1, routed)           0.086     0.227    num1_reg[2]_P_n_0
    SLICE_X111Y77        LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  num1[2]_C_i_1/O
                         net (fo=10, routed)          0.072     0.344    num1[2]
    SLICE_X110Y77        FDPE                                         r  num1_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num3_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            num3_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.203ns (58.158%)  route 0.146ns (41.842%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  num3_reg[1]_LDC/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  num3_reg[1]_LDC/Q
                         net (fo=9, routed)           0.146     0.304    num3_reg[1]_LDC_n_0
    SLICE_X113Y73        LUT3 (Prop_lut3_I1_O)        0.045     0.349 r  num3[1]_C_i_1/O
                         net (fo=2, routed)           0.000     0.349    num3[1]
    SLICE_X113Y73        FDPE                                         r  num3_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            num1_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.247%)  route 0.163ns (46.753%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y73        FDPE                         0.000     0.000 r  num1_reg[0]_P/C
    SLICE_X111Y73        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  num1_reg[0]_P/Q
                         net (fo=1, routed)           0.097     0.238    num1_reg[0]_P_n_0
    SLICE_X110Y73        LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  num1[0]_C_i_1/O
                         net (fo=9, routed)           0.066     0.349    num1[0]
    SLICE_X111Y73        FDPE                                         r  num1_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_2_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            point_2_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.209ns (58.850%)  route 0.146ns (41.150%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDPE                         0.000     0.000 r  point_2_reg[0]_P/C
    SLICE_X108Y72        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  point_2_reg[0]_P/Q
                         net (fo=9, routed)           0.146     0.310    point_2_reg[0]_P_n_0
    SLICE_X107Y72        LUT3 (Prop_lut3_I0_O)        0.045     0.355 r  point_2[0]_C_i_1/O
                         net (fo=5, routed)           0.000     0.355    point_2[0]
    SLICE_X107Y72        FDCE                                         r  point_2_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            num1_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.203ns (56.776%)  route 0.155ns (43.224%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        LDCE                         0.000     0.000 r  num1_reg[1]_LDC/G
    SLICE_X107Y70        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  num1_reg[1]_LDC/Q
                         net (fo=8, routed)           0.155     0.313    num1_reg[1]_LDC_n_0
    SLICE_X111Y70        LUT3 (Prop_lut3_I1_O)        0.045     0.358 r  num1[1]_C_i_1/O
                         net (fo=3, routed)           0.000     0.358    num1[1]
    SLICE_X111Y70        FDPE                                         r  num1_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p10_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            p10_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDPE                         0.000     0.000 r  p10_reg[0]_P/C
    SLICE_X106Y73        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  p10_reg[0]_P/Q
                         net (fo=2, routed)           0.173     0.314    p10_reg[0]_P_n_0
    SLICE_X106Y73        LUT3 (Prop_lut3_I0_O)        0.045     0.359 r  p10[0]_C_i_1/O
                         net (fo=3, routed)           0.000     0.359    p10[0]
    SLICE_X106Y73        FDPE                                         r  p10_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.230ns (63.617%)  route 0.132ns (36.383%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDRE                         0.000     0.000 r  rand_reg[3]/C
    SLICE_X111Y74        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rand_reg[3]/Q
                         net (fo=17, routed)          0.132     0.260    rand[3]
    SLICE_X111Y74        LUT4 (Prop_lut4_I2_O)        0.102     0.362 r  rand[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    rand[1]_i_1_n_0
    SLICE_X111Y74        FDRE                                         r  rand_reg[1]/D
  -------------------------------------------------------------------    -------------------





