---
{"dg-publish":true,"permalink":"/61-archive/20220314165504-or-gate/","dgHomeLink":true,"dgPassFrontmatter":false}
---


# OR Gate

![[20220314165504-OR-Gate-image-1.png#inl|250]]
![[tmp_20220314165504-OR-Gate-image-1.png#inl|300]]

$$\text{Output}=A+B$$

| A   | B   | $A\lor B$ |
| --- | --- | --------- |
| 0   | 0   | 0         |
| 0   | 1   | 1         |
| 1   | 0   | 1         |
| 1   | 1   | 1         |

## OR Gate Construction with Diodes

The image below shows the OR Gate construction in **series** using [[61-Archive/20220421151119-pnp-transistor|PNP]]
![[Pasted-image-20220421184424.png|200]]

![[Pasted-image-20220421185042.png|Pasted image 20220421185042]]

> [[61-Archive/20220421151119-pnp-transistor|!note]] OR Gate is actually replacing [[61-Archive/20220421150047-npn-transistor|NPN]] from [[61-Archive/20220318120314-nand-gate|NAND Gate]] into [[61-Archive/20220421151119-pnp-transistor|PNP]]

---

The image below shows the OR Gate construction in **parallels** using [[61-Archive/20220421150047-npn-transistor|NPN]]

![[Pasted-image-20220421185443.png|Pasted image 20220421185443]]
