\hypertarget{_s_d_l__cpuinfo_8h}{}\doxysection{S\+D\+L/include/\+S\+D\+L\+\_\+cpuinfo.h 파일 참조}
\label{_s_d_l__cpuinfo_8h}\index{SDL/include/SDL\_cpuinfo.h@{SDL/include/SDL\_cpuinfo.h}}
{\ttfamily \#include \char`\"{}S\+D\+L\+\_\+stdinc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}begin\+\_\+code.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}close\+\_\+code.\+h\char`\"{}}\newline
\doxysubsection*{매크로}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a05d74b2aab28d821ea7f3f78372fd00e}\label{_s_d_l__cpuinfo_8h_a05d74b2aab28d821ea7f3f78372fd00e}} 
\#define {\bfseries S\+D\+L\+\_\+\+C\+A\+C\+H\+E\+L\+I\+N\+E\+\_\+\+S\+I\+ZE}~128
\end{DoxyCompactItemize}
\doxysubsection*{함수}
\begin{DoxyCompactItemize}
\item 
D\+E\+C\+L\+S\+P\+EC int S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a888cf77e53a67803402e1740a9639bd7}{S\+D\+L\+\_\+\+Get\+C\+P\+U\+Count}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC int S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_aa699924d6c33d2cac8f1983c4ae4091c}{S\+D\+L\+\_\+\+Get\+C\+P\+U\+Cache\+Line\+Size}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}{S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}{S\+D\+L\+\_\+\+Has\+Alti\+Vec}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}{S\+D\+L\+\_\+\+Has\+M\+MX}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}{S\+D\+L\+\_\+\+Has3\+D\+Now}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{S\+D\+L\+\_\+\+Has\+S\+SE}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}{S\+D\+L\+\_\+\+Has\+S\+S\+E2}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}{S\+D\+L\+\_\+\+Has\+S\+S\+E3}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}{S\+D\+L\+\_\+\+Has\+S\+S\+E41}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}{S\+D\+L\+\_\+\+Has\+S\+S\+E42}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}{S\+D\+L\+\_\+\+Has\+A\+VX}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{S\+D\+L\+\_\+\+Has\+A\+V\+X2}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a5108ee8d59a6d8a0a978f96b799bd3b1}{S\+D\+L\+\_\+\+Has\+A\+V\+X512F}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_ac5096ea77af07eb4a9d4c754289b2a2b}{S\+D\+L\+\_\+\+Has\+N\+E\+ON}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC int S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_af672834675f296bed0e226113695bebd}{S\+D\+L\+\_\+\+Get\+System\+R\+AM}} (void)
\item 
D\+E\+C\+L\+S\+P\+EC size\+\_\+t S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a99cf6527faa408c398a5a678aaf892d5}{S\+D\+L\+\_\+\+S\+I\+M\+D\+Get\+Alignment}} (void)
\begin{DoxyCompactList}\small\item\em Report the alignment this system needs for S\+I\+MD allocations. \end{DoxyCompactList}\item 
D\+E\+C\+L\+S\+P\+EC void $\ast$S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a90747fee878a98aaba20e615f749308b}{S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc}} (const size\+\_\+t len)
\begin{DoxyCompactList}\small\item\em Allocate memory in a S\+I\+M\+D-\/friendly way. \end{DoxyCompactList}\item 
D\+E\+C\+L\+S\+P\+EC void S\+D\+L\+C\+A\+LL \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a5bd4b538ff298ee8f2c31ed9da3253d4}{S\+D\+L\+\_\+\+S\+I\+M\+D\+Free}} (void $\ast$ptr)
\begin{DoxyCompactList}\small\item\em Deallocate memory obtained from S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{상세한 설명}
C\+PU feature detection for S\+DL. 

\doxysubsection{함수 문서화}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_aa699924d6c33d2cac8f1983c4ae4091c}\label{_s_d_l__cpuinfo_8h_aa699924d6c33d2cac8f1983c4ae4091c}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_GetCPUCacheLineSize@{SDL\_GetCPUCacheLineSize}}
\index{SDL\_GetCPUCacheLineSize@{SDL\_GetCPUCacheLineSize}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_GetCPUCacheLineSize()}{SDL\_GetCPUCacheLineSize()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC int S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Get\+C\+P\+U\+Cache\+Line\+Size (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns the L1 cache line size of the C\+PU

This is useful for determining multi-\/threaded structure padding or S\+I\+MD prefetch sizes. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a888cf77e53a67803402e1740a9639bd7}\label{_s_d_l__cpuinfo_8h_a888cf77e53a67803402e1740a9639bd7}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_GetCPUCount@{SDL\_GetCPUCount}}
\index{SDL\_GetCPUCount@{SDL\_GetCPUCount}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_GetCPUCount()}{SDL\_GetCPUCount()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC int S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Get\+C\+P\+U\+Count (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns the number of C\+PU cores available. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_af672834675f296bed0e226113695bebd}\label{_s_d_l__cpuinfo_8h_af672834675f296bed0e226113695bebd}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_GetSystemRAM@{SDL\_GetSystemRAM}}
\index{SDL\_GetSystemRAM@{SDL\_GetSystemRAM}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_GetSystemRAM()}{SDL\_GetSystemRAM()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC int S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Get\+System\+R\+AM (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns the amount of R\+AM configured in the system, in MB. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}\label{_s_d_l__cpuinfo_8h_a57efd279a93553cf43a54e3a49db6305}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_Has3DNow@{SDL\_Has3DNow}}
\index{SDL\_Has3DNow@{SDL\_Has3DNow}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_Has3DNow()}{SDL\_Has3DNow()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has3\+D\+Now (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns true if the C\+PU has 3D\+Now! features. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}\label{_s_d_l__cpuinfo_8h_a9bc2024dc37b1d318eb197c161f8e50b}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasAltiVec@{SDL\_HasAltiVec}}
\index{SDL\_HasAltiVec@{SDL\_HasAltiVec}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasAltiVec()}{SDL\_HasAltiVec()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+Alti\+Vec (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns true if the C\+PU has Alti\+Vec features. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}\label{_s_d_l__cpuinfo_8h_aec739a6c622987314d9a22899c4ba673}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasAVX@{SDL\_HasAVX}}
\index{SDL\_HasAVX@{SDL\_HasAVX}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasAVX()}{SDL\_HasAVX()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+A\+VX (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns true if the C\+PU has A\+VX features. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}\label{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasAVX2@{SDL\_HasAVX2}}
\index{SDL\_HasAVX2@{SDL\_HasAVX2}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasAVX2()}{SDL\_HasAVX2()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+A\+V\+X2 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns true if the C\+PU has A\+V\+X2 features. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a5108ee8d59a6d8a0a978f96b799bd3b1}\label{_s_d_l__cpuinfo_8h_a5108ee8d59a6d8a0a978f96b799bd3b1}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasAVX512F@{SDL\_HasAVX512F}}
\index{SDL\_HasAVX512F@{SDL\_HasAVX512F}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasAVX512F()}{SDL\_HasAVX512F()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+A\+V\+X512F (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns true if the C\+PU has A\+V\+X-\/512F (foundation) features. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}\label{_s_d_l__cpuinfo_8h_aecec2f1434aa2eb5c82f974880f5181f}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasMMX@{SDL\_HasMMX}}
\index{SDL\_HasMMX@{SDL\_HasMMX}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasMMX()}{SDL\_HasMMX()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+M\+MX (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns true if the C\+PU has M\+MX features. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_ac5096ea77af07eb4a9d4c754289b2a2b}\label{_s_d_l__cpuinfo_8h_ac5096ea77af07eb4a9d4c754289b2a2b}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasNEON@{SDL\_HasNEON}}
\index{SDL\_HasNEON@{SDL\_HasNEON}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasNEON()}{SDL\_HasNEON()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+N\+E\+ON (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns true if the C\+PU has N\+E\+ON (A\+RM S\+I\+MD) features. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}\label{_s_d_l__cpuinfo_8h_afea666a39b6be7821303adcf16e83c47}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasRDTSC@{SDL\_HasRDTSC}}
\index{SDL\_HasRDTSC@{SDL\_HasRDTSC}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasRDTSC()}{SDL\_HasRDTSC()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+R\+D\+T\+SC (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns true if the C\+PU has the R\+D\+T\+SC instruction. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}\label{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE@{SDL\_HasSSE}}
\index{SDL\_HasSSE@{SDL\_HasSSE}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasSSE()}{SDL\_HasSSE()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+S\+SE (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns true if the C\+PU has S\+SE features. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}\label{_s_d_l__cpuinfo_8h_aadc66ce3d29c669f6c78ee17c592336e}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE2@{SDL\_HasSSE2}}
\index{SDL\_HasSSE2@{SDL\_HasSSE2}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasSSE2()}{SDL\_HasSSE2()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+S\+S\+E2 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns true if the C\+PU has S\+S\+E2 features. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}\label{_s_d_l__cpuinfo_8h_ab0dfbc5d529ba0b65d1fff744da69f5e}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE3@{SDL\_HasSSE3}}
\index{SDL\_HasSSE3@{SDL\_HasSSE3}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasSSE3()}{SDL\_HasSSE3()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+S\+S\+E3 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns true if the C\+PU has S\+S\+E3 features. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}\label{_s_d_l__cpuinfo_8h_a6719853bee3dd03b8823540705a55932}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE41@{SDL\_HasSSE41}}
\index{SDL\_HasSSE41@{SDL\_HasSSE41}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasSSE41()}{SDL\_HasSSE41()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+S\+S\+E41 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns true if the C\+PU has S\+S\+E4.\+1 features. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}\label{_s_d_l__cpuinfo_8h_a9fea35e1593bb7981cdc1da4d0b2dccb}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_HasSSE42@{SDL\_HasSSE42}}
\index{SDL\_HasSSE42@{SDL\_HasSSE42}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_HasSSE42()}{SDL\_HasSSE42()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC S\+D\+L\+\_\+bool S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+Has\+S\+S\+E42 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

This function returns true if the C\+PU has S\+S\+E4.\+2 features. \mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a90747fee878a98aaba20e615f749308b}\label{_s_d_l__cpuinfo_8h_a90747fee878a98aaba20e615f749308b}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_SIMDAlloc@{SDL\_SIMDAlloc}}
\index{SDL\_SIMDAlloc@{SDL\_SIMDAlloc}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_SIMDAlloc()}{SDL\_SIMDAlloc()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC void$\ast$ S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc (\begin{DoxyParamCaption}\item[{const size\+\_\+t}]{len }\end{DoxyParamCaption})}



Allocate memory in a S\+I\+M\+D-\/friendly way. 

This will allocate a block of memory that is suitable for use with S\+I\+MD instructions. Specifically, it will be properly aligned and padded for the system\textquotesingle{}s supported vector instructions.

The memory returned will be padded such that it is safe to read or write an incomplete vector at the end of the memory block. This can be useful so you don\textquotesingle{}t have to drop back to a scalar fallback at the end of your S\+I\+MD processing loop to deal with the final elements without overflowing the allocated buffer.

You must free this memory with S\+D\+L\+\_\+\+Free\+S\+I\+M\+D(), not free() or S\+D\+L\+\_\+free() or delete\mbox{[}\mbox{]}, etc.

Note that S\+DL will only deal with S\+I\+MD instruction sets it is aware of; for example, S\+DL 2.\+0.\+8 knows that S\+SE wants 16-\/byte vectors (\mbox{\hyperlink{_s_d_l__cpuinfo_8h_aed4b71a601e3a12786a5280f59c0e26d}{S\+D\+L\+\_\+\+Has\+S\+S\+E()}}), and A\+V\+X2 wants 32 bytes (\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a1fa7d982a27fb5a29fc1b291fc1054f4}{S\+D\+L\+\_\+\+Has\+A\+V\+X2()}}), but doesn\textquotesingle{}t know that A\+V\+X-\/512 wants 64. To be clear\+: if you can\textquotesingle{}t decide to use an instruction set with an S\+D\+L\+\_\+\+Has$\ast$() function, don\textquotesingle{}t use that instruction set with memory allocated through here.

S\+D\+L\+\_\+\+Alloc\+S\+I\+M\+D(0) will return a non-\/\+N\+U\+LL pointer, assuming the system isn\textquotesingle{}t out of memory.


\begin{DoxyParams}{매개변수}
{\em len} & The length, in bytes, of the block to allocated. The actual allocated block might be larger due to padding, etc. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{반환값}
Pointer to newly-\/allocated block, N\+U\+LL if out of memory.
\end{DoxyReturn}
\begin{DoxySeeAlso}{참고}
S\+D\+L\+\_\+\+S\+I\+M\+D\+Alignment 

\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a5bd4b538ff298ee8f2c31ed9da3253d4}{S\+D\+L\+\_\+\+S\+I\+M\+D\+Free}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a5bd4b538ff298ee8f2c31ed9da3253d4}\label{_s_d_l__cpuinfo_8h_a5bd4b538ff298ee8f2c31ed9da3253d4}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_SIMDFree@{SDL\_SIMDFree}}
\index{SDL\_SIMDFree@{SDL\_SIMDFree}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_SIMDFree()}{SDL\_SIMDFree()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC void S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+S\+I\+M\+D\+Free (\begin{DoxyParamCaption}\item[{void $\ast$}]{ptr }\end{DoxyParamCaption})}



Deallocate memory obtained from S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc 

It is not valid to use this function on a pointer from anything but \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a90747fee878a98aaba20e615f749308b}{S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc()}}. It can\textquotesingle{}t be used on pointers from malloc, realloc, S\+D\+L\+\_\+malloc, memalign, new\mbox{[}\mbox{]}, etc.

However, S\+D\+L\+\_\+\+S\+I\+M\+D\+Free(\+N\+U\+L\+L) is a legal no-\/op.

\begin{DoxySeeAlso}{참고}
\mbox{\hyperlink{_s_d_l__cpuinfo_8h_a90747fee878a98aaba20e615f749308b}{S\+D\+L\+\_\+\+S\+I\+M\+D\+Alloc}} 
\end{DoxySeeAlso}
\mbox{\Hypertarget{_s_d_l__cpuinfo_8h_a99cf6527faa408c398a5a678aaf892d5}\label{_s_d_l__cpuinfo_8h_a99cf6527faa408c398a5a678aaf892d5}} 
\index{SDL\_cpuinfo.h@{SDL\_cpuinfo.h}!SDL\_SIMDGetAlignment@{SDL\_SIMDGetAlignment}}
\index{SDL\_SIMDGetAlignment@{SDL\_SIMDGetAlignment}!SDL\_cpuinfo.h@{SDL\_cpuinfo.h}}
\doxysubsubsection{\texorpdfstring{SDL\_SIMDGetAlignment()}{SDL\_SIMDGetAlignment()}}
{\footnotesize\ttfamily D\+E\+C\+L\+S\+P\+EC size\+\_\+t S\+D\+L\+C\+A\+LL S\+D\+L\+\_\+\+S\+I\+M\+D\+Get\+Alignment (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Report the alignment this system needs for S\+I\+MD allocations. 

This will return the minimum number of bytes to which a pointer must be aligned to be compatible with S\+I\+MD instructions on the current machine. For example, if the machine supports S\+SE only, it will return 16, but if it supports A\+V\+X-\/512F, it\textquotesingle{}ll return 64 (etc). This only reports values for instruction sets S\+DL knows about, so if your S\+DL build doesn\textquotesingle{}t have \mbox{\hyperlink{_s_d_l__cpuinfo_8h_a5108ee8d59a6d8a0a978f96b799bd3b1}{S\+D\+L\+\_\+\+Has\+A\+V\+X512\+F()}}, then it might return 16 for the S\+SE support it sees and not 64 for the A\+V\+X-\/512 instructions that exist but S\+DL doesn\textquotesingle{}t know about. Plan accordingly. 