// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module LSU_boom(
  input         clock,
                reset,
                io_ptw_req_ready,
                io_ptw_resp_valid,
                io_ptw_resp_bits_ae_final,
  input  [43:0] io_ptw_resp_bits_pte_ppn,
  input         io_ptw_resp_bits_pte_d,
                io_ptw_resp_bits_pte_a,
                io_ptw_resp_bits_pte_g,
                io_ptw_resp_bits_pte_u,
                io_ptw_resp_bits_pte_x,
                io_ptw_resp_bits_pte_w,
                io_ptw_resp_bits_pte_r,
                io_ptw_resp_bits_pte_v,
  input  [1:0]  io_ptw_resp_bits_level,
  input         io_ptw_resp_bits_homogeneous,
  input  [3:0]  io_ptw_ptbr_mode,
  input  [1:0]  io_ptw_status_dprv,
  input         io_ptw_status_mxr,
                io_ptw_status_sum,
                io_ptw_pmp_0_cfg_l,
  input  [1:0]  io_ptw_pmp_0_cfg_a,
  input         io_ptw_pmp_0_cfg_x,
                io_ptw_pmp_0_cfg_w,
                io_ptw_pmp_0_cfg_r,
  input  [29:0] io_ptw_pmp_0_addr,
  input  [31:0] io_ptw_pmp_0_mask,
  input         io_ptw_pmp_1_cfg_l,
  input  [1:0]  io_ptw_pmp_1_cfg_a,
  input         io_ptw_pmp_1_cfg_x,
                io_ptw_pmp_1_cfg_w,
                io_ptw_pmp_1_cfg_r,
  input  [29:0] io_ptw_pmp_1_addr,
  input  [31:0] io_ptw_pmp_1_mask,
  input         io_ptw_pmp_2_cfg_l,
  input  [1:0]  io_ptw_pmp_2_cfg_a,
  input         io_ptw_pmp_2_cfg_x,
                io_ptw_pmp_2_cfg_w,
                io_ptw_pmp_2_cfg_r,
  input  [29:0] io_ptw_pmp_2_addr,
  input  [31:0] io_ptw_pmp_2_mask,
  input         io_ptw_pmp_3_cfg_l,
  input  [1:0]  io_ptw_pmp_3_cfg_a,
  input         io_ptw_pmp_3_cfg_x,
                io_ptw_pmp_3_cfg_w,
                io_ptw_pmp_3_cfg_r,
  input  [29:0] io_ptw_pmp_3_addr,
  input  [31:0] io_ptw_pmp_3_mask,
  input         io_ptw_pmp_4_cfg_l,
  input  [1:0]  io_ptw_pmp_4_cfg_a,
  input         io_ptw_pmp_4_cfg_x,
                io_ptw_pmp_4_cfg_w,
                io_ptw_pmp_4_cfg_r,
  input  [29:0] io_ptw_pmp_4_addr,
  input  [31:0] io_ptw_pmp_4_mask,
  input         io_ptw_pmp_5_cfg_l,
  input  [1:0]  io_ptw_pmp_5_cfg_a,
  input         io_ptw_pmp_5_cfg_x,
                io_ptw_pmp_5_cfg_w,
                io_ptw_pmp_5_cfg_r,
  input  [29:0] io_ptw_pmp_5_addr,
  input  [31:0] io_ptw_pmp_5_mask,
  input         io_ptw_pmp_6_cfg_l,
  input  [1:0]  io_ptw_pmp_6_cfg_a,
  input         io_ptw_pmp_6_cfg_x,
                io_ptw_pmp_6_cfg_w,
                io_ptw_pmp_6_cfg_r,
  input  [29:0] io_ptw_pmp_6_addr,
  input  [31:0] io_ptw_pmp_6_mask,
  input         io_ptw_pmp_7_cfg_l,
  input  [1:0]  io_ptw_pmp_7_cfg_a,
  input         io_ptw_pmp_7_cfg_x,
                io_ptw_pmp_7_cfg_w,
                io_ptw_pmp_7_cfg_r,
  input  [29:0] io_ptw_pmp_7_addr,
  input  [31:0] io_ptw_pmp_7_mask,
  input         io_core_exe_0_req_valid,
  input  [6:0]  io_core_exe_0_req_bits_uop_uopc,
  input  [31:0] io_core_exe_0_req_bits_uop_inst,
                io_core_exe_0_req_bits_uop_debug_inst,
  input         io_core_exe_0_req_bits_uop_is_rvc,
  input  [39:0] io_core_exe_0_req_bits_uop_debug_pc,
  input  [2:0]  io_core_exe_0_req_bits_uop_iq_type,
  input  [9:0]  io_core_exe_0_req_bits_uop_fu_code,
  input  [3:0]  io_core_exe_0_req_bits_uop_ctrl_br_type,
  input  [1:0]  io_core_exe_0_req_bits_uop_ctrl_op1_sel,
  input  [2:0]  io_core_exe_0_req_bits_uop_ctrl_op2_sel,
                io_core_exe_0_req_bits_uop_ctrl_imm_sel,
  input  [3:0]  io_core_exe_0_req_bits_uop_ctrl_op_fcn,
  input         io_core_exe_0_req_bits_uop_ctrl_fcn_dw,
  input  [2:0]  io_core_exe_0_req_bits_uop_ctrl_csr_cmd,
  input         io_core_exe_0_req_bits_uop_ctrl_is_load,
                io_core_exe_0_req_bits_uop_ctrl_is_sta,
                io_core_exe_0_req_bits_uop_ctrl_is_std,
  input  [1:0]  io_core_exe_0_req_bits_uop_iw_state,
  input         io_core_exe_0_req_bits_uop_iw_p1_poisoned,
                io_core_exe_0_req_bits_uop_iw_p2_poisoned,
                io_core_exe_0_req_bits_uop_is_br,
                io_core_exe_0_req_bits_uop_is_jalr,
                io_core_exe_0_req_bits_uop_is_jal,
                io_core_exe_0_req_bits_uop_is_sfb,
  input  [11:0] io_core_exe_0_req_bits_uop_br_mask,
  input  [3:0]  io_core_exe_0_req_bits_uop_br_tag,
  input  [4:0]  io_core_exe_0_req_bits_uop_ftq_idx,
  input         io_core_exe_0_req_bits_uop_edge_inst,
  input  [5:0]  io_core_exe_0_req_bits_uop_pc_lob,
  input         io_core_exe_0_req_bits_uop_taken,
  input  [19:0] io_core_exe_0_req_bits_uop_imm_packed,
  input  [11:0] io_core_exe_0_req_bits_uop_csr_addr,
  input  [5:0]  io_core_exe_0_req_bits_uop_rob_idx,
  input  [3:0]  io_core_exe_0_req_bits_uop_ldq_idx,
                io_core_exe_0_req_bits_uop_stq_idx,
  input  [1:0]  io_core_exe_0_req_bits_uop_rxq_idx,
  input  [6:0]  io_core_exe_0_req_bits_uop_pdst,
                io_core_exe_0_req_bits_uop_prs1,
                io_core_exe_0_req_bits_uop_prs2,
                io_core_exe_0_req_bits_uop_prs3,
  input  [4:0]  io_core_exe_0_req_bits_uop_ppred,
  input         io_core_exe_0_req_bits_uop_prs1_busy,
                io_core_exe_0_req_bits_uop_prs2_busy,
                io_core_exe_0_req_bits_uop_prs3_busy,
                io_core_exe_0_req_bits_uop_ppred_busy,
  input  [6:0]  io_core_exe_0_req_bits_uop_stale_pdst,
  input         io_core_exe_0_req_bits_uop_exception,
  input  [63:0] io_core_exe_0_req_bits_uop_exc_cause,
  input         io_core_exe_0_req_bits_uop_bypassable,
  input  [4:0]  io_core_exe_0_req_bits_uop_mem_cmd,
  input  [1:0]  io_core_exe_0_req_bits_uop_mem_size,
  input         io_core_exe_0_req_bits_uop_mem_signed,
                io_core_exe_0_req_bits_uop_is_fence,
                io_core_exe_0_req_bits_uop_is_fencei,
                io_core_exe_0_req_bits_uop_is_amo,
                io_core_exe_0_req_bits_uop_uses_ldq,
                io_core_exe_0_req_bits_uop_uses_stq,
                io_core_exe_0_req_bits_uop_is_sys_pc2epc,
                io_core_exe_0_req_bits_uop_is_unique,
                io_core_exe_0_req_bits_uop_flush_on_commit,
                io_core_exe_0_req_bits_uop_ldst_is_rs1,
  input  [5:0]  io_core_exe_0_req_bits_uop_ldst,
                io_core_exe_0_req_bits_uop_lrs1,
                io_core_exe_0_req_bits_uop_lrs2,
                io_core_exe_0_req_bits_uop_lrs3,
  input         io_core_exe_0_req_bits_uop_ldst_val,
  input  [1:0]  io_core_exe_0_req_bits_uop_dst_rtype,
                io_core_exe_0_req_bits_uop_lrs1_rtype,
                io_core_exe_0_req_bits_uop_lrs2_rtype,
  input         io_core_exe_0_req_bits_uop_frs3_en,
                io_core_exe_0_req_bits_uop_fp_val,
                io_core_exe_0_req_bits_uop_fp_single,
                io_core_exe_0_req_bits_uop_xcpt_pf_if,
                io_core_exe_0_req_bits_uop_xcpt_ae_if,
                io_core_exe_0_req_bits_uop_xcpt_ma_if,
                io_core_exe_0_req_bits_uop_bp_debug_if,
                io_core_exe_0_req_bits_uop_bp_xcpt_if,
  input  [1:0]  io_core_exe_0_req_bits_uop_debug_fsrc,
                io_core_exe_0_req_bits_uop_debug_tsrc,
  input  [63:0] io_core_exe_0_req_bits_data,
  input  [39:0] io_core_exe_0_req_bits_addr,
  input         io_core_exe_0_req_bits_mxcpt_valid,
                io_core_exe_0_req_bits_sfence_valid,
                io_core_exe_0_req_bits_sfence_bits_rs1,
                io_core_exe_0_req_bits_sfence_bits_rs2,
  input  [38:0] io_core_exe_0_req_bits_sfence_bits_addr,
  input         io_core_dis_uops_0_valid,
  input  [6:0]  io_core_dis_uops_0_bits_uopc,
  input  [31:0] io_core_dis_uops_0_bits_inst,
                io_core_dis_uops_0_bits_debug_inst,
  input         io_core_dis_uops_0_bits_is_rvc,
  input  [39:0] io_core_dis_uops_0_bits_debug_pc,
  input  [2:0]  io_core_dis_uops_0_bits_iq_type,
  input  [9:0]  io_core_dis_uops_0_bits_fu_code,
  input  [3:0]  io_core_dis_uops_0_bits_ctrl_br_type,
  input  [1:0]  io_core_dis_uops_0_bits_ctrl_op1_sel,
  input  [2:0]  io_core_dis_uops_0_bits_ctrl_op2_sel,
                io_core_dis_uops_0_bits_ctrl_imm_sel,
  input  [3:0]  io_core_dis_uops_0_bits_ctrl_op_fcn,
  input         io_core_dis_uops_0_bits_ctrl_fcn_dw,
  input  [2:0]  io_core_dis_uops_0_bits_ctrl_csr_cmd,
  input         io_core_dis_uops_0_bits_ctrl_is_load,
                io_core_dis_uops_0_bits_ctrl_is_sta,
                io_core_dis_uops_0_bits_ctrl_is_std,
  input  [1:0]  io_core_dis_uops_0_bits_iw_state,
  input         io_core_dis_uops_0_bits_iw_p1_poisoned,
                io_core_dis_uops_0_bits_iw_p2_poisoned,
                io_core_dis_uops_0_bits_is_br,
                io_core_dis_uops_0_bits_is_jalr,
                io_core_dis_uops_0_bits_is_jal,
                io_core_dis_uops_0_bits_is_sfb,
  input  [11:0] io_core_dis_uops_0_bits_br_mask,
  input  [3:0]  io_core_dis_uops_0_bits_br_tag,
  input  [4:0]  io_core_dis_uops_0_bits_ftq_idx,
  input         io_core_dis_uops_0_bits_edge_inst,
  input  [5:0]  io_core_dis_uops_0_bits_pc_lob,
  input         io_core_dis_uops_0_bits_taken,
  input  [19:0] io_core_dis_uops_0_bits_imm_packed,
  input  [11:0] io_core_dis_uops_0_bits_csr_addr,
  input  [5:0]  io_core_dis_uops_0_bits_rob_idx,
  input  [3:0]  io_core_dis_uops_0_bits_ldq_idx,
                io_core_dis_uops_0_bits_stq_idx,
  input  [1:0]  io_core_dis_uops_0_bits_rxq_idx,
  input  [6:0]  io_core_dis_uops_0_bits_pdst,
                io_core_dis_uops_0_bits_prs1,
                io_core_dis_uops_0_bits_prs2,
                io_core_dis_uops_0_bits_prs3,
  input         io_core_dis_uops_0_bits_prs1_busy,
                io_core_dis_uops_0_bits_prs2_busy,
                io_core_dis_uops_0_bits_prs3_busy,
  input  [6:0]  io_core_dis_uops_0_bits_stale_pdst,
  input         io_core_dis_uops_0_bits_exception,
  input  [63:0] io_core_dis_uops_0_bits_exc_cause,
  input         io_core_dis_uops_0_bits_bypassable,
  input  [4:0]  io_core_dis_uops_0_bits_mem_cmd,
  input  [1:0]  io_core_dis_uops_0_bits_mem_size,
  input         io_core_dis_uops_0_bits_mem_signed,
                io_core_dis_uops_0_bits_is_fence,
                io_core_dis_uops_0_bits_is_fencei,
                io_core_dis_uops_0_bits_is_amo,
                io_core_dis_uops_0_bits_uses_ldq,
                io_core_dis_uops_0_bits_uses_stq,
                io_core_dis_uops_0_bits_is_sys_pc2epc,
                io_core_dis_uops_0_bits_is_unique,
                io_core_dis_uops_0_bits_flush_on_commit,
                io_core_dis_uops_0_bits_ldst_is_rs1,
  input  [5:0]  io_core_dis_uops_0_bits_ldst,
                io_core_dis_uops_0_bits_lrs1,
                io_core_dis_uops_0_bits_lrs2,
                io_core_dis_uops_0_bits_lrs3,
  input         io_core_dis_uops_0_bits_ldst_val,
  input  [1:0]  io_core_dis_uops_0_bits_dst_rtype,
                io_core_dis_uops_0_bits_lrs1_rtype,
                io_core_dis_uops_0_bits_lrs2_rtype,
  input         io_core_dis_uops_0_bits_frs3_en,
                io_core_dis_uops_0_bits_fp_val,
                io_core_dis_uops_0_bits_fp_single,
                io_core_dis_uops_0_bits_xcpt_pf_if,
                io_core_dis_uops_0_bits_xcpt_ae_if,
                io_core_dis_uops_0_bits_xcpt_ma_if,
                io_core_dis_uops_0_bits_bp_debug_if,
                io_core_dis_uops_0_bits_bp_xcpt_if,
  input  [1:0]  io_core_dis_uops_0_bits_debug_fsrc,
                io_core_dis_uops_0_bits_debug_tsrc,
  input         io_core_dis_uops_1_valid,
  input  [6:0]  io_core_dis_uops_1_bits_uopc,
  input  [31:0] io_core_dis_uops_1_bits_inst,
                io_core_dis_uops_1_bits_debug_inst,
  input         io_core_dis_uops_1_bits_is_rvc,
  input  [39:0] io_core_dis_uops_1_bits_debug_pc,
  input  [2:0]  io_core_dis_uops_1_bits_iq_type,
  input  [9:0]  io_core_dis_uops_1_bits_fu_code,
  input  [3:0]  io_core_dis_uops_1_bits_ctrl_br_type,
  input  [1:0]  io_core_dis_uops_1_bits_ctrl_op1_sel,
  input  [2:0]  io_core_dis_uops_1_bits_ctrl_op2_sel,
                io_core_dis_uops_1_bits_ctrl_imm_sel,
  input  [3:0]  io_core_dis_uops_1_bits_ctrl_op_fcn,
  input         io_core_dis_uops_1_bits_ctrl_fcn_dw,
  input  [2:0]  io_core_dis_uops_1_bits_ctrl_csr_cmd,
  input         io_core_dis_uops_1_bits_ctrl_is_load,
                io_core_dis_uops_1_bits_ctrl_is_sta,
                io_core_dis_uops_1_bits_ctrl_is_std,
  input  [1:0]  io_core_dis_uops_1_bits_iw_state,
  input         io_core_dis_uops_1_bits_iw_p1_poisoned,
                io_core_dis_uops_1_bits_iw_p2_poisoned,
                io_core_dis_uops_1_bits_is_br,
                io_core_dis_uops_1_bits_is_jalr,
                io_core_dis_uops_1_bits_is_jal,
                io_core_dis_uops_1_bits_is_sfb,
  input  [11:0] io_core_dis_uops_1_bits_br_mask,
  input  [3:0]  io_core_dis_uops_1_bits_br_tag,
  input  [4:0]  io_core_dis_uops_1_bits_ftq_idx,
  input         io_core_dis_uops_1_bits_edge_inst,
  input  [5:0]  io_core_dis_uops_1_bits_pc_lob,
  input         io_core_dis_uops_1_bits_taken,
  input  [19:0] io_core_dis_uops_1_bits_imm_packed,
  input  [11:0] io_core_dis_uops_1_bits_csr_addr,
  input  [5:0]  io_core_dis_uops_1_bits_rob_idx,
  input  [3:0]  io_core_dis_uops_1_bits_ldq_idx,
                io_core_dis_uops_1_bits_stq_idx,
  input  [1:0]  io_core_dis_uops_1_bits_rxq_idx,
  input  [6:0]  io_core_dis_uops_1_bits_pdst,
                io_core_dis_uops_1_bits_prs1,
                io_core_dis_uops_1_bits_prs2,
                io_core_dis_uops_1_bits_prs3,
  input         io_core_dis_uops_1_bits_prs1_busy,
                io_core_dis_uops_1_bits_prs2_busy,
                io_core_dis_uops_1_bits_prs3_busy,
  input  [6:0]  io_core_dis_uops_1_bits_stale_pdst,
  input         io_core_dis_uops_1_bits_exception,
  input  [63:0] io_core_dis_uops_1_bits_exc_cause,
  input         io_core_dis_uops_1_bits_bypassable,
  input  [4:0]  io_core_dis_uops_1_bits_mem_cmd,
  input  [1:0]  io_core_dis_uops_1_bits_mem_size,
  input         io_core_dis_uops_1_bits_mem_signed,
                io_core_dis_uops_1_bits_is_fence,
                io_core_dis_uops_1_bits_is_fencei,
                io_core_dis_uops_1_bits_is_amo,
                io_core_dis_uops_1_bits_uses_ldq,
                io_core_dis_uops_1_bits_uses_stq,
                io_core_dis_uops_1_bits_is_sys_pc2epc,
                io_core_dis_uops_1_bits_is_unique,
                io_core_dis_uops_1_bits_flush_on_commit,
                io_core_dis_uops_1_bits_ldst_is_rs1,
  input  [5:0]  io_core_dis_uops_1_bits_ldst,
                io_core_dis_uops_1_bits_lrs1,
                io_core_dis_uops_1_bits_lrs2,
                io_core_dis_uops_1_bits_lrs3,
  input         io_core_dis_uops_1_bits_ldst_val,
  input  [1:0]  io_core_dis_uops_1_bits_dst_rtype,
                io_core_dis_uops_1_bits_lrs1_rtype,
                io_core_dis_uops_1_bits_lrs2_rtype,
  input         io_core_dis_uops_1_bits_frs3_en,
                io_core_dis_uops_1_bits_fp_val,
                io_core_dis_uops_1_bits_fp_single,
                io_core_dis_uops_1_bits_xcpt_pf_if,
                io_core_dis_uops_1_bits_xcpt_ae_if,
                io_core_dis_uops_1_bits_xcpt_ma_if,
                io_core_dis_uops_1_bits_bp_debug_if,
                io_core_dis_uops_1_bits_bp_xcpt_if,
  input  [1:0]  io_core_dis_uops_1_bits_debug_fsrc,
                io_core_dis_uops_1_bits_debug_tsrc,
  input         io_core_fp_stdata_valid,
  input  [11:0] io_core_fp_stdata_bits_uop_br_mask,
  input  [5:0]  io_core_fp_stdata_bits_uop_rob_idx,
  input  [3:0]  io_core_fp_stdata_bits_uop_stq_idx,
  input  [63:0] io_core_fp_stdata_bits_data,
  input         io_core_commit_valids_0,
                io_core_commit_valids_1,
                io_core_commit_uops_0_uses_ldq,
                io_core_commit_uops_0_uses_stq,
                io_core_commit_uops_1_uses_ldq,
                io_core_commit_uops_1_uses_stq,
                io_core_commit_load_at_rob_head,
                io_core_fence_dmem,
  input  [11:0] io_core_brupdate_b1_resolve_mask,
                io_core_brupdate_b1_mispredict_mask,
  input  [3:0]  io_core_brupdate_b2_uop_ldq_idx,
                io_core_brupdate_b2_uop_stq_idx,
  input         io_core_brupdate_b2_mispredict,
  input  [5:0]  io_core_rob_head_idx,
  input         io_core_exception,
                io_dmem_req_ready,
                io_dmem_resp_0_valid,
  input  [3:0]  io_dmem_resp_0_bits_uop_ldq_idx,
                io_dmem_resp_0_bits_uop_stq_idx,
  input         io_dmem_resp_0_bits_uop_is_amo,
                io_dmem_resp_0_bits_uop_uses_ldq,
                io_dmem_resp_0_bits_uop_uses_stq,
  input  [63:0] io_dmem_resp_0_bits_data,
  input         io_dmem_resp_0_bits_is_hella,
                io_dmem_nack_0_valid,
  input  [3:0]  io_dmem_nack_0_bits_uop_ldq_idx,
                io_dmem_nack_0_bits_uop_stq_idx,
  input         io_dmem_nack_0_bits_uop_uses_ldq,
                io_dmem_nack_0_bits_uop_uses_stq,
                io_dmem_nack_0_bits_is_hella,
                io_dmem_release_valid,
  input  [31:0] io_dmem_release_bits_address,
  input         io_dmem_ordered,
                io_dmem_perf_acquire,
                io_dmem_perf_release,
                io_hellacache_req_valid,
  input  [39:0] io_hellacache_req_bits_addr,
  input         io_hellacache_s1_kill,
  output        io_ptw_req_valid,
                io_ptw_req_bits_valid,
  output [26:0] io_ptw_req_bits_bits_addr,
  output        io_core_exe_0_iresp_valid,
  output [5:0]  io_core_exe_0_iresp_bits_uop_rob_idx,
  output [6:0]  io_core_exe_0_iresp_bits_uop_pdst,
  output        io_core_exe_0_iresp_bits_uop_is_amo,
                io_core_exe_0_iresp_bits_uop_uses_stq,
  output [1:0]  io_core_exe_0_iresp_bits_uop_dst_rtype,
  output [63:0] io_core_exe_0_iresp_bits_data,
  output        io_core_exe_0_fresp_valid,
  output [6:0]  io_core_exe_0_fresp_bits_uop_uopc,
  output [11:0] io_core_exe_0_fresp_bits_uop_br_mask,
  output [5:0]  io_core_exe_0_fresp_bits_uop_rob_idx,
  output [3:0]  io_core_exe_0_fresp_bits_uop_stq_idx,
  output [6:0]  io_core_exe_0_fresp_bits_uop_pdst,
  output [1:0]  io_core_exe_0_fresp_bits_uop_mem_size,
  output        io_core_exe_0_fresp_bits_uop_is_amo,
                io_core_exe_0_fresp_bits_uop_uses_stq,
  output [1:0]  io_core_exe_0_fresp_bits_uop_dst_rtype,
  output        io_core_exe_0_fresp_bits_uop_fp_val,
  output [64:0] io_core_exe_0_fresp_bits_data,
  output [3:0]  io_core_dis_ldq_idx_0,
                io_core_dis_ldq_idx_1,
                io_core_dis_stq_idx_0,
                io_core_dis_stq_idx_1,
  output        io_core_ldq_full_0,
                io_core_ldq_full_1,
                io_core_stq_full_0,
                io_core_stq_full_1,
                io_core_fp_stdata_ready,
                io_core_clr_bsy_0_valid,
  output [5:0]  io_core_clr_bsy_0_bits,
  output        io_core_clr_bsy_1_valid,
  output [5:0]  io_core_clr_bsy_1_bits,
  output        io_core_spec_ld_wakeup_0_valid,
  output [6:0]  io_core_spec_ld_wakeup_0_bits,
  output        io_core_ld_miss,
                io_core_fencei_rdy,
                io_core_lxcpt_valid,
  output [11:0] io_core_lxcpt_bits_uop_br_mask,
  output [5:0]  io_core_lxcpt_bits_uop_rob_idx,
  output [4:0]  io_core_lxcpt_bits_cause,
  output [39:0] io_core_lxcpt_bits_badvaddr,
  output        io_core_perf_acquire,
                io_core_perf_release,
                io_core_perf_tlbMiss,
                io_dmem_req_valid,
                io_dmem_req_bits_0_valid,
  output [6:0]  io_dmem_req_bits_0_bits_uop_uopc,
  output [31:0] io_dmem_req_bits_0_bits_uop_inst,
                io_dmem_req_bits_0_bits_uop_debug_inst,
  output        io_dmem_req_bits_0_bits_uop_is_rvc,
  output [39:0] io_dmem_req_bits_0_bits_uop_debug_pc,
  output [2:0]  io_dmem_req_bits_0_bits_uop_iq_type,
  output [9:0]  io_dmem_req_bits_0_bits_uop_fu_code,
  output [3:0]  io_dmem_req_bits_0_bits_uop_ctrl_br_type,
  output [1:0]  io_dmem_req_bits_0_bits_uop_ctrl_op1_sel,
  output [2:0]  io_dmem_req_bits_0_bits_uop_ctrl_op2_sel,
                io_dmem_req_bits_0_bits_uop_ctrl_imm_sel,
  output [3:0]  io_dmem_req_bits_0_bits_uop_ctrl_op_fcn,
  output        io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw,
  output [2:0]  io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd,
  output        io_dmem_req_bits_0_bits_uop_ctrl_is_load,
                io_dmem_req_bits_0_bits_uop_ctrl_is_sta,
                io_dmem_req_bits_0_bits_uop_ctrl_is_std,
  output [1:0]  io_dmem_req_bits_0_bits_uop_iw_state,
  output        io_dmem_req_bits_0_bits_uop_iw_p1_poisoned,
                io_dmem_req_bits_0_bits_uop_iw_p2_poisoned,
                io_dmem_req_bits_0_bits_uop_is_br,
                io_dmem_req_bits_0_bits_uop_is_jalr,
                io_dmem_req_bits_0_bits_uop_is_jal,
                io_dmem_req_bits_0_bits_uop_is_sfb,
  output [11:0] io_dmem_req_bits_0_bits_uop_br_mask,
  output [3:0]  io_dmem_req_bits_0_bits_uop_br_tag,
  output [4:0]  io_dmem_req_bits_0_bits_uop_ftq_idx,
  output        io_dmem_req_bits_0_bits_uop_edge_inst,
  output [5:0]  io_dmem_req_bits_0_bits_uop_pc_lob,
  output        io_dmem_req_bits_0_bits_uop_taken,
  output [19:0] io_dmem_req_bits_0_bits_uop_imm_packed,
  output [11:0] io_dmem_req_bits_0_bits_uop_csr_addr,
  output [5:0]  io_dmem_req_bits_0_bits_uop_rob_idx,
  output [3:0]  io_dmem_req_bits_0_bits_uop_ldq_idx,
                io_dmem_req_bits_0_bits_uop_stq_idx,
  output [1:0]  io_dmem_req_bits_0_bits_uop_rxq_idx,
  output [6:0]  io_dmem_req_bits_0_bits_uop_pdst,
                io_dmem_req_bits_0_bits_uop_prs1,
                io_dmem_req_bits_0_bits_uop_prs2,
                io_dmem_req_bits_0_bits_uop_prs3,
  output [4:0]  io_dmem_req_bits_0_bits_uop_ppred,
  output        io_dmem_req_bits_0_bits_uop_prs1_busy,
                io_dmem_req_bits_0_bits_uop_prs2_busy,
                io_dmem_req_bits_0_bits_uop_prs3_busy,
                io_dmem_req_bits_0_bits_uop_ppred_busy,
  output [6:0]  io_dmem_req_bits_0_bits_uop_stale_pdst,
  output        io_dmem_req_bits_0_bits_uop_exception,
  output [63:0] io_dmem_req_bits_0_bits_uop_exc_cause,
  output        io_dmem_req_bits_0_bits_uop_bypassable,
  output [4:0]  io_dmem_req_bits_0_bits_uop_mem_cmd,
  output [1:0]  io_dmem_req_bits_0_bits_uop_mem_size,
  output        io_dmem_req_bits_0_bits_uop_mem_signed,
                io_dmem_req_bits_0_bits_uop_is_fence,
                io_dmem_req_bits_0_bits_uop_is_fencei,
                io_dmem_req_bits_0_bits_uop_is_amo,
                io_dmem_req_bits_0_bits_uop_uses_ldq,
                io_dmem_req_bits_0_bits_uop_uses_stq,
                io_dmem_req_bits_0_bits_uop_is_sys_pc2epc,
                io_dmem_req_bits_0_bits_uop_is_unique,
                io_dmem_req_bits_0_bits_uop_flush_on_commit,
                io_dmem_req_bits_0_bits_uop_ldst_is_rs1,
  output [5:0]  io_dmem_req_bits_0_bits_uop_ldst,
                io_dmem_req_bits_0_bits_uop_lrs1,
                io_dmem_req_bits_0_bits_uop_lrs2,
                io_dmem_req_bits_0_bits_uop_lrs3,
  output        io_dmem_req_bits_0_bits_uop_ldst_val,
  output [1:0]  io_dmem_req_bits_0_bits_uop_dst_rtype,
                io_dmem_req_bits_0_bits_uop_lrs1_rtype,
                io_dmem_req_bits_0_bits_uop_lrs2_rtype,
  output        io_dmem_req_bits_0_bits_uop_frs3_en,
                io_dmem_req_bits_0_bits_uop_fp_val,
                io_dmem_req_bits_0_bits_uop_fp_single,
                io_dmem_req_bits_0_bits_uop_xcpt_pf_if,
                io_dmem_req_bits_0_bits_uop_xcpt_ae_if,
                io_dmem_req_bits_0_bits_uop_xcpt_ma_if,
                io_dmem_req_bits_0_bits_uop_bp_debug_if,
                io_dmem_req_bits_0_bits_uop_bp_xcpt_if,
  output [1:0]  io_dmem_req_bits_0_bits_uop_debug_fsrc,
                io_dmem_req_bits_0_bits_uop_debug_tsrc,
  output [39:0] io_dmem_req_bits_0_bits_addr,
  output [63:0] io_dmem_req_bits_0_bits_data,
  output        io_dmem_req_bits_0_bits_is_hella,
                io_dmem_s1_kill_0,
  output [11:0] io_dmem_brupdate_b1_resolve_mask,
                io_dmem_brupdate_b1_mispredict_mask,
  output        io_dmem_exception,
                io_dmem_release_ready,
                io_dmem_force_order,
                io_hellacache_req_ready,
                io_hellacache_s2_nack,
                io_hellacache_resp_valid,
  output [63:0] io_hellacache_resp_bits_data,
  output        io_hellacache_s2_xcpt_ae_ld
);

  wire              _GEN;	// @[lsu.scala:521:42, :1529:34, :1535:38, :1552:43, :1555:38, :1562:40, :1578:42]
  wire              _T_1424;	// @[lsu.scala:1578:28]
  wire              _GEN_0;	// @[lsu.scala:518:42, :1529:34, :1535:38]
  wire              _T_1413;	// @[lsu.scala:1535:28]
  wire              store_needs_order;	// @[lsu.scala:407:35, :1497:3, :1498:64]
  wire              nacking_loads_15;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_14;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_13;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_12;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_11;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_10;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_9;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_8;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_7;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_6;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_5;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_4;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_3;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_2;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_1;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_0;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              block_load_wakeup;	// @[lsu.scala:1201:80, :1212:43, :1213:25]
  reg               mem_xcpt_valids_0;	// @[lsu.scala:669:32]
  wire              _will_fire_store_commit_0_T_2;	// @[lsu.scala:538:31]
  wire [3:0]        _forwarding_age_logic_0_io_forwarding_idx;	// @[lsu.scala:1180:57]
  wire              _dtlb_io_miss_rdy;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_miss;	// @[lsu.scala:248:20]
  wire [31:0]       _dtlb_io_resp_0_paddr;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_pf_ld;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_pf_st;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_ae_ld;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_ae_st;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_ma_ld;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_ma_st;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_cacheable;	// @[lsu.scala:248:20]
  wire              _dtlb_io_ptw_req_valid;	// @[lsu.scala:248:20]
  reg               ldq_0_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_0_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_0_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_0_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_0_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_0_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_0_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_0_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_0_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_0_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_0_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_0_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_0_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_0_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_0_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_0_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_0_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_0_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_0_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_0_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_0_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_0_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_1_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_1_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_1_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_1_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_1_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_1_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_1_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_1_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_1_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_1_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_1_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_1_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_1_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_1_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_1_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_1_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_1_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_1_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_1_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_1_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_1_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_1_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_2_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_2_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_2_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_2_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_2_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_2_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_2_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_2_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_2_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_2_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_2_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_2_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_2_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_2_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_2_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_2_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_2_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_2_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_2_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_2_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_2_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_2_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_3_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_3_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_3_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_3_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_3_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_3_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_3_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_3_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_3_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_3_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_3_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_3_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_3_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_3_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_3_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_3_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_3_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_3_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_3_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_3_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_3_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_3_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_4_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_4_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_4_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_4_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_4_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_4_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_4_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_4_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_4_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_4_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_4_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_4_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_4_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_4_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_4_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_4_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_4_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_4_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_4_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_4_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_4_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_4_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_5_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_5_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_5_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_5_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_5_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_5_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_5_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_5_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_5_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_5_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_5_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_5_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_5_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_5_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_5_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_5_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_5_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_5_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_5_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_5_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_5_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_5_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_6_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_6_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_6_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_6_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_6_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_6_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_6_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_6_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_6_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_6_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_6_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_6_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_6_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_6_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_6_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_6_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_6_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_6_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_6_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_6_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_6_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_6_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_7_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_7_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_7_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_7_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_7_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_7_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_7_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_7_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_7_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_7_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_7_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_7_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_7_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_7_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_7_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_7_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_7_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_7_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_7_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_7_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_7_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_7_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_8_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_8_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_8_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_8_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_8_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_8_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_8_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_8_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_8_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_8_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_8_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_8_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_8_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_8_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_8_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_8_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_8_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_8_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_8_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_8_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_8_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_8_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_9_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_9_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_9_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_9_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_9_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_9_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_9_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_9_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_9_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_9_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_9_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_9_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_9_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_9_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_9_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_9_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_9_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_9_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_9_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_9_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_9_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_9_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_10_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_10_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_10_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_10_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_10_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_10_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_10_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_10_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_10_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_10_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_10_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_10_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_10_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_10_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_10_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_10_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_10_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_10_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_10_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_10_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_10_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_10_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_11_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_11_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_11_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_11_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_11_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_11_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_11_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_11_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_11_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_11_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_11_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_11_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_11_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_11_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_11_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_11_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_11_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_11_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_11_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_11_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_11_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_11_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_12_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_12_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_12_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_12_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_12_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_12_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_12_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_12_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_12_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_12_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_12_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_12_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_12_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_12_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_12_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_12_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_12_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_12_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_12_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_12_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_12_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_12_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_13_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_13_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_13_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_13_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_13_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_13_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_13_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_13_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_13_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_13_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_13_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_13_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_13_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_13_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_13_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_13_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_13_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_13_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_13_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_13_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_13_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_13_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_14_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_14_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_14_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_14_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_14_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_14_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_14_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_14_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_14_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_14_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_14_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_14_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_14_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_14_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_14_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_14_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_14_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_14_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_14_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_14_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_14_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_14_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_15_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_15_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_15_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_15_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_15_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_15_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_15_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_15_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_15_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_15_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_15_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_15_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_15_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_15_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_15_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_15_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_15_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_15_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_15_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_observed;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_15_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_15_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_15_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               stq_0_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_0_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_0_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_0_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_0_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_0_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_0_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_0_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_0_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_0_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_0_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_0_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_0_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_0_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_0_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_0_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_0_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_0_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_0_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_0_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_0_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_0_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_0_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_0_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_0_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_0_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_0_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_0_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_1_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_1_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_1_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_1_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_1_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_1_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_1_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_1_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_1_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_1_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_1_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_1_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_1_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_1_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_1_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_1_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_1_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_1_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_1_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_1_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_1_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_1_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_1_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_1_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_1_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_1_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_1_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_1_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_2_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_2_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_2_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_2_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_2_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_2_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_2_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_2_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_2_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_2_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_2_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_2_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_2_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_2_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_2_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_2_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_2_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_2_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_2_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_2_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_2_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_2_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_2_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_2_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_2_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_2_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_2_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_2_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_3_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_3_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_3_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_3_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_3_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_3_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_3_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_3_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_3_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_3_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_3_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_3_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_3_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_3_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_3_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_3_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_3_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_3_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_3_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_3_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_3_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_3_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_3_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_3_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_3_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_3_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_3_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_3_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_4_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_4_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_4_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_4_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_4_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_4_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_4_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_4_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_4_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_4_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_4_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_4_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_4_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_4_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_4_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_4_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_4_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_4_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_4_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_4_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_4_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_4_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_4_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_4_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_4_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_4_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_4_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_4_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_5_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_5_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_5_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_5_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_5_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_5_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_5_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_5_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_5_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_5_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_5_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_5_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_5_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_5_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_5_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_5_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_5_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_5_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_5_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_5_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_5_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_5_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_5_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_5_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_5_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_5_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_5_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_5_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_6_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_6_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_6_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_6_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_6_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_6_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_6_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_6_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_6_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_6_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_6_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_6_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_6_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_6_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_6_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_6_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_6_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_6_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_6_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_6_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_6_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_6_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_6_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_6_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_6_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_6_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_6_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_6_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_7_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_7_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_7_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_7_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_7_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_7_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_7_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_7_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_7_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_7_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_7_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_7_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_7_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_7_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_7_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_7_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_7_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_7_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_7_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_7_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_7_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_7_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_7_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_7_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_7_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_7_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_7_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_7_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_8_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_8_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_8_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_8_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_8_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_8_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_8_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_8_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_8_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_8_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_8_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_8_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_8_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_8_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_8_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_8_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_8_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_8_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_8_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_8_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_8_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_8_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_8_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_8_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_8_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_8_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_8_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_8_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_9_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_9_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_9_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_9_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_9_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_9_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_9_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_9_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_9_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_9_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_9_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_9_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_9_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_9_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_9_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_9_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_9_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_9_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_9_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_9_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_9_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_9_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_9_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_9_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_9_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_9_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_9_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_9_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_10_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_10_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_10_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_10_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_10_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_10_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_10_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_10_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_10_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_10_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_10_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_10_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_10_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_10_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_10_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_10_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_10_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_10_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_10_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_10_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_10_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_10_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_10_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_10_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_10_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_10_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_10_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_10_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_11_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_11_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_11_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_11_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_11_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_11_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_11_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_11_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_11_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_11_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_11_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_11_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_11_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_11_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_11_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_11_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_11_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_11_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_11_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_11_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_11_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_11_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_11_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_11_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_11_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_11_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_11_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_11_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_12_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_12_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_12_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_12_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_12_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_12_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_12_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_12_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_12_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_12_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_12_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_12_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_12_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_12_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_12_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_12_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_12_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_12_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_12_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_12_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_12_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_12_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_12_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_12_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_12_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_12_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_12_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_12_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_13_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_13_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_13_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_13_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_13_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_13_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_13_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_13_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_13_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_13_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_13_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_13_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_13_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_13_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_13_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_13_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_13_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_13_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_13_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_13_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_13_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_13_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_13_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_13_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_13_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_13_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_13_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_13_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_14_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_14_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_14_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_14_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_14_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_14_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_14_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_14_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_14_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_14_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_14_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_14_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_14_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_14_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_14_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_14_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_14_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_14_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_14_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_14_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_14_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_14_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_14_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_14_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_14_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_14_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_14_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_14_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_15_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_15_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_15_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_15_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_15_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_15_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_15_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_15_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_15_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_15_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_15_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_15_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_15_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_15_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_15_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_15_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_15_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_15_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_15_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_15_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_15_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_15_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_15_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_15_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_15_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_15_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_15_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_15_bits_succeeded;	// @[lsu.scala:210:16]
  reg  [3:0]        ldq_head;	// @[lsu.scala:214:29]
  reg  [3:0]        ldq_tail;	// @[lsu.scala:215:29]
  reg  [3:0]        stq_head;	// @[lsu.scala:216:29]
  reg  [3:0]        stq_tail;	// @[lsu.scala:217:29]
  reg  [3:0]        stq_commit_head;	// @[lsu.scala:218:29]
  reg  [3:0]        stq_execute_head;	// @[lsu.scala:219:29]
  wire [15:0]       _GEN_1 = {{stq_15_valid}, {stq_14_valid}, {stq_13_valid}, {stq_12_valid}, {stq_11_valid}, {stq_10_valid}, {stq_9_valid}, {stq_8_valid}, {stq_7_valid}, {stq_6_valid}, {stq_5_valid}, {stq_4_valid}, {stq_3_valid}, {stq_2_valid}, {stq_1_valid}, {stq_0_valid}};	// @[lsu.scala:210:16, :223:42]
  wire              _GEN_2 = _GEN_1[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [15:0][6:0]  _GEN_3 = {{stq_15_bits_uop_uopc}, {stq_14_bits_uop_uopc}, {stq_13_bits_uop_uopc}, {stq_12_bits_uop_uopc}, {stq_11_bits_uop_uopc}, {stq_10_bits_uop_uopc}, {stq_9_bits_uop_uopc}, {stq_8_bits_uop_uopc}, {stq_7_bits_uop_uopc}, {stq_6_bits_uop_uopc}, {stq_5_bits_uop_uopc}, {stq_4_bits_uop_uopc}, {stq_3_bits_uop_uopc}, {stq_2_bits_uop_uopc}, {stq_1_bits_uop_uopc}, {stq_0_bits_uop_uopc}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][31:0] _GEN_4 = {{stq_15_bits_uop_inst}, {stq_14_bits_uop_inst}, {stq_13_bits_uop_inst}, {stq_12_bits_uop_inst}, {stq_11_bits_uop_inst}, {stq_10_bits_uop_inst}, {stq_9_bits_uop_inst}, {stq_8_bits_uop_inst}, {stq_7_bits_uop_inst}, {stq_6_bits_uop_inst}, {stq_5_bits_uop_inst}, {stq_4_bits_uop_inst}, {stq_3_bits_uop_inst}, {stq_2_bits_uop_inst}, {stq_1_bits_uop_inst}, {stq_0_bits_uop_inst}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][31:0] _GEN_5 = {{stq_15_bits_uop_debug_inst}, {stq_14_bits_uop_debug_inst}, {stq_13_bits_uop_debug_inst}, {stq_12_bits_uop_debug_inst}, {stq_11_bits_uop_debug_inst}, {stq_10_bits_uop_debug_inst}, {stq_9_bits_uop_debug_inst}, {stq_8_bits_uop_debug_inst}, {stq_7_bits_uop_debug_inst}, {stq_6_bits_uop_debug_inst}, {stq_5_bits_uop_debug_inst}, {stq_4_bits_uop_debug_inst}, {stq_3_bits_uop_debug_inst}, {stq_2_bits_uop_debug_inst}, {stq_1_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_6 = {{stq_15_bits_uop_is_rvc}, {stq_14_bits_uop_is_rvc}, {stq_13_bits_uop_is_rvc}, {stq_12_bits_uop_is_rvc}, {stq_11_bits_uop_is_rvc}, {stq_10_bits_uop_is_rvc}, {stq_9_bits_uop_is_rvc}, {stq_8_bits_uop_is_rvc}, {stq_7_bits_uop_is_rvc}, {stq_6_bits_uop_is_rvc}, {stq_5_bits_uop_is_rvc}, {stq_4_bits_uop_is_rvc}, {stq_3_bits_uop_is_rvc}, {stq_2_bits_uop_is_rvc}, {stq_1_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][39:0] _GEN_7 = {{stq_15_bits_uop_debug_pc}, {stq_14_bits_uop_debug_pc}, {stq_13_bits_uop_debug_pc}, {stq_12_bits_uop_debug_pc}, {stq_11_bits_uop_debug_pc}, {stq_10_bits_uop_debug_pc}, {stq_9_bits_uop_debug_pc}, {stq_8_bits_uop_debug_pc}, {stq_7_bits_uop_debug_pc}, {stq_6_bits_uop_debug_pc}, {stq_5_bits_uop_debug_pc}, {stq_4_bits_uop_debug_pc}, {stq_3_bits_uop_debug_pc}, {stq_2_bits_uop_debug_pc}, {stq_1_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][2:0]  _GEN_8 = {{stq_15_bits_uop_iq_type}, {stq_14_bits_uop_iq_type}, {stq_13_bits_uop_iq_type}, {stq_12_bits_uop_iq_type}, {stq_11_bits_uop_iq_type}, {stq_10_bits_uop_iq_type}, {stq_9_bits_uop_iq_type}, {stq_8_bits_uop_iq_type}, {stq_7_bits_uop_iq_type}, {stq_6_bits_uop_iq_type}, {stq_5_bits_uop_iq_type}, {stq_4_bits_uop_iq_type}, {stq_3_bits_uop_iq_type}, {stq_2_bits_uop_iq_type}, {stq_1_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][9:0]  _GEN_9 = {{stq_15_bits_uop_fu_code}, {stq_14_bits_uop_fu_code}, {stq_13_bits_uop_fu_code}, {stq_12_bits_uop_fu_code}, {stq_11_bits_uop_fu_code}, {stq_10_bits_uop_fu_code}, {stq_9_bits_uop_fu_code}, {stq_8_bits_uop_fu_code}, {stq_7_bits_uop_fu_code}, {stq_6_bits_uop_fu_code}, {stq_5_bits_uop_fu_code}, {stq_4_bits_uop_fu_code}, {stq_3_bits_uop_fu_code}, {stq_2_bits_uop_fu_code}, {stq_1_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][3:0]  _GEN_10 = {{stq_15_bits_uop_ctrl_br_type}, {stq_14_bits_uop_ctrl_br_type}, {stq_13_bits_uop_ctrl_br_type}, {stq_12_bits_uop_ctrl_br_type}, {stq_11_bits_uop_ctrl_br_type}, {stq_10_bits_uop_ctrl_br_type}, {stq_9_bits_uop_ctrl_br_type}, {stq_8_bits_uop_ctrl_br_type}, {stq_7_bits_uop_ctrl_br_type}, {stq_6_bits_uop_ctrl_br_type}, {stq_5_bits_uop_ctrl_br_type}, {stq_4_bits_uop_ctrl_br_type}, {stq_3_bits_uop_ctrl_br_type}, {stq_2_bits_uop_ctrl_br_type}, {stq_1_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][1:0]  _GEN_11 = {{stq_15_bits_uop_ctrl_op1_sel}, {stq_14_bits_uop_ctrl_op1_sel}, {stq_13_bits_uop_ctrl_op1_sel}, {stq_12_bits_uop_ctrl_op1_sel}, {stq_11_bits_uop_ctrl_op1_sel}, {stq_10_bits_uop_ctrl_op1_sel}, {stq_9_bits_uop_ctrl_op1_sel}, {stq_8_bits_uop_ctrl_op1_sel}, {stq_7_bits_uop_ctrl_op1_sel}, {stq_6_bits_uop_ctrl_op1_sel}, {stq_5_bits_uop_ctrl_op1_sel}, {stq_4_bits_uop_ctrl_op1_sel}, {stq_3_bits_uop_ctrl_op1_sel}, {stq_2_bits_uop_ctrl_op1_sel}, {stq_1_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][2:0]  _GEN_12 = {{stq_15_bits_uop_ctrl_op2_sel}, {stq_14_bits_uop_ctrl_op2_sel}, {stq_13_bits_uop_ctrl_op2_sel}, {stq_12_bits_uop_ctrl_op2_sel}, {stq_11_bits_uop_ctrl_op2_sel}, {stq_10_bits_uop_ctrl_op2_sel}, {stq_9_bits_uop_ctrl_op2_sel}, {stq_8_bits_uop_ctrl_op2_sel}, {stq_7_bits_uop_ctrl_op2_sel}, {stq_6_bits_uop_ctrl_op2_sel}, {stq_5_bits_uop_ctrl_op2_sel}, {stq_4_bits_uop_ctrl_op2_sel}, {stq_3_bits_uop_ctrl_op2_sel}, {stq_2_bits_uop_ctrl_op2_sel}, {stq_1_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][2:0]  _GEN_13 = {{stq_15_bits_uop_ctrl_imm_sel}, {stq_14_bits_uop_ctrl_imm_sel}, {stq_13_bits_uop_ctrl_imm_sel}, {stq_12_bits_uop_ctrl_imm_sel}, {stq_11_bits_uop_ctrl_imm_sel}, {stq_10_bits_uop_ctrl_imm_sel}, {stq_9_bits_uop_ctrl_imm_sel}, {stq_8_bits_uop_ctrl_imm_sel}, {stq_7_bits_uop_ctrl_imm_sel}, {stq_6_bits_uop_ctrl_imm_sel}, {stq_5_bits_uop_ctrl_imm_sel}, {stq_4_bits_uop_ctrl_imm_sel}, {stq_3_bits_uop_ctrl_imm_sel}, {stq_2_bits_uop_ctrl_imm_sel}, {stq_1_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][3:0]  _GEN_14 = {{stq_15_bits_uop_ctrl_op_fcn}, {stq_14_bits_uop_ctrl_op_fcn}, {stq_13_bits_uop_ctrl_op_fcn}, {stq_12_bits_uop_ctrl_op_fcn}, {stq_11_bits_uop_ctrl_op_fcn}, {stq_10_bits_uop_ctrl_op_fcn}, {stq_9_bits_uop_ctrl_op_fcn}, {stq_8_bits_uop_ctrl_op_fcn}, {stq_7_bits_uop_ctrl_op_fcn}, {stq_6_bits_uop_ctrl_op_fcn}, {stq_5_bits_uop_ctrl_op_fcn}, {stq_4_bits_uop_ctrl_op_fcn}, {stq_3_bits_uop_ctrl_op_fcn}, {stq_2_bits_uop_ctrl_op_fcn}, {stq_1_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_15 = {{stq_15_bits_uop_ctrl_fcn_dw}, {stq_14_bits_uop_ctrl_fcn_dw}, {stq_13_bits_uop_ctrl_fcn_dw}, {stq_12_bits_uop_ctrl_fcn_dw}, {stq_11_bits_uop_ctrl_fcn_dw}, {stq_10_bits_uop_ctrl_fcn_dw}, {stq_9_bits_uop_ctrl_fcn_dw}, {stq_8_bits_uop_ctrl_fcn_dw}, {stq_7_bits_uop_ctrl_fcn_dw}, {stq_6_bits_uop_ctrl_fcn_dw}, {stq_5_bits_uop_ctrl_fcn_dw}, {stq_4_bits_uop_ctrl_fcn_dw}, {stq_3_bits_uop_ctrl_fcn_dw}, {stq_2_bits_uop_ctrl_fcn_dw}, {stq_1_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][2:0]  _GEN_16 = {{stq_15_bits_uop_ctrl_csr_cmd}, {stq_14_bits_uop_ctrl_csr_cmd}, {stq_13_bits_uop_ctrl_csr_cmd}, {stq_12_bits_uop_ctrl_csr_cmd}, {stq_11_bits_uop_ctrl_csr_cmd}, {stq_10_bits_uop_ctrl_csr_cmd}, {stq_9_bits_uop_ctrl_csr_cmd}, {stq_8_bits_uop_ctrl_csr_cmd}, {stq_7_bits_uop_ctrl_csr_cmd}, {stq_6_bits_uop_ctrl_csr_cmd}, {stq_5_bits_uop_ctrl_csr_cmd}, {stq_4_bits_uop_ctrl_csr_cmd}, {stq_3_bits_uop_ctrl_csr_cmd}, {stq_2_bits_uop_ctrl_csr_cmd}, {stq_1_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_17 = {{stq_15_bits_uop_ctrl_is_load}, {stq_14_bits_uop_ctrl_is_load}, {stq_13_bits_uop_ctrl_is_load}, {stq_12_bits_uop_ctrl_is_load}, {stq_11_bits_uop_ctrl_is_load}, {stq_10_bits_uop_ctrl_is_load}, {stq_9_bits_uop_ctrl_is_load}, {stq_8_bits_uop_ctrl_is_load}, {stq_7_bits_uop_ctrl_is_load}, {stq_6_bits_uop_ctrl_is_load}, {stq_5_bits_uop_ctrl_is_load}, {stq_4_bits_uop_ctrl_is_load}, {stq_3_bits_uop_ctrl_is_load}, {stq_2_bits_uop_ctrl_is_load}, {stq_1_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_18 = {{stq_15_bits_uop_ctrl_is_sta}, {stq_14_bits_uop_ctrl_is_sta}, {stq_13_bits_uop_ctrl_is_sta}, {stq_12_bits_uop_ctrl_is_sta}, {stq_11_bits_uop_ctrl_is_sta}, {stq_10_bits_uop_ctrl_is_sta}, {stq_9_bits_uop_ctrl_is_sta}, {stq_8_bits_uop_ctrl_is_sta}, {stq_7_bits_uop_ctrl_is_sta}, {stq_6_bits_uop_ctrl_is_sta}, {stq_5_bits_uop_ctrl_is_sta}, {stq_4_bits_uop_ctrl_is_sta}, {stq_3_bits_uop_ctrl_is_sta}, {stq_2_bits_uop_ctrl_is_sta}, {stq_1_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_19 = {{stq_15_bits_uop_ctrl_is_std}, {stq_14_bits_uop_ctrl_is_std}, {stq_13_bits_uop_ctrl_is_std}, {stq_12_bits_uop_ctrl_is_std}, {stq_11_bits_uop_ctrl_is_std}, {stq_10_bits_uop_ctrl_is_std}, {stq_9_bits_uop_ctrl_is_std}, {stq_8_bits_uop_ctrl_is_std}, {stq_7_bits_uop_ctrl_is_std}, {stq_6_bits_uop_ctrl_is_std}, {stq_5_bits_uop_ctrl_is_std}, {stq_4_bits_uop_ctrl_is_std}, {stq_3_bits_uop_ctrl_is_std}, {stq_2_bits_uop_ctrl_is_std}, {stq_1_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][1:0]  _GEN_20 = {{stq_15_bits_uop_iw_state}, {stq_14_bits_uop_iw_state}, {stq_13_bits_uop_iw_state}, {stq_12_bits_uop_iw_state}, {stq_11_bits_uop_iw_state}, {stq_10_bits_uop_iw_state}, {stq_9_bits_uop_iw_state}, {stq_8_bits_uop_iw_state}, {stq_7_bits_uop_iw_state}, {stq_6_bits_uop_iw_state}, {stq_5_bits_uop_iw_state}, {stq_4_bits_uop_iw_state}, {stq_3_bits_uop_iw_state}, {stq_2_bits_uop_iw_state}, {stq_1_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_21 = {{stq_15_bits_uop_iw_p1_poisoned}, {stq_14_bits_uop_iw_p1_poisoned}, {stq_13_bits_uop_iw_p1_poisoned}, {stq_12_bits_uop_iw_p1_poisoned}, {stq_11_bits_uop_iw_p1_poisoned}, {stq_10_bits_uop_iw_p1_poisoned}, {stq_9_bits_uop_iw_p1_poisoned}, {stq_8_bits_uop_iw_p1_poisoned}, {stq_7_bits_uop_iw_p1_poisoned}, {stq_6_bits_uop_iw_p1_poisoned}, {stq_5_bits_uop_iw_p1_poisoned}, {stq_4_bits_uop_iw_p1_poisoned}, {stq_3_bits_uop_iw_p1_poisoned}, {stq_2_bits_uop_iw_p1_poisoned}, {stq_1_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_22 = {{stq_15_bits_uop_iw_p2_poisoned}, {stq_14_bits_uop_iw_p2_poisoned}, {stq_13_bits_uop_iw_p2_poisoned}, {stq_12_bits_uop_iw_p2_poisoned}, {stq_11_bits_uop_iw_p2_poisoned}, {stq_10_bits_uop_iw_p2_poisoned}, {stq_9_bits_uop_iw_p2_poisoned}, {stq_8_bits_uop_iw_p2_poisoned}, {stq_7_bits_uop_iw_p2_poisoned}, {stq_6_bits_uop_iw_p2_poisoned}, {stq_5_bits_uop_iw_p2_poisoned}, {stq_4_bits_uop_iw_p2_poisoned}, {stq_3_bits_uop_iw_p2_poisoned}, {stq_2_bits_uop_iw_p2_poisoned}, {stq_1_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_23 = {{stq_15_bits_uop_is_br}, {stq_14_bits_uop_is_br}, {stq_13_bits_uop_is_br}, {stq_12_bits_uop_is_br}, {stq_11_bits_uop_is_br}, {stq_10_bits_uop_is_br}, {stq_9_bits_uop_is_br}, {stq_8_bits_uop_is_br}, {stq_7_bits_uop_is_br}, {stq_6_bits_uop_is_br}, {stq_5_bits_uop_is_br}, {stq_4_bits_uop_is_br}, {stq_3_bits_uop_is_br}, {stq_2_bits_uop_is_br}, {stq_1_bits_uop_is_br}, {stq_0_bits_uop_is_br}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_24 = {{stq_15_bits_uop_is_jalr}, {stq_14_bits_uop_is_jalr}, {stq_13_bits_uop_is_jalr}, {stq_12_bits_uop_is_jalr}, {stq_11_bits_uop_is_jalr}, {stq_10_bits_uop_is_jalr}, {stq_9_bits_uop_is_jalr}, {stq_8_bits_uop_is_jalr}, {stq_7_bits_uop_is_jalr}, {stq_6_bits_uop_is_jalr}, {stq_5_bits_uop_is_jalr}, {stq_4_bits_uop_is_jalr}, {stq_3_bits_uop_is_jalr}, {stq_2_bits_uop_is_jalr}, {stq_1_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_25 = {{stq_15_bits_uop_is_jal}, {stq_14_bits_uop_is_jal}, {stq_13_bits_uop_is_jal}, {stq_12_bits_uop_is_jal}, {stq_11_bits_uop_is_jal}, {stq_10_bits_uop_is_jal}, {stq_9_bits_uop_is_jal}, {stq_8_bits_uop_is_jal}, {stq_7_bits_uop_is_jal}, {stq_6_bits_uop_is_jal}, {stq_5_bits_uop_is_jal}, {stq_4_bits_uop_is_jal}, {stq_3_bits_uop_is_jal}, {stq_2_bits_uop_is_jal}, {stq_1_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_26 = {{stq_15_bits_uop_is_sfb}, {stq_14_bits_uop_is_sfb}, {stq_13_bits_uop_is_sfb}, {stq_12_bits_uop_is_sfb}, {stq_11_bits_uop_is_sfb}, {stq_10_bits_uop_is_sfb}, {stq_9_bits_uop_is_sfb}, {stq_8_bits_uop_is_sfb}, {stq_7_bits_uop_is_sfb}, {stq_6_bits_uop_is_sfb}, {stq_5_bits_uop_is_sfb}, {stq_4_bits_uop_is_sfb}, {stq_3_bits_uop_is_sfb}, {stq_2_bits_uop_is_sfb}, {stq_1_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][11:0] _GEN_27 = {{stq_15_bits_uop_br_mask}, {stq_14_bits_uop_br_mask}, {stq_13_bits_uop_br_mask}, {stq_12_bits_uop_br_mask}, {stq_11_bits_uop_br_mask}, {stq_10_bits_uop_br_mask}, {stq_9_bits_uop_br_mask}, {stq_8_bits_uop_br_mask}, {stq_7_bits_uop_br_mask}, {stq_6_bits_uop_br_mask}, {stq_5_bits_uop_br_mask}, {stq_4_bits_uop_br_mask}, {stq_3_bits_uop_br_mask}, {stq_2_bits_uop_br_mask}, {stq_1_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][3:0]  _GEN_28 = {{stq_15_bits_uop_br_tag}, {stq_14_bits_uop_br_tag}, {stq_13_bits_uop_br_tag}, {stq_12_bits_uop_br_tag}, {stq_11_bits_uop_br_tag}, {stq_10_bits_uop_br_tag}, {stq_9_bits_uop_br_tag}, {stq_8_bits_uop_br_tag}, {stq_7_bits_uop_br_tag}, {stq_6_bits_uop_br_tag}, {stq_5_bits_uop_br_tag}, {stq_4_bits_uop_br_tag}, {stq_3_bits_uop_br_tag}, {stq_2_bits_uop_br_tag}, {stq_1_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][4:0]  _GEN_29 = {{stq_15_bits_uop_ftq_idx}, {stq_14_bits_uop_ftq_idx}, {stq_13_bits_uop_ftq_idx}, {stq_12_bits_uop_ftq_idx}, {stq_11_bits_uop_ftq_idx}, {stq_10_bits_uop_ftq_idx}, {stq_9_bits_uop_ftq_idx}, {stq_8_bits_uop_ftq_idx}, {stq_7_bits_uop_ftq_idx}, {stq_6_bits_uop_ftq_idx}, {stq_5_bits_uop_ftq_idx}, {stq_4_bits_uop_ftq_idx}, {stq_3_bits_uop_ftq_idx}, {stq_2_bits_uop_ftq_idx}, {stq_1_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_30 = {{stq_15_bits_uop_edge_inst}, {stq_14_bits_uop_edge_inst}, {stq_13_bits_uop_edge_inst}, {stq_12_bits_uop_edge_inst}, {stq_11_bits_uop_edge_inst}, {stq_10_bits_uop_edge_inst}, {stq_9_bits_uop_edge_inst}, {stq_8_bits_uop_edge_inst}, {stq_7_bits_uop_edge_inst}, {stq_6_bits_uop_edge_inst}, {stq_5_bits_uop_edge_inst}, {stq_4_bits_uop_edge_inst}, {stq_3_bits_uop_edge_inst}, {stq_2_bits_uop_edge_inst}, {stq_1_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][5:0]  _GEN_31 = {{stq_15_bits_uop_pc_lob}, {stq_14_bits_uop_pc_lob}, {stq_13_bits_uop_pc_lob}, {stq_12_bits_uop_pc_lob}, {stq_11_bits_uop_pc_lob}, {stq_10_bits_uop_pc_lob}, {stq_9_bits_uop_pc_lob}, {stq_8_bits_uop_pc_lob}, {stq_7_bits_uop_pc_lob}, {stq_6_bits_uop_pc_lob}, {stq_5_bits_uop_pc_lob}, {stq_4_bits_uop_pc_lob}, {stq_3_bits_uop_pc_lob}, {stq_2_bits_uop_pc_lob}, {stq_1_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_32 = {{stq_15_bits_uop_taken}, {stq_14_bits_uop_taken}, {stq_13_bits_uop_taken}, {stq_12_bits_uop_taken}, {stq_11_bits_uop_taken}, {stq_10_bits_uop_taken}, {stq_9_bits_uop_taken}, {stq_8_bits_uop_taken}, {stq_7_bits_uop_taken}, {stq_6_bits_uop_taken}, {stq_5_bits_uop_taken}, {stq_4_bits_uop_taken}, {stq_3_bits_uop_taken}, {stq_2_bits_uop_taken}, {stq_1_bits_uop_taken}, {stq_0_bits_uop_taken}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][19:0] _GEN_33 = {{stq_15_bits_uop_imm_packed}, {stq_14_bits_uop_imm_packed}, {stq_13_bits_uop_imm_packed}, {stq_12_bits_uop_imm_packed}, {stq_11_bits_uop_imm_packed}, {stq_10_bits_uop_imm_packed}, {stq_9_bits_uop_imm_packed}, {stq_8_bits_uop_imm_packed}, {stq_7_bits_uop_imm_packed}, {stq_6_bits_uop_imm_packed}, {stq_5_bits_uop_imm_packed}, {stq_4_bits_uop_imm_packed}, {stq_3_bits_uop_imm_packed}, {stq_2_bits_uop_imm_packed}, {stq_1_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][11:0] _GEN_34 = {{stq_15_bits_uop_csr_addr}, {stq_14_bits_uop_csr_addr}, {stq_13_bits_uop_csr_addr}, {stq_12_bits_uop_csr_addr}, {stq_11_bits_uop_csr_addr}, {stq_10_bits_uop_csr_addr}, {stq_9_bits_uop_csr_addr}, {stq_8_bits_uop_csr_addr}, {stq_7_bits_uop_csr_addr}, {stq_6_bits_uop_csr_addr}, {stq_5_bits_uop_csr_addr}, {stq_4_bits_uop_csr_addr}, {stq_3_bits_uop_csr_addr}, {stq_2_bits_uop_csr_addr}, {stq_1_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][5:0]  _GEN_35 = {{stq_15_bits_uop_rob_idx}, {stq_14_bits_uop_rob_idx}, {stq_13_bits_uop_rob_idx}, {stq_12_bits_uop_rob_idx}, {stq_11_bits_uop_rob_idx}, {stq_10_bits_uop_rob_idx}, {stq_9_bits_uop_rob_idx}, {stq_8_bits_uop_rob_idx}, {stq_7_bits_uop_rob_idx}, {stq_6_bits_uop_rob_idx}, {stq_5_bits_uop_rob_idx}, {stq_4_bits_uop_rob_idx}, {stq_3_bits_uop_rob_idx}, {stq_2_bits_uop_rob_idx}, {stq_1_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][3:0]  _GEN_36 = {{stq_15_bits_uop_ldq_idx}, {stq_14_bits_uop_ldq_idx}, {stq_13_bits_uop_ldq_idx}, {stq_12_bits_uop_ldq_idx}, {stq_11_bits_uop_ldq_idx}, {stq_10_bits_uop_ldq_idx}, {stq_9_bits_uop_ldq_idx}, {stq_8_bits_uop_ldq_idx}, {stq_7_bits_uop_ldq_idx}, {stq_6_bits_uop_ldq_idx}, {stq_5_bits_uop_ldq_idx}, {stq_4_bits_uop_ldq_idx}, {stq_3_bits_uop_ldq_idx}, {stq_2_bits_uop_ldq_idx}, {stq_1_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][3:0]  _GEN_37 = {{stq_15_bits_uop_stq_idx}, {stq_14_bits_uop_stq_idx}, {stq_13_bits_uop_stq_idx}, {stq_12_bits_uop_stq_idx}, {stq_11_bits_uop_stq_idx}, {stq_10_bits_uop_stq_idx}, {stq_9_bits_uop_stq_idx}, {stq_8_bits_uop_stq_idx}, {stq_7_bits_uop_stq_idx}, {stq_6_bits_uop_stq_idx}, {stq_5_bits_uop_stq_idx}, {stq_4_bits_uop_stq_idx}, {stq_3_bits_uop_stq_idx}, {stq_2_bits_uop_stq_idx}, {stq_1_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][1:0]  _GEN_38 = {{stq_15_bits_uop_rxq_idx}, {stq_14_bits_uop_rxq_idx}, {stq_13_bits_uop_rxq_idx}, {stq_12_bits_uop_rxq_idx}, {stq_11_bits_uop_rxq_idx}, {stq_10_bits_uop_rxq_idx}, {stq_9_bits_uop_rxq_idx}, {stq_8_bits_uop_rxq_idx}, {stq_7_bits_uop_rxq_idx}, {stq_6_bits_uop_rxq_idx}, {stq_5_bits_uop_rxq_idx}, {stq_4_bits_uop_rxq_idx}, {stq_3_bits_uop_rxq_idx}, {stq_2_bits_uop_rxq_idx}, {stq_1_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][6:0]  _GEN_39 = {{stq_15_bits_uop_pdst}, {stq_14_bits_uop_pdst}, {stq_13_bits_uop_pdst}, {stq_12_bits_uop_pdst}, {stq_11_bits_uop_pdst}, {stq_10_bits_uop_pdst}, {stq_9_bits_uop_pdst}, {stq_8_bits_uop_pdst}, {stq_7_bits_uop_pdst}, {stq_6_bits_uop_pdst}, {stq_5_bits_uop_pdst}, {stq_4_bits_uop_pdst}, {stq_3_bits_uop_pdst}, {stq_2_bits_uop_pdst}, {stq_1_bits_uop_pdst}, {stq_0_bits_uop_pdst}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][6:0]  _GEN_40 = {{stq_15_bits_uop_prs1}, {stq_14_bits_uop_prs1}, {stq_13_bits_uop_prs1}, {stq_12_bits_uop_prs1}, {stq_11_bits_uop_prs1}, {stq_10_bits_uop_prs1}, {stq_9_bits_uop_prs1}, {stq_8_bits_uop_prs1}, {stq_7_bits_uop_prs1}, {stq_6_bits_uop_prs1}, {stq_5_bits_uop_prs1}, {stq_4_bits_uop_prs1}, {stq_3_bits_uop_prs1}, {stq_2_bits_uop_prs1}, {stq_1_bits_uop_prs1}, {stq_0_bits_uop_prs1}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][6:0]  _GEN_41 = {{stq_15_bits_uop_prs2}, {stq_14_bits_uop_prs2}, {stq_13_bits_uop_prs2}, {stq_12_bits_uop_prs2}, {stq_11_bits_uop_prs2}, {stq_10_bits_uop_prs2}, {stq_9_bits_uop_prs2}, {stq_8_bits_uop_prs2}, {stq_7_bits_uop_prs2}, {stq_6_bits_uop_prs2}, {stq_5_bits_uop_prs2}, {stq_4_bits_uop_prs2}, {stq_3_bits_uop_prs2}, {stq_2_bits_uop_prs2}, {stq_1_bits_uop_prs2}, {stq_0_bits_uop_prs2}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][6:0]  _GEN_42 = {{stq_15_bits_uop_prs3}, {stq_14_bits_uop_prs3}, {stq_13_bits_uop_prs3}, {stq_12_bits_uop_prs3}, {stq_11_bits_uop_prs3}, {stq_10_bits_uop_prs3}, {stq_9_bits_uop_prs3}, {stq_8_bits_uop_prs3}, {stq_7_bits_uop_prs3}, {stq_6_bits_uop_prs3}, {stq_5_bits_uop_prs3}, {stq_4_bits_uop_prs3}, {stq_3_bits_uop_prs3}, {stq_2_bits_uop_prs3}, {stq_1_bits_uop_prs3}, {stq_0_bits_uop_prs3}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][4:0]  _GEN_43 = {{stq_15_bits_uop_ppred}, {stq_14_bits_uop_ppred}, {stq_13_bits_uop_ppred}, {stq_12_bits_uop_ppred}, {stq_11_bits_uop_ppred}, {stq_10_bits_uop_ppred}, {stq_9_bits_uop_ppred}, {stq_8_bits_uop_ppred}, {stq_7_bits_uop_ppred}, {stq_6_bits_uop_ppred}, {stq_5_bits_uop_ppred}, {stq_4_bits_uop_ppred}, {stq_3_bits_uop_ppred}, {stq_2_bits_uop_ppred}, {stq_1_bits_uop_ppred}, {stq_0_bits_uop_ppred}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_44 = {{stq_15_bits_uop_prs1_busy}, {stq_14_bits_uop_prs1_busy}, {stq_13_bits_uop_prs1_busy}, {stq_12_bits_uop_prs1_busy}, {stq_11_bits_uop_prs1_busy}, {stq_10_bits_uop_prs1_busy}, {stq_9_bits_uop_prs1_busy}, {stq_8_bits_uop_prs1_busy}, {stq_7_bits_uop_prs1_busy}, {stq_6_bits_uop_prs1_busy}, {stq_5_bits_uop_prs1_busy}, {stq_4_bits_uop_prs1_busy}, {stq_3_bits_uop_prs1_busy}, {stq_2_bits_uop_prs1_busy}, {stq_1_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_45 = {{stq_15_bits_uop_prs2_busy}, {stq_14_bits_uop_prs2_busy}, {stq_13_bits_uop_prs2_busy}, {stq_12_bits_uop_prs2_busy}, {stq_11_bits_uop_prs2_busy}, {stq_10_bits_uop_prs2_busy}, {stq_9_bits_uop_prs2_busy}, {stq_8_bits_uop_prs2_busy}, {stq_7_bits_uop_prs2_busy}, {stq_6_bits_uop_prs2_busy}, {stq_5_bits_uop_prs2_busy}, {stq_4_bits_uop_prs2_busy}, {stq_3_bits_uop_prs2_busy}, {stq_2_bits_uop_prs2_busy}, {stq_1_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_46 = {{stq_15_bits_uop_prs3_busy}, {stq_14_bits_uop_prs3_busy}, {stq_13_bits_uop_prs3_busy}, {stq_12_bits_uop_prs3_busy}, {stq_11_bits_uop_prs3_busy}, {stq_10_bits_uop_prs3_busy}, {stq_9_bits_uop_prs3_busy}, {stq_8_bits_uop_prs3_busy}, {stq_7_bits_uop_prs3_busy}, {stq_6_bits_uop_prs3_busy}, {stq_5_bits_uop_prs3_busy}, {stq_4_bits_uop_prs3_busy}, {stq_3_bits_uop_prs3_busy}, {stq_2_bits_uop_prs3_busy}, {stq_1_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_47 = {{stq_15_bits_uop_ppred_busy}, {stq_14_bits_uop_ppred_busy}, {stq_13_bits_uop_ppred_busy}, {stq_12_bits_uop_ppred_busy}, {stq_11_bits_uop_ppred_busy}, {stq_10_bits_uop_ppred_busy}, {stq_9_bits_uop_ppred_busy}, {stq_8_bits_uop_ppred_busy}, {stq_7_bits_uop_ppred_busy}, {stq_6_bits_uop_ppred_busy}, {stq_5_bits_uop_ppred_busy}, {stq_4_bits_uop_ppred_busy}, {stq_3_bits_uop_ppred_busy}, {stq_2_bits_uop_ppred_busy}, {stq_1_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][6:0]  _GEN_48 = {{stq_15_bits_uop_stale_pdst}, {stq_14_bits_uop_stale_pdst}, {stq_13_bits_uop_stale_pdst}, {stq_12_bits_uop_stale_pdst}, {stq_11_bits_uop_stale_pdst}, {stq_10_bits_uop_stale_pdst}, {stq_9_bits_uop_stale_pdst}, {stq_8_bits_uop_stale_pdst}, {stq_7_bits_uop_stale_pdst}, {stq_6_bits_uop_stale_pdst}, {stq_5_bits_uop_stale_pdst}, {stq_4_bits_uop_stale_pdst}, {stq_3_bits_uop_stale_pdst}, {stq_2_bits_uop_stale_pdst}, {stq_1_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_49 = {{stq_15_bits_uop_exception}, {stq_14_bits_uop_exception}, {stq_13_bits_uop_exception}, {stq_12_bits_uop_exception}, {stq_11_bits_uop_exception}, {stq_10_bits_uop_exception}, {stq_9_bits_uop_exception}, {stq_8_bits_uop_exception}, {stq_7_bits_uop_exception}, {stq_6_bits_uop_exception}, {stq_5_bits_uop_exception}, {stq_4_bits_uop_exception}, {stq_3_bits_uop_exception}, {stq_2_bits_uop_exception}, {stq_1_bits_uop_exception}, {stq_0_bits_uop_exception}};	// @[lsu.scala:210:16, :223:42]
  wire              _GEN_50 = _GEN_49[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [15:0][63:0] _GEN_51 = {{stq_15_bits_uop_exc_cause}, {stq_14_bits_uop_exc_cause}, {stq_13_bits_uop_exc_cause}, {stq_12_bits_uop_exc_cause}, {stq_11_bits_uop_exc_cause}, {stq_10_bits_uop_exc_cause}, {stq_9_bits_uop_exc_cause}, {stq_8_bits_uop_exc_cause}, {stq_7_bits_uop_exc_cause}, {stq_6_bits_uop_exc_cause}, {stq_5_bits_uop_exc_cause}, {stq_4_bits_uop_exc_cause}, {stq_3_bits_uop_exc_cause}, {stq_2_bits_uop_exc_cause}, {stq_1_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_52 = {{stq_15_bits_uop_bypassable}, {stq_14_bits_uop_bypassable}, {stq_13_bits_uop_bypassable}, {stq_12_bits_uop_bypassable}, {stq_11_bits_uop_bypassable}, {stq_10_bits_uop_bypassable}, {stq_9_bits_uop_bypassable}, {stq_8_bits_uop_bypassable}, {stq_7_bits_uop_bypassable}, {stq_6_bits_uop_bypassable}, {stq_5_bits_uop_bypassable}, {stq_4_bits_uop_bypassable}, {stq_3_bits_uop_bypassable}, {stq_2_bits_uop_bypassable}, {stq_1_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][4:0]  _GEN_53 = {{stq_15_bits_uop_mem_cmd}, {stq_14_bits_uop_mem_cmd}, {stq_13_bits_uop_mem_cmd}, {stq_12_bits_uop_mem_cmd}, {stq_11_bits_uop_mem_cmd}, {stq_10_bits_uop_mem_cmd}, {stq_9_bits_uop_mem_cmd}, {stq_8_bits_uop_mem_cmd}, {stq_7_bits_uop_mem_cmd}, {stq_6_bits_uop_mem_cmd}, {stq_5_bits_uop_mem_cmd}, {stq_4_bits_uop_mem_cmd}, {stq_3_bits_uop_mem_cmd}, {stq_2_bits_uop_mem_cmd}, {stq_1_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][1:0]  _GEN_54 = {{stq_15_bits_uop_mem_size}, {stq_14_bits_uop_mem_size}, {stq_13_bits_uop_mem_size}, {stq_12_bits_uop_mem_size}, {stq_11_bits_uop_mem_size}, {stq_10_bits_uop_mem_size}, {stq_9_bits_uop_mem_size}, {stq_8_bits_uop_mem_size}, {stq_7_bits_uop_mem_size}, {stq_6_bits_uop_mem_size}, {stq_5_bits_uop_mem_size}, {stq_4_bits_uop_mem_size}, {stq_3_bits_uop_mem_size}, {stq_2_bits_uop_mem_size}, {stq_1_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}};	// @[lsu.scala:210:16, :223:42]
  wire [1:0]        _GEN_55 = _GEN_54[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [15:0]       _GEN_56 = {{stq_15_bits_uop_mem_signed}, {stq_14_bits_uop_mem_signed}, {stq_13_bits_uop_mem_signed}, {stq_12_bits_uop_mem_signed}, {stq_11_bits_uop_mem_signed}, {stq_10_bits_uop_mem_signed}, {stq_9_bits_uop_mem_signed}, {stq_8_bits_uop_mem_signed}, {stq_7_bits_uop_mem_signed}, {stq_6_bits_uop_mem_signed}, {stq_5_bits_uop_mem_signed}, {stq_4_bits_uop_mem_signed}, {stq_3_bits_uop_mem_signed}, {stq_2_bits_uop_mem_signed}, {stq_1_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_57 = {{stq_15_bits_uop_is_fence}, {stq_14_bits_uop_is_fence}, {stq_13_bits_uop_is_fence}, {stq_12_bits_uop_is_fence}, {stq_11_bits_uop_is_fence}, {stq_10_bits_uop_is_fence}, {stq_9_bits_uop_is_fence}, {stq_8_bits_uop_is_fence}, {stq_7_bits_uop_is_fence}, {stq_6_bits_uop_is_fence}, {stq_5_bits_uop_is_fence}, {stq_4_bits_uop_is_fence}, {stq_3_bits_uop_is_fence}, {stq_2_bits_uop_is_fence}, {stq_1_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}};	// @[lsu.scala:210:16, :223:42]
  wire              _GEN_58 = _GEN_57[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [15:0]       _GEN_59 = {{stq_15_bits_uop_is_fencei}, {stq_14_bits_uop_is_fencei}, {stq_13_bits_uop_is_fencei}, {stq_12_bits_uop_is_fencei}, {stq_11_bits_uop_is_fencei}, {stq_10_bits_uop_is_fencei}, {stq_9_bits_uop_is_fencei}, {stq_8_bits_uop_is_fencei}, {stq_7_bits_uop_is_fencei}, {stq_6_bits_uop_is_fencei}, {stq_5_bits_uop_is_fencei}, {stq_4_bits_uop_is_fencei}, {stq_3_bits_uop_is_fencei}, {stq_2_bits_uop_is_fencei}, {stq_1_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_60 = {{stq_15_bits_uop_is_amo}, {stq_14_bits_uop_is_amo}, {stq_13_bits_uop_is_amo}, {stq_12_bits_uop_is_amo}, {stq_11_bits_uop_is_amo}, {stq_10_bits_uop_is_amo}, {stq_9_bits_uop_is_amo}, {stq_8_bits_uop_is_amo}, {stq_7_bits_uop_is_amo}, {stq_6_bits_uop_is_amo}, {stq_5_bits_uop_is_amo}, {stq_4_bits_uop_is_amo}, {stq_3_bits_uop_is_amo}, {stq_2_bits_uop_is_amo}, {stq_1_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}};	// @[lsu.scala:210:16, :223:42]
  wire              _GEN_61 = _GEN_60[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [15:0]       _GEN_62 = {{stq_15_bits_uop_uses_ldq}, {stq_14_bits_uop_uses_ldq}, {stq_13_bits_uop_uses_ldq}, {stq_12_bits_uop_uses_ldq}, {stq_11_bits_uop_uses_ldq}, {stq_10_bits_uop_uses_ldq}, {stq_9_bits_uop_uses_ldq}, {stq_8_bits_uop_uses_ldq}, {stq_7_bits_uop_uses_ldq}, {stq_6_bits_uop_uses_ldq}, {stq_5_bits_uop_uses_ldq}, {stq_4_bits_uop_uses_ldq}, {stq_3_bits_uop_uses_ldq}, {stq_2_bits_uop_uses_ldq}, {stq_1_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_63 = {{stq_15_bits_uop_uses_stq}, {stq_14_bits_uop_uses_stq}, {stq_13_bits_uop_uses_stq}, {stq_12_bits_uop_uses_stq}, {stq_11_bits_uop_uses_stq}, {stq_10_bits_uop_uses_stq}, {stq_9_bits_uop_uses_stq}, {stq_8_bits_uop_uses_stq}, {stq_7_bits_uop_uses_stq}, {stq_6_bits_uop_uses_stq}, {stq_5_bits_uop_uses_stq}, {stq_4_bits_uop_uses_stq}, {stq_3_bits_uop_uses_stq}, {stq_2_bits_uop_uses_stq}, {stq_1_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_64 = {{stq_15_bits_uop_is_sys_pc2epc}, {stq_14_bits_uop_is_sys_pc2epc}, {stq_13_bits_uop_is_sys_pc2epc}, {stq_12_bits_uop_is_sys_pc2epc}, {stq_11_bits_uop_is_sys_pc2epc}, {stq_10_bits_uop_is_sys_pc2epc}, {stq_9_bits_uop_is_sys_pc2epc}, {stq_8_bits_uop_is_sys_pc2epc}, {stq_7_bits_uop_is_sys_pc2epc}, {stq_6_bits_uop_is_sys_pc2epc}, {stq_5_bits_uop_is_sys_pc2epc}, {stq_4_bits_uop_is_sys_pc2epc}, {stq_3_bits_uop_is_sys_pc2epc}, {stq_2_bits_uop_is_sys_pc2epc}, {stq_1_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_65 = {{stq_15_bits_uop_is_unique}, {stq_14_bits_uop_is_unique}, {stq_13_bits_uop_is_unique}, {stq_12_bits_uop_is_unique}, {stq_11_bits_uop_is_unique}, {stq_10_bits_uop_is_unique}, {stq_9_bits_uop_is_unique}, {stq_8_bits_uop_is_unique}, {stq_7_bits_uop_is_unique}, {stq_6_bits_uop_is_unique}, {stq_5_bits_uop_is_unique}, {stq_4_bits_uop_is_unique}, {stq_3_bits_uop_is_unique}, {stq_2_bits_uop_is_unique}, {stq_1_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_66 = {{stq_15_bits_uop_flush_on_commit}, {stq_14_bits_uop_flush_on_commit}, {stq_13_bits_uop_flush_on_commit}, {stq_12_bits_uop_flush_on_commit}, {stq_11_bits_uop_flush_on_commit}, {stq_10_bits_uop_flush_on_commit}, {stq_9_bits_uop_flush_on_commit}, {stq_8_bits_uop_flush_on_commit}, {stq_7_bits_uop_flush_on_commit}, {stq_6_bits_uop_flush_on_commit}, {stq_5_bits_uop_flush_on_commit}, {stq_4_bits_uop_flush_on_commit}, {stq_3_bits_uop_flush_on_commit}, {stq_2_bits_uop_flush_on_commit}, {stq_1_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_67 = {{stq_15_bits_uop_ldst_is_rs1}, {stq_14_bits_uop_ldst_is_rs1}, {stq_13_bits_uop_ldst_is_rs1}, {stq_12_bits_uop_ldst_is_rs1}, {stq_11_bits_uop_ldst_is_rs1}, {stq_10_bits_uop_ldst_is_rs1}, {stq_9_bits_uop_ldst_is_rs1}, {stq_8_bits_uop_ldst_is_rs1}, {stq_7_bits_uop_ldst_is_rs1}, {stq_6_bits_uop_ldst_is_rs1}, {stq_5_bits_uop_ldst_is_rs1}, {stq_4_bits_uop_ldst_is_rs1}, {stq_3_bits_uop_ldst_is_rs1}, {stq_2_bits_uop_ldst_is_rs1}, {stq_1_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][5:0]  _GEN_68 = {{stq_15_bits_uop_ldst}, {stq_14_bits_uop_ldst}, {stq_13_bits_uop_ldst}, {stq_12_bits_uop_ldst}, {stq_11_bits_uop_ldst}, {stq_10_bits_uop_ldst}, {stq_9_bits_uop_ldst}, {stq_8_bits_uop_ldst}, {stq_7_bits_uop_ldst}, {stq_6_bits_uop_ldst}, {stq_5_bits_uop_ldst}, {stq_4_bits_uop_ldst}, {stq_3_bits_uop_ldst}, {stq_2_bits_uop_ldst}, {stq_1_bits_uop_ldst}, {stq_0_bits_uop_ldst}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][5:0]  _GEN_69 = {{stq_15_bits_uop_lrs1}, {stq_14_bits_uop_lrs1}, {stq_13_bits_uop_lrs1}, {stq_12_bits_uop_lrs1}, {stq_11_bits_uop_lrs1}, {stq_10_bits_uop_lrs1}, {stq_9_bits_uop_lrs1}, {stq_8_bits_uop_lrs1}, {stq_7_bits_uop_lrs1}, {stq_6_bits_uop_lrs1}, {stq_5_bits_uop_lrs1}, {stq_4_bits_uop_lrs1}, {stq_3_bits_uop_lrs1}, {stq_2_bits_uop_lrs1}, {stq_1_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][5:0]  _GEN_70 = {{stq_15_bits_uop_lrs2}, {stq_14_bits_uop_lrs2}, {stq_13_bits_uop_lrs2}, {stq_12_bits_uop_lrs2}, {stq_11_bits_uop_lrs2}, {stq_10_bits_uop_lrs2}, {stq_9_bits_uop_lrs2}, {stq_8_bits_uop_lrs2}, {stq_7_bits_uop_lrs2}, {stq_6_bits_uop_lrs2}, {stq_5_bits_uop_lrs2}, {stq_4_bits_uop_lrs2}, {stq_3_bits_uop_lrs2}, {stq_2_bits_uop_lrs2}, {stq_1_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][5:0]  _GEN_71 = {{stq_15_bits_uop_lrs3}, {stq_14_bits_uop_lrs3}, {stq_13_bits_uop_lrs3}, {stq_12_bits_uop_lrs3}, {stq_11_bits_uop_lrs3}, {stq_10_bits_uop_lrs3}, {stq_9_bits_uop_lrs3}, {stq_8_bits_uop_lrs3}, {stq_7_bits_uop_lrs3}, {stq_6_bits_uop_lrs3}, {stq_5_bits_uop_lrs3}, {stq_4_bits_uop_lrs3}, {stq_3_bits_uop_lrs3}, {stq_2_bits_uop_lrs3}, {stq_1_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_72 = {{stq_15_bits_uop_ldst_val}, {stq_14_bits_uop_ldst_val}, {stq_13_bits_uop_ldst_val}, {stq_12_bits_uop_ldst_val}, {stq_11_bits_uop_ldst_val}, {stq_10_bits_uop_ldst_val}, {stq_9_bits_uop_ldst_val}, {stq_8_bits_uop_ldst_val}, {stq_7_bits_uop_ldst_val}, {stq_6_bits_uop_ldst_val}, {stq_5_bits_uop_ldst_val}, {stq_4_bits_uop_ldst_val}, {stq_3_bits_uop_ldst_val}, {stq_2_bits_uop_ldst_val}, {stq_1_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][1:0]  _GEN_73 = {{stq_15_bits_uop_dst_rtype}, {stq_14_bits_uop_dst_rtype}, {stq_13_bits_uop_dst_rtype}, {stq_12_bits_uop_dst_rtype}, {stq_11_bits_uop_dst_rtype}, {stq_10_bits_uop_dst_rtype}, {stq_9_bits_uop_dst_rtype}, {stq_8_bits_uop_dst_rtype}, {stq_7_bits_uop_dst_rtype}, {stq_6_bits_uop_dst_rtype}, {stq_5_bits_uop_dst_rtype}, {stq_4_bits_uop_dst_rtype}, {stq_3_bits_uop_dst_rtype}, {stq_2_bits_uop_dst_rtype}, {stq_1_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][1:0]  _GEN_74 = {{stq_15_bits_uop_lrs1_rtype}, {stq_14_bits_uop_lrs1_rtype}, {stq_13_bits_uop_lrs1_rtype}, {stq_12_bits_uop_lrs1_rtype}, {stq_11_bits_uop_lrs1_rtype}, {stq_10_bits_uop_lrs1_rtype}, {stq_9_bits_uop_lrs1_rtype}, {stq_8_bits_uop_lrs1_rtype}, {stq_7_bits_uop_lrs1_rtype}, {stq_6_bits_uop_lrs1_rtype}, {stq_5_bits_uop_lrs1_rtype}, {stq_4_bits_uop_lrs1_rtype}, {stq_3_bits_uop_lrs1_rtype}, {stq_2_bits_uop_lrs1_rtype}, {stq_1_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][1:0]  _GEN_75 = {{stq_15_bits_uop_lrs2_rtype}, {stq_14_bits_uop_lrs2_rtype}, {stq_13_bits_uop_lrs2_rtype}, {stq_12_bits_uop_lrs2_rtype}, {stq_11_bits_uop_lrs2_rtype}, {stq_10_bits_uop_lrs2_rtype}, {stq_9_bits_uop_lrs2_rtype}, {stq_8_bits_uop_lrs2_rtype}, {stq_7_bits_uop_lrs2_rtype}, {stq_6_bits_uop_lrs2_rtype}, {stq_5_bits_uop_lrs2_rtype}, {stq_4_bits_uop_lrs2_rtype}, {stq_3_bits_uop_lrs2_rtype}, {stq_2_bits_uop_lrs2_rtype}, {stq_1_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_76 = {{stq_15_bits_uop_frs3_en}, {stq_14_bits_uop_frs3_en}, {stq_13_bits_uop_frs3_en}, {stq_12_bits_uop_frs3_en}, {stq_11_bits_uop_frs3_en}, {stq_10_bits_uop_frs3_en}, {stq_9_bits_uop_frs3_en}, {stq_8_bits_uop_frs3_en}, {stq_7_bits_uop_frs3_en}, {stq_6_bits_uop_frs3_en}, {stq_5_bits_uop_frs3_en}, {stq_4_bits_uop_frs3_en}, {stq_3_bits_uop_frs3_en}, {stq_2_bits_uop_frs3_en}, {stq_1_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_77 = {{stq_15_bits_uop_fp_val}, {stq_14_bits_uop_fp_val}, {stq_13_bits_uop_fp_val}, {stq_12_bits_uop_fp_val}, {stq_11_bits_uop_fp_val}, {stq_10_bits_uop_fp_val}, {stq_9_bits_uop_fp_val}, {stq_8_bits_uop_fp_val}, {stq_7_bits_uop_fp_val}, {stq_6_bits_uop_fp_val}, {stq_5_bits_uop_fp_val}, {stq_4_bits_uop_fp_val}, {stq_3_bits_uop_fp_val}, {stq_2_bits_uop_fp_val}, {stq_1_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_78 = {{stq_15_bits_uop_fp_single}, {stq_14_bits_uop_fp_single}, {stq_13_bits_uop_fp_single}, {stq_12_bits_uop_fp_single}, {stq_11_bits_uop_fp_single}, {stq_10_bits_uop_fp_single}, {stq_9_bits_uop_fp_single}, {stq_8_bits_uop_fp_single}, {stq_7_bits_uop_fp_single}, {stq_6_bits_uop_fp_single}, {stq_5_bits_uop_fp_single}, {stq_4_bits_uop_fp_single}, {stq_3_bits_uop_fp_single}, {stq_2_bits_uop_fp_single}, {stq_1_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_79 = {{stq_15_bits_uop_xcpt_pf_if}, {stq_14_bits_uop_xcpt_pf_if}, {stq_13_bits_uop_xcpt_pf_if}, {stq_12_bits_uop_xcpt_pf_if}, {stq_11_bits_uop_xcpt_pf_if}, {stq_10_bits_uop_xcpt_pf_if}, {stq_9_bits_uop_xcpt_pf_if}, {stq_8_bits_uop_xcpt_pf_if}, {stq_7_bits_uop_xcpt_pf_if}, {stq_6_bits_uop_xcpt_pf_if}, {stq_5_bits_uop_xcpt_pf_if}, {stq_4_bits_uop_xcpt_pf_if}, {stq_3_bits_uop_xcpt_pf_if}, {stq_2_bits_uop_xcpt_pf_if}, {stq_1_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_80 = {{stq_15_bits_uop_xcpt_ae_if}, {stq_14_bits_uop_xcpt_ae_if}, {stq_13_bits_uop_xcpt_ae_if}, {stq_12_bits_uop_xcpt_ae_if}, {stq_11_bits_uop_xcpt_ae_if}, {stq_10_bits_uop_xcpt_ae_if}, {stq_9_bits_uop_xcpt_ae_if}, {stq_8_bits_uop_xcpt_ae_if}, {stq_7_bits_uop_xcpt_ae_if}, {stq_6_bits_uop_xcpt_ae_if}, {stq_5_bits_uop_xcpt_ae_if}, {stq_4_bits_uop_xcpt_ae_if}, {stq_3_bits_uop_xcpt_ae_if}, {stq_2_bits_uop_xcpt_ae_if}, {stq_1_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_81 = {{stq_15_bits_uop_xcpt_ma_if}, {stq_14_bits_uop_xcpt_ma_if}, {stq_13_bits_uop_xcpt_ma_if}, {stq_12_bits_uop_xcpt_ma_if}, {stq_11_bits_uop_xcpt_ma_if}, {stq_10_bits_uop_xcpt_ma_if}, {stq_9_bits_uop_xcpt_ma_if}, {stq_8_bits_uop_xcpt_ma_if}, {stq_7_bits_uop_xcpt_ma_if}, {stq_6_bits_uop_xcpt_ma_if}, {stq_5_bits_uop_xcpt_ma_if}, {stq_4_bits_uop_xcpt_ma_if}, {stq_3_bits_uop_xcpt_ma_if}, {stq_2_bits_uop_xcpt_ma_if}, {stq_1_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_82 = {{stq_15_bits_uop_bp_debug_if}, {stq_14_bits_uop_bp_debug_if}, {stq_13_bits_uop_bp_debug_if}, {stq_12_bits_uop_bp_debug_if}, {stq_11_bits_uop_bp_debug_if}, {stq_10_bits_uop_bp_debug_if}, {stq_9_bits_uop_bp_debug_if}, {stq_8_bits_uop_bp_debug_if}, {stq_7_bits_uop_bp_debug_if}, {stq_6_bits_uop_bp_debug_if}, {stq_5_bits_uop_bp_debug_if}, {stq_4_bits_uop_bp_debug_if}, {stq_3_bits_uop_bp_debug_if}, {stq_2_bits_uop_bp_debug_if}, {stq_1_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_83 = {{stq_15_bits_uop_bp_xcpt_if}, {stq_14_bits_uop_bp_xcpt_if}, {stq_13_bits_uop_bp_xcpt_if}, {stq_12_bits_uop_bp_xcpt_if}, {stq_11_bits_uop_bp_xcpt_if}, {stq_10_bits_uop_bp_xcpt_if}, {stq_9_bits_uop_bp_xcpt_if}, {stq_8_bits_uop_bp_xcpt_if}, {stq_7_bits_uop_bp_xcpt_if}, {stq_6_bits_uop_bp_xcpt_if}, {stq_5_bits_uop_bp_xcpt_if}, {stq_4_bits_uop_bp_xcpt_if}, {stq_3_bits_uop_bp_xcpt_if}, {stq_2_bits_uop_bp_xcpt_if}, {stq_1_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][1:0]  _GEN_84 = {{stq_15_bits_uop_debug_fsrc}, {stq_14_bits_uop_debug_fsrc}, {stq_13_bits_uop_debug_fsrc}, {stq_12_bits_uop_debug_fsrc}, {stq_11_bits_uop_debug_fsrc}, {stq_10_bits_uop_debug_fsrc}, {stq_9_bits_uop_debug_fsrc}, {stq_8_bits_uop_debug_fsrc}, {stq_7_bits_uop_debug_fsrc}, {stq_6_bits_uop_debug_fsrc}, {stq_5_bits_uop_debug_fsrc}, {stq_4_bits_uop_debug_fsrc}, {stq_3_bits_uop_debug_fsrc}, {stq_2_bits_uop_debug_fsrc}, {stq_1_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][1:0]  _GEN_85 = {{stq_15_bits_uop_debug_tsrc}, {stq_14_bits_uop_debug_tsrc}, {stq_13_bits_uop_debug_tsrc}, {stq_12_bits_uop_debug_tsrc}, {stq_11_bits_uop_debug_tsrc}, {stq_10_bits_uop_debug_tsrc}, {stq_9_bits_uop_debug_tsrc}, {stq_8_bits_uop_debug_tsrc}, {stq_7_bits_uop_debug_tsrc}, {stq_6_bits_uop_debug_tsrc}, {stq_5_bits_uop_debug_tsrc}, {stq_4_bits_uop_debug_tsrc}, {stq_3_bits_uop_debug_tsrc}, {stq_2_bits_uop_debug_tsrc}, {stq_1_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_86 = {{stq_15_bits_addr_valid}, {stq_14_bits_addr_valid}, {stq_13_bits_addr_valid}, {stq_12_bits_addr_valid}, {stq_11_bits_addr_valid}, {stq_10_bits_addr_valid}, {stq_9_bits_addr_valid}, {stq_8_bits_addr_valid}, {stq_7_bits_addr_valid}, {stq_6_bits_addr_valid}, {stq_5_bits_addr_valid}, {stq_4_bits_addr_valid}, {stq_3_bits_addr_valid}, {stq_2_bits_addr_valid}, {stq_1_bits_addr_valid}, {stq_0_bits_addr_valid}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][39:0] _GEN_87 = {{stq_15_bits_addr_bits}, {stq_14_bits_addr_bits}, {stq_13_bits_addr_bits}, {stq_12_bits_addr_bits}, {stq_11_bits_addr_bits}, {stq_10_bits_addr_bits}, {stq_9_bits_addr_bits}, {stq_8_bits_addr_bits}, {stq_7_bits_addr_bits}, {stq_6_bits_addr_bits}, {stq_5_bits_addr_bits}, {stq_4_bits_addr_bits}, {stq_3_bits_addr_bits}, {stq_2_bits_addr_bits}, {stq_1_bits_addr_bits}, {stq_0_bits_addr_bits}};	// @[lsu.scala:210:16, :223:42]
  wire [39:0]       _GEN_88 = _GEN_87[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [15:0]       _GEN_89 = {{stq_15_bits_addr_is_virtual}, {stq_14_bits_addr_is_virtual}, {stq_13_bits_addr_is_virtual}, {stq_12_bits_addr_is_virtual}, {stq_11_bits_addr_is_virtual}, {stq_10_bits_addr_is_virtual}, {stq_9_bits_addr_is_virtual}, {stq_8_bits_addr_is_virtual}, {stq_7_bits_addr_is_virtual}, {stq_6_bits_addr_is_virtual}, {stq_5_bits_addr_is_virtual}, {stq_4_bits_addr_is_virtual}, {stq_3_bits_addr_is_virtual}, {stq_2_bits_addr_is_virtual}, {stq_1_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0]       _GEN_90 = {{stq_15_bits_data_valid}, {stq_14_bits_data_valid}, {stq_13_bits_data_valid}, {stq_12_bits_data_valid}, {stq_11_bits_data_valid}, {stq_10_bits_data_valid}, {stq_9_bits_data_valid}, {stq_8_bits_data_valid}, {stq_7_bits_data_valid}, {stq_6_bits_data_valid}, {stq_5_bits_data_valid}, {stq_4_bits_data_valid}, {stq_3_bits_data_valid}, {stq_2_bits_data_valid}, {stq_1_bits_data_valid}, {stq_0_bits_data_valid}};	// @[lsu.scala:210:16, :223:42]
  wire [15:0][63:0] _GEN_91 = {{stq_15_bits_data_bits}, {stq_14_bits_data_bits}, {stq_13_bits_data_bits}, {stq_12_bits_data_bits}, {stq_11_bits_data_bits}, {stq_10_bits_data_bits}, {stq_9_bits_data_bits}, {stq_8_bits_data_bits}, {stq_7_bits_data_bits}, {stq_6_bits_data_bits}, {stq_5_bits_data_bits}, {stq_4_bits_data_bits}, {stq_3_bits_data_bits}, {stq_2_bits_data_bits}, {stq_1_bits_data_bits}, {stq_0_bits_data_bits}};	// @[lsu.scala:210:16, :223:42]
  wire [63:0]       _GEN_92 = _GEN_91[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [15:0]       _GEN_93 = {{stq_15_bits_committed}, {stq_14_bits_committed}, {stq_13_bits_committed}, {stq_12_bits_committed}, {stq_11_bits_committed}, {stq_10_bits_committed}, {stq_9_bits_committed}, {stq_8_bits_committed}, {stq_7_bits_committed}, {stq_6_bits_committed}, {stq_5_bits_committed}, {stq_4_bits_committed}, {stq_3_bits_committed}, {stq_2_bits_committed}, {stq_1_bits_committed}, {stq_0_bits_committed}};	// @[lsu.scala:210:16, :223:42]
  reg  [2:0]        hella_state;	// @[lsu.scala:241:38]
  reg  [39:0]       hella_req_addr;	// @[lsu.scala:242:34]
  reg  [4:0]        hella_req_cmd;	// @[lsu.scala:242:34]
  reg  [1:0]        hella_req_size;	// @[lsu.scala:242:34]
  reg               hella_req_signed;	// @[lsu.scala:242:34]
  reg               hella_req_phys;	// @[lsu.scala:242:34]
  reg  [63:0]       hella_data_data;	// @[lsu.scala:243:34]
  reg  [31:0]       hella_paddr;	// @[lsu.scala:244:34]
  reg               hella_xcpt_ma_ld;	// @[lsu.scala:245:34]
  reg               hella_xcpt_ma_st;	// @[lsu.scala:245:34]
  reg               hella_xcpt_pf_ld;	// @[lsu.scala:245:34]
  reg               hella_xcpt_pf_st;	// @[lsu.scala:245:34]
  reg               hella_xcpt_gf_ld;	// @[lsu.scala:245:34]
  reg               hella_xcpt_gf_st;	// @[lsu.scala:245:34]
  reg               hella_xcpt_ae_ld;	// @[lsu.scala:245:34]
  reg               hella_xcpt_ae_st;	// @[lsu.scala:245:34]
  reg  [15:0]       live_store_mask;	// @[lsu.scala:259:32]
  wire [3:0]        _T_10 = ldq_tail + 4'h1;	// @[lsu.scala:215:29, :305:44, util.scala:203:14]
  wire [3:0]        _T_14 = stq_tail + 4'h1;	// @[lsu.scala:217:29, :305:44, util.scala:203:14]
  wire              dis_ld_val = io_core_dis_uops_0_valid & io_core_dis_uops_0_bits_uses_ldq & ~io_core_dis_uops_0_bits_exception;	// @[lsu.scala:301:{85,88}]
  wire              dis_st_val = io_core_dis_uops_0_valid & io_core_dis_uops_0_bits_uses_stq & ~io_core_dis_uops_0_bits_exception;	// @[lsu.scala:301:88, :302:85]
  wire [15:0]       _GEN_94 = {{ldq_15_valid}, {ldq_14_valid}, {ldq_13_valid}, {ldq_12_valid}, {ldq_11_valid}, {ldq_10_valid}, {ldq_9_valid}, {ldq_8_valid}, {ldq_7_valid}, {ldq_6_valid}, {ldq_5_valid}, {ldq_4_valid}, {ldq_3_valid}, {ldq_2_valid}, {ldq_1_valid}, {ldq_0_valid}};	// @[lsu.scala:209:16, :305:44]
  wire [3:0]        _T_35 = dis_ld_val ? _T_10 : ldq_tail;	// @[lsu.scala:215:29, :301:85, :333:21, util.scala:203:14]
  wire [3:0]        _T_42 = dis_st_val ? _T_14 : stq_tail;	// @[lsu.scala:217:29, :302:85, :338:21, util.scala:203:14]
  wire [3:0]        _T_50 = _T_35 + 4'h1;	// @[lsu.scala:305:44, :333:21, util.scala:203:14]
  wire [3:0]        _T_53 = _T_42 + 4'h1;	// @[lsu.scala:305:44, :338:21, util.scala:203:14]
  wire              dis_ld_val_1 = io_core_dis_uops_1_valid & io_core_dis_uops_1_bits_uses_ldq & ~io_core_dis_uops_1_bits_exception;	// @[lsu.scala:301:{85,88}]
  wire              dis_st_val_1 = io_core_dis_uops_1_valid & io_core_dis_uops_1_bits_uses_stq & ~io_core_dis_uops_1_bits_exception;	// @[lsu.scala:301:88, :302:85]
  reg               p1_block_load_mask_0;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_1;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_2;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_3;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_4;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_5;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_6;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_7;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_8;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_9;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_10;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_11;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_12;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_13;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_14;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_15;	// @[lsu.scala:398:35]
  reg               p2_block_load_mask_0;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_1;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_2;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_3;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_4;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_5;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_6;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_7;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_8;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_9;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_10;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_11;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_12;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_13;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_14;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_15;	// @[lsu.scala:399:35]
  wire [15:0][11:0] _GEN_95 = {{ldq_15_bits_uop_br_mask}, {ldq_14_bits_uop_br_mask}, {ldq_13_bits_uop_br_mask}, {ldq_12_bits_uop_br_mask}, {ldq_11_bits_uop_br_mask}, {ldq_10_bits_uop_br_mask}, {ldq_9_bits_uop_br_mask}, {ldq_8_bits_uop_br_mask}, {ldq_7_bits_uop_br_mask}, {ldq_6_bits_uop_br_mask}, {ldq_5_bits_uop_br_mask}, {ldq_4_bits_uop_br_mask}, {ldq_3_bits_uop_br_mask}, {ldq_2_bits_uop_br_mask}, {ldq_1_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}};	// @[lsu.scala:209:16, :264:49]
  wire [15:0][3:0]  _GEN_96 = {{ldq_15_bits_uop_stq_idx}, {ldq_14_bits_uop_stq_idx}, {ldq_13_bits_uop_stq_idx}, {ldq_12_bits_uop_stq_idx}, {ldq_11_bits_uop_stq_idx}, {ldq_10_bits_uop_stq_idx}, {ldq_9_bits_uop_stq_idx}, {ldq_8_bits_uop_stq_idx}, {ldq_7_bits_uop_stq_idx}, {ldq_6_bits_uop_stq_idx}, {ldq_5_bits_uop_stq_idx}, {ldq_4_bits_uop_stq_idx}, {ldq_3_bits_uop_stq_idx}, {ldq_2_bits_uop_stq_idx}, {ldq_1_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}};	// @[lsu.scala:209:16, :264:49]
  wire [15:0][1:0]  _GEN_97 = {{ldq_15_bits_uop_mem_size}, {ldq_14_bits_uop_mem_size}, {ldq_13_bits_uop_mem_size}, {ldq_12_bits_uop_mem_size}, {ldq_11_bits_uop_mem_size}, {ldq_10_bits_uop_mem_size}, {ldq_9_bits_uop_mem_size}, {ldq_8_bits_uop_mem_size}, {ldq_7_bits_uop_mem_size}, {ldq_6_bits_uop_mem_size}, {ldq_5_bits_uop_mem_size}, {ldq_4_bits_uop_mem_size}, {ldq_3_bits_uop_mem_size}, {ldq_2_bits_uop_mem_size}, {ldq_1_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}};	// @[lsu.scala:209:16, :264:49]
  wire [15:0]       _GEN_98 = {{ldq_15_bits_addr_valid}, {ldq_14_bits_addr_valid}, {ldq_13_bits_addr_valid}, {ldq_12_bits_addr_valid}, {ldq_11_bits_addr_valid}, {ldq_10_bits_addr_valid}, {ldq_9_bits_addr_valid}, {ldq_8_bits_addr_valid}, {ldq_7_bits_addr_valid}, {ldq_6_bits_addr_valid}, {ldq_5_bits_addr_valid}, {ldq_4_bits_addr_valid}, {ldq_3_bits_addr_valid}, {ldq_2_bits_addr_valid}, {ldq_1_bits_addr_valid}, {ldq_0_bits_addr_valid}};	// @[lsu.scala:209:16, :264:49]
  wire [15:0]       _GEN_99 = {{ldq_15_bits_executed}, {ldq_14_bits_executed}, {ldq_13_bits_executed}, {ldq_12_bits_executed}, {ldq_11_bits_executed}, {ldq_10_bits_executed}, {ldq_9_bits_executed}, {ldq_8_bits_executed}, {ldq_7_bits_executed}, {ldq_6_bits_executed}, {ldq_5_bits_executed}, {ldq_4_bits_executed}, {ldq_3_bits_executed}, {ldq_2_bits_executed}, {ldq_1_bits_executed}, {ldq_0_bits_executed}};	// @[lsu.scala:209:16, :264:49]
  wire [15:0][15:0] _GEN_100 = {{ldq_15_bits_st_dep_mask}, {ldq_14_bits_st_dep_mask}, {ldq_13_bits_st_dep_mask}, {ldq_12_bits_st_dep_mask}, {ldq_11_bits_st_dep_mask}, {ldq_10_bits_st_dep_mask}, {ldq_9_bits_st_dep_mask}, {ldq_8_bits_st_dep_mask}, {ldq_7_bits_st_dep_mask}, {ldq_6_bits_st_dep_mask}, {ldq_5_bits_st_dep_mask}, {ldq_4_bits_st_dep_mask}, {ldq_3_bits_st_dep_mask}, {ldq_2_bits_st_dep_mask}, {ldq_1_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}};	// @[lsu.scala:209:16, :264:49]
  wire              _mem_stq_incoming_e_WIRE_0_bits_addr_valid = _GEN_86[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49]
  reg  [3:0]        ldq_retry_idx;	// @[lsu.scala:415:30]
  reg  [3:0]        stq_retry_idx;	// @[lsu.scala:422:30]
  reg  [3:0]        ldq_wakeup_idx;	// @[lsu.scala:430:31]
  wire              _can_fire_sta_incoming_T = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_sta;	// @[lsu.scala:444:63]
  wire [15:0][6:0]  _GEN_101 = {{ldq_15_bits_uop_uopc}, {ldq_14_bits_uop_uopc}, {ldq_13_bits_uop_uopc}, {ldq_12_bits_uop_uopc}, {ldq_11_bits_uop_uopc}, {ldq_10_bits_uop_uopc}, {ldq_9_bits_uop_uopc}, {ldq_8_bits_uop_uopc}, {ldq_7_bits_uop_uopc}, {ldq_6_bits_uop_uopc}, {ldq_5_bits_uop_uopc}, {ldq_4_bits_uop_uopc}, {ldq_3_bits_uop_uopc}, {ldq_2_bits_uop_uopc}, {ldq_1_bits_uop_uopc}, {ldq_0_bits_uop_uopc}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][31:0] _GEN_102 = {{ldq_15_bits_uop_inst}, {ldq_14_bits_uop_inst}, {ldq_13_bits_uop_inst}, {ldq_12_bits_uop_inst}, {ldq_11_bits_uop_inst}, {ldq_10_bits_uop_inst}, {ldq_9_bits_uop_inst}, {ldq_8_bits_uop_inst}, {ldq_7_bits_uop_inst}, {ldq_6_bits_uop_inst}, {ldq_5_bits_uop_inst}, {ldq_4_bits_uop_inst}, {ldq_3_bits_uop_inst}, {ldq_2_bits_uop_inst}, {ldq_1_bits_uop_inst}, {ldq_0_bits_uop_inst}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][31:0] _GEN_103 = {{ldq_15_bits_uop_debug_inst}, {ldq_14_bits_uop_debug_inst}, {ldq_13_bits_uop_debug_inst}, {ldq_12_bits_uop_debug_inst}, {ldq_11_bits_uop_debug_inst}, {ldq_10_bits_uop_debug_inst}, {ldq_9_bits_uop_debug_inst}, {ldq_8_bits_uop_debug_inst}, {ldq_7_bits_uop_debug_inst}, {ldq_6_bits_uop_debug_inst}, {ldq_5_bits_uop_debug_inst}, {ldq_4_bits_uop_debug_inst}, {ldq_3_bits_uop_debug_inst}, {ldq_2_bits_uop_debug_inst}, {ldq_1_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_104 = {{ldq_15_bits_uop_is_rvc}, {ldq_14_bits_uop_is_rvc}, {ldq_13_bits_uop_is_rvc}, {ldq_12_bits_uop_is_rvc}, {ldq_11_bits_uop_is_rvc}, {ldq_10_bits_uop_is_rvc}, {ldq_9_bits_uop_is_rvc}, {ldq_8_bits_uop_is_rvc}, {ldq_7_bits_uop_is_rvc}, {ldq_6_bits_uop_is_rvc}, {ldq_5_bits_uop_is_rvc}, {ldq_4_bits_uop_is_rvc}, {ldq_3_bits_uop_is_rvc}, {ldq_2_bits_uop_is_rvc}, {ldq_1_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][39:0] _GEN_105 = {{ldq_15_bits_uop_debug_pc}, {ldq_14_bits_uop_debug_pc}, {ldq_13_bits_uop_debug_pc}, {ldq_12_bits_uop_debug_pc}, {ldq_11_bits_uop_debug_pc}, {ldq_10_bits_uop_debug_pc}, {ldq_9_bits_uop_debug_pc}, {ldq_8_bits_uop_debug_pc}, {ldq_7_bits_uop_debug_pc}, {ldq_6_bits_uop_debug_pc}, {ldq_5_bits_uop_debug_pc}, {ldq_4_bits_uop_debug_pc}, {ldq_3_bits_uop_debug_pc}, {ldq_2_bits_uop_debug_pc}, {ldq_1_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][2:0]  _GEN_106 = {{ldq_15_bits_uop_iq_type}, {ldq_14_bits_uop_iq_type}, {ldq_13_bits_uop_iq_type}, {ldq_12_bits_uop_iq_type}, {ldq_11_bits_uop_iq_type}, {ldq_10_bits_uop_iq_type}, {ldq_9_bits_uop_iq_type}, {ldq_8_bits_uop_iq_type}, {ldq_7_bits_uop_iq_type}, {ldq_6_bits_uop_iq_type}, {ldq_5_bits_uop_iq_type}, {ldq_4_bits_uop_iq_type}, {ldq_3_bits_uop_iq_type}, {ldq_2_bits_uop_iq_type}, {ldq_1_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][9:0]  _GEN_107 = {{ldq_15_bits_uop_fu_code}, {ldq_14_bits_uop_fu_code}, {ldq_13_bits_uop_fu_code}, {ldq_12_bits_uop_fu_code}, {ldq_11_bits_uop_fu_code}, {ldq_10_bits_uop_fu_code}, {ldq_9_bits_uop_fu_code}, {ldq_8_bits_uop_fu_code}, {ldq_7_bits_uop_fu_code}, {ldq_6_bits_uop_fu_code}, {ldq_5_bits_uop_fu_code}, {ldq_4_bits_uop_fu_code}, {ldq_3_bits_uop_fu_code}, {ldq_2_bits_uop_fu_code}, {ldq_1_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][3:0]  _GEN_108 = {{ldq_15_bits_uop_ctrl_br_type}, {ldq_14_bits_uop_ctrl_br_type}, {ldq_13_bits_uop_ctrl_br_type}, {ldq_12_bits_uop_ctrl_br_type}, {ldq_11_bits_uop_ctrl_br_type}, {ldq_10_bits_uop_ctrl_br_type}, {ldq_9_bits_uop_ctrl_br_type}, {ldq_8_bits_uop_ctrl_br_type}, {ldq_7_bits_uop_ctrl_br_type}, {ldq_6_bits_uop_ctrl_br_type}, {ldq_5_bits_uop_ctrl_br_type}, {ldq_4_bits_uop_ctrl_br_type}, {ldq_3_bits_uop_ctrl_br_type}, {ldq_2_bits_uop_ctrl_br_type}, {ldq_1_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][1:0]  _GEN_109 = {{ldq_15_bits_uop_ctrl_op1_sel}, {ldq_14_bits_uop_ctrl_op1_sel}, {ldq_13_bits_uop_ctrl_op1_sel}, {ldq_12_bits_uop_ctrl_op1_sel}, {ldq_11_bits_uop_ctrl_op1_sel}, {ldq_10_bits_uop_ctrl_op1_sel}, {ldq_9_bits_uop_ctrl_op1_sel}, {ldq_8_bits_uop_ctrl_op1_sel}, {ldq_7_bits_uop_ctrl_op1_sel}, {ldq_6_bits_uop_ctrl_op1_sel}, {ldq_5_bits_uop_ctrl_op1_sel}, {ldq_4_bits_uop_ctrl_op1_sel}, {ldq_3_bits_uop_ctrl_op1_sel}, {ldq_2_bits_uop_ctrl_op1_sel}, {ldq_1_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][2:0]  _GEN_110 = {{ldq_15_bits_uop_ctrl_op2_sel}, {ldq_14_bits_uop_ctrl_op2_sel}, {ldq_13_bits_uop_ctrl_op2_sel}, {ldq_12_bits_uop_ctrl_op2_sel}, {ldq_11_bits_uop_ctrl_op2_sel}, {ldq_10_bits_uop_ctrl_op2_sel}, {ldq_9_bits_uop_ctrl_op2_sel}, {ldq_8_bits_uop_ctrl_op2_sel}, {ldq_7_bits_uop_ctrl_op2_sel}, {ldq_6_bits_uop_ctrl_op2_sel}, {ldq_5_bits_uop_ctrl_op2_sel}, {ldq_4_bits_uop_ctrl_op2_sel}, {ldq_3_bits_uop_ctrl_op2_sel}, {ldq_2_bits_uop_ctrl_op2_sel}, {ldq_1_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][2:0]  _GEN_111 = {{ldq_15_bits_uop_ctrl_imm_sel}, {ldq_14_bits_uop_ctrl_imm_sel}, {ldq_13_bits_uop_ctrl_imm_sel}, {ldq_12_bits_uop_ctrl_imm_sel}, {ldq_11_bits_uop_ctrl_imm_sel}, {ldq_10_bits_uop_ctrl_imm_sel}, {ldq_9_bits_uop_ctrl_imm_sel}, {ldq_8_bits_uop_ctrl_imm_sel}, {ldq_7_bits_uop_ctrl_imm_sel}, {ldq_6_bits_uop_ctrl_imm_sel}, {ldq_5_bits_uop_ctrl_imm_sel}, {ldq_4_bits_uop_ctrl_imm_sel}, {ldq_3_bits_uop_ctrl_imm_sel}, {ldq_2_bits_uop_ctrl_imm_sel}, {ldq_1_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][3:0]  _GEN_112 = {{ldq_15_bits_uop_ctrl_op_fcn}, {ldq_14_bits_uop_ctrl_op_fcn}, {ldq_13_bits_uop_ctrl_op_fcn}, {ldq_12_bits_uop_ctrl_op_fcn}, {ldq_11_bits_uop_ctrl_op_fcn}, {ldq_10_bits_uop_ctrl_op_fcn}, {ldq_9_bits_uop_ctrl_op_fcn}, {ldq_8_bits_uop_ctrl_op_fcn}, {ldq_7_bits_uop_ctrl_op_fcn}, {ldq_6_bits_uop_ctrl_op_fcn}, {ldq_5_bits_uop_ctrl_op_fcn}, {ldq_4_bits_uop_ctrl_op_fcn}, {ldq_3_bits_uop_ctrl_op_fcn}, {ldq_2_bits_uop_ctrl_op_fcn}, {ldq_1_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_113 = {{ldq_15_bits_uop_ctrl_fcn_dw}, {ldq_14_bits_uop_ctrl_fcn_dw}, {ldq_13_bits_uop_ctrl_fcn_dw}, {ldq_12_bits_uop_ctrl_fcn_dw}, {ldq_11_bits_uop_ctrl_fcn_dw}, {ldq_10_bits_uop_ctrl_fcn_dw}, {ldq_9_bits_uop_ctrl_fcn_dw}, {ldq_8_bits_uop_ctrl_fcn_dw}, {ldq_7_bits_uop_ctrl_fcn_dw}, {ldq_6_bits_uop_ctrl_fcn_dw}, {ldq_5_bits_uop_ctrl_fcn_dw}, {ldq_4_bits_uop_ctrl_fcn_dw}, {ldq_3_bits_uop_ctrl_fcn_dw}, {ldq_2_bits_uop_ctrl_fcn_dw}, {ldq_1_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][2:0]  _GEN_114 = {{ldq_15_bits_uop_ctrl_csr_cmd}, {ldq_14_bits_uop_ctrl_csr_cmd}, {ldq_13_bits_uop_ctrl_csr_cmd}, {ldq_12_bits_uop_ctrl_csr_cmd}, {ldq_11_bits_uop_ctrl_csr_cmd}, {ldq_10_bits_uop_ctrl_csr_cmd}, {ldq_9_bits_uop_ctrl_csr_cmd}, {ldq_8_bits_uop_ctrl_csr_cmd}, {ldq_7_bits_uop_ctrl_csr_cmd}, {ldq_6_bits_uop_ctrl_csr_cmd}, {ldq_5_bits_uop_ctrl_csr_cmd}, {ldq_4_bits_uop_ctrl_csr_cmd}, {ldq_3_bits_uop_ctrl_csr_cmd}, {ldq_2_bits_uop_ctrl_csr_cmd}, {ldq_1_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_115 = {{ldq_15_bits_uop_ctrl_is_load}, {ldq_14_bits_uop_ctrl_is_load}, {ldq_13_bits_uop_ctrl_is_load}, {ldq_12_bits_uop_ctrl_is_load}, {ldq_11_bits_uop_ctrl_is_load}, {ldq_10_bits_uop_ctrl_is_load}, {ldq_9_bits_uop_ctrl_is_load}, {ldq_8_bits_uop_ctrl_is_load}, {ldq_7_bits_uop_ctrl_is_load}, {ldq_6_bits_uop_ctrl_is_load}, {ldq_5_bits_uop_ctrl_is_load}, {ldq_4_bits_uop_ctrl_is_load}, {ldq_3_bits_uop_ctrl_is_load}, {ldq_2_bits_uop_ctrl_is_load}, {ldq_1_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_116 = {{ldq_15_bits_uop_ctrl_is_sta}, {ldq_14_bits_uop_ctrl_is_sta}, {ldq_13_bits_uop_ctrl_is_sta}, {ldq_12_bits_uop_ctrl_is_sta}, {ldq_11_bits_uop_ctrl_is_sta}, {ldq_10_bits_uop_ctrl_is_sta}, {ldq_9_bits_uop_ctrl_is_sta}, {ldq_8_bits_uop_ctrl_is_sta}, {ldq_7_bits_uop_ctrl_is_sta}, {ldq_6_bits_uop_ctrl_is_sta}, {ldq_5_bits_uop_ctrl_is_sta}, {ldq_4_bits_uop_ctrl_is_sta}, {ldq_3_bits_uop_ctrl_is_sta}, {ldq_2_bits_uop_ctrl_is_sta}, {ldq_1_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_117 = {{ldq_15_bits_uop_ctrl_is_std}, {ldq_14_bits_uop_ctrl_is_std}, {ldq_13_bits_uop_ctrl_is_std}, {ldq_12_bits_uop_ctrl_is_std}, {ldq_11_bits_uop_ctrl_is_std}, {ldq_10_bits_uop_ctrl_is_std}, {ldq_9_bits_uop_ctrl_is_std}, {ldq_8_bits_uop_ctrl_is_std}, {ldq_7_bits_uop_ctrl_is_std}, {ldq_6_bits_uop_ctrl_is_std}, {ldq_5_bits_uop_ctrl_is_std}, {ldq_4_bits_uop_ctrl_is_std}, {ldq_3_bits_uop_ctrl_is_std}, {ldq_2_bits_uop_ctrl_is_std}, {ldq_1_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][1:0]  _GEN_118 = {{ldq_15_bits_uop_iw_state}, {ldq_14_bits_uop_iw_state}, {ldq_13_bits_uop_iw_state}, {ldq_12_bits_uop_iw_state}, {ldq_11_bits_uop_iw_state}, {ldq_10_bits_uop_iw_state}, {ldq_9_bits_uop_iw_state}, {ldq_8_bits_uop_iw_state}, {ldq_7_bits_uop_iw_state}, {ldq_6_bits_uop_iw_state}, {ldq_5_bits_uop_iw_state}, {ldq_4_bits_uop_iw_state}, {ldq_3_bits_uop_iw_state}, {ldq_2_bits_uop_iw_state}, {ldq_1_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_119 = {{ldq_15_bits_uop_iw_p1_poisoned}, {ldq_14_bits_uop_iw_p1_poisoned}, {ldq_13_bits_uop_iw_p1_poisoned}, {ldq_12_bits_uop_iw_p1_poisoned}, {ldq_11_bits_uop_iw_p1_poisoned}, {ldq_10_bits_uop_iw_p1_poisoned}, {ldq_9_bits_uop_iw_p1_poisoned}, {ldq_8_bits_uop_iw_p1_poisoned}, {ldq_7_bits_uop_iw_p1_poisoned}, {ldq_6_bits_uop_iw_p1_poisoned}, {ldq_5_bits_uop_iw_p1_poisoned}, {ldq_4_bits_uop_iw_p1_poisoned}, {ldq_3_bits_uop_iw_p1_poisoned}, {ldq_2_bits_uop_iw_p1_poisoned}, {ldq_1_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_120 = {{ldq_15_bits_uop_iw_p2_poisoned}, {ldq_14_bits_uop_iw_p2_poisoned}, {ldq_13_bits_uop_iw_p2_poisoned}, {ldq_12_bits_uop_iw_p2_poisoned}, {ldq_11_bits_uop_iw_p2_poisoned}, {ldq_10_bits_uop_iw_p2_poisoned}, {ldq_9_bits_uop_iw_p2_poisoned}, {ldq_8_bits_uop_iw_p2_poisoned}, {ldq_7_bits_uop_iw_p2_poisoned}, {ldq_6_bits_uop_iw_p2_poisoned}, {ldq_5_bits_uop_iw_p2_poisoned}, {ldq_4_bits_uop_iw_p2_poisoned}, {ldq_3_bits_uop_iw_p2_poisoned}, {ldq_2_bits_uop_iw_p2_poisoned}, {ldq_1_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_121 = {{ldq_15_bits_uop_is_br}, {ldq_14_bits_uop_is_br}, {ldq_13_bits_uop_is_br}, {ldq_12_bits_uop_is_br}, {ldq_11_bits_uop_is_br}, {ldq_10_bits_uop_is_br}, {ldq_9_bits_uop_is_br}, {ldq_8_bits_uop_is_br}, {ldq_7_bits_uop_is_br}, {ldq_6_bits_uop_is_br}, {ldq_5_bits_uop_is_br}, {ldq_4_bits_uop_is_br}, {ldq_3_bits_uop_is_br}, {ldq_2_bits_uop_is_br}, {ldq_1_bits_uop_is_br}, {ldq_0_bits_uop_is_br}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_122 = {{ldq_15_bits_uop_is_jalr}, {ldq_14_bits_uop_is_jalr}, {ldq_13_bits_uop_is_jalr}, {ldq_12_bits_uop_is_jalr}, {ldq_11_bits_uop_is_jalr}, {ldq_10_bits_uop_is_jalr}, {ldq_9_bits_uop_is_jalr}, {ldq_8_bits_uop_is_jalr}, {ldq_7_bits_uop_is_jalr}, {ldq_6_bits_uop_is_jalr}, {ldq_5_bits_uop_is_jalr}, {ldq_4_bits_uop_is_jalr}, {ldq_3_bits_uop_is_jalr}, {ldq_2_bits_uop_is_jalr}, {ldq_1_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_123 = {{ldq_15_bits_uop_is_jal}, {ldq_14_bits_uop_is_jal}, {ldq_13_bits_uop_is_jal}, {ldq_12_bits_uop_is_jal}, {ldq_11_bits_uop_is_jal}, {ldq_10_bits_uop_is_jal}, {ldq_9_bits_uop_is_jal}, {ldq_8_bits_uop_is_jal}, {ldq_7_bits_uop_is_jal}, {ldq_6_bits_uop_is_jal}, {ldq_5_bits_uop_is_jal}, {ldq_4_bits_uop_is_jal}, {ldq_3_bits_uop_is_jal}, {ldq_2_bits_uop_is_jal}, {ldq_1_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_124 = {{ldq_15_bits_uop_is_sfb}, {ldq_14_bits_uop_is_sfb}, {ldq_13_bits_uop_is_sfb}, {ldq_12_bits_uop_is_sfb}, {ldq_11_bits_uop_is_sfb}, {ldq_10_bits_uop_is_sfb}, {ldq_9_bits_uop_is_sfb}, {ldq_8_bits_uop_is_sfb}, {ldq_7_bits_uop_is_sfb}, {ldq_6_bits_uop_is_sfb}, {ldq_5_bits_uop_is_sfb}, {ldq_4_bits_uop_is_sfb}, {ldq_3_bits_uop_is_sfb}, {ldq_2_bits_uop_is_sfb}, {ldq_1_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}};	// @[lsu.scala:209:16, :465:79]
  wire [11:0]       _GEN_125 = _GEN_95[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79]
  wire [15:0][3:0]  _GEN_126 = {{ldq_15_bits_uop_br_tag}, {ldq_14_bits_uop_br_tag}, {ldq_13_bits_uop_br_tag}, {ldq_12_bits_uop_br_tag}, {ldq_11_bits_uop_br_tag}, {ldq_10_bits_uop_br_tag}, {ldq_9_bits_uop_br_tag}, {ldq_8_bits_uop_br_tag}, {ldq_7_bits_uop_br_tag}, {ldq_6_bits_uop_br_tag}, {ldq_5_bits_uop_br_tag}, {ldq_4_bits_uop_br_tag}, {ldq_3_bits_uop_br_tag}, {ldq_2_bits_uop_br_tag}, {ldq_1_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][4:0]  _GEN_127 = {{ldq_15_bits_uop_ftq_idx}, {ldq_14_bits_uop_ftq_idx}, {ldq_13_bits_uop_ftq_idx}, {ldq_12_bits_uop_ftq_idx}, {ldq_11_bits_uop_ftq_idx}, {ldq_10_bits_uop_ftq_idx}, {ldq_9_bits_uop_ftq_idx}, {ldq_8_bits_uop_ftq_idx}, {ldq_7_bits_uop_ftq_idx}, {ldq_6_bits_uop_ftq_idx}, {ldq_5_bits_uop_ftq_idx}, {ldq_4_bits_uop_ftq_idx}, {ldq_3_bits_uop_ftq_idx}, {ldq_2_bits_uop_ftq_idx}, {ldq_1_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_128 = {{ldq_15_bits_uop_edge_inst}, {ldq_14_bits_uop_edge_inst}, {ldq_13_bits_uop_edge_inst}, {ldq_12_bits_uop_edge_inst}, {ldq_11_bits_uop_edge_inst}, {ldq_10_bits_uop_edge_inst}, {ldq_9_bits_uop_edge_inst}, {ldq_8_bits_uop_edge_inst}, {ldq_7_bits_uop_edge_inst}, {ldq_6_bits_uop_edge_inst}, {ldq_5_bits_uop_edge_inst}, {ldq_4_bits_uop_edge_inst}, {ldq_3_bits_uop_edge_inst}, {ldq_2_bits_uop_edge_inst}, {ldq_1_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][5:0]  _GEN_129 = {{ldq_15_bits_uop_pc_lob}, {ldq_14_bits_uop_pc_lob}, {ldq_13_bits_uop_pc_lob}, {ldq_12_bits_uop_pc_lob}, {ldq_11_bits_uop_pc_lob}, {ldq_10_bits_uop_pc_lob}, {ldq_9_bits_uop_pc_lob}, {ldq_8_bits_uop_pc_lob}, {ldq_7_bits_uop_pc_lob}, {ldq_6_bits_uop_pc_lob}, {ldq_5_bits_uop_pc_lob}, {ldq_4_bits_uop_pc_lob}, {ldq_3_bits_uop_pc_lob}, {ldq_2_bits_uop_pc_lob}, {ldq_1_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_130 = {{ldq_15_bits_uop_taken}, {ldq_14_bits_uop_taken}, {ldq_13_bits_uop_taken}, {ldq_12_bits_uop_taken}, {ldq_11_bits_uop_taken}, {ldq_10_bits_uop_taken}, {ldq_9_bits_uop_taken}, {ldq_8_bits_uop_taken}, {ldq_7_bits_uop_taken}, {ldq_6_bits_uop_taken}, {ldq_5_bits_uop_taken}, {ldq_4_bits_uop_taken}, {ldq_3_bits_uop_taken}, {ldq_2_bits_uop_taken}, {ldq_1_bits_uop_taken}, {ldq_0_bits_uop_taken}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][19:0] _GEN_131 = {{ldq_15_bits_uop_imm_packed}, {ldq_14_bits_uop_imm_packed}, {ldq_13_bits_uop_imm_packed}, {ldq_12_bits_uop_imm_packed}, {ldq_11_bits_uop_imm_packed}, {ldq_10_bits_uop_imm_packed}, {ldq_9_bits_uop_imm_packed}, {ldq_8_bits_uop_imm_packed}, {ldq_7_bits_uop_imm_packed}, {ldq_6_bits_uop_imm_packed}, {ldq_5_bits_uop_imm_packed}, {ldq_4_bits_uop_imm_packed}, {ldq_3_bits_uop_imm_packed}, {ldq_2_bits_uop_imm_packed}, {ldq_1_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][11:0] _GEN_132 = {{ldq_15_bits_uop_csr_addr}, {ldq_14_bits_uop_csr_addr}, {ldq_13_bits_uop_csr_addr}, {ldq_12_bits_uop_csr_addr}, {ldq_11_bits_uop_csr_addr}, {ldq_10_bits_uop_csr_addr}, {ldq_9_bits_uop_csr_addr}, {ldq_8_bits_uop_csr_addr}, {ldq_7_bits_uop_csr_addr}, {ldq_6_bits_uop_csr_addr}, {ldq_5_bits_uop_csr_addr}, {ldq_4_bits_uop_csr_addr}, {ldq_3_bits_uop_csr_addr}, {ldq_2_bits_uop_csr_addr}, {ldq_1_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][5:0]  _GEN_133 = {{ldq_15_bits_uop_rob_idx}, {ldq_14_bits_uop_rob_idx}, {ldq_13_bits_uop_rob_idx}, {ldq_12_bits_uop_rob_idx}, {ldq_11_bits_uop_rob_idx}, {ldq_10_bits_uop_rob_idx}, {ldq_9_bits_uop_rob_idx}, {ldq_8_bits_uop_rob_idx}, {ldq_7_bits_uop_rob_idx}, {ldq_6_bits_uop_rob_idx}, {ldq_5_bits_uop_rob_idx}, {ldq_4_bits_uop_rob_idx}, {ldq_3_bits_uop_rob_idx}, {ldq_2_bits_uop_rob_idx}, {ldq_1_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [5:0]        _GEN_134 = _GEN_133[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [15:0][3:0]  _GEN_135 = {{ldq_15_bits_uop_ldq_idx}, {ldq_14_bits_uop_ldq_idx}, {ldq_13_bits_uop_ldq_idx}, {ldq_12_bits_uop_ldq_idx}, {ldq_11_bits_uop_ldq_idx}, {ldq_10_bits_uop_ldq_idx}, {ldq_9_bits_uop_ldq_idx}, {ldq_8_bits_uop_ldq_idx}, {ldq_7_bits_uop_ldq_idx}, {ldq_6_bits_uop_ldq_idx}, {ldq_5_bits_uop_ldq_idx}, {ldq_4_bits_uop_ldq_idx}, {ldq_3_bits_uop_ldq_idx}, {ldq_2_bits_uop_ldq_idx}, {ldq_1_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [3:0]        _GEN_136 = _GEN_135[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [3:0]        mem_ldq_retry_e_out_bits_uop_stq_idx = _GEN_96[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79]
  wire [15:0][1:0]  _GEN_137 = {{ldq_15_bits_uop_rxq_idx}, {ldq_14_bits_uop_rxq_idx}, {ldq_13_bits_uop_rxq_idx}, {ldq_12_bits_uop_rxq_idx}, {ldq_11_bits_uop_rxq_idx}, {ldq_10_bits_uop_rxq_idx}, {ldq_9_bits_uop_rxq_idx}, {ldq_8_bits_uop_rxq_idx}, {ldq_7_bits_uop_rxq_idx}, {ldq_6_bits_uop_rxq_idx}, {ldq_5_bits_uop_rxq_idx}, {ldq_4_bits_uop_rxq_idx}, {ldq_3_bits_uop_rxq_idx}, {ldq_2_bits_uop_rxq_idx}, {ldq_1_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][6:0]  _GEN_138 = {{ldq_15_bits_uop_pdst}, {ldq_14_bits_uop_pdst}, {ldq_13_bits_uop_pdst}, {ldq_12_bits_uop_pdst}, {ldq_11_bits_uop_pdst}, {ldq_10_bits_uop_pdst}, {ldq_9_bits_uop_pdst}, {ldq_8_bits_uop_pdst}, {ldq_7_bits_uop_pdst}, {ldq_6_bits_uop_pdst}, {ldq_5_bits_uop_pdst}, {ldq_4_bits_uop_pdst}, {ldq_3_bits_uop_pdst}, {ldq_2_bits_uop_pdst}, {ldq_1_bits_uop_pdst}, {ldq_0_bits_uop_pdst}};	// @[lsu.scala:209:16, :465:79]
  wire [6:0]        _GEN_139 = _GEN_138[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [15:0][6:0]  _GEN_140 = {{ldq_15_bits_uop_prs1}, {ldq_14_bits_uop_prs1}, {ldq_13_bits_uop_prs1}, {ldq_12_bits_uop_prs1}, {ldq_11_bits_uop_prs1}, {ldq_10_bits_uop_prs1}, {ldq_9_bits_uop_prs1}, {ldq_8_bits_uop_prs1}, {ldq_7_bits_uop_prs1}, {ldq_6_bits_uop_prs1}, {ldq_5_bits_uop_prs1}, {ldq_4_bits_uop_prs1}, {ldq_3_bits_uop_prs1}, {ldq_2_bits_uop_prs1}, {ldq_1_bits_uop_prs1}, {ldq_0_bits_uop_prs1}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][6:0]  _GEN_141 = {{ldq_15_bits_uop_prs2}, {ldq_14_bits_uop_prs2}, {ldq_13_bits_uop_prs2}, {ldq_12_bits_uop_prs2}, {ldq_11_bits_uop_prs2}, {ldq_10_bits_uop_prs2}, {ldq_9_bits_uop_prs2}, {ldq_8_bits_uop_prs2}, {ldq_7_bits_uop_prs2}, {ldq_6_bits_uop_prs2}, {ldq_5_bits_uop_prs2}, {ldq_4_bits_uop_prs2}, {ldq_3_bits_uop_prs2}, {ldq_2_bits_uop_prs2}, {ldq_1_bits_uop_prs2}, {ldq_0_bits_uop_prs2}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][6:0]  _GEN_142 = {{ldq_15_bits_uop_prs3}, {ldq_14_bits_uop_prs3}, {ldq_13_bits_uop_prs3}, {ldq_12_bits_uop_prs3}, {ldq_11_bits_uop_prs3}, {ldq_10_bits_uop_prs3}, {ldq_9_bits_uop_prs3}, {ldq_8_bits_uop_prs3}, {ldq_7_bits_uop_prs3}, {ldq_6_bits_uop_prs3}, {ldq_5_bits_uop_prs3}, {ldq_4_bits_uop_prs3}, {ldq_3_bits_uop_prs3}, {ldq_2_bits_uop_prs3}, {ldq_1_bits_uop_prs3}, {ldq_0_bits_uop_prs3}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][4:0]  _GEN_143 = {{ldq_15_bits_uop_ppred}, {ldq_14_bits_uop_ppred}, {ldq_13_bits_uop_ppred}, {ldq_12_bits_uop_ppred}, {ldq_11_bits_uop_ppred}, {ldq_10_bits_uop_ppred}, {ldq_9_bits_uop_ppred}, {ldq_8_bits_uop_ppred}, {ldq_7_bits_uop_ppred}, {ldq_6_bits_uop_ppred}, {ldq_5_bits_uop_ppred}, {ldq_4_bits_uop_ppred}, {ldq_3_bits_uop_ppred}, {ldq_2_bits_uop_ppred}, {ldq_1_bits_uop_ppred}, {ldq_0_bits_uop_ppred}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_144 = {{ldq_15_bits_uop_prs1_busy}, {ldq_14_bits_uop_prs1_busy}, {ldq_13_bits_uop_prs1_busy}, {ldq_12_bits_uop_prs1_busy}, {ldq_11_bits_uop_prs1_busy}, {ldq_10_bits_uop_prs1_busy}, {ldq_9_bits_uop_prs1_busy}, {ldq_8_bits_uop_prs1_busy}, {ldq_7_bits_uop_prs1_busy}, {ldq_6_bits_uop_prs1_busy}, {ldq_5_bits_uop_prs1_busy}, {ldq_4_bits_uop_prs1_busy}, {ldq_3_bits_uop_prs1_busy}, {ldq_2_bits_uop_prs1_busy}, {ldq_1_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_145 = {{ldq_15_bits_uop_prs2_busy}, {ldq_14_bits_uop_prs2_busy}, {ldq_13_bits_uop_prs2_busy}, {ldq_12_bits_uop_prs2_busy}, {ldq_11_bits_uop_prs2_busy}, {ldq_10_bits_uop_prs2_busy}, {ldq_9_bits_uop_prs2_busy}, {ldq_8_bits_uop_prs2_busy}, {ldq_7_bits_uop_prs2_busy}, {ldq_6_bits_uop_prs2_busy}, {ldq_5_bits_uop_prs2_busy}, {ldq_4_bits_uop_prs2_busy}, {ldq_3_bits_uop_prs2_busy}, {ldq_2_bits_uop_prs2_busy}, {ldq_1_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_146 = {{ldq_15_bits_uop_prs3_busy}, {ldq_14_bits_uop_prs3_busy}, {ldq_13_bits_uop_prs3_busy}, {ldq_12_bits_uop_prs3_busy}, {ldq_11_bits_uop_prs3_busy}, {ldq_10_bits_uop_prs3_busy}, {ldq_9_bits_uop_prs3_busy}, {ldq_8_bits_uop_prs3_busy}, {ldq_7_bits_uop_prs3_busy}, {ldq_6_bits_uop_prs3_busy}, {ldq_5_bits_uop_prs3_busy}, {ldq_4_bits_uop_prs3_busy}, {ldq_3_bits_uop_prs3_busy}, {ldq_2_bits_uop_prs3_busy}, {ldq_1_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_147 = {{ldq_15_bits_uop_ppred_busy}, {ldq_14_bits_uop_ppred_busy}, {ldq_13_bits_uop_ppred_busy}, {ldq_12_bits_uop_ppred_busy}, {ldq_11_bits_uop_ppred_busy}, {ldq_10_bits_uop_ppred_busy}, {ldq_9_bits_uop_ppred_busy}, {ldq_8_bits_uop_ppred_busy}, {ldq_7_bits_uop_ppred_busy}, {ldq_6_bits_uop_ppred_busy}, {ldq_5_bits_uop_ppred_busy}, {ldq_4_bits_uop_ppred_busy}, {ldq_3_bits_uop_ppred_busy}, {ldq_2_bits_uop_ppred_busy}, {ldq_1_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][6:0]  _GEN_148 = {{ldq_15_bits_uop_stale_pdst}, {ldq_14_bits_uop_stale_pdst}, {ldq_13_bits_uop_stale_pdst}, {ldq_12_bits_uop_stale_pdst}, {ldq_11_bits_uop_stale_pdst}, {ldq_10_bits_uop_stale_pdst}, {ldq_9_bits_uop_stale_pdst}, {ldq_8_bits_uop_stale_pdst}, {ldq_7_bits_uop_stale_pdst}, {ldq_6_bits_uop_stale_pdst}, {ldq_5_bits_uop_stale_pdst}, {ldq_4_bits_uop_stale_pdst}, {ldq_3_bits_uop_stale_pdst}, {ldq_2_bits_uop_stale_pdst}, {ldq_1_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_149 = {{ldq_15_bits_uop_exception}, {ldq_14_bits_uop_exception}, {ldq_13_bits_uop_exception}, {ldq_12_bits_uop_exception}, {ldq_11_bits_uop_exception}, {ldq_10_bits_uop_exception}, {ldq_9_bits_uop_exception}, {ldq_8_bits_uop_exception}, {ldq_7_bits_uop_exception}, {ldq_6_bits_uop_exception}, {ldq_5_bits_uop_exception}, {ldq_4_bits_uop_exception}, {ldq_3_bits_uop_exception}, {ldq_2_bits_uop_exception}, {ldq_1_bits_uop_exception}, {ldq_0_bits_uop_exception}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][63:0] _GEN_150 = {{ldq_15_bits_uop_exc_cause}, {ldq_14_bits_uop_exc_cause}, {ldq_13_bits_uop_exc_cause}, {ldq_12_bits_uop_exc_cause}, {ldq_11_bits_uop_exc_cause}, {ldq_10_bits_uop_exc_cause}, {ldq_9_bits_uop_exc_cause}, {ldq_8_bits_uop_exc_cause}, {ldq_7_bits_uop_exc_cause}, {ldq_6_bits_uop_exc_cause}, {ldq_5_bits_uop_exc_cause}, {ldq_4_bits_uop_exc_cause}, {ldq_3_bits_uop_exc_cause}, {ldq_2_bits_uop_exc_cause}, {ldq_1_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_151 = {{ldq_15_bits_uop_bypassable}, {ldq_14_bits_uop_bypassable}, {ldq_13_bits_uop_bypassable}, {ldq_12_bits_uop_bypassable}, {ldq_11_bits_uop_bypassable}, {ldq_10_bits_uop_bypassable}, {ldq_9_bits_uop_bypassable}, {ldq_8_bits_uop_bypassable}, {ldq_7_bits_uop_bypassable}, {ldq_6_bits_uop_bypassable}, {ldq_5_bits_uop_bypassable}, {ldq_4_bits_uop_bypassable}, {ldq_3_bits_uop_bypassable}, {ldq_2_bits_uop_bypassable}, {ldq_1_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][4:0]  _GEN_152 = {{ldq_15_bits_uop_mem_cmd}, {ldq_14_bits_uop_mem_cmd}, {ldq_13_bits_uop_mem_cmd}, {ldq_12_bits_uop_mem_cmd}, {ldq_11_bits_uop_mem_cmd}, {ldq_10_bits_uop_mem_cmd}, {ldq_9_bits_uop_mem_cmd}, {ldq_8_bits_uop_mem_cmd}, {ldq_7_bits_uop_mem_cmd}, {ldq_6_bits_uop_mem_cmd}, {ldq_5_bits_uop_mem_cmd}, {ldq_4_bits_uop_mem_cmd}, {ldq_3_bits_uop_mem_cmd}, {ldq_2_bits_uop_mem_cmd}, {ldq_1_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}};	// @[lsu.scala:209:16, :465:79]
  wire [1:0]        mem_ldq_retry_e_out_bits_uop_mem_size = _GEN_97[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79]
  wire [15:0]       _GEN_153 = {{ldq_15_bits_uop_mem_signed}, {ldq_14_bits_uop_mem_signed}, {ldq_13_bits_uop_mem_signed}, {ldq_12_bits_uop_mem_signed}, {ldq_11_bits_uop_mem_signed}, {ldq_10_bits_uop_mem_signed}, {ldq_9_bits_uop_mem_signed}, {ldq_8_bits_uop_mem_signed}, {ldq_7_bits_uop_mem_signed}, {ldq_6_bits_uop_mem_signed}, {ldq_5_bits_uop_mem_signed}, {ldq_4_bits_uop_mem_signed}, {ldq_3_bits_uop_mem_signed}, {ldq_2_bits_uop_mem_signed}, {ldq_1_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_154 = {{ldq_15_bits_uop_is_fence}, {ldq_14_bits_uop_is_fence}, {ldq_13_bits_uop_is_fence}, {ldq_12_bits_uop_is_fence}, {ldq_11_bits_uop_is_fence}, {ldq_10_bits_uop_is_fence}, {ldq_9_bits_uop_is_fence}, {ldq_8_bits_uop_is_fence}, {ldq_7_bits_uop_is_fence}, {ldq_6_bits_uop_is_fence}, {ldq_5_bits_uop_is_fence}, {ldq_4_bits_uop_is_fence}, {ldq_3_bits_uop_is_fence}, {ldq_2_bits_uop_is_fence}, {ldq_1_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_155 = {{ldq_15_bits_uop_is_fencei}, {ldq_14_bits_uop_is_fencei}, {ldq_13_bits_uop_is_fencei}, {ldq_12_bits_uop_is_fencei}, {ldq_11_bits_uop_is_fencei}, {ldq_10_bits_uop_is_fencei}, {ldq_9_bits_uop_is_fencei}, {ldq_8_bits_uop_is_fencei}, {ldq_7_bits_uop_is_fencei}, {ldq_6_bits_uop_is_fencei}, {ldq_5_bits_uop_is_fencei}, {ldq_4_bits_uop_is_fencei}, {ldq_3_bits_uop_is_fencei}, {ldq_2_bits_uop_is_fencei}, {ldq_1_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_156 = {{ldq_15_bits_uop_is_amo}, {ldq_14_bits_uop_is_amo}, {ldq_13_bits_uop_is_amo}, {ldq_12_bits_uop_is_amo}, {ldq_11_bits_uop_is_amo}, {ldq_10_bits_uop_is_amo}, {ldq_9_bits_uop_is_amo}, {ldq_8_bits_uop_is_amo}, {ldq_7_bits_uop_is_amo}, {ldq_6_bits_uop_is_amo}, {ldq_5_bits_uop_is_amo}, {ldq_4_bits_uop_is_amo}, {ldq_3_bits_uop_is_amo}, {ldq_2_bits_uop_is_amo}, {ldq_1_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_157 = {{ldq_15_bits_uop_uses_ldq}, {ldq_14_bits_uop_uses_ldq}, {ldq_13_bits_uop_uses_ldq}, {ldq_12_bits_uop_uses_ldq}, {ldq_11_bits_uop_uses_ldq}, {ldq_10_bits_uop_uses_ldq}, {ldq_9_bits_uop_uses_ldq}, {ldq_8_bits_uop_uses_ldq}, {ldq_7_bits_uop_uses_ldq}, {ldq_6_bits_uop_uses_ldq}, {ldq_5_bits_uop_uses_ldq}, {ldq_4_bits_uop_uses_ldq}, {ldq_3_bits_uop_uses_ldq}, {ldq_2_bits_uop_uses_ldq}, {ldq_1_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}};	// @[lsu.scala:209:16, :465:79]
  wire              _GEN_158 = _GEN_157[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [15:0]       _GEN_159 = {{ldq_15_bits_uop_uses_stq}, {ldq_14_bits_uop_uses_stq}, {ldq_13_bits_uop_uses_stq}, {ldq_12_bits_uop_uses_stq}, {ldq_11_bits_uop_uses_stq}, {ldq_10_bits_uop_uses_stq}, {ldq_9_bits_uop_uses_stq}, {ldq_8_bits_uop_uses_stq}, {ldq_7_bits_uop_uses_stq}, {ldq_6_bits_uop_uses_stq}, {ldq_5_bits_uop_uses_stq}, {ldq_4_bits_uop_uses_stq}, {ldq_3_bits_uop_uses_stq}, {ldq_2_bits_uop_uses_stq}, {ldq_1_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}};	// @[lsu.scala:209:16, :465:79]
  wire              _GEN_160 = _GEN_159[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [15:0]       _GEN_161 = {{ldq_15_bits_uop_is_sys_pc2epc}, {ldq_14_bits_uop_is_sys_pc2epc}, {ldq_13_bits_uop_is_sys_pc2epc}, {ldq_12_bits_uop_is_sys_pc2epc}, {ldq_11_bits_uop_is_sys_pc2epc}, {ldq_10_bits_uop_is_sys_pc2epc}, {ldq_9_bits_uop_is_sys_pc2epc}, {ldq_8_bits_uop_is_sys_pc2epc}, {ldq_7_bits_uop_is_sys_pc2epc}, {ldq_6_bits_uop_is_sys_pc2epc}, {ldq_5_bits_uop_is_sys_pc2epc}, {ldq_4_bits_uop_is_sys_pc2epc}, {ldq_3_bits_uop_is_sys_pc2epc}, {ldq_2_bits_uop_is_sys_pc2epc}, {ldq_1_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_162 = {{ldq_15_bits_uop_is_unique}, {ldq_14_bits_uop_is_unique}, {ldq_13_bits_uop_is_unique}, {ldq_12_bits_uop_is_unique}, {ldq_11_bits_uop_is_unique}, {ldq_10_bits_uop_is_unique}, {ldq_9_bits_uop_is_unique}, {ldq_8_bits_uop_is_unique}, {ldq_7_bits_uop_is_unique}, {ldq_6_bits_uop_is_unique}, {ldq_5_bits_uop_is_unique}, {ldq_4_bits_uop_is_unique}, {ldq_3_bits_uop_is_unique}, {ldq_2_bits_uop_is_unique}, {ldq_1_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_163 = {{ldq_15_bits_uop_flush_on_commit}, {ldq_14_bits_uop_flush_on_commit}, {ldq_13_bits_uop_flush_on_commit}, {ldq_12_bits_uop_flush_on_commit}, {ldq_11_bits_uop_flush_on_commit}, {ldq_10_bits_uop_flush_on_commit}, {ldq_9_bits_uop_flush_on_commit}, {ldq_8_bits_uop_flush_on_commit}, {ldq_7_bits_uop_flush_on_commit}, {ldq_6_bits_uop_flush_on_commit}, {ldq_5_bits_uop_flush_on_commit}, {ldq_4_bits_uop_flush_on_commit}, {ldq_3_bits_uop_flush_on_commit}, {ldq_2_bits_uop_flush_on_commit}, {ldq_1_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_164 = {{ldq_15_bits_uop_ldst_is_rs1}, {ldq_14_bits_uop_ldst_is_rs1}, {ldq_13_bits_uop_ldst_is_rs1}, {ldq_12_bits_uop_ldst_is_rs1}, {ldq_11_bits_uop_ldst_is_rs1}, {ldq_10_bits_uop_ldst_is_rs1}, {ldq_9_bits_uop_ldst_is_rs1}, {ldq_8_bits_uop_ldst_is_rs1}, {ldq_7_bits_uop_ldst_is_rs1}, {ldq_6_bits_uop_ldst_is_rs1}, {ldq_5_bits_uop_ldst_is_rs1}, {ldq_4_bits_uop_ldst_is_rs1}, {ldq_3_bits_uop_ldst_is_rs1}, {ldq_2_bits_uop_ldst_is_rs1}, {ldq_1_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][5:0]  _GEN_165 = {{ldq_15_bits_uop_ldst}, {ldq_14_bits_uop_ldst}, {ldq_13_bits_uop_ldst}, {ldq_12_bits_uop_ldst}, {ldq_11_bits_uop_ldst}, {ldq_10_bits_uop_ldst}, {ldq_9_bits_uop_ldst}, {ldq_8_bits_uop_ldst}, {ldq_7_bits_uop_ldst}, {ldq_6_bits_uop_ldst}, {ldq_5_bits_uop_ldst}, {ldq_4_bits_uop_ldst}, {ldq_3_bits_uop_ldst}, {ldq_2_bits_uop_ldst}, {ldq_1_bits_uop_ldst}, {ldq_0_bits_uop_ldst}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][5:0]  _GEN_166 = {{ldq_15_bits_uop_lrs1}, {ldq_14_bits_uop_lrs1}, {ldq_13_bits_uop_lrs1}, {ldq_12_bits_uop_lrs1}, {ldq_11_bits_uop_lrs1}, {ldq_10_bits_uop_lrs1}, {ldq_9_bits_uop_lrs1}, {ldq_8_bits_uop_lrs1}, {ldq_7_bits_uop_lrs1}, {ldq_6_bits_uop_lrs1}, {ldq_5_bits_uop_lrs1}, {ldq_4_bits_uop_lrs1}, {ldq_3_bits_uop_lrs1}, {ldq_2_bits_uop_lrs1}, {ldq_1_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][5:0]  _GEN_167 = {{ldq_15_bits_uop_lrs2}, {ldq_14_bits_uop_lrs2}, {ldq_13_bits_uop_lrs2}, {ldq_12_bits_uop_lrs2}, {ldq_11_bits_uop_lrs2}, {ldq_10_bits_uop_lrs2}, {ldq_9_bits_uop_lrs2}, {ldq_8_bits_uop_lrs2}, {ldq_7_bits_uop_lrs2}, {ldq_6_bits_uop_lrs2}, {ldq_5_bits_uop_lrs2}, {ldq_4_bits_uop_lrs2}, {ldq_3_bits_uop_lrs2}, {ldq_2_bits_uop_lrs2}, {ldq_1_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][5:0]  _GEN_168 = {{ldq_15_bits_uop_lrs3}, {ldq_14_bits_uop_lrs3}, {ldq_13_bits_uop_lrs3}, {ldq_12_bits_uop_lrs3}, {ldq_11_bits_uop_lrs3}, {ldq_10_bits_uop_lrs3}, {ldq_9_bits_uop_lrs3}, {ldq_8_bits_uop_lrs3}, {ldq_7_bits_uop_lrs3}, {ldq_6_bits_uop_lrs3}, {ldq_5_bits_uop_lrs3}, {ldq_4_bits_uop_lrs3}, {ldq_3_bits_uop_lrs3}, {ldq_2_bits_uop_lrs3}, {ldq_1_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_169 = {{ldq_15_bits_uop_ldst_val}, {ldq_14_bits_uop_ldst_val}, {ldq_13_bits_uop_ldst_val}, {ldq_12_bits_uop_ldst_val}, {ldq_11_bits_uop_ldst_val}, {ldq_10_bits_uop_ldst_val}, {ldq_9_bits_uop_ldst_val}, {ldq_8_bits_uop_ldst_val}, {ldq_7_bits_uop_ldst_val}, {ldq_6_bits_uop_ldst_val}, {ldq_5_bits_uop_ldst_val}, {ldq_4_bits_uop_ldst_val}, {ldq_3_bits_uop_ldst_val}, {ldq_2_bits_uop_ldst_val}, {ldq_1_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][1:0]  _GEN_170 = {{ldq_15_bits_uop_dst_rtype}, {ldq_14_bits_uop_dst_rtype}, {ldq_13_bits_uop_dst_rtype}, {ldq_12_bits_uop_dst_rtype}, {ldq_11_bits_uop_dst_rtype}, {ldq_10_bits_uop_dst_rtype}, {ldq_9_bits_uop_dst_rtype}, {ldq_8_bits_uop_dst_rtype}, {ldq_7_bits_uop_dst_rtype}, {ldq_6_bits_uop_dst_rtype}, {ldq_5_bits_uop_dst_rtype}, {ldq_4_bits_uop_dst_rtype}, {ldq_3_bits_uop_dst_rtype}, {ldq_2_bits_uop_dst_rtype}, {ldq_1_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][1:0]  _GEN_171 = {{ldq_15_bits_uop_lrs1_rtype}, {ldq_14_bits_uop_lrs1_rtype}, {ldq_13_bits_uop_lrs1_rtype}, {ldq_12_bits_uop_lrs1_rtype}, {ldq_11_bits_uop_lrs1_rtype}, {ldq_10_bits_uop_lrs1_rtype}, {ldq_9_bits_uop_lrs1_rtype}, {ldq_8_bits_uop_lrs1_rtype}, {ldq_7_bits_uop_lrs1_rtype}, {ldq_6_bits_uop_lrs1_rtype}, {ldq_5_bits_uop_lrs1_rtype}, {ldq_4_bits_uop_lrs1_rtype}, {ldq_3_bits_uop_lrs1_rtype}, {ldq_2_bits_uop_lrs1_rtype}, {ldq_1_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][1:0]  _GEN_172 = {{ldq_15_bits_uop_lrs2_rtype}, {ldq_14_bits_uop_lrs2_rtype}, {ldq_13_bits_uop_lrs2_rtype}, {ldq_12_bits_uop_lrs2_rtype}, {ldq_11_bits_uop_lrs2_rtype}, {ldq_10_bits_uop_lrs2_rtype}, {ldq_9_bits_uop_lrs2_rtype}, {ldq_8_bits_uop_lrs2_rtype}, {ldq_7_bits_uop_lrs2_rtype}, {ldq_6_bits_uop_lrs2_rtype}, {ldq_5_bits_uop_lrs2_rtype}, {ldq_4_bits_uop_lrs2_rtype}, {ldq_3_bits_uop_lrs2_rtype}, {ldq_2_bits_uop_lrs2_rtype}, {ldq_1_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_173 = {{ldq_15_bits_uop_frs3_en}, {ldq_14_bits_uop_frs3_en}, {ldq_13_bits_uop_frs3_en}, {ldq_12_bits_uop_frs3_en}, {ldq_11_bits_uop_frs3_en}, {ldq_10_bits_uop_frs3_en}, {ldq_9_bits_uop_frs3_en}, {ldq_8_bits_uop_frs3_en}, {ldq_7_bits_uop_frs3_en}, {ldq_6_bits_uop_frs3_en}, {ldq_5_bits_uop_frs3_en}, {ldq_4_bits_uop_frs3_en}, {ldq_3_bits_uop_frs3_en}, {ldq_2_bits_uop_frs3_en}, {ldq_1_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_174 = {{ldq_15_bits_uop_fp_val}, {ldq_14_bits_uop_fp_val}, {ldq_13_bits_uop_fp_val}, {ldq_12_bits_uop_fp_val}, {ldq_11_bits_uop_fp_val}, {ldq_10_bits_uop_fp_val}, {ldq_9_bits_uop_fp_val}, {ldq_8_bits_uop_fp_val}, {ldq_7_bits_uop_fp_val}, {ldq_6_bits_uop_fp_val}, {ldq_5_bits_uop_fp_val}, {ldq_4_bits_uop_fp_val}, {ldq_3_bits_uop_fp_val}, {ldq_2_bits_uop_fp_val}, {ldq_1_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_175 = {{ldq_15_bits_uop_fp_single}, {ldq_14_bits_uop_fp_single}, {ldq_13_bits_uop_fp_single}, {ldq_12_bits_uop_fp_single}, {ldq_11_bits_uop_fp_single}, {ldq_10_bits_uop_fp_single}, {ldq_9_bits_uop_fp_single}, {ldq_8_bits_uop_fp_single}, {ldq_7_bits_uop_fp_single}, {ldq_6_bits_uop_fp_single}, {ldq_5_bits_uop_fp_single}, {ldq_4_bits_uop_fp_single}, {ldq_3_bits_uop_fp_single}, {ldq_2_bits_uop_fp_single}, {ldq_1_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_176 = {{ldq_15_bits_uop_xcpt_pf_if}, {ldq_14_bits_uop_xcpt_pf_if}, {ldq_13_bits_uop_xcpt_pf_if}, {ldq_12_bits_uop_xcpt_pf_if}, {ldq_11_bits_uop_xcpt_pf_if}, {ldq_10_bits_uop_xcpt_pf_if}, {ldq_9_bits_uop_xcpt_pf_if}, {ldq_8_bits_uop_xcpt_pf_if}, {ldq_7_bits_uop_xcpt_pf_if}, {ldq_6_bits_uop_xcpt_pf_if}, {ldq_5_bits_uop_xcpt_pf_if}, {ldq_4_bits_uop_xcpt_pf_if}, {ldq_3_bits_uop_xcpt_pf_if}, {ldq_2_bits_uop_xcpt_pf_if}, {ldq_1_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_177 = {{ldq_15_bits_uop_xcpt_ae_if}, {ldq_14_bits_uop_xcpt_ae_if}, {ldq_13_bits_uop_xcpt_ae_if}, {ldq_12_bits_uop_xcpt_ae_if}, {ldq_11_bits_uop_xcpt_ae_if}, {ldq_10_bits_uop_xcpt_ae_if}, {ldq_9_bits_uop_xcpt_ae_if}, {ldq_8_bits_uop_xcpt_ae_if}, {ldq_7_bits_uop_xcpt_ae_if}, {ldq_6_bits_uop_xcpt_ae_if}, {ldq_5_bits_uop_xcpt_ae_if}, {ldq_4_bits_uop_xcpt_ae_if}, {ldq_3_bits_uop_xcpt_ae_if}, {ldq_2_bits_uop_xcpt_ae_if}, {ldq_1_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_178 = {{ldq_15_bits_uop_xcpt_ma_if}, {ldq_14_bits_uop_xcpt_ma_if}, {ldq_13_bits_uop_xcpt_ma_if}, {ldq_12_bits_uop_xcpt_ma_if}, {ldq_11_bits_uop_xcpt_ma_if}, {ldq_10_bits_uop_xcpt_ma_if}, {ldq_9_bits_uop_xcpt_ma_if}, {ldq_8_bits_uop_xcpt_ma_if}, {ldq_7_bits_uop_xcpt_ma_if}, {ldq_6_bits_uop_xcpt_ma_if}, {ldq_5_bits_uop_xcpt_ma_if}, {ldq_4_bits_uop_xcpt_ma_if}, {ldq_3_bits_uop_xcpt_ma_if}, {ldq_2_bits_uop_xcpt_ma_if}, {ldq_1_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_179 = {{ldq_15_bits_uop_bp_debug_if}, {ldq_14_bits_uop_bp_debug_if}, {ldq_13_bits_uop_bp_debug_if}, {ldq_12_bits_uop_bp_debug_if}, {ldq_11_bits_uop_bp_debug_if}, {ldq_10_bits_uop_bp_debug_if}, {ldq_9_bits_uop_bp_debug_if}, {ldq_8_bits_uop_bp_debug_if}, {ldq_7_bits_uop_bp_debug_if}, {ldq_6_bits_uop_bp_debug_if}, {ldq_5_bits_uop_bp_debug_if}, {ldq_4_bits_uop_bp_debug_if}, {ldq_3_bits_uop_bp_debug_if}, {ldq_2_bits_uop_bp_debug_if}, {ldq_1_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_180 = {{ldq_15_bits_uop_bp_xcpt_if}, {ldq_14_bits_uop_bp_xcpt_if}, {ldq_13_bits_uop_bp_xcpt_if}, {ldq_12_bits_uop_bp_xcpt_if}, {ldq_11_bits_uop_bp_xcpt_if}, {ldq_10_bits_uop_bp_xcpt_if}, {ldq_9_bits_uop_bp_xcpt_if}, {ldq_8_bits_uop_bp_xcpt_if}, {ldq_7_bits_uop_bp_xcpt_if}, {ldq_6_bits_uop_bp_xcpt_if}, {ldq_5_bits_uop_bp_xcpt_if}, {ldq_4_bits_uop_bp_xcpt_if}, {ldq_3_bits_uop_bp_xcpt_if}, {ldq_2_bits_uop_bp_xcpt_if}, {ldq_1_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][1:0]  _GEN_181 = {{ldq_15_bits_uop_debug_fsrc}, {ldq_14_bits_uop_debug_fsrc}, {ldq_13_bits_uop_debug_fsrc}, {ldq_12_bits_uop_debug_fsrc}, {ldq_11_bits_uop_debug_fsrc}, {ldq_10_bits_uop_debug_fsrc}, {ldq_9_bits_uop_debug_fsrc}, {ldq_8_bits_uop_debug_fsrc}, {ldq_7_bits_uop_debug_fsrc}, {ldq_6_bits_uop_debug_fsrc}, {ldq_5_bits_uop_debug_fsrc}, {ldq_4_bits_uop_debug_fsrc}, {ldq_3_bits_uop_debug_fsrc}, {ldq_2_bits_uop_debug_fsrc}, {ldq_1_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][1:0]  _GEN_182 = {{ldq_15_bits_uop_debug_tsrc}, {ldq_14_bits_uop_debug_tsrc}, {ldq_13_bits_uop_debug_tsrc}, {ldq_12_bits_uop_debug_tsrc}, {ldq_11_bits_uop_debug_tsrc}, {ldq_10_bits_uop_debug_tsrc}, {ldq_9_bits_uop_debug_tsrc}, {ldq_8_bits_uop_debug_tsrc}, {ldq_7_bits_uop_debug_tsrc}, {ldq_6_bits_uop_debug_tsrc}, {ldq_5_bits_uop_debug_tsrc}, {ldq_4_bits_uop_debug_tsrc}, {ldq_3_bits_uop_debug_tsrc}, {ldq_2_bits_uop_debug_tsrc}, {ldq_1_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0][39:0] _GEN_183 = {{ldq_15_bits_addr_bits}, {ldq_14_bits_addr_bits}, {ldq_13_bits_addr_bits}, {ldq_12_bits_addr_bits}, {ldq_11_bits_addr_bits}, {ldq_10_bits_addr_bits}, {ldq_9_bits_addr_bits}, {ldq_8_bits_addr_bits}, {ldq_7_bits_addr_bits}, {ldq_6_bits_addr_bits}, {ldq_5_bits_addr_bits}, {ldq_4_bits_addr_bits}, {ldq_3_bits_addr_bits}, {ldq_2_bits_addr_bits}, {ldq_1_bits_addr_bits}, {ldq_0_bits_addr_bits}};	// @[lsu.scala:209:16, :465:79]
  wire [39:0]       _GEN_184 = _GEN_183[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [15:0]       _GEN_185 = {{ldq_15_bits_addr_is_virtual}, {ldq_14_bits_addr_is_virtual}, {ldq_13_bits_addr_is_virtual}, {ldq_12_bits_addr_is_virtual}, {ldq_11_bits_addr_is_virtual}, {ldq_10_bits_addr_is_virtual}, {ldq_9_bits_addr_is_virtual}, {ldq_8_bits_addr_is_virtual}, {ldq_7_bits_addr_is_virtual}, {ldq_6_bits_addr_is_virtual}, {ldq_5_bits_addr_is_virtual}, {ldq_4_bits_addr_is_virtual}, {ldq_3_bits_addr_is_virtual}, {ldq_2_bits_addr_is_virtual}, {ldq_1_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_186 = {{ldq_15_bits_order_fail}, {ldq_14_bits_order_fail}, {ldq_13_bits_order_fail}, {ldq_12_bits_order_fail}, {ldq_11_bits_order_fail}, {ldq_10_bits_order_fail}, {ldq_9_bits_order_fail}, {ldq_8_bits_order_fail}, {ldq_7_bits_order_fail}, {ldq_6_bits_order_fail}, {ldq_5_bits_order_fail}, {ldq_4_bits_order_fail}, {ldq_3_bits_order_fail}, {ldq_2_bits_order_fail}, {ldq_1_bits_order_fail}, {ldq_0_bits_order_fail}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_187 = {{p1_block_load_mask_15}, {p1_block_load_mask_14}, {p1_block_load_mask_13}, {p1_block_load_mask_12}, {p1_block_load_mask_11}, {p1_block_load_mask_10}, {p1_block_load_mask_9}, {p1_block_load_mask_8}, {p1_block_load_mask_7}, {p1_block_load_mask_6}, {p1_block_load_mask_5}, {p1_block_load_mask_4}, {p1_block_load_mask_3}, {p1_block_load_mask_2}, {p1_block_load_mask_1}, {p1_block_load_mask_0}};	// @[lsu.scala:398:35, :468:33]
  wire [15:0]       _GEN_188 = {{p2_block_load_mask_15}, {p2_block_load_mask_14}, {p2_block_load_mask_13}, {p2_block_load_mask_12}, {p2_block_load_mask_11}, {p2_block_load_mask_10}, {p2_block_load_mask_9}, {p2_block_load_mask_8}, {p2_block_load_mask_7}, {p2_block_load_mask_6}, {p2_block_load_mask_5}, {p2_block_load_mask_4}, {p2_block_load_mask_3}, {p2_block_load_mask_2}, {p2_block_load_mask_1}, {p2_block_load_mask_0}};	// @[lsu.scala:399:35, :469:33]
  reg               can_fire_load_retry_REG;	// @[lsu.scala:470:40]
  wire              _GEN_189 = _GEN_1[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [11:0]       _GEN_190 = _GEN_27[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [5:0]        mem_stq_retry_e_out_bits_uop_rob_idx = _GEN_35[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [3:0]        _GEN_191 = _GEN_36[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [3:0]        mem_stq_retry_e_out_bits_uop_stq_idx = _GEN_37[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [6:0]        _GEN_192 = _GEN_39[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [1:0]        mem_stq_retry_e_out_bits_uop_mem_size = _GEN_54[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire              mem_stq_retry_e_out_bits_uop_is_amo = _GEN_60[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [39:0]       _GEN_193 = _GEN_87[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  reg               can_fire_sta_retry_REG;	// @[lsu.scala:482:41]
  wire              can_fire_store_commit_0 = _GEN_2 & ~_GEN_58 & ~mem_xcpt_valids_0 & ~_GEN_50 & (_GEN_93[stq_execute_head] | _GEN_61 & _GEN_86[stq_execute_head] & ~_GEN_89[stq_execute_head] & _GEN_90[stq_execute_head]);	// @[lsu.scala:219:29, :223:42, :490:33, :491:33, :492:33, :493:79, :494:62, :496:{66,101}, :669:32]
  wire [11:0]       _GEN_194 = _GEN_95[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [3:0]        mem_ldq_wakeup_e_out_bits_uop_stq_idx = _GEN_96[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [1:0]        mem_ldq_wakeup_e_out_bits_uop_mem_size = _GEN_97[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [39:0]       _GEN_195 = _GEN_183[ldq_wakeup_idx];	// @[lsu.scala:430:31, :465:79, :502:88]
  wire              _GEN_196 = _GEN_185[ldq_wakeup_idx];	// @[lsu.scala:430:31, :465:79, :502:88]
  wire [15:0]       _GEN_197 = {{ldq_15_bits_addr_is_uncacheable}, {ldq_14_bits_addr_is_uncacheable}, {ldq_13_bits_addr_is_uncacheable}, {ldq_12_bits_addr_is_uncacheable}, {ldq_11_bits_addr_is_uncacheable}, {ldq_10_bits_addr_is_uncacheable}, {ldq_9_bits_addr_is_uncacheable}, {ldq_8_bits_addr_is_uncacheable}, {ldq_7_bits_addr_is_uncacheable}, {ldq_6_bits_addr_is_uncacheable}, {ldq_5_bits_addr_is_uncacheable}, {ldq_4_bits_addr_is_uncacheable}, {ldq_3_bits_addr_is_uncacheable}, {ldq_2_bits_addr_is_uncacheable}, {ldq_1_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}};	// @[lsu.scala:209:16, :502:88]
  wire              _GEN_198 = _GEN_99[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [15:0]       _GEN_199 = {{ldq_15_bits_succeeded}, {ldq_14_bits_succeeded}, {ldq_13_bits_succeeded}, {ldq_12_bits_succeeded}, {ldq_11_bits_succeeded}, {ldq_10_bits_succeeded}, {ldq_9_bits_succeeded}, {ldq_8_bits_succeeded}, {ldq_7_bits_succeeded}, {ldq_6_bits_succeeded}, {ldq_5_bits_succeeded}, {ldq_4_bits_succeeded}, {ldq_3_bits_succeeded}, {ldq_2_bits_succeeded}, {ldq_1_bits_succeeded}, {ldq_0_bits_succeeded}};	// @[lsu.scala:209:16, :502:88]
  wire [15:0]       mem_ldq_wakeup_e_out_bits_st_dep_mask = _GEN_100[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire              will_fire_load_incoming_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_load;	// @[lsu.scala:441:63, :536:61]
  wire              will_fire_stad_incoming_0_will_fire = _can_fire_sta_incoming_T & io_core_exe_0_req_bits_uop_ctrl_is_std & ~will_fire_load_incoming_0_will_fire & ~will_fire_load_incoming_0_will_fire;	// @[lsu.scala:444:63, :534:{35,63}, :535:35, :536:61]
  wire              _will_fire_stad_incoming_0_T_2 = ~will_fire_load_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              _will_fire_stad_incoming_0_T_5 = ~will_fire_load_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire              will_fire_sta_incoming_0_will_fire = _can_fire_sta_incoming_T & ~io_core_exe_0_req_bits_uop_ctrl_is_std & _will_fire_stad_incoming_0_T_2 & _will_fire_stad_incoming_0_T_5 & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:444:63, :449:66, :536:61, :537:35, :538:31, :539:31]
  wire              _will_fire_std_incoming_0_T_2 = _will_fire_stad_incoming_0_T_2 & ~will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              _will_fire_sfence_0_T_5 = _will_fire_stad_incoming_0_T_5 & ~will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire              _will_fire_sta_incoming_0_T_11 = ~will_fire_stad_incoming_0_will_fire & ~will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :541:{31,34}]
  wire              will_fire_std_incoming_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_std & ~io_core_exe_0_req_bits_uop_ctrl_is_sta & _will_fire_sta_incoming_0_T_11;	// @[lsu.scala:453:66, :536:61, :541:31]
  wire              _will_fire_std_incoming_0_T_11 = _will_fire_sta_incoming_0_T_11 & ~will_fire_std_incoming_0_will_fire;	// @[lsu.scala:536:61, :541:{31,34}]
  wire              will_fire_sfence_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_sfence_valid & _will_fire_std_incoming_0_T_2 & _will_fire_std_incoming_0_T_11;	// @[lsu.scala:536:61, :538:31, :541:31]
  wire              _will_fire_release_0_T_2 = _will_fire_std_incoming_0_T_2 & ~will_fire_sfence_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              will_fire_release_0_will_fire = io_dmem_release_valid & _will_fire_sfence_0_T_5;	// @[lsu.scala:534:63, :536:61, :539:31]
  wire              _will_fire_hella_wakeup_0_T_5 = _will_fire_sfence_0_T_5 & ~will_fire_release_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire              will_fire_hella_incoming_0_will_fire = _GEN_0 & _T_1413 & _will_fire_release_0_T_2 & ~will_fire_load_incoming_0_will_fire;	// @[lsu.scala:518:42, :535:65, :536:{35,61}, :538:31, :1529:34, :1535:{28,38}]
  wire              _will_fire_hella_wakeup_0_T_2 = _will_fire_release_0_T_2 & ~will_fire_hella_incoming_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              _will_fire_hella_incoming_0_T_8 = ~will_fire_load_incoming_0_will_fire & ~will_fire_hella_incoming_0_will_fire;	// @[lsu.scala:536:61, :540:{31,34}]
  wire              will_fire_hella_wakeup_0_will_fire = _GEN & _T_1424 & _will_fire_hella_incoming_0_T_8;	// @[lsu.scala:521:42, :535:65, :536:61, :540:31, :1529:34, :1535:38, :1552:43, :1555:38, :1562:40, :1578:{28,42}]
  wire              _will_fire_hella_wakeup_0_T_8 = _will_fire_hella_incoming_0_T_8 & ~will_fire_hella_wakeup_0_will_fire;	// @[lsu.scala:536:61, :540:{31,34}]
  wire              will_fire_load_retry_0_will_fire = _GEN_94[ldq_retry_idx] & _GEN_98[ldq_retry_idx] & _GEN_185[ldq_retry_idx] & ~_GEN_187[ldq_retry_idx] & ~_GEN_188[ldq_retry_idx] & can_fire_load_retry_REG & ~store_needs_order & ~_GEN_186[ldq_retry_idx] & _will_fire_hella_wakeup_0_T_2 & _will_fire_hella_wakeup_0_T_5 & _will_fire_hella_wakeup_0_T_8;	// @[lsu.scala:264:49, :305:44, :407:35, :415:30, :465:79, :468:33, :469:33, :470:40, :471:33, :473:33, :535:65, :536:61, :538:31, :539:31, :540:31, :1497:3, :1498:64]
  wire              _will_fire_load_retry_0_T_2 = _will_fire_hella_wakeup_0_T_2 & ~will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              _will_fire_load_retry_0_T_5 = _will_fire_hella_wakeup_0_T_5 & ~will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire              _will_fire_sta_retry_0_T_8 = _will_fire_hella_wakeup_0_T_8 & ~will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :540:{31,34}]
  wire              will_fire_sta_retry_0_will_fire = _GEN_189 & _GEN_86[stq_retry_idx] & _GEN_89[stq_retry_idx] & can_fire_sta_retry_REG & _will_fire_load_retry_0_T_2 & _will_fire_load_retry_0_T_5 & _will_fire_std_incoming_0_T_11 & ~will_fire_sfence_0_will_fire;	// @[lsu.scala:223:42, :422:30, :478:79, :482:41, :536:61, :538:31, :539:31, :541:{31,34}]
  assign _will_fire_store_commit_0_T_2 = _will_fire_load_retry_0_T_2 & ~will_fire_sta_retry_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              will_fire_load_wakeup_0_will_fire = _GEN_94[ldq_wakeup_idx] & _GEN_98[ldq_wakeup_idx] & ~_GEN_199[ldq_wakeup_idx] & ~_GEN_196 & ~_GEN_198 & ~_GEN_186[ldq_wakeup_idx] & ~_GEN_187[ldq_wakeup_idx] & ~_GEN_188[ldq_wakeup_idx] & ~store_needs_order & ~block_load_wakeup & (~_GEN_197[ldq_wakeup_idx] | io_core_commit_load_at_rob_head & ldq_head == ldq_wakeup_idx & mem_ldq_wakeup_e_out_bits_st_dep_mask == 16'h0) & _will_fire_load_retry_0_T_5 & ~will_fire_sta_retry_0_will_fire & _will_fire_sta_retry_0_T_8;	// @[lsu.scala:214:29, :264:49, :305:44, :407:35, :430:31, :465:79, :468:33, :469:33, :471:33, :502:88, :504:31, :505:31, :506:31, :507:31, :508:31, :509:31, :511:31, :513:{32,71}, :514:{84,103}, :515:112, :535:65, :536:61, :539:{31,34}, :540:31, :1201:80, :1212:43, :1213:25, :1497:3, :1498:64]
  wire              will_fire_store_commit_0_will_fire = can_fire_store_commit_0 & _will_fire_sta_retry_0_T_8 & ~will_fire_load_wakeup_0_will_fire;	// @[lsu.scala:493:79, :535:65, :536:61, :540:{31,34}]
  wire              _T_144 = will_fire_load_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :567:63]
  wire              _GEN_200 = ldq_wakeup_idx == 4'h0;	// @[lsu.scala:430:31, :570:49]
  wire              _GEN_201 = ldq_wakeup_idx == 4'h1;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_202 = ldq_wakeup_idx == 4'h2;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_203 = ldq_wakeup_idx == 4'h3;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_204 = ldq_wakeup_idx == 4'h4;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_205 = ldq_wakeup_idx == 4'h5;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_206 = ldq_wakeup_idx == 4'h6;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_207 = ldq_wakeup_idx == 4'h7;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_208 = ldq_wakeup_idx == 4'h8;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_209 = ldq_wakeup_idx == 4'h9;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_210 = ldq_wakeup_idx == 4'hA;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_211 = ldq_wakeup_idx == 4'hB;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_212 = ldq_wakeup_idx == 4'hC;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_213 = ldq_wakeup_idx == 4'hD;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_214 = ldq_wakeup_idx == 4'hE;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_215 = io_core_exe_0_req_bits_uop_ldq_idx == 4'h0;	// @[lsu.scala:572:52]
  wire              _GEN_216 = io_core_exe_0_req_bits_uop_ldq_idx == 4'h1;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_217 = io_core_exe_0_req_bits_uop_ldq_idx == 4'h2;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_218 = io_core_exe_0_req_bits_uop_ldq_idx == 4'h3;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_219 = io_core_exe_0_req_bits_uop_ldq_idx == 4'h4;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_220 = io_core_exe_0_req_bits_uop_ldq_idx == 4'h5;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_221 = io_core_exe_0_req_bits_uop_ldq_idx == 4'h6;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_222 = io_core_exe_0_req_bits_uop_ldq_idx == 4'h7;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_223 = io_core_exe_0_req_bits_uop_ldq_idx == 4'h8;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_224 = io_core_exe_0_req_bits_uop_ldq_idx == 4'h9;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_225 = io_core_exe_0_req_bits_uop_ldq_idx == 4'hA;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_226 = io_core_exe_0_req_bits_uop_ldq_idx == 4'hB;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_227 = io_core_exe_0_req_bits_uop_ldq_idx == 4'hC;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_228 = io_core_exe_0_req_bits_uop_ldq_idx == 4'hD;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_229 = io_core_exe_0_req_bits_uop_ldq_idx == 4'hE;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_230 = ldq_retry_idx == 4'h0;	// @[lsu.scala:415:30, :574:49]
  wire              _GEN_231 = will_fire_load_retry_0_will_fire & _GEN_230;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_232 = ldq_retry_idx == 4'h1;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_233 = will_fire_load_retry_0_will_fire & _GEN_232;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_234 = ldq_retry_idx == 4'h2;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_235 = will_fire_load_retry_0_will_fire & _GEN_234;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_236 = ldq_retry_idx == 4'h3;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_237 = will_fire_load_retry_0_will_fire & _GEN_236;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_238 = ldq_retry_idx == 4'h4;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_239 = will_fire_load_retry_0_will_fire & _GEN_238;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_240 = ldq_retry_idx == 4'h5;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_241 = will_fire_load_retry_0_will_fire & _GEN_240;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_242 = ldq_retry_idx == 4'h6;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_243 = will_fire_load_retry_0_will_fire & _GEN_242;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_244 = ldq_retry_idx == 4'h7;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_245 = will_fire_load_retry_0_will_fire & _GEN_244;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_246 = ldq_retry_idx == 4'h8;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_247 = will_fire_load_retry_0_will_fire & _GEN_246;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_248 = ldq_retry_idx == 4'h9;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_249 = will_fire_load_retry_0_will_fire & _GEN_248;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_250 = ldq_retry_idx == 4'hA;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_251 = will_fire_load_retry_0_will_fire & _GEN_250;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_252 = ldq_retry_idx == 4'hB;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_253 = will_fire_load_retry_0_will_fire & _GEN_252;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_254 = ldq_retry_idx == 4'hC;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_255 = will_fire_load_retry_0_will_fire & _GEN_254;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_256 = ldq_retry_idx == 4'hD;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_257 = will_fire_load_retry_0_will_fire & _GEN_256;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_258 = ldq_retry_idx == 4'hE;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_259 = will_fire_load_retry_0_will_fire & _GEN_258;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_260 = will_fire_load_retry_0_will_fire & (&ldq_retry_idx);	// @[lsu.scala:397:36, :415:30, :536:61, :573:43, :574:49]
  wire              _exe_tlb_uop_T_2 = _T_144 | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire;	// @[lsu.scala:536:61, :567:63, :599:53]
  wire              _exe_tlb_uop_T_4_uses_ldq = will_fire_sta_retry_0_will_fire & _GEN_62[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79, :536:61, :602:24]
  wire              _exe_tlb_uop_T_4_uses_stq = will_fire_sta_retry_0_will_fire & _GEN_63[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79, :536:61, :602:24]
  wire              exe_tlb_uop_0_ctrl_is_load = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_load : will_fire_load_retry_0_will_fire ? _GEN_115[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_17[stq_retry_idx];	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              exe_tlb_uop_0_ctrl_is_sta = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_sta : will_fire_load_retry_0_will_fire ? _GEN_116[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_18[stq_retry_idx];	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire [11:0]       exe_tlb_uop_0_br_mask = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_br_mask : will_fire_load_retry_0_will_fire ? _GEN_125 : will_fire_sta_retry_0_will_fire ? _GEN_190 : 12'h0;	// @[lsu.scala:465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire [4:0]        exe_tlb_uop_0_mem_cmd = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_cmd : will_fire_load_retry_0_will_fire ? _GEN_152[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_53[stq_retry_idx] : 5'h0;	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire [1:0]        exe_tlb_uop_0_mem_size = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_size : will_fire_load_retry_0_will_fire ? mem_ldq_retry_e_out_bits_uop_mem_size : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_mem_size : 2'h0;	// @[lsu.scala:465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              exe_tlb_uop_0_is_fence = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_fence : will_fire_load_retry_0_will_fire ? _GEN_154[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_57[stq_retry_idx];	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              _mem_xcpt_uops_WIRE_0_uses_ldq = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uses_ldq : will_fire_load_retry_0_will_fire ? _GEN_158 : _exe_tlb_uop_T_4_uses_ldq;	// @[lsu.scala:465:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              _mem_xcpt_uops_WIRE_0_uses_stq = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uses_stq : will_fire_load_retry_0_will_fire ? _GEN_160 : _exe_tlb_uop_T_4_uses_stq;	// @[lsu.scala:465:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              _exe_tlb_vaddr_T_1 = _T_144 | will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :567:63, :608:53]
  wire [39:0]       _GEN_261 = {1'h0, io_core_exe_0_req_bits_sfence_bits_addr};	// @[lsu.scala:610:24]
  wire [39:0]       exe_tlb_vaddr_0 = _exe_tlb_vaddr_T_1 ? io_core_exe_0_req_bits_addr : will_fire_sfence_0_will_fire ? _GEN_261 : will_fire_load_retry_0_will_fire ? _GEN_184 : will_fire_sta_retry_0_will_fire ? _GEN_193 : will_fire_hella_incoming_0_will_fire ? hella_req_addr : 40'h0;	// @[lsu.scala:242:34, :465:79, :478:79, :536:61, :607:24, :608:53, :610:24, :611:24, :612:24, :613:24]
  wire              _stq_idx_T = will_fire_sta_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :662:56]
  reg  [11:0]       mem_xcpt_uops_0_br_mask;	// @[lsu.scala:673:32]
  reg  [5:0]        mem_xcpt_uops_0_rob_idx;	// @[lsu.scala:673:32]
  reg  [3:0]        mem_xcpt_uops_0_ldq_idx;	// @[lsu.scala:673:32]
  reg  [3:0]        mem_xcpt_uops_0_stq_idx;	// @[lsu.scala:673:32]
  reg               mem_xcpt_uops_0_uses_ldq;	// @[lsu.scala:673:32]
  reg               mem_xcpt_uops_0_uses_stq;	// @[lsu.scala:673:32]
  reg  [3:0]        mem_xcpt_causes_0;	// @[lsu.scala:674:32]
  reg  [39:0]       mem_xcpt_vaddrs_0;	// @[lsu.scala:681:32]
  wire              exe_tlb_miss_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_miss;	// @[lsu.scala:248:20, :538:31, :576:25, :710:58]
  wire [31:0]       exe_tlb_paddr_0 = {_dtlb_io_resp_0_paddr[31:12], exe_tlb_vaddr_0[11:0]};	// @[Cat.scala:33:92, lsu.scala:248:20, :607:24, :711:62, :712:57]
  reg               REG;	// @[lsu.scala:720:21]
  wire [39:0]       _GEN_262 = {8'h0, _dtlb_io_resp_0_paddr[31:12], exe_tlb_vaddr_0[11:0]};	// @[lsu.scala:248:20, :607:24, :711:62, :712:57, :770:30]
  wire [3:0][63:0]  _GEN_263 = {{_GEN_92}, {{2{_GEN_92[31:0]}}}, {{2{{2{_GEN_92[15:0]}}}}}, {{2{{2{{2{_GEN_92[7:0]}}}}}}}};	// @[AMOALU.scala:27:{13,19,62}, Cat.scala:33:92, lsu.scala:223:42]
  wire              _GEN_264 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire;	// @[lsu.scala:219:29, :536:61, :768:39, :775:43, :782:45]
  wire              _GEN_265 = will_fire_store_commit_0_will_fire | will_fire_load_wakeup_0_will_fire;	// @[lsu.scala:244:34, :536:61, :782:45, :796:44, :804:47]
  wire              _GEN_266 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire | _GEN_265;	// @[lsu.scala:244:34, :536:61, :768:39, :775:43, :782:45, :796:44, :804:47]
  wire              dmem_req_0_valid = will_fire_load_incoming_0_will_fire ? ~exe_tlb_miss_0 & _dtlb_io_resp_0_cacheable : will_fire_load_retry_0_will_fire ? ~exe_tlb_miss_0 & _dtlb_io_resp_0_cacheable : _GEN_265 | (will_fire_hella_incoming_0_will_fire ? ~io_hellacache_s1_kill & (~exe_tlb_miss_0 | hella_req_phys) : will_fire_hella_wakeup_0_will_fire);	// @[lsu.scala:242:34, :244:34, :248:20, :536:61, :710:58, :768:39, :769:{30,33,50}, :775:43, :776:{30,33,50}, :782:45, :783:33, :796:44, :797:30, :804:47, :807:{39,42,65,69,86}, :821:5]
  wire [39:0]       _GEN_267 = {8'h0, hella_paddr};	// @[lsu.scala:244:34, :770:30, :824:39]
  wire              _GEN_268 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :768:39, :770:30, :775:43]
  wire [3:0][63:0]  _GEN_269 = {{hella_data_data}, {{2{hella_data_data[31:0]}}}, {{2{{2{hella_data_data[15:0]}}}}}, {{2{{2{{2{hella_data_data[7:0]}}}}}}}};	// @[AMOALU.scala:27:{13,19,62}, Cat.scala:33:92, lsu.scala:243:34]
  wire              _GEN_270 = will_fire_hella_incoming_0_will_fire | will_fire_hella_wakeup_0_will_fire;	// @[lsu.scala:536:61, :761:28, :804:47, :813:39, :821:5, :829:39]
  wire              _T_181 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :837:38]
  wire              _T_198 = _stq_idx_T | will_fire_sta_retry_0_will_fire;	// @[lsu.scala:536:61, :662:56, :850:67]
  wire              _io_core_fp_stdata_ready_output = ~will_fire_std_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :868:{34,61,64}]
  wire              fp_stdata_fire = _io_core_fp_stdata_ready_output & io_core_fp_stdata_valid;	// @[Decoupled.scala:51:35, lsu.scala:868:61]
  wire              _stq_bits_data_bits_T = will_fire_std_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :870:37]
  wire              _T_213 = _stq_bits_data_bits_T | fp_stdata_fire;	// @[Decoupled.scala:51:35, lsu.scala:870:{37,67}]
  wire [3:0]        sidx = _stq_bits_data_bits_T ? io_core_exe_0_req_bits_uop_stq_idx : io_core_fp_stdata_bits_uop_stq_idx;	// @[lsu.scala:870:37, :872:21]
  reg               fired_load_incoming_REG;	// @[lsu.scala:896:51]
  reg               fired_stad_incoming_REG;	// @[lsu.scala:897:51]
  reg               fired_sta_incoming_REG;	// @[lsu.scala:898:51]
  reg               fired_std_incoming_REG;	// @[lsu.scala:899:51]
  reg               fired_stdf_incoming;	// @[lsu.scala:900:37]
  reg               fired_sfence_0;	// @[lsu.scala:901:37]
  reg               fired_release_0;	// @[lsu.scala:902:37]
  reg               fired_load_retry_REG;	// @[lsu.scala:903:51]
  reg               fired_sta_retry_REG;	// @[lsu.scala:904:51]
  reg               fired_load_wakeup_REG;	// @[lsu.scala:906:51]
  reg  [11:0]       mem_incoming_uop_0_br_mask;	// @[lsu.scala:910:37]
  reg  [5:0]        mem_incoming_uop_0_rob_idx;	// @[lsu.scala:910:37]
  reg  [3:0]        mem_incoming_uop_0_ldq_idx;	// @[lsu.scala:910:37]
  reg  [3:0]        mem_incoming_uop_0_stq_idx;	// @[lsu.scala:910:37]
  reg  [6:0]        mem_incoming_uop_0_pdst;	// @[lsu.scala:910:37]
  reg               mem_incoming_uop_0_fp_val;	// @[lsu.scala:910:37]
  reg  [11:0]       mem_ldq_incoming_e_0_bits_uop_br_mask;	// @[lsu.scala:911:37]
  reg  [3:0]        mem_ldq_incoming_e_0_bits_uop_stq_idx;	// @[lsu.scala:911:37]
  reg  [1:0]        mem_ldq_incoming_e_0_bits_uop_mem_size;	// @[lsu.scala:911:37]
  reg  [15:0]       mem_ldq_incoming_e_0_bits_st_dep_mask;	// @[lsu.scala:911:37]
  reg               mem_stq_incoming_e_0_valid;	// @[lsu.scala:912:37]
  reg  [11:0]       mem_stq_incoming_e_0_bits_uop_br_mask;	// @[lsu.scala:912:37]
  reg  [5:0]        mem_stq_incoming_e_0_bits_uop_rob_idx;	// @[lsu.scala:912:37]
  reg  [3:0]        mem_stq_incoming_e_0_bits_uop_stq_idx;	// @[lsu.scala:912:37]
  reg  [1:0]        mem_stq_incoming_e_0_bits_uop_mem_size;	// @[lsu.scala:912:37]
  reg               mem_stq_incoming_e_0_bits_uop_is_amo;	// @[lsu.scala:912:37]
  reg               mem_stq_incoming_e_0_bits_addr_valid;	// @[lsu.scala:912:37]
  reg               mem_stq_incoming_e_0_bits_addr_is_virtual;	// @[lsu.scala:912:37]
  reg               mem_stq_incoming_e_0_bits_data_valid;	// @[lsu.scala:912:37]
  reg  [11:0]       mem_ldq_wakeup_e_bits_uop_br_mask;	// @[lsu.scala:913:37]
  reg  [3:0]        mem_ldq_wakeup_e_bits_uop_stq_idx;	// @[lsu.scala:913:37]
  reg  [1:0]        mem_ldq_wakeup_e_bits_uop_mem_size;	// @[lsu.scala:913:37]
  reg  [15:0]       mem_ldq_wakeup_e_bits_st_dep_mask;	// @[lsu.scala:913:37]
  reg  [11:0]       mem_ldq_retry_e_bits_uop_br_mask;	// @[lsu.scala:914:37]
  reg  [3:0]        mem_ldq_retry_e_bits_uop_stq_idx;	// @[lsu.scala:914:37]
  reg  [1:0]        mem_ldq_retry_e_bits_uop_mem_size;	// @[lsu.scala:914:37]
  reg  [15:0]       mem_ldq_retry_e_bits_st_dep_mask;	// @[lsu.scala:914:37]
  reg               mem_stq_retry_e_valid;	// @[lsu.scala:915:37]
  reg  [11:0]       mem_stq_retry_e_bits_uop_br_mask;	// @[lsu.scala:915:37]
  reg  [5:0]        mem_stq_retry_e_bits_uop_rob_idx;	// @[lsu.scala:915:37]
  reg  [3:0]        mem_stq_retry_e_bits_uop_stq_idx;	// @[lsu.scala:915:37]
  reg  [1:0]        mem_stq_retry_e_bits_uop_mem_size;	// @[lsu.scala:915:37]
  reg               mem_stq_retry_e_bits_uop_is_amo;	// @[lsu.scala:915:37]
  reg               mem_stq_retry_e_bits_data_valid;	// @[lsu.scala:915:37]
  wire [15:0]       lcam_st_dep_mask_0 = fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_st_dep_mask : fired_load_retry_REG ? mem_ldq_retry_e_bits_st_dep_mask : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_st_dep_mask : 16'h0;	// @[lsu.scala:896:51, :903:51, :906:51, :911:37, :913:37, :914:37, :917:33, :918:33, :919:33]
  wire              _lcam_stq_idx_T = fired_stad_incoming_REG | fired_sta_incoming_REG;	// @[lsu.scala:897:51, :898:51, :921:57]
  reg  [11:0]       mem_stdf_uop_br_mask;	// @[lsu.scala:924:37]
  reg  [5:0]        mem_stdf_uop_rob_idx;	// @[lsu.scala:924:37]
  reg  [3:0]        mem_stdf_uop_stq_idx;	// @[lsu.scala:924:37]
  reg               mem_tlb_miss_0;	// @[lsu.scala:927:41]
  reg               mem_tlb_uncacheable_0;	// @[lsu.scala:928:41]
  reg  [39:0]       mem_paddr_0;	// @[lsu.scala:929:41]
  reg               clr_bsy_valid_0;	// @[lsu.scala:932:32]
  reg  [5:0]        clr_bsy_rob_idx_0;	// @[lsu.scala:933:28]
  reg  [11:0]       clr_bsy_brmask_0;	// @[lsu.scala:934:28]
  reg               io_core_clr_bsy_0_valid_REG;	// @[lsu.scala:981:62]
  reg               io_core_clr_bsy_0_valid_REG_1;	// @[lsu.scala:981:101]
  reg               io_core_clr_bsy_0_valid_REG_2;	// @[lsu.scala:981:93]
  reg               stdf_clr_bsy_valid;	// @[lsu.scala:985:37]
  reg  [5:0]        stdf_clr_bsy_rob_idx;	// @[lsu.scala:986:33]
  reg  [11:0]       stdf_clr_bsy_brmask;	// @[lsu.scala:987:33]
  reg               io_core_clr_bsy_1_valid_REG;	// @[lsu.scala:1006:67]
  reg               io_core_clr_bsy_1_valid_REG_1;	// @[lsu.scala:1006:106]
  reg               io_core_clr_bsy_1_valid_REG_2;	// @[lsu.scala:1006:98]
  wire              do_st_search_0 = (_lcam_stq_idx_T | fired_sta_retry_REG) & ~mem_tlb_miss_0;	// @[lsu.scala:904:51, :921:57, :927:41, :1016:{85,108,111}]
  wire              _can_forward_T = fired_load_incoming_REG | fired_load_retry_REG;	// @[lsu.scala:896:51, :903:51, :1018:61]
  wire              do_ld_search_0 = _can_forward_T & ~mem_tlb_miss_0 | fired_load_wakeup_REG;	// @[lsu.scala:906:51, :927:41, :1016:111, :1018:{61,85,106}]
  wire              _lcam_addr_T_1 = _lcam_stq_idx_T | fired_sta_retry_REG;	// @[lsu.scala:904:51, :921:57, :1027:86]
  reg  [31:0]       lcam_addr_REG;	// @[lsu.scala:1028:45]
  reg  [31:0]       lcam_addr_REG_1;	// @[lsu.scala:1029:67]
  wire [39:0]       _GEN_271 = {8'h0, lcam_addr_REG_1};	// @[lsu.scala:770:30, :1029:{41,67}]
  wire [39:0]       _GEN_272 = {8'h0, lcam_addr_REG};	// @[lsu.scala:770:30, :1027:37, :1028:45]
  wire [39:0]       lcam_addr_0 = _lcam_addr_T_1 ? _GEN_272 : fired_release_0 ? _GEN_271 : mem_paddr_0;	// @[lsu.scala:902:37, :929:41, :1027:{37,86}, :1029:41]
  wire [14:0]       _lcam_mask_mask_T_2 = 15'h1 << lcam_addr_0[2:0];	// @[lsu.scala:1027:37, :1665:{48,55}]
  wire [14:0]       _lcam_mask_mask_T_6 = 15'h3 << {12'h0, lcam_addr_0[2:1], 1'h0};	// @[lsu.scala:1027:37, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_273 = {{8'hFF}, {lcam_addr_0[2] ? 8'hF0 : 8'hF}, {_lcam_mask_mask_T_6[7:0]}, {_lcam_mask_mask_T_2[7:0]}};	// @[Mux.scala:101:16, lsu.scala:1027:37, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire [7:0]        lcam_mask_0 = _GEN_273[do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_mem_size : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_mem_size : 2'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_mem_size : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_mem_size : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_mem_size : 2'h0) : 2'h0];	// @[Mux.scala:101:16, lsu.scala:896:51, :903:51, :904:51, :906:51, :911:37, :912:37, :913:37, :914:37, :915:37, :917:33, :918:33, :919:33, :921:{33,57}, :923:33, :1016:108, :1018:106, :1031:37, :1032:37, :1665:26, :1666:26, :1667:26]
  reg  [3:0]        lcam_ldq_idx_REG;	// @[lsu.scala:1039:58]
  reg  [3:0]        lcam_ldq_idx_REG_1;	// @[lsu.scala:1040:58]
  wire [3:0]        lcam_ldq_idx_0 = fired_load_incoming_REG ? mem_incoming_uop_0_ldq_idx : fired_load_wakeup_REG ? lcam_ldq_idx_REG : fired_load_retry_REG ? lcam_ldq_idx_REG_1 : 4'h0;	// @[lsu.scala:896:51, :903:51, :906:51, :910:37, :1038:26, :1039:{26,58}, :1040:{26,58}]
  reg  [3:0]        lcam_stq_idx_REG;	// @[lsu.scala:1044:58]
  wire [3:0]        lcam_stq_idx_0 = _lcam_stq_idx_T ? mem_incoming_uop_0_stq_idx : fired_sta_retry_REG ? lcam_stq_idx_REG : 4'h0;	// @[lsu.scala:904:51, :910:37, :921:57, :1042:26, :1044:{26,58}]
  reg               s1_executing_loads_0;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_1;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_2;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_3;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_4;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_5;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_6;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_7;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_8;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_9;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_10;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_11;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_12;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_13;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_14;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_15;	// @[lsu.scala:1058:35]
  reg               wb_forward_valid_0;	// @[lsu.scala:1066:36]
  reg  [3:0]        wb_forward_ldq_idx_0;	// @[lsu.scala:1067:36]
  reg  [39:0]       wb_forward_ld_addr_0;	// @[lsu.scala:1068:36]
  reg  [3:0]        wb_forward_stq_idx_0;	// @[lsu.scala:1069:36]
  wire [14:0]       _l_mask_mask_T_2 = 15'h1 << ldq_0_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_6 = 15'h3 << {12'h0, ldq_0_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_274 = {{8'hFF}, {ldq_0_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_6[7:0]}, {_l_mask_mask_T_2[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_0 = wb_forward_valid_0 & ~(|wb_forward_ldq_idx_0);	// @[lsu.scala:1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_0 = lcam_addr_0[39:6] == ldq_0_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_0 = block_addr_matches_0 & lcam_addr_0[5:3] == ldq_0_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T = _GEN_274[ldq_0_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_220 = fired_release_0 & ldq_0_valid & ldq_0_bits_addr_valid & block_addr_matches_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_249 = ldq_0_bits_executed | ldq_0_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _GEN_275 = {12'h0, lcam_stq_idx_0};	// @[lsu.scala:1042:26, :1102:38]
  wire [15:0]       _T_228 = ldq_0_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_232 = do_st_search_0 & ldq_0_valid & ldq_0_bits_addr_valid & (_T_249 | l_forwarders_0) & ~ldq_0_bits_addr_is_virtual & _T_228[0] & dword_addr_matches_0 & (|_mask_overlap_T);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_242 = do_ld_search_0 & ldq_0_valid & ldq_0_bits_addr_valid & ~ldq_0_bits_addr_is_virtual & dword_addr_matches_0 & (|_mask_overlap_T);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older = lcam_ldq_idx_0 < ldq_head ^ (|ldq_head);	// @[lsu.scala:214:29, :1038:26, util.scala:363:{64,72,78}]
  reg               older_nacked_REG;	// @[lsu.scala:1130:57]
  wire              _T_251 = ~_T_249 | nacking_loads_0 | older_nacked_REG;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_276 = _T_220 | _T_232;	// @[lsu.scala:1059:36, :1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG;	// @[lsu.scala:1133:58]
  wire              _GEN_277 = (|lcam_ldq_idx_0) & _T_251;	// @[lsu.scala:766:24, :1038:26, :1127:{38,47}, :1131:{56,73}, :1133:48]
  wire [14:0]       _l_mask_mask_T_17 = 15'h1 << ldq_1_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_21 = 15'h3 << {12'h0, ldq_1_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_278 = {{8'hFF}, {ldq_1_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_21[7:0]}, {_l_mask_mask_T_17[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_1_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'h1;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_1_0 = lcam_addr_0[39:6] == ldq_1_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_1_0 = block_addr_matches_1_0 & lcam_addr_0[5:3] == ldq_1_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_2 = _GEN_278[ldq_1_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_256 = fired_release_0 & ldq_1_valid & ldq_1_bits_addr_valid & block_addr_matches_1_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_285 = ldq_1_bits_executed | ldq_1_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_264 = ldq_1_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_268 = do_st_search_0 & ldq_1_valid & ldq_1_bits_addr_valid & (_T_285 | l_forwarders_1_0) & ~ldq_1_bits_addr_is_virtual & _T_264[0] & dword_addr_matches_1_0 & (|_mask_overlap_T_2);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_278 = do_ld_search_0 & ldq_1_valid & ldq_1_bits_addr_valid & ~ldq_1_bits_addr_is_virtual & dword_addr_matches_1_0 & (|_mask_overlap_T_2);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_1 = lcam_ldq_idx_0 == 4'h0 ^ lcam_ldq_idx_0 < ldq_head ^ (|(ldq_head[3:1]));	// @[lsu.scala:214:29, :1038:26, util.scala:351:72, :363:{52,64,72,78}]
  wire              _T_284 = lcam_ldq_idx_0 != 4'h1;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_1;	// @[lsu.scala:1130:57]
  wire              _T_287 = ~_T_285 | nacking_loads_1 | older_nacked_REG_1;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_279 = _T_256 | _T_268;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_1;	// @[lsu.scala:1133:58]
  wire              _GEN_280 = _GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_32 = 15'h1 << ldq_2_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_36 = 15'h3 << {12'h0, ldq_2_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_281 = {{8'hFF}, {ldq_2_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_36[7:0]}, {_l_mask_mask_T_32[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_2_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'h2;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_2_0 = lcam_addr_0[39:6] == ldq_2_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_2_0 = block_addr_matches_2_0 & lcam_addr_0[5:3] == ldq_2_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_4 = _GEN_281[ldq_2_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_292 = fired_release_0 & ldq_2_valid & ldq_2_bits_addr_valid & block_addr_matches_2_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_321 = ldq_2_bits_executed | ldq_2_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_300 = ldq_2_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_304 = do_st_search_0 & ldq_2_valid & ldq_2_bits_addr_valid & (_T_321 | l_forwarders_2_0) & ~ldq_2_bits_addr_is_virtual & _T_300[0] & dword_addr_matches_2_0 & (|_mask_overlap_T_4);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_314 = do_ld_search_0 & ldq_2_valid & ldq_2_bits_addr_valid & ~ldq_2_bits_addr_is_virtual & dword_addr_matches_2_0 & (|_mask_overlap_T_4);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_2 = lcam_ldq_idx_0 < 4'h2 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 4'h2;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_320 = lcam_ldq_idx_0 != 4'h2;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_2;	// @[lsu.scala:1130:57]
  wire              _T_323 = ~_T_321 | nacking_loads_2 | older_nacked_REG_2;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_282 = _T_292 | _T_304;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_2;	// @[lsu.scala:1133:58]
  wire              _GEN_283 = _GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_47 = 15'h1 << ldq_3_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_51 = 15'h3 << {12'h0, ldq_3_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_284 = {{8'hFF}, {ldq_3_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_51[7:0]}, {_l_mask_mask_T_47[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_3_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'h3;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_3_0 = lcam_addr_0[39:6] == ldq_3_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_3_0 = block_addr_matches_3_0 & lcam_addr_0[5:3] == ldq_3_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_6 = _GEN_284[ldq_3_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_328 = fired_release_0 & ldq_3_valid & ldq_3_bits_addr_valid & block_addr_matches_3_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_357 = ldq_3_bits_executed | ldq_3_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_336 = ldq_3_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_340 = do_st_search_0 & ldq_3_valid & ldq_3_bits_addr_valid & (_T_357 | l_forwarders_3_0) & ~ldq_3_bits_addr_is_virtual & _T_336[0] & dword_addr_matches_3_0 & (|_mask_overlap_T_6);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_350 = do_ld_search_0 & ldq_3_valid & ldq_3_bits_addr_valid & ~ldq_3_bits_addr_is_virtual & dword_addr_matches_3_0 & (|_mask_overlap_T_6);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_3 = lcam_ldq_idx_0 < 4'h3 ^ lcam_ldq_idx_0 < ldq_head ^ (|(ldq_head[3:2]));	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:351:72, :363:{52,64,72,78}]
  wire              _T_356 = lcam_ldq_idx_0 != 4'h3;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_3;	// @[lsu.scala:1130:57]
  wire              _T_359 = ~_T_357 | nacking_loads_3 | older_nacked_REG_3;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_285 = _T_328 | _T_340;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_3;	// @[lsu.scala:1133:58]
  wire              _GEN_286 = _GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_62 = 15'h1 << ldq_4_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_66 = 15'h3 << {12'h0, ldq_4_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_287 = {{8'hFF}, {ldq_4_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_66[7:0]}, {_l_mask_mask_T_62[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_4_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'h4;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_4_0 = lcam_addr_0[39:6] == ldq_4_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_4_0 = block_addr_matches_4_0 & lcam_addr_0[5:3] == ldq_4_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_8 = _GEN_287[ldq_4_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_364 = fired_release_0 & ldq_4_valid & ldq_4_bits_addr_valid & block_addr_matches_4_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_393 = ldq_4_bits_executed | ldq_4_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_372 = ldq_4_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_376 = do_st_search_0 & ldq_4_valid & ldq_4_bits_addr_valid & (_T_393 | l_forwarders_4_0) & ~ldq_4_bits_addr_is_virtual & _T_372[0] & dword_addr_matches_4_0 & (|_mask_overlap_T_8);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_386 = do_ld_search_0 & ldq_4_valid & ldq_4_bits_addr_valid & ~ldq_4_bits_addr_is_virtual & dword_addr_matches_4_0 & (|_mask_overlap_T_8);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_4 = lcam_ldq_idx_0 < 4'h4 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 4'h4;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_392 = lcam_ldq_idx_0 != 4'h4;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_4;	// @[lsu.scala:1130:57]
  wire              _T_395 = ~_T_393 | nacking_loads_4 | older_nacked_REG_4;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_288 = _T_364 | _T_376;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_4;	// @[lsu.scala:1133:58]
  wire              _GEN_289 = _GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_77 = 15'h1 << ldq_5_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_81 = 15'h3 << {12'h0, ldq_5_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_290 = {{8'hFF}, {ldq_5_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_81[7:0]}, {_l_mask_mask_T_77[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_5_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'h5;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_5_0 = lcam_addr_0[39:6] == ldq_5_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_5_0 = block_addr_matches_5_0 & lcam_addr_0[5:3] == ldq_5_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_10 = _GEN_290[ldq_5_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_400 = fired_release_0 & ldq_5_valid & ldq_5_bits_addr_valid & block_addr_matches_5_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_429 = ldq_5_bits_executed | ldq_5_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_408 = ldq_5_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_412 = do_st_search_0 & ldq_5_valid & ldq_5_bits_addr_valid & (_T_429 | l_forwarders_5_0) & ~ldq_5_bits_addr_is_virtual & _T_408[0] & dword_addr_matches_5_0 & (|_mask_overlap_T_10);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_422 = do_ld_search_0 & ldq_5_valid & ldq_5_bits_addr_valid & ~ldq_5_bits_addr_is_virtual & dword_addr_matches_5_0 & (|_mask_overlap_T_10);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_5 = lcam_ldq_idx_0 < 4'h5 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 4'h5;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_428 = lcam_ldq_idx_0 != 4'h5;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_5;	// @[lsu.scala:1130:57]
  wire              _T_431 = ~_T_429 | nacking_loads_5 | older_nacked_REG_5;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_291 = _T_400 | _T_412;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_5;	// @[lsu.scala:1133:58]
  wire              _GEN_292 = _GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_92 = 15'h1 << ldq_6_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_96 = 15'h3 << {12'h0, ldq_6_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_293 = {{8'hFF}, {ldq_6_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_96[7:0]}, {_l_mask_mask_T_92[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_6_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'h6;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_6_0 = lcam_addr_0[39:6] == ldq_6_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_6_0 = block_addr_matches_6_0 & lcam_addr_0[5:3] == ldq_6_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_12 = _GEN_293[ldq_6_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_436 = fired_release_0 & ldq_6_valid & ldq_6_bits_addr_valid & block_addr_matches_6_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_465 = ldq_6_bits_executed | ldq_6_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_444 = ldq_6_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_448 = do_st_search_0 & ldq_6_valid & ldq_6_bits_addr_valid & (_T_465 | l_forwarders_6_0) & ~ldq_6_bits_addr_is_virtual & _T_444[0] & dword_addr_matches_6_0 & (|_mask_overlap_T_12);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_458 = do_ld_search_0 & ldq_6_valid & ldq_6_bits_addr_valid & ~ldq_6_bits_addr_is_virtual & dword_addr_matches_6_0 & (|_mask_overlap_T_12);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_6 = lcam_ldq_idx_0 < 4'h6 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 4'h6;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_464 = lcam_ldq_idx_0 != 4'h6;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_6;	// @[lsu.scala:1130:57]
  wire              _T_467 = ~_T_465 | nacking_loads_6 | older_nacked_REG_6;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_294 = _T_436 | _T_448;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_6;	// @[lsu.scala:1133:58]
  wire              _GEN_295 = _GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_107 = 15'h1 << ldq_7_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_111 = 15'h3 << {12'h0, ldq_7_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_296 = {{8'hFF}, {ldq_7_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_111[7:0]}, {_l_mask_mask_T_107[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_7_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'h7;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_7_0 = lcam_addr_0[39:6] == ldq_7_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_7_0 = block_addr_matches_7_0 & lcam_addr_0[5:3] == ldq_7_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_14 = _GEN_296[ldq_7_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_472 = fired_release_0 & ldq_7_valid & ldq_7_bits_addr_valid & block_addr_matches_7_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_501 = ldq_7_bits_executed | ldq_7_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_480 = ldq_7_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_484 = do_st_search_0 & ldq_7_valid & ldq_7_bits_addr_valid & (_T_501 | l_forwarders_7_0) & ~ldq_7_bits_addr_is_virtual & _T_480[0] & dword_addr_matches_7_0 & (|_mask_overlap_T_14);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_494 = do_ld_search_0 & ldq_7_valid & ldq_7_bits_addr_valid & ~ldq_7_bits_addr_is_virtual & dword_addr_matches_7_0 & (|_mask_overlap_T_14);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_7 = lcam_ldq_idx_0 < 4'h7 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head[3];	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_500 = lcam_ldq_idx_0 != 4'h7;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_7;	// @[lsu.scala:1130:57]
  wire              _T_503 = ~_T_501 | nacking_loads_7 | older_nacked_REG_7;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_297 = _T_472 | _T_484;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_7;	// @[lsu.scala:1133:58]
  wire              _GEN_298 = _GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_122 = 15'h1 << ldq_8_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_126 = 15'h3 << {12'h0, ldq_8_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_299 = {{8'hFF}, {ldq_8_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_126[7:0]}, {_l_mask_mask_T_122[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_8_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'h8;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_8_0 = lcam_addr_0[39:6] == ldq_8_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_8_0 = block_addr_matches_8_0 & lcam_addr_0[5:3] == ldq_8_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_16 = _GEN_299[ldq_8_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_508 = fired_release_0 & ldq_8_valid & ldq_8_bits_addr_valid & block_addr_matches_8_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_537 = ldq_8_bits_executed | ldq_8_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_516 = ldq_8_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_520 = do_st_search_0 & ldq_8_valid & ldq_8_bits_addr_valid & (_T_537 | l_forwarders_8_0) & ~ldq_8_bits_addr_is_virtual & _T_516[0] & dword_addr_matches_8_0 & (|_mask_overlap_T_16);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_530 = do_ld_search_0 & ldq_8_valid & ldq_8_bits_addr_valid & ~ldq_8_bits_addr_is_virtual & dword_addr_matches_8_0 & (|_mask_overlap_T_16);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_8 = lcam_ldq_idx_0[3] ^ lcam_ldq_idx_0 >= ldq_head ^ ldq_head > 4'h8;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_536 = lcam_ldq_idx_0 != 4'h8;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_8;	// @[lsu.scala:1130:57]
  wire              _T_539 = ~_T_537 | nacking_loads_8 | older_nacked_REG_8;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_300 = _T_508 | _T_520;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_8;	// @[lsu.scala:1133:58]
  wire              _GEN_301 = _GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_137 = 15'h1 << ldq_9_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_141 = 15'h3 << {12'h0, ldq_9_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_302 = {{8'hFF}, {ldq_9_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_141[7:0]}, {_l_mask_mask_T_137[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_9_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'h9;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_9_0 = lcam_addr_0[39:6] == ldq_9_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_9_0 = block_addr_matches_9_0 & lcam_addr_0[5:3] == ldq_9_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_18 = _GEN_302[ldq_9_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_544 = fired_release_0 & ldq_9_valid & ldq_9_bits_addr_valid & block_addr_matches_9_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_573 = ldq_9_bits_executed | ldq_9_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_552 = ldq_9_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_556 = do_st_search_0 & ldq_9_valid & ldq_9_bits_addr_valid & (_T_573 | l_forwarders_9_0) & ~ldq_9_bits_addr_is_virtual & _T_552[0] & dword_addr_matches_9_0 & (|_mask_overlap_T_18);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_566 = do_ld_search_0 & ldq_9_valid & ldq_9_bits_addr_valid & ~ldq_9_bits_addr_is_virtual & dword_addr_matches_9_0 & (|_mask_overlap_T_18);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_9 = lcam_ldq_idx_0 < 4'h9 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 4'h9;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_572 = lcam_ldq_idx_0 != 4'h9;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_9;	// @[lsu.scala:1130:57]
  wire              _T_575 = ~_T_573 | nacking_loads_9 | older_nacked_REG_9;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_303 = _T_544 | _T_556;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_9;	// @[lsu.scala:1133:58]
  wire              _GEN_304 = _GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_152 = 15'h1 << ldq_10_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_156 = 15'h3 << {12'h0, ldq_10_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_305 = {{8'hFF}, {ldq_10_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_156[7:0]}, {_l_mask_mask_T_152[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_10_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'hA;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_10_0 = lcam_addr_0[39:6] == ldq_10_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_10_0 = block_addr_matches_10_0 & lcam_addr_0[5:3] == ldq_10_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_20 = _GEN_305[ldq_10_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_580 = fired_release_0 & ldq_10_valid & ldq_10_bits_addr_valid & block_addr_matches_10_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_609 = ldq_10_bits_executed | ldq_10_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_588 = ldq_10_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_592 = do_st_search_0 & ldq_10_valid & ldq_10_bits_addr_valid & (_T_609 | l_forwarders_10_0) & ~ldq_10_bits_addr_is_virtual & _T_588[0] & dword_addr_matches_10_0 & (|_mask_overlap_T_20);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_602 = do_ld_search_0 & ldq_10_valid & ldq_10_bits_addr_valid & ~ldq_10_bits_addr_is_virtual & dword_addr_matches_10_0 & (|_mask_overlap_T_20);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_10 = lcam_ldq_idx_0 < 4'hA ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 4'hA;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_608 = lcam_ldq_idx_0 != 4'hA;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_10;	// @[lsu.scala:1130:57]
  wire              _T_611 = ~_T_609 | nacking_loads_10 | older_nacked_REG_10;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_306 = _T_580 | _T_592;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_10;	// @[lsu.scala:1133:58]
  wire              _GEN_307 = _GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_167 = 15'h1 << ldq_11_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_171 = 15'h3 << {12'h0, ldq_11_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_308 = {{8'hFF}, {ldq_11_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_171[7:0]}, {_l_mask_mask_T_167[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_11_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'hB;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_11_0 = lcam_addr_0[39:6] == ldq_11_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_11_0 = block_addr_matches_11_0 & lcam_addr_0[5:3] == ldq_11_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_22 = _GEN_308[ldq_11_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_616 = fired_release_0 & ldq_11_valid & ldq_11_bits_addr_valid & block_addr_matches_11_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_645 = ldq_11_bits_executed | ldq_11_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_624 = ldq_11_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_628 = do_st_search_0 & ldq_11_valid & ldq_11_bits_addr_valid & (_T_645 | l_forwarders_11_0) & ~ldq_11_bits_addr_is_virtual & _T_624[0] & dword_addr_matches_11_0 & (|_mask_overlap_T_22);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_638 = do_ld_search_0 & ldq_11_valid & ldq_11_bits_addr_valid & ~ldq_11_bits_addr_is_virtual & dword_addr_matches_11_0 & (|_mask_overlap_T_22);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_11 = lcam_ldq_idx_0 < 4'hB ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 4'hB;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_644 = lcam_ldq_idx_0 != 4'hB;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_11;	// @[lsu.scala:1130:57]
  wire              _T_647 = ~_T_645 | nacking_loads_11 | older_nacked_REG_11;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_309 = _T_616 | _T_628;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_11;	// @[lsu.scala:1133:58]
  wire              _GEN_310 = _GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_182 = 15'h1 << ldq_12_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_186 = 15'h3 << {12'h0, ldq_12_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_311 = {{8'hFF}, {ldq_12_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_186[7:0]}, {_l_mask_mask_T_182[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_12_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'hC;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_12_0 = lcam_addr_0[39:6] == ldq_12_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_12_0 = block_addr_matches_12_0 & lcam_addr_0[5:3] == ldq_12_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_24 = _GEN_311[ldq_12_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_652 = fired_release_0 & ldq_12_valid & ldq_12_bits_addr_valid & block_addr_matches_12_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_681 = ldq_12_bits_executed | ldq_12_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_660 = ldq_12_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_664 = do_st_search_0 & ldq_12_valid & ldq_12_bits_addr_valid & (_T_681 | l_forwarders_12_0) & ~ldq_12_bits_addr_is_virtual & _T_660[0] & dword_addr_matches_12_0 & (|_mask_overlap_T_24);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_674 = do_ld_search_0 & ldq_12_valid & ldq_12_bits_addr_valid & ~ldq_12_bits_addr_is_virtual & dword_addr_matches_12_0 & (|_mask_overlap_T_24);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_12 = lcam_ldq_idx_0[3:2] != 2'h3 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 4'hC;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_680 = lcam_ldq_idx_0 != 4'hC;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_12;	// @[lsu.scala:1130:57]
  wire              _T_683 = ~_T_681 | nacking_loads_12 | older_nacked_REG_12;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_312 = _T_652 | _T_664;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_12;	// @[lsu.scala:1133:58]
  wire              _GEN_313 = _GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_197 = 15'h1 << ldq_13_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_201 = 15'h3 << {12'h0, ldq_13_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_314 = {{8'hFF}, {ldq_13_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_201[7:0]}, {_l_mask_mask_T_197[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_13_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'hD;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_13_0 = lcam_addr_0[39:6] == ldq_13_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_13_0 = block_addr_matches_13_0 & lcam_addr_0[5:3] == ldq_13_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_26 = _GEN_314[ldq_13_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_688 = fired_release_0 & ldq_13_valid & ldq_13_bits_addr_valid & block_addr_matches_13_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_717 = ldq_13_bits_executed | ldq_13_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_696 = ldq_13_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_700 = do_st_search_0 & ldq_13_valid & ldq_13_bits_addr_valid & (_T_717 | l_forwarders_13_0) & ~ldq_13_bits_addr_is_virtual & _T_696[0] & dword_addr_matches_13_0 & (|_mask_overlap_T_26);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_710 = do_ld_search_0 & ldq_13_valid & ldq_13_bits_addr_valid & ~ldq_13_bits_addr_is_virtual & dword_addr_matches_13_0 & (|_mask_overlap_T_26);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_13 = lcam_ldq_idx_0 < 4'hD ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 4'hD;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_716 = lcam_ldq_idx_0 != 4'hD;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_13;	// @[lsu.scala:1130:57]
  wire              _T_719 = ~_T_717 | nacking_loads_13 | older_nacked_REG_13;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_315 = _T_688 | _T_700;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_13;	// @[lsu.scala:1133:58]
  wire              _GEN_316 = _GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_212 = 15'h1 << ldq_14_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_216 = 15'h3 << {12'h0, ldq_14_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_317 = {{8'hFF}, {ldq_14_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_216[7:0]}, {_l_mask_mask_T_212[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_14_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 4'hE;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_14_0 = lcam_addr_0[39:6] == ldq_14_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_14_0 = block_addr_matches_14_0 & lcam_addr_0[5:3] == ldq_14_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_28 = _GEN_317[ldq_14_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_724 = fired_release_0 & ldq_14_valid & ldq_14_bits_addr_valid & block_addr_matches_14_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_753 = ldq_14_bits_executed | ldq_14_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_732 = ldq_14_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_736 = do_st_search_0 & ldq_14_valid & ldq_14_bits_addr_valid & (_T_753 | l_forwarders_14_0) & ~ldq_14_bits_addr_is_virtual & _T_732[0] & dword_addr_matches_14_0 & (|_mask_overlap_T_28);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_746 = do_ld_search_0 & ldq_14_valid & ldq_14_bits_addr_valid & ~ldq_14_bits_addr_is_virtual & dword_addr_matches_14_0 & (|_mask_overlap_T_28);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_14 = lcam_ldq_idx_0[3:1] != 3'h7 ^ lcam_ldq_idx_0 < ldq_head ^ (&ldq_head);	// @[lsu.scala:214:29, :1038:26, util.scala:351:72, :363:{52,64,72,78}]
  wire              _T_752 = lcam_ldq_idx_0 != 4'hE;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_14;	// @[lsu.scala:1130:57]
  wire              _T_755 = ~_T_753 | nacking_loads_14 | older_nacked_REG_14;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_318 = _T_724 | _T_736;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_14;	// @[lsu.scala:1133:58]
  wire              _GEN_319 = _GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_227 = 15'h1 << ldq_15_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_231 = 15'h3 << {12'h0, ldq_15_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_320 = {{8'hFF}, {ldq_15_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_231[7:0]}, {_l_mask_mask_T_227[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_15_0 = wb_forward_valid_0 & (&wb_forward_ldq_idx_0);	// @[lsu.scala:1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_15_0 = lcam_addr_0[39:6] == ldq_15_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_15_0 = block_addr_matches_15_0 & lcam_addr_0[5:3] == ldq_15_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_30 = _GEN_320[ldq_15_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_760 = fired_release_0 & ldq_15_valid & ldq_15_bits_addr_valid & block_addr_matches_15_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_789 = ldq_15_bits_executed | ldq_15_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [15:0]       _T_768 = ldq_15_bits_st_dep_mask >> _GEN_275;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_772 = do_st_search_0 & ldq_15_valid & ldq_15_bits_addr_valid & (_T_789 | l_forwarders_15_0) & ~ldq_15_bits_addr_is_virtual & _T_768[0] & dword_addr_matches_15_0 & (|_mask_overlap_T_30);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_782 = do_ld_search_0 & ldq_15_valid & ldq_15_bits_addr_valid & ~ldq_15_bits_addr_is_virtual & dword_addr_matches_15_0 & (|_mask_overlap_T_30);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_15 = lcam_ldq_idx_0 != 4'hF ^ lcam_ldq_idx_0 < ldq_head;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,58,64}]
  reg               older_nacked_REG_15;	// @[lsu.scala:1130:57]
  wire              _T_791 = ~_T_789 | nacking_loads_15 | older_nacked_REG_15;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_321 = _T_760 | _T_772;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_15;	// @[lsu.scala:1133:58]
  wire              _GEN_322 = _GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791);	// @[lsu.scala:1038:26, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, :1133:48, util.scala:363:58]
  wire              _GEN_323 = _GEN_322 ? (_GEN_319 ? (_GEN_316 ? (_GEN_313 ? (_GEN_310 ? (_GEN_307 ? (_GEN_304 ? (_GEN_301 ? (_GEN_298 ? (_GEN_295 ? (_GEN_292 ? (_GEN_289 ? (_GEN_286 ? (_GEN_283 ? (_GEN_280 ? ~_GEN_276 & _T_242 & ~searcher_is_older & _GEN_277 & io_dmem_s1_kill_0_REG : io_dmem_s1_kill_0_REG_1) : io_dmem_s1_kill_0_REG_2) : io_dmem_s1_kill_0_REG_3) : io_dmem_s1_kill_0_REG_4) : io_dmem_s1_kill_0_REG_5) : io_dmem_s1_kill_0_REG_6) : io_dmem_s1_kill_0_REG_7) : io_dmem_s1_kill_0_REG_8) : io_dmem_s1_kill_0_REG_9) : io_dmem_s1_kill_0_REG_10) : io_dmem_s1_kill_0_REG_11) : io_dmem_s1_kill_0_REG_12) : io_dmem_s1_kill_0_REG_13) : io_dmem_s1_kill_0_REG_14) : io_dmem_s1_kill_0_REG_15;	// @[lsu.scala:766:24, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:47, :1131:73, :1133:{48,58}, util.scala:363:72]
  wire              can_forward_0 = _GEN_322 & _GEN_319 & _GEN_316 & _GEN_313 & _GEN_310 & _GEN_307 & _GEN_304 & _GEN_301 & _GEN_298 & _GEN_295 & _GEN_292 & _GEN_289 & _GEN_286 & _GEN_283 & _GEN_280 & (_GEN_276 | ~_T_242 | searcher_is_older | ~_GEN_277) & (_can_forward_T ? ~mem_tlb_uncacheable_0 : ~_GEN_197[lcam_ldq_idx_0]);	// @[lsu.scala:502:88, :766:24, :928:41, :1018:61, :1038:26, :1046:29, :1047:{8,56}, :1048:7, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:47, :1131:73, :1133:48, :1134:48, util.scala:363:72]
  wire              dword_addr_matches_16_0 = stq_0_bits_addr_valid & ~stq_0_bits_addr_is_virtual & stq_0_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_2 = 15'h1 << stq_0_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_6 = 15'h3 << {12'h0, stq_0_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_324 = {{8'hFF}, {stq_0_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_6[7:0]}, {_write_mask_mask_T_2[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_796 = do_ld_search_0 & stq_0_valid & lcam_st_dep_mask_0[0];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_805 = lcam_mask_0 & _GEN_324[stq_0_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_802 = _T_805 == lcam_mask_0 & ~stq_0_bits_uop_is_fence & dword_addr_matches_16_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_16;	// @[lsu.scala:1155:56]
  wire              _T_807 = (|_T_805) & dword_addr_matches_16_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_17;	// @[lsu.scala:1161:56]
  wire              _T_810 = stq_0_bits_uop_is_fence | stq_0_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_0 = _T_796 & (_T_802 | _T_807 | _T_810);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_18;	// @[lsu.scala:1167:56]
  wire              _GEN_325 = _T_796 ? (_T_802 ? io_dmem_s1_kill_0_REG_16 : _T_807 ? io_dmem_s1_kill_0_REG_17 : _T_810 ? io_dmem_s1_kill_0_REG_18 : _GEN_323) : _GEN_323;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_17_0 = stq_1_bits_addr_valid & ~stq_1_bits_addr_is_virtual & stq_1_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_17 = 15'h1 << stq_1_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_21 = 15'h3 << {12'h0, stq_1_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_326 = {{8'hFF}, {stq_1_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_21[7:0]}, {_write_mask_mask_T_17[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_815 = do_ld_search_0 & stq_1_valid & lcam_st_dep_mask_0[1];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_824 = lcam_mask_0 & _GEN_326[stq_1_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_821 = _T_824 == lcam_mask_0 & ~stq_1_bits_uop_is_fence & dword_addr_matches_17_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_19;	// @[lsu.scala:1155:56]
  wire              _T_826 = (|_T_824) & dword_addr_matches_17_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_20;	// @[lsu.scala:1161:56]
  wire              _T_829 = stq_1_bits_uop_is_fence | stq_1_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_1 = _T_815 & (_T_821 | _T_826 | _T_829);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_21;	// @[lsu.scala:1167:56]
  wire              _GEN_327 = _T_815 ? (_T_821 ? io_dmem_s1_kill_0_REG_19 : _T_826 ? io_dmem_s1_kill_0_REG_20 : _T_829 ? io_dmem_s1_kill_0_REG_21 : _GEN_325) : _GEN_325;	// @[lsu.scala:1093:36, :1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_18_0 = stq_2_bits_addr_valid & ~stq_2_bits_addr_is_virtual & stq_2_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_32 = 15'h1 << stq_2_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_36 = 15'h3 << {12'h0, stq_2_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_328 = {{8'hFF}, {stq_2_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_36[7:0]}, {_write_mask_mask_T_32[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_834 = do_ld_search_0 & stq_2_valid & lcam_st_dep_mask_0[2];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_843 = lcam_mask_0 & _GEN_328[stq_2_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_840 = _T_843 == lcam_mask_0 & ~stq_2_bits_uop_is_fence & dword_addr_matches_18_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_22;	// @[lsu.scala:1155:56]
  wire              _T_845 = (|_T_843) & dword_addr_matches_18_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_23;	// @[lsu.scala:1161:56]
  wire              _T_848 = stq_2_bits_uop_is_fence | stq_2_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_2 = _T_834 & (_T_840 | _T_845 | _T_848);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_24;	// @[lsu.scala:1167:56]
  wire              _GEN_329 = _T_834 ? (_T_840 ? io_dmem_s1_kill_0_REG_22 : _T_845 ? io_dmem_s1_kill_0_REG_23 : _T_848 ? io_dmem_s1_kill_0_REG_24 : _GEN_327) : _GEN_327;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_19_0 = stq_3_bits_addr_valid & ~stq_3_bits_addr_is_virtual & stq_3_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_47 = 15'h1 << stq_3_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_51 = 15'h3 << {12'h0, stq_3_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_330 = {{8'hFF}, {stq_3_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_51[7:0]}, {_write_mask_mask_T_47[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_853 = do_ld_search_0 & stq_3_valid & lcam_st_dep_mask_0[3];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_862 = lcam_mask_0 & _GEN_330[stq_3_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_859 = _T_862 == lcam_mask_0 & ~stq_3_bits_uop_is_fence & dword_addr_matches_19_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_25;	// @[lsu.scala:1155:56]
  wire              _T_864 = (|_T_862) & dword_addr_matches_19_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_26;	// @[lsu.scala:1161:56]
  wire              _T_867 = stq_3_bits_uop_is_fence | stq_3_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_3 = _T_853 & (_T_859 | _T_864 | _T_867);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_27;	// @[lsu.scala:1167:56]
  wire              _GEN_331 = _T_853 ? (_T_859 ? io_dmem_s1_kill_0_REG_25 : _T_864 ? io_dmem_s1_kill_0_REG_26 : _T_867 ? io_dmem_s1_kill_0_REG_27 : _GEN_329) : _GEN_329;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_20_0 = stq_4_bits_addr_valid & ~stq_4_bits_addr_is_virtual & stq_4_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_62 = 15'h1 << stq_4_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_66 = 15'h3 << {12'h0, stq_4_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_332 = {{8'hFF}, {stq_4_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_66[7:0]}, {_write_mask_mask_T_62[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_872 = do_ld_search_0 & stq_4_valid & lcam_st_dep_mask_0[4];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_881 = lcam_mask_0 & _GEN_332[stq_4_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_878 = _T_881 == lcam_mask_0 & ~stq_4_bits_uop_is_fence & dword_addr_matches_20_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_28;	// @[lsu.scala:1155:56]
  wire              _T_883 = (|_T_881) & dword_addr_matches_20_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_29;	// @[lsu.scala:1161:56]
  wire              _T_886 = stq_4_bits_uop_is_fence | stq_4_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_4 = _T_872 & (_T_878 | _T_883 | _T_886);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_30;	// @[lsu.scala:1167:56]
  wire              _GEN_333 = _T_872 ? (_T_878 ? io_dmem_s1_kill_0_REG_28 : _T_883 ? io_dmem_s1_kill_0_REG_29 : _T_886 ? io_dmem_s1_kill_0_REG_30 : _GEN_331) : _GEN_331;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_21_0 = stq_5_bits_addr_valid & ~stq_5_bits_addr_is_virtual & stq_5_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_77 = 15'h1 << stq_5_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_81 = 15'h3 << {12'h0, stq_5_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_334 = {{8'hFF}, {stq_5_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_81[7:0]}, {_write_mask_mask_T_77[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_891 = do_ld_search_0 & stq_5_valid & lcam_st_dep_mask_0[5];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_900 = lcam_mask_0 & _GEN_334[stq_5_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_897 = _T_900 == lcam_mask_0 & ~stq_5_bits_uop_is_fence & dword_addr_matches_21_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_31;	// @[lsu.scala:1155:56]
  wire              _T_902 = (|_T_900) & dword_addr_matches_21_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_32;	// @[lsu.scala:1161:56]
  wire              _T_905 = stq_5_bits_uop_is_fence | stq_5_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_5 = _T_891 & (_T_897 | _T_902 | _T_905);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_33;	// @[lsu.scala:1167:56]
  wire              _GEN_335 = _T_891 ? (_T_897 ? io_dmem_s1_kill_0_REG_31 : _T_902 ? io_dmem_s1_kill_0_REG_32 : _T_905 ? io_dmem_s1_kill_0_REG_33 : _GEN_333) : _GEN_333;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_22_0 = stq_6_bits_addr_valid & ~stq_6_bits_addr_is_virtual & stq_6_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_92 = 15'h1 << stq_6_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_96 = 15'h3 << {12'h0, stq_6_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_336 = {{8'hFF}, {stq_6_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_96[7:0]}, {_write_mask_mask_T_92[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_910 = do_ld_search_0 & stq_6_valid & lcam_st_dep_mask_0[6];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_919 = lcam_mask_0 & _GEN_336[stq_6_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_916 = _T_919 == lcam_mask_0 & ~stq_6_bits_uop_is_fence & dword_addr_matches_22_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_34;	// @[lsu.scala:1155:56]
  wire              _T_921 = (|_T_919) & dword_addr_matches_22_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_35;	// @[lsu.scala:1161:56]
  wire              _T_924 = stq_6_bits_uop_is_fence | stq_6_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_6 = _T_910 & (_T_916 | _T_921 | _T_924);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_36;	// @[lsu.scala:1167:56]
  wire              _GEN_337 = _T_910 ? (_T_916 ? io_dmem_s1_kill_0_REG_34 : _T_921 ? io_dmem_s1_kill_0_REG_35 : _T_924 ? io_dmem_s1_kill_0_REG_36 : _GEN_335) : _GEN_335;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_23_0 = stq_7_bits_addr_valid & ~stq_7_bits_addr_is_virtual & stq_7_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_107 = 15'h1 << stq_7_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_111 = 15'h3 << {12'h0, stq_7_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_338 = {{8'hFF}, {stq_7_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_111[7:0]}, {_write_mask_mask_T_107[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_929 = do_ld_search_0 & stq_7_valid & lcam_st_dep_mask_0[7];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_938 = lcam_mask_0 & _GEN_338[stq_7_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_935 = _T_938 == lcam_mask_0 & ~stq_7_bits_uop_is_fence & dword_addr_matches_23_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_37;	// @[lsu.scala:1155:56]
  wire              _T_940 = (|_T_938) & dword_addr_matches_23_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_38;	// @[lsu.scala:1161:56]
  wire              _T_943 = stq_7_bits_uop_is_fence | stq_7_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_7 = _T_929 & (_T_935 | _T_940 | _T_943);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_39;	// @[lsu.scala:1167:56]
  wire              _GEN_339 = _T_929 ? (_T_935 ? io_dmem_s1_kill_0_REG_37 : _T_940 ? io_dmem_s1_kill_0_REG_38 : _T_943 ? io_dmem_s1_kill_0_REG_39 : _GEN_337) : _GEN_337;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_24_0 = stq_8_bits_addr_valid & ~stq_8_bits_addr_is_virtual & stq_8_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_122 = 15'h1 << stq_8_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_126 = 15'h3 << {12'h0, stq_8_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_340 = {{8'hFF}, {stq_8_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_126[7:0]}, {_write_mask_mask_T_122[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_948 = do_ld_search_0 & stq_8_valid & lcam_st_dep_mask_0[8];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_957 = lcam_mask_0 & _GEN_340[stq_8_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_954 = _T_957 == lcam_mask_0 & ~stq_8_bits_uop_is_fence & dword_addr_matches_24_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_40;	// @[lsu.scala:1155:56]
  wire              _T_959 = (|_T_957) & dword_addr_matches_24_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_41;	// @[lsu.scala:1161:56]
  wire              _T_962 = stq_8_bits_uop_is_fence | stq_8_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_8 = _T_948 & (_T_954 | _T_959 | _T_962);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_42;	// @[lsu.scala:1167:56]
  wire              _GEN_341 = _T_948 ? (_T_954 ? io_dmem_s1_kill_0_REG_40 : _T_959 ? io_dmem_s1_kill_0_REG_41 : _T_962 ? io_dmem_s1_kill_0_REG_42 : _GEN_339) : _GEN_339;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_25_0 = stq_9_bits_addr_valid & ~stq_9_bits_addr_is_virtual & stq_9_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_137 = 15'h1 << stq_9_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_141 = 15'h3 << {12'h0, stq_9_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_342 = {{8'hFF}, {stq_9_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_141[7:0]}, {_write_mask_mask_T_137[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_967 = do_ld_search_0 & stq_9_valid & lcam_st_dep_mask_0[9];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_976 = lcam_mask_0 & _GEN_342[stq_9_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_973 = _T_976 == lcam_mask_0 & ~stq_9_bits_uop_is_fence & dword_addr_matches_25_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_43;	// @[lsu.scala:1155:56]
  wire              _T_978 = (|_T_976) & dword_addr_matches_25_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_44;	// @[lsu.scala:1161:56]
  wire              _T_981 = stq_9_bits_uop_is_fence | stq_9_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_9 = _T_967 & (_T_973 | _T_978 | _T_981);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_45;	// @[lsu.scala:1167:56]
  wire              _GEN_343 = _T_967 ? (_T_973 ? io_dmem_s1_kill_0_REG_43 : _T_978 ? io_dmem_s1_kill_0_REG_44 : _T_981 ? io_dmem_s1_kill_0_REG_45 : _GEN_341) : _GEN_341;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_26_0 = stq_10_bits_addr_valid & ~stq_10_bits_addr_is_virtual & stq_10_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_152 = 15'h1 << stq_10_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_156 = 15'h3 << {12'h0, stq_10_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_344 = {{8'hFF}, {stq_10_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_156[7:0]}, {_write_mask_mask_T_152[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_986 = do_ld_search_0 & stq_10_valid & lcam_st_dep_mask_0[10];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_995 = lcam_mask_0 & _GEN_344[stq_10_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_992 = _T_995 == lcam_mask_0 & ~stq_10_bits_uop_is_fence & dword_addr_matches_26_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_46;	// @[lsu.scala:1155:56]
  wire              _T_997 = (|_T_995) & dword_addr_matches_26_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_47;	// @[lsu.scala:1161:56]
  wire              _T_1000 = stq_10_bits_uop_is_fence | stq_10_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_10 = _T_986 & (_T_992 | _T_997 | _T_1000);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_48;	// @[lsu.scala:1167:56]
  wire              _GEN_345 = _T_986 ? (_T_992 ? io_dmem_s1_kill_0_REG_46 : _T_997 ? io_dmem_s1_kill_0_REG_47 : _T_1000 ? io_dmem_s1_kill_0_REG_48 : _GEN_343) : _GEN_343;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_27_0 = stq_11_bits_addr_valid & ~stq_11_bits_addr_is_virtual & stq_11_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_167 = 15'h1 << stq_11_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_171 = 15'h3 << {12'h0, stq_11_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_346 = {{8'hFF}, {stq_11_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_171[7:0]}, {_write_mask_mask_T_167[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1005 = do_ld_search_0 & stq_11_valid & lcam_st_dep_mask_0[11];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1014 = lcam_mask_0 & _GEN_346[stq_11_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1011 = _T_1014 == lcam_mask_0 & ~stq_11_bits_uop_is_fence & dword_addr_matches_27_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_49;	// @[lsu.scala:1155:56]
  wire              _T_1016 = (|_T_1014) & dword_addr_matches_27_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_50;	// @[lsu.scala:1161:56]
  wire              _T_1019 = stq_11_bits_uop_is_fence | stq_11_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_11 = _T_1005 & (_T_1011 | _T_1016 | _T_1019);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_51;	// @[lsu.scala:1167:56]
  wire              _GEN_347 = _T_1005 ? (_T_1011 ? io_dmem_s1_kill_0_REG_49 : _T_1016 ? io_dmem_s1_kill_0_REG_50 : _T_1019 ? io_dmem_s1_kill_0_REG_51 : _GEN_345) : _GEN_345;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_28_0 = stq_12_bits_addr_valid & ~stq_12_bits_addr_is_virtual & stq_12_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_182 = 15'h1 << stq_12_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_186 = 15'h3 << {12'h0, stq_12_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_348 = {{8'hFF}, {stq_12_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_186[7:0]}, {_write_mask_mask_T_182[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1024 = do_ld_search_0 & stq_12_valid & lcam_st_dep_mask_0[12];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1033 = lcam_mask_0 & _GEN_348[stq_12_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1030 = _T_1033 == lcam_mask_0 & ~stq_12_bits_uop_is_fence & dword_addr_matches_28_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_52;	// @[lsu.scala:1155:56]
  wire              _T_1035 = (|_T_1033) & dword_addr_matches_28_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_53;	// @[lsu.scala:1161:56]
  wire              _T_1038 = stq_12_bits_uop_is_fence | stq_12_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_12 = _T_1024 & (_T_1030 | _T_1035 | _T_1038);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_54;	// @[lsu.scala:1167:56]
  wire              _GEN_349 = _T_1024 ? (_T_1030 ? io_dmem_s1_kill_0_REG_52 : _T_1035 ? io_dmem_s1_kill_0_REG_53 : _T_1038 ? io_dmem_s1_kill_0_REG_54 : _GEN_347) : _GEN_347;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_29_0 = stq_13_bits_addr_valid & ~stq_13_bits_addr_is_virtual & stq_13_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_197 = 15'h1 << stq_13_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_201 = 15'h3 << {12'h0, stq_13_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_350 = {{8'hFF}, {stq_13_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_201[7:0]}, {_write_mask_mask_T_197[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1043 = do_ld_search_0 & stq_13_valid & lcam_st_dep_mask_0[13];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1052 = lcam_mask_0 & _GEN_350[stq_13_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1049 = _T_1052 == lcam_mask_0 & ~stq_13_bits_uop_is_fence & dword_addr_matches_29_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_55;	// @[lsu.scala:1155:56]
  wire              _T_1054 = (|_T_1052) & dword_addr_matches_29_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_56;	// @[lsu.scala:1161:56]
  wire              _T_1057 = stq_13_bits_uop_is_fence | stq_13_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_13 = _T_1043 & (_T_1049 | _T_1054 | _T_1057);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_57;	// @[lsu.scala:1167:56]
  wire              _GEN_351 = _T_1043 ? (_T_1049 ? io_dmem_s1_kill_0_REG_55 : _T_1054 ? io_dmem_s1_kill_0_REG_56 : _T_1057 ? io_dmem_s1_kill_0_REG_57 : _GEN_349) : _GEN_349;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_30_0 = stq_14_bits_addr_valid & ~stq_14_bits_addr_is_virtual & stq_14_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_212 = 15'h1 << stq_14_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_216 = 15'h3 << {12'h0, stq_14_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_352 = {{8'hFF}, {stq_14_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_216[7:0]}, {_write_mask_mask_T_212[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1062 = do_ld_search_0 & stq_14_valid & lcam_st_dep_mask_0[14];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1071 = lcam_mask_0 & _GEN_352[stq_14_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1068 = _T_1071 == lcam_mask_0 & ~stq_14_bits_uop_is_fence & dword_addr_matches_30_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_58;	// @[lsu.scala:1155:56]
  wire              _T_1073 = (|_T_1071) & dword_addr_matches_30_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_59;	// @[lsu.scala:1161:56]
  wire              _T_1076 = stq_14_bits_uop_is_fence | stq_14_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_14 = _T_1062 & (_T_1068 | _T_1073 | _T_1076);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_60;	// @[lsu.scala:1167:56]
  wire              _GEN_353 = _T_1062 ? (_T_1068 ? io_dmem_s1_kill_0_REG_58 : _T_1073 ? io_dmem_s1_kill_0_REG_59 : _T_1076 ? io_dmem_s1_kill_0_REG_60 : _GEN_351) : _GEN_351;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_31_0 = stq_15_bits_addr_valid & ~stq_15_bits_addr_is_virtual & stq_15_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_227 = 15'h1 << stq_15_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_231 = 15'h3 << {12'h0, stq_15_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_354 = {{8'hFF}, {stq_15_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_231[7:0]}, {_write_mask_mask_T_227[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1081 = do_ld_search_0 & stq_15_valid & lcam_st_dep_mask_0[15];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1090 = lcam_mask_0 & _GEN_354[stq_15_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1087 = _T_1090 == lcam_mask_0 & ~stq_15_bits_uop_is_fence & dword_addr_matches_31_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_61;	// @[lsu.scala:1155:56]
  wire              _T_1092 = (|_T_1090) & dword_addr_matches_31_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_62;	// @[lsu.scala:1161:56]
  wire              _T_1095 = stq_15_bits_uop_is_fence | stq_15_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_15 = _T_1081 & (_T_1087 | _T_1092 | _T_1095);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_63;	// @[lsu.scala:1167:56]
  reg               REG_1;	// @[lsu.scala:1191:64]
  reg               REG_2;	// @[lsu.scala:1201:18]
  reg  [3:0]        store_blocked_counter;	// @[lsu.scala:1206:36]
  assign block_load_wakeup = (&store_blocked_counter) | REG_2;	// @[lsu.scala:1201:{18,80}, :1206:36, :1212:{33,43}, :1213:25]
  reg               r_xcpt_valid;	// @[lsu.scala:1237:29]
  reg  [11:0]       r_xcpt_uop_br_mask;	// @[lsu.scala:1238:25]
  reg  [5:0]        r_xcpt_uop_rob_idx;	// @[lsu.scala:1238:25]
  reg  [4:0]        r_xcpt_cause;	// @[lsu.scala:1238:25]
  reg  [39:0]       r_xcpt_badvaddr;	// @[lsu.scala:1238:25]
  wire              _io_core_spec_ld_wakeup_0_valid_output = fired_load_incoming_REG & ~mem_incoming_uop_0_fp_val & (|mem_incoming_uop_0_pdst);	// @[lsu.scala:896:51, :910:37, :1262:{40,69}, :1263:65]
  wire              _GEN_355 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella;	// @[lsu.scala:1289:7]
  wire              _GEN_356 = _GEN_355 & io_dmem_nack_0_bits_uop_uses_ldq & ~reset;	// @[lsu.scala:1289:7, :1294:15]
  wire              _GEN_357 = _GEN_99[io_dmem_nack_0_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :1294:15]
  wire              _GEN_358 = io_dmem_nack_0_bits_uop_ldq_idx == 4'h0;	// @[lsu.scala:1295:62]
  wire              _GEN_359 = io_dmem_nack_0_bits_uop_ldq_idx == 4'h1;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_360 = io_dmem_nack_0_bits_uop_ldq_idx == 4'h2;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_361 = io_dmem_nack_0_bits_uop_ldq_idx == 4'h3;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_362 = io_dmem_nack_0_bits_uop_ldq_idx == 4'h4;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_363 = io_dmem_nack_0_bits_uop_ldq_idx == 4'h5;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_364 = io_dmem_nack_0_bits_uop_ldq_idx == 4'h6;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_365 = io_dmem_nack_0_bits_uop_ldq_idx == 4'h7;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_366 = io_dmem_nack_0_bits_uop_ldq_idx == 4'h8;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_367 = io_dmem_nack_0_bits_uop_ldq_idx == 4'h9;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_368 = io_dmem_nack_0_bits_uop_ldq_idx == 4'hA;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_369 = io_dmem_nack_0_bits_uop_ldq_idx == 4'hB;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_370 = io_dmem_nack_0_bits_uop_ldq_idx == 4'hC;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_371 = io_dmem_nack_0_bits_uop_ldq_idx == 4'hD;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_372 = io_dmem_nack_0_bits_uop_ldq_idx == 4'hE;	// @[lsu.scala:305:44, :1295:62]
  assign nacking_loads_0 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_358;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_1 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_359;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_2 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_360;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_3 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_361;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_4 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_362;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_5 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_363;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_6 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_364;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_7 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_365;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_8 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_366;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_9 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_367;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_10 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_368;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_11 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_369;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_12 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_370;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_13 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_371;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_14 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_372;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_15 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & (&io_dmem_nack_0_bits_uop_ldq_idx);	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  wire              _GEN_373 = io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq;	// @[lsu.scala:1310:7]
  wire [5:0]        _GEN_374 = _GEN_133[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire [6:0]        _GEN_375 = _GEN_138[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire              _GEN_376 = _GEN_156[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire              _GEN_377 = _GEN_159[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire [1:0]        _GEN_378 = _GEN_170[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire              send_iresp = _GEN_378 == 2'h0;	// @[lsu.scala:1313:58]
  wire              send_fresp = _GEN_378 == 2'h1;	// @[lsu.scala:1313:58, :1314:58]
  wire              _GEN_379 = io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_is_amo;	// @[lsu.scala:1281:33, :1330:7, :1333:48]
  wire              dmem_resp_fired_0 = io_dmem_resp_0_valid & (io_dmem_resp_0_bits_uop_uses_ldq | _GEN_379);	// @[lsu.scala:1281:33, :1308:5, :1310:7, :1324:28, :1330:7, :1333:48]
  wire              _T_1157 = dmem_resp_fired_0 & wb_forward_valid_0;	// @[lsu.scala:1066:36, :1281:33, :1308:5, :1310:7, :1345:30]
  wire              _T_1159 = ~dmem_resp_fired_0 & wb_forward_valid_0;	// @[lsu.scala:1066:36, :1281:33, :1308:5, :1310:7, :1349:{18,38}]
  wire [11:0]       _GEN_380 = _GEN_95[wb_forward_ldq_idx_0];	// @[lsu.scala:264:49, :1067:36, util.scala:118:51]
  wire [5:0]        _GEN_381 = _GEN_133[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire [6:0]        _GEN_382 = _GEN_138[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire [1:0]        _GEN_383 = _GEN_97[wb_forward_ldq_idx_0];	// @[lsu.scala:264:49, :1067:36, util.scala:118:51]
  wire              _GEN_384 = _GEN_153[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire              _GEN_385 = _GEN_156[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire              _GEN_386 = _GEN_159[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire [1:0]        _GEN_387 = _GEN_170[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire              live = (io_core_brupdate_b1_mispredict_mask & _GEN_380) == 12'h0;	// @[util.scala:118:{51,59}]
  wire              _GEN_388 = _GEN_90[wb_forward_stq_idx_0];	// @[AMOALU.scala:11:17, lsu.scala:223:42, :1069:36]
  wire [63:0]       _GEN_389 = _GEN_91[wb_forward_stq_idx_0];	// @[AMOALU.scala:11:17, lsu.scala:223:42, :1069:36]
  wire [3:0][63:0]  _GEN_390 = {{_GEN_389}, {{2{_GEN_389[31:0]}}}, {{2{{2{_GEN_389[15:0]}}}}}, {{2{{2{{2{_GEN_389[7:0]}}}}}}}};	// @[AMOALU.scala:11:17, :27:{13,19,62}, Cat.scala:33:92]
  wire [63:0]       _T_1174 = _GEN_390[_GEN_54[wb_forward_stq_idx_0]];	// @[AMOALU.scala:11:17, :27:{13,19}, lsu.scala:223:42, :1069:36]
  wire              _GEN_391 = _T_1157 | ~_T_1159;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1349:38, :1350:5]
  wire              _io_core_exe_0_iresp_valid_output = _GEN_391 ? io_dmem_resp_0_valid & (io_dmem_resp_0_bits_uop_uses_ldq ? send_iresp : _GEN_379) : _GEN_387 == 2'h0 & _GEN_388 & live;	// @[AMOALU.scala:11:17, lsu.scala:1277:32, :1281:33, :1308:5, :1310:7, :1313:58, :1318:40, :1330:7, :1333:48, :1346:5, :1350:5, :1364:{60,86}, util.scala:118:{51,59}]
  wire              _io_core_exe_0_fresp_valid_output = _GEN_391 ? _GEN_373 & send_fresp : _GEN_387 == 2'h1 & _GEN_388 & live;	// @[AMOALU.scala:11:17, lsu.scala:1278:32, :1308:5, :1310:7, :1314:58, :1320:40, :1346:5, :1350:5, :1365:{60,86}, util.scala:118:{51,59}]
  wire [31:0]       io_core_exe_0_iresp_bits_data_shifted = wb_forward_ld_addr_0[2] ? _T_1174[63:32] : _T_1174[31:0];	// @[AMOALU.scala:27:13, :40:{24,29,37,55}, lsu.scala:1068:36]
  wire              _ldq_bits_debug_wb_data_T_1 = _GEN_383 == 2'h2;	// @[AMOALU.scala:43:26, util.scala:118:51]
  wire [15:0]       io_core_exe_0_iresp_bits_data_shifted_1 = wb_forward_ld_addr_0[1] ? io_core_exe_0_iresp_bits_data_shifted[31:16] : io_core_exe_0_iresp_bits_data_shifted[15:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  wire              _ldq_bits_debug_wb_data_T_10 = _GEN_383 == 2'h1;	// @[AMOALU.scala:43:26, util.scala:118:51]
  wire [7:0]        io_core_exe_0_iresp_bits_data_shifted_2 = wb_forward_ld_addr_0[0] ? io_core_exe_0_iresp_bits_data_shifted_1[15:8] : io_core_exe_0_iresp_bits_data_shifted_1[7:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  wire              _ldq_bits_debug_wb_data_T_19 = _GEN_383 == 2'h0;	// @[AMOALU.scala:43:26, util.scala:118:51]
  wire [31:0]       io_core_exe_0_fresp_bits_data_shifted = wb_forward_ld_addr_0[2] ? _T_1174[63:32] : _T_1174[31:0];	// @[AMOALU.scala:27:13, :40:{24,29,37,55}, lsu.scala:1068:36]
  wire [15:0]       io_core_exe_0_fresp_bits_data_shifted_1 = wb_forward_ld_addr_0[1] ? io_core_exe_0_fresp_bits_data_shifted[31:16] : io_core_exe_0_fresp_bits_data_shifted[15:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  wire [7:0]        io_core_exe_0_fresp_bits_data_shifted_2 = wb_forward_ld_addr_0[0] ? io_core_exe_0_fresp_bits_data_shifted_1[15:8] : io_core_exe_0_fresp_bits_data_shifted_1[7:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  reg               io_core_ld_miss_REG;	// @[lsu.scala:1382:37]
  reg               spec_ld_succeed_REG;	// @[lsu.scala:1384:13]
  reg  [3:0]        spec_ld_succeed_REG_1;	// @[lsu.scala:1386:56]
  wire              commit_store = io_core_commit_valids_0 & io_core_commit_uops_0_uses_stq;	// @[lsu.scala:1453:49]
  wire              commit_load = io_core_commit_valids_0 & io_core_commit_uops_0_uses_ldq;	// @[lsu.scala:1454:49]
  wire [3:0]        idx = commit_store ? stq_commit_head : ldq_head;	// @[lsu.scala:214:29, :218:29, :1453:49, :1455:18]
  wire              _GEN_392 = ~commit_store & commit_load;	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1459:31]
  wire              _GEN_393 = _GEN_392 & ~reset;	// @[lsu.scala:1459:31, :1460:14]
  wire              _GEN_394 = _GEN_94[idx];	// @[lsu.scala:305:44, :1455:18, :1460:14]
  wire [3:0]        _T_1388 = stq_commit_head + 4'h1;	// @[lsu.scala:218:29, :305:44, util.scala:203:14]
  wire [3:0]        _T_1389 = commit_store ? _T_1388 : stq_commit_head;	// @[lsu.scala:218:29, :1453:49, :1484:31, util.scala:203:14]
  wire [3:0]        _T_1392 = ldq_head + 4'h1;	// @[lsu.scala:214:29, :305:44, util.scala:203:14]
  wire [3:0]        _T_1393 = commit_load ? _T_1392 : ldq_head;	// @[lsu.scala:214:29, :1454:49, :1488:31, util.scala:203:14]
  wire              commit_store_1 = io_core_commit_valids_1 & io_core_commit_uops_1_uses_stq;	// @[lsu.scala:1453:49]
  wire              commit_load_1 = io_core_commit_valids_1 & io_core_commit_uops_1_uses_ldq;	// @[lsu.scala:1454:49]
  wire [3:0]        idx_1 = commit_store_1 ? _T_1389 : _T_1393;	// @[lsu.scala:1453:49, :1455:18, :1484:31, :1488:31]
  wire              _GEN_395 = ~commit_store_1 & commit_load_1;	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1459:31]
  wire              _GEN_396 = _GEN_395 & ~reset;	// @[lsu.scala:1459:31, :1460:14]
  wire              _GEN_397 = _GEN_94[idx_1];	// @[lsu.scala:305:44, :1455:18, :1460:14]
  wire              _GEN_398 = _GEN_57[stq_head];	// @[lsu.scala:216:29, :223:42, :1496:29]
  wire [15:0]       _GEN_399 = {{stq_15_bits_succeeded}, {stq_14_bits_succeeded}, {stq_13_bits_succeeded}, {stq_12_bits_succeeded}, {stq_11_bits_succeeded}, {stq_10_bits_succeeded}, {stq_9_bits_succeeded}, {stq_8_bits_succeeded}, {stq_7_bits_succeeded}, {stq_6_bits_succeeded}, {stq_5_bits_succeeded}, {stq_4_bits_succeeded}, {stq_3_bits_succeeded}, {stq_2_bits_succeeded}, {stq_1_bits_succeeded}, {stq_0_bits_succeeded}};	// @[lsu.scala:210:16, :1496:29]
  wire              _T_1408 = _GEN_1[stq_head] & _GEN_93[stq_head];	// @[lsu.scala:216:29, :223:42, :1496:29]
  wire              _T_1410 = _GEN_398 & ~io_dmem_ordered;	// @[lsu.scala:1496:29, :1498:{43,46}]
  assign store_needs_order = _T_1408 & _T_1410;	// @[lsu.scala:407:35, :1496:29, :1497:3, :1498:{43,64}]
  wire              clear_store = _T_1408 & (_GEN_398 ? io_dmem_ordered : _GEN_399[stq_head]);	// @[lsu.scala:216:29, :258:33, :1496:29, :1497:3, :1502:{17,23}]
  wire              _io_hellacache_req_ready_output = hella_state == 3'h0;	// @[lsu.scala:241:38, :1529:21]
  assign _T_1413 = hella_state == 3'h1;	// @[lsu.scala:241:38, :805:26, :1535:28]
  assign _GEN_0 = ~_io_hellacache_req_ready_output;	// @[lsu.scala:518:42, :1529:{21,34}, :1535:38]
  wire              _T_1416 = hella_state == 3'h3;	// @[lsu.scala:241:38, :1550:19, :1552:28]
  wire              _T_1417 = hella_state == 3'h2;	// @[lsu.scala:241:38, :1548:19, :1555:28]
  wire              _T_1421 = hella_state == 3'h4;	// @[lsu.scala:241:38, :1562:28, util.scala:351:72]
  wire              _T_1422 = io_dmem_resp_0_valid & io_dmem_resp_0_bits_is_hella;	// @[lsu.scala:1564:35]
  assign _T_1424 = hella_state == 3'h5;	// @[lsu.scala:241:38, :1578:28, util.scala:351:72]
  assign _GEN = ~(_io_hellacache_req_ready_output | _T_1413 | _T_1416 | _T_1417 | _T_1421);	// @[lsu.scala:521:42, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}, :1555:{28,38}, :1562:{28,40}, :1578:42]
  wire [2:0]        _GEN_400 = hella_state == 3'h6 & io_dmem_resp_0_valid & io_dmem_resp_0_bits_is_hella ? 3'h0 : hella_state;	// @[lsu.scala:241:38, :1584:{28,40}, :1586:69, :1587:21, util.scala:351:72]
  wire [15:0]       _ldq_15_bits_st_dep_mask_T = 16'h1 << stq_head;	// @[lsu.scala:216:29, :260:71]
  wire [15:0]       _GEN_401 = {16{~clear_store}};	// @[lsu.scala:258:33, :260:33, :1497:3, :1502:17]
  wire [15:0]       next_live_store_mask = (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & live_store_mask;	// @[lsu.scala:259:32, :260:{33,65,71}]
  wire              _GEN_402 = dis_ld_val & ldq_tail == 4'h0;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_403 = dis_ld_val & ldq_tail == 4'h1;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_404 = dis_ld_val & ldq_tail == 4'h2;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_405 = dis_ld_val & ldq_tail == 4'h3;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_406 = dis_ld_val & ldq_tail == 4'h4;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_407 = dis_ld_val & ldq_tail == 4'h5;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_408 = dis_ld_val & ldq_tail == 4'h6;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_409 = dis_ld_val & ldq_tail == 4'h7;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_410 = dis_ld_val & ldq_tail == 4'h8;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_411 = dis_ld_val & ldq_tail == 4'h9;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_412 = dis_ld_val & ldq_tail == 4'hA;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_413 = dis_ld_val & ldq_tail == 4'hB;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_414 = dis_ld_val & ldq_tail == 4'hC;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_415 = dis_ld_val & ldq_tail == 4'hD;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_416 = dis_ld_val & ldq_tail == 4'hE;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_417 = dis_ld_val & (&ldq_tail);	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_418 = dis_st_val & stq_tail == 4'h0;	// @[lsu.scala:210:16, :217:29, :302:85, :321:5, :322:39]
  wire              _GEN_419 = dis_st_val & stq_tail == 4'h1;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_420 = dis_st_val & stq_tail == 4'h2;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_421 = dis_st_val & stq_tail == 4'h3;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_422 = dis_st_val & stq_tail == 4'h4;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_423 = dis_st_val & stq_tail == 4'h5;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_424 = dis_st_val & stq_tail == 4'h6;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_425 = dis_st_val & stq_tail == 4'h7;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_426 = dis_st_val & stq_tail == 4'h8;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_427 = dis_st_val & stq_tail == 4'h9;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_428 = dis_st_val & stq_tail == 4'hA;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_429 = dis_st_val & stq_tail == 4'hB;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_430 = dis_st_val & stq_tail == 4'hC;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_431 = dis_st_val & stq_tail == 4'hD;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_432 = dis_st_val & stq_tail == 4'hE;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_433 = dis_st_val & (&stq_tail);	// @[lsu.scala:210:16, :217:29, :302:85, :321:5, :322:39]
  wire              _GEN_434 = dis_ld_val | ~_GEN_418;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_435 = dis_ld_val | ~_GEN_419;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_436 = dis_ld_val | ~_GEN_420;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_437 = dis_ld_val | ~_GEN_421;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_438 = dis_ld_val | ~_GEN_422;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_439 = dis_ld_val | ~_GEN_423;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_440 = dis_ld_val | ~_GEN_424;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_441 = dis_ld_val | ~_GEN_425;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_442 = dis_ld_val | ~_GEN_426;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_443 = dis_ld_val | ~_GEN_427;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_444 = dis_ld_val | ~_GEN_428;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_445 = dis_ld_val | ~_GEN_429;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_446 = dis_ld_val | ~_GEN_430;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_447 = dis_ld_val | ~_GEN_431;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_448 = dis_ld_val | ~_GEN_432;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_449 = dis_ld_val | ~_GEN_433;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire [15:0]       _T_38 = {16{dis_st_val}} & 16'h1 << stq_tail | next_live_store_mask;	// @[lsu.scala:217:29, :260:{33,71}, :302:85, :336:{31,72}]
  wire              _GEN_450 = _T_35 == 4'h0;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_451 = _GEN_450 | _GEN_402;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_452 = dis_ld_val_1 ? _GEN_451 | ldq_0_valid : _GEN_402 | ldq_0_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_453 = _T_35 == 4'h1;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_454 = _GEN_453 | _GEN_403;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_455 = dis_ld_val_1 ? _GEN_454 | ldq_1_valid : _GEN_403 | ldq_1_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_456 = _T_35 == 4'h2;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_457 = _GEN_456 | _GEN_404;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_458 = dis_ld_val_1 ? _GEN_457 | ldq_2_valid : _GEN_404 | ldq_2_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_459 = _T_35 == 4'h3;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_460 = _GEN_459 | _GEN_405;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_461 = dis_ld_val_1 ? _GEN_460 | ldq_3_valid : _GEN_405 | ldq_3_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_462 = _T_35 == 4'h4;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_463 = _GEN_462 | _GEN_406;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_464 = dis_ld_val_1 ? _GEN_463 | ldq_4_valid : _GEN_406 | ldq_4_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_465 = _T_35 == 4'h5;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_466 = _GEN_465 | _GEN_407;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_467 = dis_ld_val_1 ? _GEN_466 | ldq_5_valid : _GEN_407 | ldq_5_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_468 = _T_35 == 4'h6;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_469 = _GEN_468 | _GEN_408;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_470 = dis_ld_val_1 ? _GEN_469 | ldq_6_valid : _GEN_408 | ldq_6_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_471 = _T_35 == 4'h7;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_472 = _GEN_471 | _GEN_409;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_473 = dis_ld_val_1 ? _GEN_472 | ldq_7_valid : _GEN_409 | ldq_7_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_474 = _T_35 == 4'h8;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_475 = _GEN_474 | _GEN_410;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_476 = dis_ld_val_1 ? _GEN_475 | ldq_8_valid : _GEN_410 | ldq_8_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_477 = _T_35 == 4'h9;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_478 = _GEN_477 | _GEN_411;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_479 = dis_ld_val_1 ? _GEN_478 | ldq_9_valid : _GEN_411 | ldq_9_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_480 = _T_35 == 4'hA;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_481 = _GEN_480 | _GEN_412;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_482 = dis_ld_val_1 ? _GEN_481 | ldq_10_valid : _GEN_412 | ldq_10_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_483 = _T_35 == 4'hB;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_484 = _GEN_483 | _GEN_413;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_485 = dis_ld_val_1 ? _GEN_484 | ldq_11_valid : _GEN_413 | ldq_11_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_486 = _T_35 == 4'hC;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_487 = _GEN_486 | _GEN_414;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_488 = dis_ld_val_1 ? _GEN_487 | ldq_12_valid : _GEN_414 | ldq_12_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_489 = _T_35 == 4'hD;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_490 = _GEN_489 | _GEN_415;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_491 = dis_ld_val_1 ? _GEN_490 | ldq_13_valid : _GEN_415 | ldq_13_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_492 = _T_35 == 4'hE;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_493 = _GEN_492 | _GEN_416;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_494 = dis_ld_val_1 ? _GEN_493 | ldq_14_valid : _GEN_416 | ldq_14_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_495 = (&_T_35) | _GEN_417;	// @[lsu.scala:209:16, :304:5, :305:44, :333:21]
  wire              _GEN_496 = dis_ld_val_1 ? _GEN_495 | ldq_15_valid : _GEN_417 | ldq_15_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_497 = dis_ld_val_1 & _GEN_450;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_498 = _GEN_497 | _GEN_402;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_499 = dis_ld_val_1 & _GEN_453;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_500 = _GEN_499 | _GEN_403;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_501 = dis_ld_val_1 & _GEN_456;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_502 = _GEN_501 | _GEN_404;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_503 = dis_ld_val_1 & _GEN_459;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_504 = _GEN_503 | _GEN_405;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_505 = dis_ld_val_1 & _GEN_462;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_506 = _GEN_505 | _GEN_406;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_507 = dis_ld_val_1 & _GEN_465;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_508 = _GEN_507 | _GEN_407;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_509 = dis_ld_val_1 & _GEN_468;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_510 = _GEN_509 | _GEN_408;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_511 = dis_ld_val_1 & _GEN_471;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_512 = _GEN_511 | _GEN_409;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_513 = dis_ld_val_1 & _GEN_474;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_514 = _GEN_513 | _GEN_410;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_515 = dis_ld_val_1 & _GEN_477;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_516 = _GEN_515 | _GEN_411;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_517 = dis_ld_val_1 & _GEN_480;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_518 = _GEN_517 | _GEN_412;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_519 = dis_ld_val_1 & _GEN_483;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_520 = _GEN_519 | _GEN_413;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_521 = dis_ld_val_1 & _GEN_486;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_522 = _GEN_521 | _GEN_414;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_523 = dis_ld_val_1 & _GEN_489;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_524 = _GEN_523 | _GEN_415;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_525 = dis_ld_val_1 & _GEN_492;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_526 = _GEN_525 | _GEN_416;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_527 = dis_ld_val_1 & (&_T_35);	// @[lsu.scala:301:85, :304:5, :305:44, :306:44, :333:21]
  wire              _GEN_528 = _GEN_527 | _GEN_417;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_529 = dis_ld_val_1 ? ~_GEN_451 & ldq_0_bits_order_fail : ~_GEN_402 & ldq_0_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_530 = dis_ld_val_1 ? ~_GEN_454 & ldq_1_bits_order_fail : ~_GEN_403 & ldq_1_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_531 = dis_ld_val_1 ? ~_GEN_457 & ldq_2_bits_order_fail : ~_GEN_404 & ldq_2_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_532 = dis_ld_val_1 ? ~_GEN_460 & ldq_3_bits_order_fail : ~_GEN_405 & ldq_3_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_533 = dis_ld_val_1 ? ~_GEN_463 & ldq_4_bits_order_fail : ~_GEN_406 & ldq_4_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_534 = dis_ld_val_1 ? ~_GEN_466 & ldq_5_bits_order_fail : ~_GEN_407 & ldq_5_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_535 = dis_ld_val_1 ? ~_GEN_469 & ldq_6_bits_order_fail : ~_GEN_408 & ldq_6_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_536 = dis_ld_val_1 ? ~_GEN_472 & ldq_7_bits_order_fail : ~_GEN_409 & ldq_7_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_537 = dis_ld_val_1 ? ~_GEN_475 & ldq_8_bits_order_fail : ~_GEN_410 & ldq_8_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_538 = dis_ld_val_1 ? ~_GEN_478 & ldq_9_bits_order_fail : ~_GEN_411 & ldq_9_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_539 = dis_ld_val_1 ? ~_GEN_481 & ldq_10_bits_order_fail : ~_GEN_412 & ldq_10_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_540 = dis_ld_val_1 ? ~_GEN_484 & ldq_11_bits_order_fail : ~_GEN_413 & ldq_11_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_541 = dis_ld_val_1 ? ~_GEN_487 & ldq_12_bits_order_fail : ~_GEN_414 & ldq_12_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_542 = dis_ld_val_1 ? ~_GEN_490 & ldq_13_bits_order_fail : ~_GEN_415 & ldq_13_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_543 = dis_ld_val_1 ? ~_GEN_493 & ldq_14_bits_order_fail : ~_GEN_416 & ldq_14_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_544 = dis_ld_val_1 ? ~_GEN_495 & ldq_15_bits_order_fail : ~_GEN_417 & ldq_15_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_545 = dis_st_val_1 & _T_42 == 4'h0;	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21]
  wire              _GEN_546 = ~dis_ld_val_1 & _GEN_545 | ~dis_ld_val & _GEN_418 | stq_0_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_547 = dis_st_val_1 & _T_42 == 4'h1;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_548 = ~dis_ld_val_1 & _GEN_547 | ~dis_ld_val & _GEN_419 | stq_1_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_549 = dis_st_val_1 & _T_42 == 4'h2;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_550 = ~dis_ld_val_1 & _GEN_549 | ~dis_ld_val & _GEN_420 | stq_2_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_551 = dis_st_val_1 & _T_42 == 4'h3;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_552 = ~dis_ld_val_1 & _GEN_551 | ~dis_ld_val & _GEN_421 | stq_3_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_553 = dis_st_val_1 & _T_42 == 4'h4;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_554 = ~dis_ld_val_1 & _GEN_553 | ~dis_ld_val & _GEN_422 | stq_4_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_555 = dis_st_val_1 & _T_42 == 4'h5;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_556 = ~dis_ld_val_1 & _GEN_555 | ~dis_ld_val & _GEN_423 | stq_5_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_557 = dis_st_val_1 & _T_42 == 4'h6;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_558 = ~dis_ld_val_1 & _GEN_557 | ~dis_ld_val & _GEN_424 | stq_6_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_559 = dis_st_val_1 & _T_42 == 4'h7;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_560 = ~dis_ld_val_1 & _GEN_559 | ~dis_ld_val & _GEN_425 | stq_7_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_561 = dis_st_val_1 & _T_42 == 4'h8;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_562 = ~dis_ld_val_1 & _GEN_561 | ~dis_ld_val & _GEN_426 | stq_8_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_563 = dis_st_val_1 & _T_42 == 4'h9;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_564 = ~dis_ld_val_1 & _GEN_563 | ~dis_ld_val & _GEN_427 | stq_9_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_565 = dis_st_val_1 & _T_42 == 4'hA;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_566 = ~dis_ld_val_1 & _GEN_565 | ~dis_ld_val & _GEN_428 | stq_10_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_567 = dis_st_val_1 & _T_42 == 4'hB;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_568 = ~dis_ld_val_1 & _GEN_567 | ~dis_ld_val & _GEN_429 | stq_11_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_569 = dis_st_val_1 & _T_42 == 4'hC;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_570 = ~dis_ld_val_1 & _GEN_569 | ~dis_ld_val & _GEN_430 | stq_12_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_571 = dis_st_val_1 & _T_42 == 4'hD;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_572 = ~dis_ld_val_1 & _GEN_571 | ~dis_ld_val & _GEN_431 | stq_13_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_573 = dis_st_val_1 & _T_42 == 4'hE;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_574 = ~dis_ld_val_1 & _GEN_573 | ~dis_ld_val & _GEN_432 | stq_14_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_575 = dis_st_val_1 & (&_T_42);	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21]
  wire              _GEN_576 = ~dis_ld_val_1 & _GEN_575 | ~dis_ld_val & _GEN_433 | stq_15_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_577 = dis_ld_val_1 | ~_GEN_545;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_578 = dis_ld_val_1 | ~_GEN_547;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_579 = dis_ld_val_1 | ~_GEN_549;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_580 = dis_ld_val_1 | ~_GEN_551;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_581 = dis_ld_val_1 | ~_GEN_553;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_582 = dis_ld_val_1 | ~_GEN_555;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_583 = dis_ld_val_1 | ~_GEN_557;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_584 = dis_ld_val_1 | ~_GEN_559;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_585 = dis_ld_val_1 | ~_GEN_561;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_586 = dis_ld_val_1 | ~_GEN_563;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_587 = dis_ld_val_1 | ~_GEN_565;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_588 = dis_ld_val_1 | ~_GEN_567;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_589 = dis_ld_val_1 | ~_GEN_569;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_590 = dis_ld_val_1 | ~_GEN_571;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_591 = dis_ld_val_1 | ~_GEN_573;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_592 = dis_ld_val_1 | ~_GEN_575;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_593 = _GEN_577 & _GEN_434 & stq_0_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_594 = _GEN_578 & _GEN_435 & stq_1_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_595 = _GEN_579 & _GEN_436 & stq_2_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_596 = _GEN_580 & _GEN_437 & stq_3_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_597 = _GEN_581 & _GEN_438 & stq_4_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_598 = _GEN_582 & _GEN_439 & stq_5_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_599 = _GEN_583 & _GEN_440 & stq_6_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_600 = _GEN_584 & _GEN_441 & stq_7_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_601 = _GEN_585 & _GEN_442 & stq_8_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_602 = _GEN_586 & _GEN_443 & stq_9_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_603 = _GEN_587 & _GEN_444 & stq_10_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_604 = _GEN_588 & _GEN_445 & stq_11_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_605 = _GEN_589 & _GEN_446 & stq_12_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_606 = _GEN_590 & _GEN_447 & stq_13_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_607 = _GEN_591 & _GEN_448 & stq_14_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_608 = _GEN_592 & _GEN_449 & stq_15_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire [11:0]       stq_incoming_e_0_bits_uop_br_mask = _GEN_27[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49]
  wire              ldq_retry_idx_block = (will_fire_load_wakeup_0_will_fire ? _GEN_200 : will_fire_load_incoming_0_will_fire ? _GEN_215 : _GEN_231) | p1_block_load_mask_0;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_2 = ldq_0_bits_addr_valid & ldq_0_bits_addr_is_virtual & ~ldq_retry_idx_block;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_1 = (will_fire_load_wakeup_0_will_fire ? _GEN_201 : will_fire_load_incoming_0_will_fire ? _GEN_216 : _GEN_233) | p1_block_load_mask_1;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_5 = ldq_1_bits_addr_valid & ldq_1_bits_addr_is_virtual & ~ldq_retry_idx_block_1;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_2 = (will_fire_load_wakeup_0_will_fire ? _GEN_202 : will_fire_load_incoming_0_will_fire ? _GEN_217 : _GEN_235) | p1_block_load_mask_2;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_8 = ldq_2_bits_addr_valid & ldq_2_bits_addr_is_virtual & ~ldq_retry_idx_block_2;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_3 = (will_fire_load_wakeup_0_will_fire ? _GEN_203 : will_fire_load_incoming_0_will_fire ? _GEN_218 : _GEN_237) | p1_block_load_mask_3;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_11 = ldq_3_bits_addr_valid & ldq_3_bits_addr_is_virtual & ~ldq_retry_idx_block_3;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_4 = (will_fire_load_wakeup_0_will_fire ? _GEN_204 : will_fire_load_incoming_0_will_fire ? _GEN_219 : _GEN_239) | p1_block_load_mask_4;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_14 = ldq_4_bits_addr_valid & ldq_4_bits_addr_is_virtual & ~ldq_retry_idx_block_4;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_5 = (will_fire_load_wakeup_0_will_fire ? _GEN_205 : will_fire_load_incoming_0_will_fire ? _GEN_220 : _GEN_241) | p1_block_load_mask_5;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_17 = ldq_5_bits_addr_valid & ldq_5_bits_addr_is_virtual & ~ldq_retry_idx_block_5;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_6 = (will_fire_load_wakeup_0_will_fire ? _GEN_206 : will_fire_load_incoming_0_will_fire ? _GEN_221 : _GEN_243) | p1_block_load_mask_6;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_20 = ldq_6_bits_addr_valid & ldq_6_bits_addr_is_virtual & ~ldq_retry_idx_block_6;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_7 = (will_fire_load_wakeup_0_will_fire ? _GEN_207 : will_fire_load_incoming_0_will_fire ? _GEN_222 : _GEN_245) | p1_block_load_mask_7;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_23 = ldq_7_bits_addr_valid & ldq_7_bits_addr_is_virtual & ~ldq_retry_idx_block_7;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_8 = (will_fire_load_wakeup_0_will_fire ? _GEN_208 : will_fire_load_incoming_0_will_fire ? _GEN_223 : _GEN_247) | p1_block_load_mask_8;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_26 = ldq_8_bits_addr_valid & ldq_8_bits_addr_is_virtual & ~ldq_retry_idx_block_8;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_9 = (will_fire_load_wakeup_0_will_fire ? _GEN_209 : will_fire_load_incoming_0_will_fire ? _GEN_224 : _GEN_249) | p1_block_load_mask_9;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_29 = ldq_9_bits_addr_valid & ldq_9_bits_addr_is_virtual & ~ldq_retry_idx_block_9;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_10 = (will_fire_load_wakeup_0_will_fire ? _GEN_210 : will_fire_load_incoming_0_will_fire ? _GEN_225 : _GEN_251) | p1_block_load_mask_10;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_32 = ldq_10_bits_addr_valid & ldq_10_bits_addr_is_virtual & ~ldq_retry_idx_block_10;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_11 = (will_fire_load_wakeup_0_will_fire ? _GEN_211 : will_fire_load_incoming_0_will_fire ? _GEN_226 : _GEN_253) | p1_block_load_mask_11;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_35 = ldq_11_bits_addr_valid & ldq_11_bits_addr_is_virtual & ~ldq_retry_idx_block_11;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_12 = (will_fire_load_wakeup_0_will_fire ? _GEN_212 : will_fire_load_incoming_0_will_fire ? _GEN_227 : _GEN_255) | p1_block_load_mask_12;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_38 = ldq_12_bits_addr_valid & ldq_12_bits_addr_is_virtual & ~ldq_retry_idx_block_12;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_13 = (will_fire_load_wakeup_0_will_fire ? _GEN_213 : will_fire_load_incoming_0_will_fire ? _GEN_228 : _GEN_257) | p1_block_load_mask_13;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_41 = ldq_13_bits_addr_valid & ldq_13_bits_addr_is_virtual & ~ldq_retry_idx_block_13;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_14 = (will_fire_load_wakeup_0_will_fire ? _GEN_214 : will_fire_load_incoming_0_will_fire ? _GEN_229 : _GEN_259) | p1_block_load_mask_14;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_44 = ldq_14_bits_addr_valid & ldq_14_bits_addr_is_virtual & ~ldq_retry_idx_block_14;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_15 = (will_fire_load_wakeup_0_will_fire ? (&ldq_wakeup_idx) : will_fire_load_incoming_0_will_fire ? (&io_core_exe_0_req_bits_uop_ldq_idx) : _GEN_260) | p1_block_load_mask_15;	// @[lsu.scala:397:36, :398:35, :417:36, :430:31, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _temp_bits_T = ldq_head == 4'h0;	// @[lsu.scala:214:29, util.scala:351:72]
  wire              _temp_bits_T_2 = ldq_head < 4'h2;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_4 = ldq_head < 4'h3;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_6 = ldq_head < 4'h4;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_8 = ldq_head < 4'h5;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_10 = ldq_head < 4'h6;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_12 = ldq_head < 4'h7;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_16 = ldq_head < 4'h9;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_18 = ldq_head < 4'hA;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_20 = ldq_head < 4'hB;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_22 = ldq_head[3:2] != 2'h3;	// @[lsu.scala:214:29, util.scala:351:72]
  wire              _temp_bits_T_24 = ldq_head < 4'hD;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_26 = ldq_head[3:1] != 3'h7;	// @[lsu.scala:214:29, util.scala:351:72]
  wire              _temp_bits_T_28 = ldq_head != 4'hF;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _stq_retry_idx_T = stq_0_bits_addr_valid & stq_0_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_1 = stq_1_bits_addr_valid & stq_1_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_2 = stq_2_bits_addr_valid & stq_2_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_3 = stq_3_bits_addr_valid & stq_3_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_4 = stq_4_bits_addr_valid & stq_4_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_5 = stq_5_bits_addr_valid & stq_5_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_6 = stq_6_bits_addr_valid & stq_6_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_7 = stq_7_bits_addr_valid & stq_7_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_8 = stq_8_bits_addr_valid & stq_8_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_9 = stq_9_bits_addr_valid & stq_9_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_10 = stq_10_bits_addr_valid & stq_10_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_11 = stq_11_bits_addr_valid & stq_11_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_12 = stq_12_bits_addr_valid & stq_12_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_13 = stq_13_bits_addr_valid & stq_13_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_14 = stq_14_bits_addr_valid & stq_14_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _ldq_wakeup_idx_T_7 = ldq_0_bits_addr_valid & ~ldq_0_bits_executed & ~ldq_0_bits_succeeded & ~ldq_0_bits_addr_is_virtual & ~ldq_retry_idx_block;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_15 = ldq_1_bits_addr_valid & ~ldq_1_bits_executed & ~ldq_1_bits_succeeded & ~ldq_1_bits_addr_is_virtual & ~ldq_retry_idx_block_1;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_23 = ldq_2_bits_addr_valid & ~ldq_2_bits_executed & ~ldq_2_bits_succeeded & ~ldq_2_bits_addr_is_virtual & ~ldq_retry_idx_block_2;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_31 = ldq_3_bits_addr_valid & ~ldq_3_bits_executed & ~ldq_3_bits_succeeded & ~ldq_3_bits_addr_is_virtual & ~ldq_retry_idx_block_3;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_39 = ldq_4_bits_addr_valid & ~ldq_4_bits_executed & ~ldq_4_bits_succeeded & ~ldq_4_bits_addr_is_virtual & ~ldq_retry_idx_block_4;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_47 = ldq_5_bits_addr_valid & ~ldq_5_bits_executed & ~ldq_5_bits_succeeded & ~ldq_5_bits_addr_is_virtual & ~ldq_retry_idx_block_5;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_55 = ldq_6_bits_addr_valid & ~ldq_6_bits_executed & ~ldq_6_bits_succeeded & ~ldq_6_bits_addr_is_virtual & ~ldq_retry_idx_block_6;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_63 = ldq_7_bits_addr_valid & ~ldq_7_bits_executed & ~ldq_7_bits_succeeded & ~ldq_7_bits_addr_is_virtual & ~ldq_retry_idx_block_7;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_71 = ldq_8_bits_addr_valid & ~ldq_8_bits_executed & ~ldq_8_bits_succeeded & ~ldq_8_bits_addr_is_virtual & ~ldq_retry_idx_block_8;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_79 = ldq_9_bits_addr_valid & ~ldq_9_bits_executed & ~ldq_9_bits_succeeded & ~ldq_9_bits_addr_is_virtual & ~ldq_retry_idx_block_9;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_87 = ldq_10_bits_addr_valid & ~ldq_10_bits_executed & ~ldq_10_bits_succeeded & ~ldq_10_bits_addr_is_virtual & ~ldq_retry_idx_block_10;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_95 = ldq_11_bits_addr_valid & ~ldq_11_bits_executed & ~ldq_11_bits_succeeded & ~ldq_11_bits_addr_is_virtual & ~ldq_retry_idx_block_11;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_103 = ldq_12_bits_addr_valid & ~ldq_12_bits_executed & ~ldq_12_bits_succeeded & ~ldq_12_bits_addr_is_virtual & ~ldq_retry_idx_block_12;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_111 = ldq_13_bits_addr_valid & ~ldq_13_bits_executed & ~ldq_13_bits_succeeded & ~ldq_13_bits_addr_is_virtual & ~ldq_retry_idx_block_13;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_119 = ldq_14_bits_addr_valid & ~ldq_14_bits_executed & ~ldq_14_bits_succeeded & ~ldq_14_bits_addr_is_virtual & ~ldq_retry_idx_block_14;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              ma_ld_0 = will_fire_load_incoming_0_will_fire & io_core_exe_0_req_bits_mxcpt_valid;	// @[lsu.scala:536:61, :661:56]
  wire              ma_st_0 = _stq_idx_T & io_core_exe_0_req_bits_mxcpt_valid;	// @[lsu.scala:662:{56,87}]
  wire              pf_ld_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_pf_ld & _mem_xcpt_uops_WIRE_0_uses_ldq;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :663:75]
  wire              pf_st_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_pf_st & _mem_xcpt_uops_WIRE_0_uses_stq;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :664:75]
  wire              ae_ld_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_ae_ld & _mem_xcpt_uops_WIRE_0_uses_ldq;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :665:75]
  wire              dmem_req_fire_0 = dmem_req_0_valid & io_dmem_req_ready;	// @[lsu.scala:754:55, :768:39, :769:30, :775:43]
  wire [3:0]        ldq_idx = will_fire_load_incoming_0_will_fire ? io_core_exe_0_req_bits_uop_ldq_idx : ldq_retry_idx;	// @[lsu.scala:415:30, :536:61, :839:24]
  wire              _GEN_609 = _T_181 & ldq_idx == 4'h0;	// @[lsu.scala:304:5, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_610 = _GEN_609 | (dis_ld_val_1 ? ~_GEN_451 & ldq_0_bits_addr_valid : ~_GEN_402 & ldq_0_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_611 = _T_181 & ldq_idx == 4'h1;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_612 = _GEN_611 | (dis_ld_val_1 ? ~_GEN_454 & ldq_1_bits_addr_valid : ~_GEN_403 & ldq_1_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_613 = _T_181 & ldq_idx == 4'h2;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_614 = _GEN_613 | (dis_ld_val_1 ? ~_GEN_457 & ldq_2_bits_addr_valid : ~_GEN_404 & ldq_2_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_615 = _T_181 & ldq_idx == 4'h3;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_616 = _GEN_615 | (dis_ld_val_1 ? ~_GEN_460 & ldq_3_bits_addr_valid : ~_GEN_405 & ldq_3_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_617 = _T_181 & ldq_idx == 4'h4;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_618 = _GEN_617 | (dis_ld_val_1 ? ~_GEN_463 & ldq_4_bits_addr_valid : ~_GEN_406 & ldq_4_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_619 = _T_181 & ldq_idx == 4'h5;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_620 = _GEN_619 | (dis_ld_val_1 ? ~_GEN_466 & ldq_5_bits_addr_valid : ~_GEN_407 & ldq_5_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_621 = _T_181 & ldq_idx == 4'h6;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_622 = _GEN_621 | (dis_ld_val_1 ? ~_GEN_469 & ldq_6_bits_addr_valid : ~_GEN_408 & ldq_6_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_623 = _T_181 & ldq_idx == 4'h7;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_624 = _GEN_623 | (dis_ld_val_1 ? ~_GEN_472 & ldq_7_bits_addr_valid : ~_GEN_409 & ldq_7_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_625 = _T_181 & ldq_idx == 4'h8;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_626 = _GEN_625 | (dis_ld_val_1 ? ~_GEN_475 & ldq_8_bits_addr_valid : ~_GEN_410 & ldq_8_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_627 = _T_181 & ldq_idx == 4'h9;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_628 = _GEN_627 | (dis_ld_val_1 ? ~_GEN_478 & ldq_9_bits_addr_valid : ~_GEN_411 & ldq_9_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_629 = _T_181 & ldq_idx == 4'hA;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_630 = _GEN_629 | (dis_ld_val_1 ? ~_GEN_481 & ldq_10_bits_addr_valid : ~_GEN_412 & ldq_10_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_631 = _T_181 & ldq_idx == 4'hB;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_632 = _GEN_631 | (dis_ld_val_1 ? ~_GEN_484 & ldq_11_bits_addr_valid : ~_GEN_413 & ldq_11_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_633 = _T_181 & ldq_idx == 4'hC;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_634 = _GEN_633 | (dis_ld_val_1 ? ~_GEN_487 & ldq_12_bits_addr_valid : ~_GEN_414 & ldq_12_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_635 = _T_181 & ldq_idx == 4'hD;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_636 = _GEN_635 | (dis_ld_val_1 ? ~_GEN_490 & ldq_13_bits_addr_valid : ~_GEN_415 & ldq_13_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_637 = _T_181 & ldq_idx == 4'hE;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_638 = _GEN_637 | (dis_ld_val_1 ? ~_GEN_493 & ldq_14_bits_addr_valid : ~_GEN_416 & ldq_14_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_639 = _T_181 & (&ldq_idx);	// @[lsu.scala:304:5, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_640 = _GEN_639 | (dis_ld_val_1 ? ~_GEN_495 & ldq_15_bits_addr_valid : ~_GEN_417 & ldq_15_bits_addr_valid);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _ldq_bits_addr_is_uncacheable_T_1 = ~_dtlb_io_resp_0_cacheable & ~exe_tlb_miss_0;	// @[lsu.scala:248:20, :710:58, :713:43, :844:{71,74}]
  wire [3:0]        stq_idx = _stq_idx_T ? io_core_exe_0_req_bits_uop_stq_idx : stq_retry_idx;	// @[lsu.scala:422:30, :662:56, :852:24]
  wire              _GEN_641 = _T_198 & stq_idx == 4'h0;	// @[lsu.scala:304:5, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_642 = _GEN_641 ? ~pf_st_0 : _GEN_577 & _GEN_434 & stq_0_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_643 = _T_198 & stq_idx == 4'h1;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_644 = _GEN_643 ? ~pf_st_0 : _GEN_578 & _GEN_435 & stq_1_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_645 = _T_198 & stq_idx == 4'h2;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_646 = _GEN_645 ? ~pf_st_0 : _GEN_579 & _GEN_436 & stq_2_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_647 = _T_198 & stq_idx == 4'h3;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_648 = _GEN_647 ? ~pf_st_0 : _GEN_580 & _GEN_437 & stq_3_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_649 = _T_198 & stq_idx == 4'h4;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_650 = _GEN_649 ? ~pf_st_0 : _GEN_581 & _GEN_438 & stq_4_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_651 = _T_198 & stq_idx == 4'h5;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_652 = _GEN_651 ? ~pf_st_0 : _GEN_582 & _GEN_439 & stq_5_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_653 = _T_198 & stq_idx == 4'h6;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_654 = _GEN_653 ? ~pf_st_0 : _GEN_583 & _GEN_440 & stq_6_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_655 = _T_198 & stq_idx == 4'h7;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_656 = _GEN_655 ? ~pf_st_0 : _GEN_584 & _GEN_441 & stq_7_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_657 = _T_198 & stq_idx == 4'h8;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_658 = _GEN_657 ? ~pf_st_0 : _GEN_585 & _GEN_442 & stq_8_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_659 = _T_198 & stq_idx == 4'h9;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_660 = _GEN_659 ? ~pf_st_0 : _GEN_586 & _GEN_443 & stq_9_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_661 = _T_198 & stq_idx == 4'hA;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_662 = _GEN_661 ? ~pf_st_0 : _GEN_587 & _GEN_444 & stq_10_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_663 = _T_198 & stq_idx == 4'hB;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_664 = _GEN_663 ? ~pf_st_0 : _GEN_588 & _GEN_445 & stq_11_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_665 = _T_198 & stq_idx == 4'hC;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_666 = _GEN_665 ? ~pf_st_0 : _GEN_589 & _GEN_446 & stq_12_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_667 = _T_198 & stq_idx == 4'hD;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_668 = _GEN_667 ? ~pf_st_0 : _GEN_590 & _GEN_447 & stq_13_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_669 = _T_198 & stq_idx == 4'hE;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_670 = _GEN_669 ? ~pf_st_0 : _GEN_591 & _GEN_448 & stq_14_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_671 = _T_198 & (&stq_idx);	// @[lsu.scala:304:5, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_672 = _GEN_671 ? ~pf_st_0 : _GEN_592 & _GEN_449 & stq_15_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_673 = _T_213 & sidx == 4'h0;	// @[lsu.scala:304:5, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_674 = _GEN_673 | _GEN_577 & _GEN_434 & stq_0_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_675 = _T_213 & sidx == 4'h1;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_676 = _GEN_675 | _GEN_578 & _GEN_435 & stq_1_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_677 = _T_213 & sidx == 4'h2;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_678 = _GEN_677 | _GEN_579 & _GEN_436 & stq_2_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_679 = _T_213 & sidx == 4'h3;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_680 = _GEN_679 | _GEN_580 & _GEN_437 & stq_3_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_681 = _T_213 & sidx == 4'h4;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_682 = _GEN_681 | _GEN_581 & _GEN_438 & stq_4_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_683 = _T_213 & sidx == 4'h5;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_684 = _GEN_683 | _GEN_582 & _GEN_439 & stq_5_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_685 = _T_213 & sidx == 4'h6;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_686 = _GEN_685 | _GEN_583 & _GEN_440 & stq_6_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_687 = _T_213 & sidx == 4'h7;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_688 = _GEN_687 | _GEN_584 & _GEN_441 & stq_7_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_689 = _T_213 & sidx == 4'h8;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_690 = _GEN_689 | _GEN_585 & _GEN_442 & stq_8_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_691 = _T_213 & sidx == 4'h9;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_692 = _GEN_691 | _GEN_586 & _GEN_443 & stq_9_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_693 = _T_213 & sidx == 4'hA;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_694 = _GEN_693 | _GEN_587 & _GEN_444 & stq_10_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_695 = _T_213 & sidx == 4'hB;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_696 = _GEN_695 | _GEN_588 & _GEN_445 & stq_11_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_697 = _T_213 & sidx == 4'hC;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_698 = _GEN_697 | _GEN_589 & _GEN_446 & stq_12_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_699 = _T_213 & sidx == 4'hD;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_700 = _GEN_699 | _GEN_590 & _GEN_447 & stq_13_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_701 = _T_213 & sidx == 4'hE;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_702 = _GEN_701 | _GEN_591 & _GEN_448 & stq_14_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_703 = _T_213 & (&sidx);	// @[lsu.scala:304:5, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_704 = _GEN_703 | _GEN_592 & _GEN_449 & stq_15_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _fired_std_incoming_T = (io_core_brupdate_b1_mispredict_mask & io_core_exe_0_req_bits_uop_br_mask) == 12'h0;	// @[util.scala:118:{51,59}]
  wire [11:0]       _mem_stq_retry_e_out_valid_T = io_core_brupdate_b1_mispredict_mask & _GEN_190;	// @[lsu.scala:478:79, util.scala:118:51]
  wire [3:0]        l_forward_stq_idx = l_forwarders_0 ? wb_forward_stq_idx_0 : ldq_0_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_236 = ~ldq_0_bits_forward_std_val | l_forward_stq_idx != lcam_stq_idx_0 & (l_forward_stq_idx < lcam_stq_idx_0 ^ l_forward_stq_idx < ldq_0_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_0_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_705 = _T_242 & searcher_is_older & (_T_249 | l_forwarders_0) & ~s1_executing_loads_0 & ldq_0_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_16 = ~_T_220 & (_T_232 ? _T_236 : _GEN_705);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire              _GEN_706 = lcam_ldq_idx_0 == 4'h0;	// @[lsu.scala:1038:26, :1132:48]
  wire              _GEN_707 = lcam_ldq_idx_0 == 4'h1;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_708 = lcam_ldq_idx_0 == 4'h2;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_709 = lcam_ldq_idx_0 == 4'h3;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_710 = lcam_ldq_idx_0 == 4'h4;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_711 = lcam_ldq_idx_0 == 4'h5;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_712 = lcam_ldq_idx_0 == 4'h6;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_713 = lcam_ldq_idx_0 == 4'h7;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_714 = lcam_ldq_idx_0 == 4'h8;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_715 = lcam_ldq_idx_0 == 4'h9;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_716 = lcam_ldq_idx_0 == 4'hA;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_717 = lcam_ldq_idx_0 == 4'hB;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_718 = lcam_ldq_idx_0 == 4'hC;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_719 = lcam_ldq_idx_0 == 4'hD;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_720 = lcam_ldq_idx_0 == 4'hE;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire [3:0]        l_forward_stq_idx_1 = l_forwarders_1_0 ? wb_forward_stq_idx_0 : ldq_1_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_272 = ~ldq_1_bits_forward_std_val | l_forward_stq_idx_1 != lcam_stq_idx_0 & (l_forward_stq_idx_1 < lcam_stq_idx_0 ^ l_forward_stq_idx_1 < ldq_1_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_1_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_721 = _T_278 & searcher_is_older_1 & (_T_285 | l_forwarders_1_0) & ~s1_executing_loads_1 & ldq_1_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_17 = ~_T_256 & (_T_268 ? _T_272 : _GEN_721);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [3:0]        l_forward_stq_idx_2 = l_forwarders_2_0 ? wb_forward_stq_idx_0 : ldq_2_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_308 = ~ldq_2_bits_forward_std_val | l_forward_stq_idx_2 != lcam_stq_idx_0 & (l_forward_stq_idx_2 < lcam_stq_idx_0 ^ l_forward_stq_idx_2 < ldq_2_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_2_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_722 = _T_314 & searcher_is_older_2 & (_T_321 | l_forwarders_2_0) & ~s1_executing_loads_2 & ldq_2_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_18 = ~_T_292 & (_T_304 ? _T_308 : _GEN_722);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [3:0]        l_forward_stq_idx_3 = l_forwarders_3_0 ? wb_forward_stq_idx_0 : ldq_3_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_344 = ~ldq_3_bits_forward_std_val | l_forward_stq_idx_3 != lcam_stq_idx_0 & (l_forward_stq_idx_3 < lcam_stq_idx_0 ^ l_forward_stq_idx_3 < ldq_3_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_3_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_723 = _T_350 & searcher_is_older_3 & (_T_357 | l_forwarders_3_0) & ~s1_executing_loads_3 & ldq_3_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_19 = ~_T_328 & (_T_340 ? _T_344 : _GEN_723);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [3:0]        l_forward_stq_idx_4 = l_forwarders_4_0 ? wb_forward_stq_idx_0 : ldq_4_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_380 = ~ldq_4_bits_forward_std_val | l_forward_stq_idx_4 != lcam_stq_idx_0 & (l_forward_stq_idx_4 < lcam_stq_idx_0 ^ l_forward_stq_idx_4 < ldq_4_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_4_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_724 = _T_386 & searcher_is_older_4 & (_T_393 | l_forwarders_4_0) & ~s1_executing_loads_4 & ldq_4_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_20 = ~_T_364 & (_T_376 ? _T_380 : _GEN_724);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [3:0]        l_forward_stq_idx_5 = l_forwarders_5_0 ? wb_forward_stq_idx_0 : ldq_5_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_416 = ~ldq_5_bits_forward_std_val | l_forward_stq_idx_5 != lcam_stq_idx_0 & (l_forward_stq_idx_5 < lcam_stq_idx_0 ^ l_forward_stq_idx_5 < ldq_5_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_5_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_725 = _T_422 & searcher_is_older_5 & (_T_429 | l_forwarders_5_0) & ~s1_executing_loads_5 & ldq_5_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_21 = ~_T_400 & (_T_412 ? _T_416 : _GEN_725);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [3:0]        l_forward_stq_idx_6 = l_forwarders_6_0 ? wb_forward_stq_idx_0 : ldq_6_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_452 = ~ldq_6_bits_forward_std_val | l_forward_stq_idx_6 != lcam_stq_idx_0 & (l_forward_stq_idx_6 < lcam_stq_idx_0 ^ l_forward_stq_idx_6 < ldq_6_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_6_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_726 = _T_458 & searcher_is_older_6 & (_T_465 | l_forwarders_6_0) & ~s1_executing_loads_6 & ldq_6_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_22 = ~_T_436 & (_T_448 ? _T_452 : _GEN_726);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [3:0]        l_forward_stq_idx_7 = l_forwarders_7_0 ? wb_forward_stq_idx_0 : ldq_7_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_488 = ~ldq_7_bits_forward_std_val | l_forward_stq_idx_7 != lcam_stq_idx_0 & (l_forward_stq_idx_7 < lcam_stq_idx_0 ^ l_forward_stq_idx_7 < ldq_7_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_7_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_727 = _T_494 & searcher_is_older_7 & (_T_501 | l_forwarders_7_0) & ~s1_executing_loads_7 & ldq_7_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_23 = ~_T_472 & (_T_484 ? _T_488 : _GEN_727);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [3:0]        l_forward_stq_idx_8 = l_forwarders_8_0 ? wb_forward_stq_idx_0 : ldq_8_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_524 = ~ldq_8_bits_forward_std_val | l_forward_stq_idx_8 != lcam_stq_idx_0 & (l_forward_stq_idx_8 < lcam_stq_idx_0 ^ l_forward_stq_idx_8 < ldq_8_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_8_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_728 = _T_530 & searcher_is_older_8 & (_T_537 | l_forwarders_8_0) & ~s1_executing_loads_8 & ldq_8_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_24 = ~_T_508 & (_T_520 ? _T_524 : _GEN_728);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [3:0]        l_forward_stq_idx_9 = l_forwarders_9_0 ? wb_forward_stq_idx_0 : ldq_9_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_560 = ~ldq_9_bits_forward_std_val | l_forward_stq_idx_9 != lcam_stq_idx_0 & (l_forward_stq_idx_9 < lcam_stq_idx_0 ^ l_forward_stq_idx_9 < ldq_9_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_9_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_729 = _T_566 & searcher_is_older_9 & (_T_573 | l_forwarders_9_0) & ~s1_executing_loads_9 & ldq_9_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_25 = ~_T_544 & (_T_556 ? _T_560 : _GEN_729);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [3:0]        l_forward_stq_idx_10 = l_forwarders_10_0 ? wb_forward_stq_idx_0 : ldq_10_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_596 = ~ldq_10_bits_forward_std_val | l_forward_stq_idx_10 != lcam_stq_idx_0 & (l_forward_stq_idx_10 < lcam_stq_idx_0 ^ l_forward_stq_idx_10 < ldq_10_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_10_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_730 = _T_602 & searcher_is_older_10 & (_T_609 | l_forwarders_10_0) & ~s1_executing_loads_10 & ldq_10_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_26 = ~_T_580 & (_T_592 ? _T_596 : _GEN_730);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [3:0]        l_forward_stq_idx_11 = l_forwarders_11_0 ? wb_forward_stq_idx_0 : ldq_11_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_632 = ~ldq_11_bits_forward_std_val | l_forward_stq_idx_11 != lcam_stq_idx_0 & (l_forward_stq_idx_11 < lcam_stq_idx_0 ^ l_forward_stq_idx_11 < ldq_11_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_11_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_731 = _T_638 & searcher_is_older_11 & (_T_645 | l_forwarders_11_0) & ~s1_executing_loads_11 & ldq_11_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_27 = ~_T_616 & (_T_628 ? _T_632 : _GEN_731);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [3:0]        l_forward_stq_idx_12 = l_forwarders_12_0 ? wb_forward_stq_idx_0 : ldq_12_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_668 = ~ldq_12_bits_forward_std_val | l_forward_stq_idx_12 != lcam_stq_idx_0 & (l_forward_stq_idx_12 < lcam_stq_idx_0 ^ l_forward_stq_idx_12 < ldq_12_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_12_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_732 = _T_674 & searcher_is_older_12 & (_T_681 | l_forwarders_12_0) & ~s1_executing_loads_12 & ldq_12_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_28 = ~_T_652 & (_T_664 ? _T_668 : _GEN_732);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [3:0]        l_forward_stq_idx_13 = l_forwarders_13_0 ? wb_forward_stq_idx_0 : ldq_13_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_704 = ~ldq_13_bits_forward_std_val | l_forward_stq_idx_13 != lcam_stq_idx_0 & (l_forward_stq_idx_13 < lcam_stq_idx_0 ^ l_forward_stq_idx_13 < ldq_13_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_13_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_733 = _T_710 & searcher_is_older_13 & (_T_717 | l_forwarders_13_0) & ~s1_executing_loads_13 & ldq_13_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_29 = ~_T_688 & (_T_700 ? _T_704 : _GEN_733);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [3:0]        l_forward_stq_idx_14 = l_forwarders_14_0 ? wb_forward_stq_idx_0 : ldq_14_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_740 = ~ldq_14_bits_forward_std_val | l_forward_stq_idx_14 != lcam_stq_idx_0 & (l_forward_stq_idx_14 < lcam_stq_idx_0 ^ l_forward_stq_idx_14 < ldq_14_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_14_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_734 = _T_746 & searcher_is_older_14 & (_T_753 | l_forwarders_14_0) & ~s1_executing_loads_14 & ldq_14_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_30 = ~_T_724 & (_T_736 ? _T_740 : _GEN_734);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire              _GEN_735 = (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & (&lcam_ldq_idx_0))) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & (&lcam_ldq_idx_0))) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & (&lcam_ldq_idx_0))) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & (&lcam_ldq_idx_0))) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & (&lcam_ldq_idx_0))) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & (&lcam_ldq_idx_0))) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & (&lcam_ldq_idx_0))) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & (&lcam_ldq_idx_0))) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & (&lcam_ldq_idx_0))) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & (&lcam_ldq_idx_0))) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & (&lcam_ldq_idx_0))) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & (&lcam_ldq_idx_0))) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & (&lcam_ldq_idx_0))) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & (&lcam_ldq_idx_0))) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & (&lcam_ldq_idx_0))) & s1_executing_loads_15;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire [3:0]        l_forward_stq_idx_15 = l_forwarders_15_0 ? wb_forward_stq_idx_0 : ldq_15_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_776 = ~ldq_15_bits_forward_std_val | l_forward_stq_idx_15 != lcam_stq_idx_0 & (l_forward_stq_idx_15 < lcam_stq_idx_0 ^ l_forward_stq_idx_15 < ldq_15_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_15_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_736 = _T_782 & searcher_is_older_15 & (_T_789 | l_forwarders_15_0) & ~s1_executing_loads_15 & ldq_15_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:58]
  wire              _temp_bits_WIRE_1_31 = ~_T_760 & (_T_772 ? _T_776 : _GEN_736);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire              _GEN_737 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_706)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_706)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_706)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_706)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_706)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_706)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_706)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_706)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_706)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_706)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_706)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_706)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_706)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_706)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_706)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_706)) & s1_executing_loads_0;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_738 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_707)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_707)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_707)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_707)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_707)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_707)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_707)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_707)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_707)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_707)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_707)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_707)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_707)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_707)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_707)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_707)) & s1_executing_loads_1;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_739 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_708)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_708)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_708)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_708)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_708)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_708)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_708)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_708)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_708)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_708)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_708)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_708)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_708)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_708)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_708)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_708)) & s1_executing_loads_2;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_740 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_709)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_709)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_709)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_709)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_709)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_709)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_709)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_709)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_709)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_709)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_709)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_709)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_709)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_709)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_709)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_709)) & s1_executing_loads_3;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_741 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_710)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_710)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_710)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_710)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_710)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_710)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_710)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_710)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_710)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_710)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_710)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_710)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_710)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_710)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_710)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_710)) & s1_executing_loads_4;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_742 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_711)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_711)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_711)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_711)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_711)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_711)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_711)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_711)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_711)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_711)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_711)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_711)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_711)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_711)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_711)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_711)) & s1_executing_loads_5;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_743 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_712)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_712)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_712)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_712)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_712)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_712)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_712)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_712)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_712)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_712)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_712)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_712)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_712)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_712)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_712)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_712)) & s1_executing_loads_6;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_744 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_713)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_713)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_713)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_713)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_713)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_713)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_713)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_713)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_713)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_713)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_713)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_713)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_713)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_713)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_713)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_713)) & s1_executing_loads_7;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_745 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_714)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_714)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_714)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_714)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_714)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_714)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_714)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_714)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_714)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_714)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_714)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_714)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_714)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_714)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_714)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_714)) & s1_executing_loads_8;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_746 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_715)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_715)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_715)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_715)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_715)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_715)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_715)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_715)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_715)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_715)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_715)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_715)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_715)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_715)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_715)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_715)) & s1_executing_loads_9;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_747 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_716)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_716)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_716)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_716)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_716)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_716)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_716)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_716)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_716)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_716)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_716)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_716)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_716)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_716)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_716)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_716)) & s1_executing_loads_10;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_748 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_717)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_717)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_717)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_717)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_717)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_717)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_717)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_717)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_717)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_717)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_717)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_717)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_717)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_717)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_717)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_717)) & s1_executing_loads_11;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_749 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_718)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_718)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_718)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_718)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_718)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_718)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_718)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_718)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_718)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_718)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_718)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_718)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_718)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_718)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_718)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_718)) & s1_executing_loads_12;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_750 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_719)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_719)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_719)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_719)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_719)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_719)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_719)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_719)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_719)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_719)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_719)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_719)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_719)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_719)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_719)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_719)) & s1_executing_loads_13;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_751 = (_GEN_321 | ~_T_782 | searcher_is_older_15 | ~(~(&lcam_ldq_idx_0) & _T_791 & _GEN_720)) & (_GEN_318 | ~_T_746 | searcher_is_older_14 | ~(_T_752 & _T_755 & _GEN_720)) & (_GEN_315 | ~_T_710 | searcher_is_older_13 | ~(_T_716 & _T_719 & _GEN_720)) & (_GEN_312 | ~_T_674 | searcher_is_older_12 | ~(_T_680 & _T_683 & _GEN_720)) & (_GEN_309 | ~_T_638 | searcher_is_older_11 | ~(_T_644 & _T_647 & _GEN_720)) & (_GEN_306 | ~_T_602 | searcher_is_older_10 | ~(_T_608 & _T_611 & _GEN_720)) & (_GEN_303 | ~_T_566 | searcher_is_older_9 | ~(_T_572 & _T_575 & _GEN_720)) & (_GEN_300 | ~_T_530 | searcher_is_older_8 | ~(_T_536 & _T_539 & _GEN_720)) & (_GEN_297 | ~_T_494 | searcher_is_older_7 | ~(_T_500 & _T_503 & _GEN_720)) & (_GEN_294 | ~_T_458 | searcher_is_older_6 | ~(_T_464 & _T_467 & _GEN_720)) & (_GEN_291 | ~_T_422 | searcher_is_older_5 | ~(_T_428 & _T_431 & _GEN_720)) & (_GEN_288 | ~_T_386 | searcher_is_older_4 | ~(_T_392 & _T_395 & _GEN_720)) & (_GEN_285 | ~_T_350 | searcher_is_older_3 | ~(_T_356 & _T_359 & _GEN_720)) & (_GEN_282 | ~_T_314 | searcher_is_older_2 | ~(_T_320 & _T_323 & _GEN_720)) & (_GEN_279 | ~_T_278 | searcher_is_older_1 | ~(_T_284 & _T_287 & _GEN_720)) & (_GEN_276 | ~_T_242 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_251 & _GEN_720)) & s1_executing_loads_14;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:{58,72}]
  wire              _GEN_752 = _T_802 | _T_807;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_753 = _T_796 ? (_GEN_752 ? ~_GEN_706 & _GEN_737 : ~(_T_810 & _GEN_706) & _GEN_737) : _GEN_737;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_754 = _T_796 ? (_GEN_752 ? ~_GEN_707 & _GEN_738 : ~(_T_810 & _GEN_707) & _GEN_738) : _GEN_738;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_755 = _T_796 ? (_GEN_752 ? ~_GEN_708 & _GEN_739 : ~(_T_810 & _GEN_708) & _GEN_739) : _GEN_739;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_756 = _T_796 ? (_GEN_752 ? ~_GEN_709 & _GEN_740 : ~(_T_810 & _GEN_709) & _GEN_740) : _GEN_740;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_757 = _T_796 ? (_GEN_752 ? ~_GEN_710 & _GEN_741 : ~(_T_810 & _GEN_710) & _GEN_741) : _GEN_741;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_758 = _T_796 ? (_GEN_752 ? ~_GEN_711 & _GEN_742 : ~(_T_810 & _GEN_711) & _GEN_742) : _GEN_742;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_759 = _T_796 ? (_GEN_752 ? ~_GEN_712 & _GEN_743 : ~(_T_810 & _GEN_712) & _GEN_743) : _GEN_743;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_760 = _T_796 ? (_GEN_752 ? ~_GEN_713 & _GEN_744 : ~(_T_810 & _GEN_713) & _GEN_744) : _GEN_744;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_761 = _T_796 ? (_GEN_752 ? ~_GEN_714 & _GEN_745 : ~(_T_810 & _GEN_714) & _GEN_745) : _GEN_745;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_762 = _T_796 ? (_GEN_752 ? ~_GEN_715 & _GEN_746 : ~(_T_810 & _GEN_715) & _GEN_746) : _GEN_746;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_763 = _T_796 ? (_GEN_752 ? ~_GEN_716 & _GEN_747 : ~(_T_810 & _GEN_716) & _GEN_747) : _GEN_747;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_764 = _T_796 ? (_GEN_752 ? ~_GEN_717 & _GEN_748 : ~(_T_810 & _GEN_717) & _GEN_748) : _GEN_748;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_765 = _T_796 ? (_GEN_752 ? ~_GEN_718 & _GEN_749 : ~(_T_810 & _GEN_718) & _GEN_749) : _GEN_749;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_766 = _T_796 ? (_GEN_752 ? ~_GEN_719 & _GEN_750 : ~(_T_810 & _GEN_719) & _GEN_750) : _GEN_750;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_767 = _T_796 ? (_GEN_752 ? ~_GEN_720 & _GEN_751 : ~(_T_810 & _GEN_720) & _GEN_751) : _GEN_751;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_768 = _T_796 ? (_GEN_752 ? ~(&lcam_ldq_idx_0) & _GEN_735 : ~(_T_810 & (&lcam_ldq_idx_0)) & _GEN_735) : _GEN_735;	// @[lsu.scala:1038:26, :1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_769 = _T_821 | _T_826;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_770 = _T_815 ? (_GEN_769 ? ~_GEN_706 & _GEN_753 : ~(_T_829 & _GEN_706) & _GEN_753) : _GEN_753;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_771 = _T_815 ? (_GEN_769 ? ~_GEN_707 & _GEN_754 : ~(_T_829 & _GEN_707) & _GEN_754) : _GEN_754;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_772 = _T_815 ? (_GEN_769 ? ~_GEN_708 & _GEN_755 : ~(_T_829 & _GEN_708) & _GEN_755) : _GEN_755;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_773 = _T_815 ? (_GEN_769 ? ~_GEN_709 & _GEN_756 : ~(_T_829 & _GEN_709) & _GEN_756) : _GEN_756;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_774 = _T_815 ? (_GEN_769 ? ~_GEN_710 & _GEN_757 : ~(_T_829 & _GEN_710) & _GEN_757) : _GEN_757;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_775 = _T_815 ? (_GEN_769 ? ~_GEN_711 & _GEN_758 : ~(_T_829 & _GEN_711) & _GEN_758) : _GEN_758;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_776 = _T_815 ? (_GEN_769 ? ~_GEN_712 & _GEN_759 : ~(_T_829 & _GEN_712) & _GEN_759) : _GEN_759;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_777 = _T_815 ? (_GEN_769 ? ~_GEN_713 & _GEN_760 : ~(_T_829 & _GEN_713) & _GEN_760) : _GEN_760;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_778 = _T_815 ? (_GEN_769 ? ~_GEN_714 & _GEN_761 : ~(_T_829 & _GEN_714) & _GEN_761) : _GEN_761;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_779 = _T_815 ? (_GEN_769 ? ~_GEN_715 & _GEN_762 : ~(_T_829 & _GEN_715) & _GEN_762) : _GEN_762;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_780 = _T_815 ? (_GEN_769 ? ~_GEN_716 & _GEN_763 : ~(_T_829 & _GEN_716) & _GEN_763) : _GEN_763;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_781 = _T_815 ? (_GEN_769 ? ~_GEN_717 & _GEN_764 : ~(_T_829 & _GEN_717) & _GEN_764) : _GEN_764;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_782 = _T_815 ? (_GEN_769 ? ~_GEN_718 & _GEN_765 : ~(_T_829 & _GEN_718) & _GEN_765) : _GEN_765;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_783 = _T_815 ? (_GEN_769 ? ~_GEN_719 & _GEN_766 : ~(_T_829 & _GEN_719) & _GEN_766) : _GEN_766;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_784 = _T_815 ? (_GEN_769 ? ~_GEN_720 & _GEN_767 : ~(_T_829 & _GEN_720) & _GEN_767) : _GEN_767;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_785 = _T_815 ? (_GEN_769 ? ~(&lcam_ldq_idx_0) & _GEN_768 : ~(_T_829 & (&lcam_ldq_idx_0)) & _GEN_768) : _GEN_768;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_786 = _T_840 | _T_845;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_787 = _T_834 ? (_GEN_786 ? ~_GEN_706 & _GEN_770 : ~(_T_848 & _GEN_706) & _GEN_770) : _GEN_770;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_788 = _T_834 ? (_GEN_786 ? ~_GEN_707 & _GEN_771 : ~(_T_848 & _GEN_707) & _GEN_771) : _GEN_771;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_789 = _T_834 ? (_GEN_786 ? ~_GEN_708 & _GEN_772 : ~(_T_848 & _GEN_708) & _GEN_772) : _GEN_772;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_790 = _T_834 ? (_GEN_786 ? ~_GEN_709 & _GEN_773 : ~(_T_848 & _GEN_709) & _GEN_773) : _GEN_773;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_791 = _T_834 ? (_GEN_786 ? ~_GEN_710 & _GEN_774 : ~(_T_848 & _GEN_710) & _GEN_774) : _GEN_774;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_792 = _T_834 ? (_GEN_786 ? ~_GEN_711 & _GEN_775 : ~(_T_848 & _GEN_711) & _GEN_775) : _GEN_775;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_793 = _T_834 ? (_GEN_786 ? ~_GEN_712 & _GEN_776 : ~(_T_848 & _GEN_712) & _GEN_776) : _GEN_776;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_794 = _T_834 ? (_GEN_786 ? ~_GEN_713 & _GEN_777 : ~(_T_848 & _GEN_713) & _GEN_777) : _GEN_777;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_795 = _T_834 ? (_GEN_786 ? ~_GEN_714 & _GEN_778 : ~(_T_848 & _GEN_714) & _GEN_778) : _GEN_778;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_796 = _T_834 ? (_GEN_786 ? ~_GEN_715 & _GEN_779 : ~(_T_848 & _GEN_715) & _GEN_779) : _GEN_779;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_797 = _T_834 ? (_GEN_786 ? ~_GEN_716 & _GEN_780 : ~(_T_848 & _GEN_716) & _GEN_780) : _GEN_780;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_798 = _T_834 ? (_GEN_786 ? ~_GEN_717 & _GEN_781 : ~(_T_848 & _GEN_717) & _GEN_781) : _GEN_781;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_799 = _T_834 ? (_GEN_786 ? ~_GEN_718 & _GEN_782 : ~(_T_848 & _GEN_718) & _GEN_782) : _GEN_782;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_800 = _T_834 ? (_GEN_786 ? ~_GEN_719 & _GEN_783 : ~(_T_848 & _GEN_719) & _GEN_783) : _GEN_783;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_801 = _T_834 ? (_GEN_786 ? ~_GEN_720 & _GEN_784 : ~(_T_848 & _GEN_720) & _GEN_784) : _GEN_784;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_802 = _T_834 ? (_GEN_786 ? ~(&lcam_ldq_idx_0) & _GEN_785 : ~(_T_848 & (&lcam_ldq_idx_0)) & _GEN_785) : _GEN_785;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_803 = _T_859 | _T_864;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_804 = _T_853 ? (_GEN_803 ? ~_GEN_706 & _GEN_787 : ~(_T_867 & _GEN_706) & _GEN_787) : _GEN_787;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_805 = _T_853 ? (_GEN_803 ? ~_GEN_707 & _GEN_788 : ~(_T_867 & _GEN_707) & _GEN_788) : _GEN_788;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_806 = _T_853 ? (_GEN_803 ? ~_GEN_708 & _GEN_789 : ~(_T_867 & _GEN_708) & _GEN_789) : _GEN_789;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_807 = _T_853 ? (_GEN_803 ? ~_GEN_709 & _GEN_790 : ~(_T_867 & _GEN_709) & _GEN_790) : _GEN_790;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_808 = _T_853 ? (_GEN_803 ? ~_GEN_710 & _GEN_791 : ~(_T_867 & _GEN_710) & _GEN_791) : _GEN_791;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_809 = _T_853 ? (_GEN_803 ? ~_GEN_711 & _GEN_792 : ~(_T_867 & _GEN_711) & _GEN_792) : _GEN_792;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_810 = _T_853 ? (_GEN_803 ? ~_GEN_712 & _GEN_793 : ~(_T_867 & _GEN_712) & _GEN_793) : _GEN_793;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_811 = _T_853 ? (_GEN_803 ? ~_GEN_713 & _GEN_794 : ~(_T_867 & _GEN_713) & _GEN_794) : _GEN_794;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_812 = _T_853 ? (_GEN_803 ? ~_GEN_714 & _GEN_795 : ~(_T_867 & _GEN_714) & _GEN_795) : _GEN_795;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_813 = _T_853 ? (_GEN_803 ? ~_GEN_715 & _GEN_796 : ~(_T_867 & _GEN_715) & _GEN_796) : _GEN_796;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_814 = _T_853 ? (_GEN_803 ? ~_GEN_716 & _GEN_797 : ~(_T_867 & _GEN_716) & _GEN_797) : _GEN_797;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_815 = _T_853 ? (_GEN_803 ? ~_GEN_717 & _GEN_798 : ~(_T_867 & _GEN_717) & _GEN_798) : _GEN_798;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_816 = _T_853 ? (_GEN_803 ? ~_GEN_718 & _GEN_799 : ~(_T_867 & _GEN_718) & _GEN_799) : _GEN_799;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_817 = _T_853 ? (_GEN_803 ? ~_GEN_719 & _GEN_800 : ~(_T_867 & _GEN_719) & _GEN_800) : _GEN_800;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_818 = _T_853 ? (_GEN_803 ? ~_GEN_720 & _GEN_801 : ~(_T_867 & _GEN_720) & _GEN_801) : _GEN_801;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_819 = _T_853 ? (_GEN_803 ? ~(&lcam_ldq_idx_0) & _GEN_802 : ~(_T_867 & (&lcam_ldq_idx_0)) & _GEN_802) : _GEN_802;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_820 = _T_878 | _T_883;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_821 = _T_872 ? (_GEN_820 ? ~_GEN_706 & _GEN_804 : ~(_T_886 & _GEN_706) & _GEN_804) : _GEN_804;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_822 = _T_872 ? (_GEN_820 ? ~_GEN_707 & _GEN_805 : ~(_T_886 & _GEN_707) & _GEN_805) : _GEN_805;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_823 = _T_872 ? (_GEN_820 ? ~_GEN_708 & _GEN_806 : ~(_T_886 & _GEN_708) & _GEN_806) : _GEN_806;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_824 = _T_872 ? (_GEN_820 ? ~_GEN_709 & _GEN_807 : ~(_T_886 & _GEN_709) & _GEN_807) : _GEN_807;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_825 = _T_872 ? (_GEN_820 ? ~_GEN_710 & _GEN_808 : ~(_T_886 & _GEN_710) & _GEN_808) : _GEN_808;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_826 = _T_872 ? (_GEN_820 ? ~_GEN_711 & _GEN_809 : ~(_T_886 & _GEN_711) & _GEN_809) : _GEN_809;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_827 = _T_872 ? (_GEN_820 ? ~_GEN_712 & _GEN_810 : ~(_T_886 & _GEN_712) & _GEN_810) : _GEN_810;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_828 = _T_872 ? (_GEN_820 ? ~_GEN_713 & _GEN_811 : ~(_T_886 & _GEN_713) & _GEN_811) : _GEN_811;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_829 = _T_872 ? (_GEN_820 ? ~_GEN_714 & _GEN_812 : ~(_T_886 & _GEN_714) & _GEN_812) : _GEN_812;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_830 = _T_872 ? (_GEN_820 ? ~_GEN_715 & _GEN_813 : ~(_T_886 & _GEN_715) & _GEN_813) : _GEN_813;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_831 = _T_872 ? (_GEN_820 ? ~_GEN_716 & _GEN_814 : ~(_T_886 & _GEN_716) & _GEN_814) : _GEN_814;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_832 = _T_872 ? (_GEN_820 ? ~_GEN_717 & _GEN_815 : ~(_T_886 & _GEN_717) & _GEN_815) : _GEN_815;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_833 = _T_872 ? (_GEN_820 ? ~_GEN_718 & _GEN_816 : ~(_T_886 & _GEN_718) & _GEN_816) : _GEN_816;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_834 = _T_872 ? (_GEN_820 ? ~_GEN_719 & _GEN_817 : ~(_T_886 & _GEN_719) & _GEN_817) : _GEN_817;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_835 = _T_872 ? (_GEN_820 ? ~_GEN_720 & _GEN_818 : ~(_T_886 & _GEN_720) & _GEN_818) : _GEN_818;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_836 = _T_872 ? (_GEN_820 ? ~(&lcam_ldq_idx_0) & _GEN_819 : ~(_T_886 & (&lcam_ldq_idx_0)) & _GEN_819) : _GEN_819;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_837 = _T_897 | _T_902;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_838 = _T_891 ? (_GEN_837 ? ~_GEN_706 & _GEN_821 : ~(_T_905 & _GEN_706) & _GEN_821) : _GEN_821;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_839 = _T_891 ? (_GEN_837 ? ~_GEN_707 & _GEN_822 : ~(_T_905 & _GEN_707) & _GEN_822) : _GEN_822;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_840 = _T_891 ? (_GEN_837 ? ~_GEN_708 & _GEN_823 : ~(_T_905 & _GEN_708) & _GEN_823) : _GEN_823;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_841 = _T_891 ? (_GEN_837 ? ~_GEN_709 & _GEN_824 : ~(_T_905 & _GEN_709) & _GEN_824) : _GEN_824;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_842 = _T_891 ? (_GEN_837 ? ~_GEN_710 & _GEN_825 : ~(_T_905 & _GEN_710) & _GEN_825) : _GEN_825;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_843 = _T_891 ? (_GEN_837 ? ~_GEN_711 & _GEN_826 : ~(_T_905 & _GEN_711) & _GEN_826) : _GEN_826;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_844 = _T_891 ? (_GEN_837 ? ~_GEN_712 & _GEN_827 : ~(_T_905 & _GEN_712) & _GEN_827) : _GEN_827;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_845 = _T_891 ? (_GEN_837 ? ~_GEN_713 & _GEN_828 : ~(_T_905 & _GEN_713) & _GEN_828) : _GEN_828;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_846 = _T_891 ? (_GEN_837 ? ~_GEN_714 & _GEN_829 : ~(_T_905 & _GEN_714) & _GEN_829) : _GEN_829;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_847 = _T_891 ? (_GEN_837 ? ~_GEN_715 & _GEN_830 : ~(_T_905 & _GEN_715) & _GEN_830) : _GEN_830;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_848 = _T_891 ? (_GEN_837 ? ~_GEN_716 & _GEN_831 : ~(_T_905 & _GEN_716) & _GEN_831) : _GEN_831;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_849 = _T_891 ? (_GEN_837 ? ~_GEN_717 & _GEN_832 : ~(_T_905 & _GEN_717) & _GEN_832) : _GEN_832;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_850 = _T_891 ? (_GEN_837 ? ~_GEN_718 & _GEN_833 : ~(_T_905 & _GEN_718) & _GEN_833) : _GEN_833;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_851 = _T_891 ? (_GEN_837 ? ~_GEN_719 & _GEN_834 : ~(_T_905 & _GEN_719) & _GEN_834) : _GEN_834;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_852 = _T_891 ? (_GEN_837 ? ~_GEN_720 & _GEN_835 : ~(_T_905 & _GEN_720) & _GEN_835) : _GEN_835;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_853 = _T_891 ? (_GEN_837 ? ~(&lcam_ldq_idx_0) & _GEN_836 : ~(_T_905 & (&lcam_ldq_idx_0)) & _GEN_836) : _GEN_836;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_854 = _T_916 | _T_921;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_855 = _T_910 ? (_GEN_854 ? ~_GEN_706 & _GEN_838 : ~(_T_924 & _GEN_706) & _GEN_838) : _GEN_838;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_856 = _T_910 ? (_GEN_854 ? ~_GEN_707 & _GEN_839 : ~(_T_924 & _GEN_707) & _GEN_839) : _GEN_839;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_857 = _T_910 ? (_GEN_854 ? ~_GEN_708 & _GEN_840 : ~(_T_924 & _GEN_708) & _GEN_840) : _GEN_840;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_858 = _T_910 ? (_GEN_854 ? ~_GEN_709 & _GEN_841 : ~(_T_924 & _GEN_709) & _GEN_841) : _GEN_841;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_859 = _T_910 ? (_GEN_854 ? ~_GEN_710 & _GEN_842 : ~(_T_924 & _GEN_710) & _GEN_842) : _GEN_842;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_860 = _T_910 ? (_GEN_854 ? ~_GEN_711 & _GEN_843 : ~(_T_924 & _GEN_711) & _GEN_843) : _GEN_843;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_861 = _T_910 ? (_GEN_854 ? ~_GEN_712 & _GEN_844 : ~(_T_924 & _GEN_712) & _GEN_844) : _GEN_844;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_862 = _T_910 ? (_GEN_854 ? ~_GEN_713 & _GEN_845 : ~(_T_924 & _GEN_713) & _GEN_845) : _GEN_845;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_863 = _T_910 ? (_GEN_854 ? ~_GEN_714 & _GEN_846 : ~(_T_924 & _GEN_714) & _GEN_846) : _GEN_846;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_864 = _T_910 ? (_GEN_854 ? ~_GEN_715 & _GEN_847 : ~(_T_924 & _GEN_715) & _GEN_847) : _GEN_847;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_865 = _T_910 ? (_GEN_854 ? ~_GEN_716 & _GEN_848 : ~(_T_924 & _GEN_716) & _GEN_848) : _GEN_848;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_866 = _T_910 ? (_GEN_854 ? ~_GEN_717 & _GEN_849 : ~(_T_924 & _GEN_717) & _GEN_849) : _GEN_849;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_867 = _T_910 ? (_GEN_854 ? ~_GEN_718 & _GEN_850 : ~(_T_924 & _GEN_718) & _GEN_850) : _GEN_850;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_868 = _T_910 ? (_GEN_854 ? ~_GEN_719 & _GEN_851 : ~(_T_924 & _GEN_719) & _GEN_851) : _GEN_851;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_869 = _T_910 ? (_GEN_854 ? ~_GEN_720 & _GEN_852 : ~(_T_924 & _GEN_720) & _GEN_852) : _GEN_852;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_870 = _T_910 ? (_GEN_854 ? ~(&lcam_ldq_idx_0) & _GEN_853 : ~(_T_924 & (&lcam_ldq_idx_0)) & _GEN_853) : _GEN_853;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_871 = _T_935 | _T_940;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_872 = _T_929 ? (_GEN_871 ? ~_GEN_706 & _GEN_855 : ~(_T_943 & _GEN_706) & _GEN_855) : _GEN_855;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_873 = _T_929 ? (_GEN_871 ? ~_GEN_707 & _GEN_856 : ~(_T_943 & _GEN_707) & _GEN_856) : _GEN_856;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_874 = _T_929 ? (_GEN_871 ? ~_GEN_708 & _GEN_857 : ~(_T_943 & _GEN_708) & _GEN_857) : _GEN_857;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_875 = _T_929 ? (_GEN_871 ? ~_GEN_709 & _GEN_858 : ~(_T_943 & _GEN_709) & _GEN_858) : _GEN_858;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_876 = _T_929 ? (_GEN_871 ? ~_GEN_710 & _GEN_859 : ~(_T_943 & _GEN_710) & _GEN_859) : _GEN_859;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_877 = _T_929 ? (_GEN_871 ? ~_GEN_711 & _GEN_860 : ~(_T_943 & _GEN_711) & _GEN_860) : _GEN_860;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_878 = _T_929 ? (_GEN_871 ? ~_GEN_712 & _GEN_861 : ~(_T_943 & _GEN_712) & _GEN_861) : _GEN_861;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_879 = _T_929 ? (_GEN_871 ? ~_GEN_713 & _GEN_862 : ~(_T_943 & _GEN_713) & _GEN_862) : _GEN_862;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_880 = _T_929 ? (_GEN_871 ? ~_GEN_714 & _GEN_863 : ~(_T_943 & _GEN_714) & _GEN_863) : _GEN_863;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_881 = _T_929 ? (_GEN_871 ? ~_GEN_715 & _GEN_864 : ~(_T_943 & _GEN_715) & _GEN_864) : _GEN_864;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_882 = _T_929 ? (_GEN_871 ? ~_GEN_716 & _GEN_865 : ~(_T_943 & _GEN_716) & _GEN_865) : _GEN_865;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_883 = _T_929 ? (_GEN_871 ? ~_GEN_717 & _GEN_866 : ~(_T_943 & _GEN_717) & _GEN_866) : _GEN_866;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_884 = _T_929 ? (_GEN_871 ? ~_GEN_718 & _GEN_867 : ~(_T_943 & _GEN_718) & _GEN_867) : _GEN_867;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_885 = _T_929 ? (_GEN_871 ? ~_GEN_719 & _GEN_868 : ~(_T_943 & _GEN_719) & _GEN_868) : _GEN_868;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_886 = _T_929 ? (_GEN_871 ? ~_GEN_720 & _GEN_869 : ~(_T_943 & _GEN_720) & _GEN_869) : _GEN_869;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_887 = _T_929 ? (_GEN_871 ? ~(&lcam_ldq_idx_0) & _GEN_870 : ~(_T_943 & (&lcam_ldq_idx_0)) & _GEN_870) : _GEN_870;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_888 = _T_954 | _T_959;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_889 = _T_948 ? (_GEN_888 ? ~_GEN_706 & _GEN_872 : ~(_T_962 & _GEN_706) & _GEN_872) : _GEN_872;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_890 = _T_948 ? (_GEN_888 ? ~_GEN_707 & _GEN_873 : ~(_T_962 & _GEN_707) & _GEN_873) : _GEN_873;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_891 = _T_948 ? (_GEN_888 ? ~_GEN_708 & _GEN_874 : ~(_T_962 & _GEN_708) & _GEN_874) : _GEN_874;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_892 = _T_948 ? (_GEN_888 ? ~_GEN_709 & _GEN_875 : ~(_T_962 & _GEN_709) & _GEN_875) : _GEN_875;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_893 = _T_948 ? (_GEN_888 ? ~_GEN_710 & _GEN_876 : ~(_T_962 & _GEN_710) & _GEN_876) : _GEN_876;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_894 = _T_948 ? (_GEN_888 ? ~_GEN_711 & _GEN_877 : ~(_T_962 & _GEN_711) & _GEN_877) : _GEN_877;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_895 = _T_948 ? (_GEN_888 ? ~_GEN_712 & _GEN_878 : ~(_T_962 & _GEN_712) & _GEN_878) : _GEN_878;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_896 = _T_948 ? (_GEN_888 ? ~_GEN_713 & _GEN_879 : ~(_T_962 & _GEN_713) & _GEN_879) : _GEN_879;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_897 = _T_948 ? (_GEN_888 ? ~_GEN_714 & _GEN_880 : ~(_T_962 & _GEN_714) & _GEN_880) : _GEN_880;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_898 = _T_948 ? (_GEN_888 ? ~_GEN_715 & _GEN_881 : ~(_T_962 & _GEN_715) & _GEN_881) : _GEN_881;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_899 = _T_948 ? (_GEN_888 ? ~_GEN_716 & _GEN_882 : ~(_T_962 & _GEN_716) & _GEN_882) : _GEN_882;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_900 = _T_948 ? (_GEN_888 ? ~_GEN_717 & _GEN_883 : ~(_T_962 & _GEN_717) & _GEN_883) : _GEN_883;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_901 = _T_948 ? (_GEN_888 ? ~_GEN_718 & _GEN_884 : ~(_T_962 & _GEN_718) & _GEN_884) : _GEN_884;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_902 = _T_948 ? (_GEN_888 ? ~_GEN_719 & _GEN_885 : ~(_T_962 & _GEN_719) & _GEN_885) : _GEN_885;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_903 = _T_948 ? (_GEN_888 ? ~_GEN_720 & _GEN_886 : ~(_T_962 & _GEN_720) & _GEN_886) : _GEN_886;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_904 = _T_948 ? (_GEN_888 ? ~(&lcam_ldq_idx_0) & _GEN_887 : ~(_T_962 & (&lcam_ldq_idx_0)) & _GEN_887) : _GEN_887;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_905 = _T_973 | _T_978;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_906 = _T_967 ? (_GEN_905 ? ~_GEN_706 & _GEN_889 : ~(_T_981 & _GEN_706) & _GEN_889) : _GEN_889;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_907 = _T_967 ? (_GEN_905 ? ~_GEN_707 & _GEN_890 : ~(_T_981 & _GEN_707) & _GEN_890) : _GEN_890;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_908 = _T_967 ? (_GEN_905 ? ~_GEN_708 & _GEN_891 : ~(_T_981 & _GEN_708) & _GEN_891) : _GEN_891;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_909 = _T_967 ? (_GEN_905 ? ~_GEN_709 & _GEN_892 : ~(_T_981 & _GEN_709) & _GEN_892) : _GEN_892;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_910 = _T_967 ? (_GEN_905 ? ~_GEN_710 & _GEN_893 : ~(_T_981 & _GEN_710) & _GEN_893) : _GEN_893;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_911 = _T_967 ? (_GEN_905 ? ~_GEN_711 & _GEN_894 : ~(_T_981 & _GEN_711) & _GEN_894) : _GEN_894;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_912 = _T_967 ? (_GEN_905 ? ~_GEN_712 & _GEN_895 : ~(_T_981 & _GEN_712) & _GEN_895) : _GEN_895;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_913 = _T_967 ? (_GEN_905 ? ~_GEN_713 & _GEN_896 : ~(_T_981 & _GEN_713) & _GEN_896) : _GEN_896;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_914 = _T_967 ? (_GEN_905 ? ~_GEN_714 & _GEN_897 : ~(_T_981 & _GEN_714) & _GEN_897) : _GEN_897;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_915 = _T_967 ? (_GEN_905 ? ~_GEN_715 & _GEN_898 : ~(_T_981 & _GEN_715) & _GEN_898) : _GEN_898;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_916 = _T_967 ? (_GEN_905 ? ~_GEN_716 & _GEN_899 : ~(_T_981 & _GEN_716) & _GEN_899) : _GEN_899;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_917 = _T_967 ? (_GEN_905 ? ~_GEN_717 & _GEN_900 : ~(_T_981 & _GEN_717) & _GEN_900) : _GEN_900;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_918 = _T_967 ? (_GEN_905 ? ~_GEN_718 & _GEN_901 : ~(_T_981 & _GEN_718) & _GEN_901) : _GEN_901;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_919 = _T_967 ? (_GEN_905 ? ~_GEN_719 & _GEN_902 : ~(_T_981 & _GEN_719) & _GEN_902) : _GEN_902;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_920 = _T_967 ? (_GEN_905 ? ~_GEN_720 & _GEN_903 : ~(_T_981 & _GEN_720) & _GEN_903) : _GEN_903;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_921 = _T_967 ? (_GEN_905 ? ~(&lcam_ldq_idx_0) & _GEN_904 : ~(_T_981 & (&lcam_ldq_idx_0)) & _GEN_904) : _GEN_904;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_922 = _T_992 | _T_997;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_923 = _T_986 ? (_GEN_922 ? ~_GEN_706 & _GEN_906 : ~(_T_1000 & _GEN_706) & _GEN_906) : _GEN_906;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_924 = _T_986 ? (_GEN_922 ? ~_GEN_707 & _GEN_907 : ~(_T_1000 & _GEN_707) & _GEN_907) : _GEN_907;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_925 = _T_986 ? (_GEN_922 ? ~_GEN_708 & _GEN_908 : ~(_T_1000 & _GEN_708) & _GEN_908) : _GEN_908;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_926 = _T_986 ? (_GEN_922 ? ~_GEN_709 & _GEN_909 : ~(_T_1000 & _GEN_709) & _GEN_909) : _GEN_909;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_927 = _T_986 ? (_GEN_922 ? ~_GEN_710 & _GEN_910 : ~(_T_1000 & _GEN_710) & _GEN_910) : _GEN_910;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_928 = _T_986 ? (_GEN_922 ? ~_GEN_711 & _GEN_911 : ~(_T_1000 & _GEN_711) & _GEN_911) : _GEN_911;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_929 = _T_986 ? (_GEN_922 ? ~_GEN_712 & _GEN_912 : ~(_T_1000 & _GEN_712) & _GEN_912) : _GEN_912;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_930 = _T_986 ? (_GEN_922 ? ~_GEN_713 & _GEN_913 : ~(_T_1000 & _GEN_713) & _GEN_913) : _GEN_913;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_931 = _T_986 ? (_GEN_922 ? ~_GEN_714 & _GEN_914 : ~(_T_1000 & _GEN_714) & _GEN_914) : _GEN_914;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_932 = _T_986 ? (_GEN_922 ? ~_GEN_715 & _GEN_915 : ~(_T_1000 & _GEN_715) & _GEN_915) : _GEN_915;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_933 = _T_986 ? (_GEN_922 ? ~_GEN_716 & _GEN_916 : ~(_T_1000 & _GEN_716) & _GEN_916) : _GEN_916;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_934 = _T_986 ? (_GEN_922 ? ~_GEN_717 & _GEN_917 : ~(_T_1000 & _GEN_717) & _GEN_917) : _GEN_917;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_935 = _T_986 ? (_GEN_922 ? ~_GEN_718 & _GEN_918 : ~(_T_1000 & _GEN_718) & _GEN_918) : _GEN_918;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_936 = _T_986 ? (_GEN_922 ? ~_GEN_719 & _GEN_919 : ~(_T_1000 & _GEN_719) & _GEN_919) : _GEN_919;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_937 = _T_986 ? (_GEN_922 ? ~_GEN_720 & _GEN_920 : ~(_T_1000 & _GEN_720) & _GEN_920) : _GEN_920;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_938 = _T_986 ? (_GEN_922 ? ~(&lcam_ldq_idx_0) & _GEN_921 : ~(_T_1000 & (&lcam_ldq_idx_0)) & _GEN_921) : _GEN_921;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_939 = _T_1011 | _T_1016;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_940 = _T_1005 ? (_GEN_939 ? ~_GEN_706 & _GEN_923 : ~(_T_1019 & _GEN_706) & _GEN_923) : _GEN_923;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_941 = _T_1005 ? (_GEN_939 ? ~_GEN_707 & _GEN_924 : ~(_T_1019 & _GEN_707) & _GEN_924) : _GEN_924;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_942 = _T_1005 ? (_GEN_939 ? ~_GEN_708 & _GEN_925 : ~(_T_1019 & _GEN_708) & _GEN_925) : _GEN_925;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_943 = _T_1005 ? (_GEN_939 ? ~_GEN_709 & _GEN_926 : ~(_T_1019 & _GEN_709) & _GEN_926) : _GEN_926;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_944 = _T_1005 ? (_GEN_939 ? ~_GEN_710 & _GEN_927 : ~(_T_1019 & _GEN_710) & _GEN_927) : _GEN_927;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_945 = _T_1005 ? (_GEN_939 ? ~_GEN_711 & _GEN_928 : ~(_T_1019 & _GEN_711) & _GEN_928) : _GEN_928;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_946 = _T_1005 ? (_GEN_939 ? ~_GEN_712 & _GEN_929 : ~(_T_1019 & _GEN_712) & _GEN_929) : _GEN_929;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_947 = _T_1005 ? (_GEN_939 ? ~_GEN_713 & _GEN_930 : ~(_T_1019 & _GEN_713) & _GEN_930) : _GEN_930;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_948 = _T_1005 ? (_GEN_939 ? ~_GEN_714 & _GEN_931 : ~(_T_1019 & _GEN_714) & _GEN_931) : _GEN_931;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_949 = _T_1005 ? (_GEN_939 ? ~_GEN_715 & _GEN_932 : ~(_T_1019 & _GEN_715) & _GEN_932) : _GEN_932;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_950 = _T_1005 ? (_GEN_939 ? ~_GEN_716 & _GEN_933 : ~(_T_1019 & _GEN_716) & _GEN_933) : _GEN_933;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_951 = _T_1005 ? (_GEN_939 ? ~_GEN_717 & _GEN_934 : ~(_T_1019 & _GEN_717) & _GEN_934) : _GEN_934;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_952 = _T_1005 ? (_GEN_939 ? ~_GEN_718 & _GEN_935 : ~(_T_1019 & _GEN_718) & _GEN_935) : _GEN_935;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_953 = _T_1005 ? (_GEN_939 ? ~_GEN_719 & _GEN_936 : ~(_T_1019 & _GEN_719) & _GEN_936) : _GEN_936;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_954 = _T_1005 ? (_GEN_939 ? ~_GEN_720 & _GEN_937 : ~(_T_1019 & _GEN_720) & _GEN_937) : _GEN_937;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_955 = _T_1005 ? (_GEN_939 ? ~(&lcam_ldq_idx_0) & _GEN_938 : ~(_T_1019 & (&lcam_ldq_idx_0)) & _GEN_938) : _GEN_938;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_956 = _T_1030 | _T_1035;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_957 = _T_1024 ? (_GEN_956 ? ~_GEN_706 & _GEN_940 : ~(_T_1038 & _GEN_706) & _GEN_940) : _GEN_940;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_958 = _T_1024 ? (_GEN_956 ? ~_GEN_707 & _GEN_941 : ~(_T_1038 & _GEN_707) & _GEN_941) : _GEN_941;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_959 = _T_1024 ? (_GEN_956 ? ~_GEN_708 & _GEN_942 : ~(_T_1038 & _GEN_708) & _GEN_942) : _GEN_942;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_960 = _T_1024 ? (_GEN_956 ? ~_GEN_709 & _GEN_943 : ~(_T_1038 & _GEN_709) & _GEN_943) : _GEN_943;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_961 = _T_1024 ? (_GEN_956 ? ~_GEN_710 & _GEN_944 : ~(_T_1038 & _GEN_710) & _GEN_944) : _GEN_944;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_962 = _T_1024 ? (_GEN_956 ? ~_GEN_711 & _GEN_945 : ~(_T_1038 & _GEN_711) & _GEN_945) : _GEN_945;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_963 = _T_1024 ? (_GEN_956 ? ~_GEN_712 & _GEN_946 : ~(_T_1038 & _GEN_712) & _GEN_946) : _GEN_946;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_964 = _T_1024 ? (_GEN_956 ? ~_GEN_713 & _GEN_947 : ~(_T_1038 & _GEN_713) & _GEN_947) : _GEN_947;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_965 = _T_1024 ? (_GEN_956 ? ~_GEN_714 & _GEN_948 : ~(_T_1038 & _GEN_714) & _GEN_948) : _GEN_948;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_966 = _T_1024 ? (_GEN_956 ? ~_GEN_715 & _GEN_949 : ~(_T_1038 & _GEN_715) & _GEN_949) : _GEN_949;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_967 = _T_1024 ? (_GEN_956 ? ~_GEN_716 & _GEN_950 : ~(_T_1038 & _GEN_716) & _GEN_950) : _GEN_950;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_968 = _T_1024 ? (_GEN_956 ? ~_GEN_717 & _GEN_951 : ~(_T_1038 & _GEN_717) & _GEN_951) : _GEN_951;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_969 = _T_1024 ? (_GEN_956 ? ~_GEN_718 & _GEN_952 : ~(_T_1038 & _GEN_718) & _GEN_952) : _GEN_952;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_970 = _T_1024 ? (_GEN_956 ? ~_GEN_719 & _GEN_953 : ~(_T_1038 & _GEN_719) & _GEN_953) : _GEN_953;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_971 = _T_1024 ? (_GEN_956 ? ~_GEN_720 & _GEN_954 : ~(_T_1038 & _GEN_720) & _GEN_954) : _GEN_954;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_972 = _T_1024 ? (_GEN_956 ? ~(&lcam_ldq_idx_0) & _GEN_955 : ~(_T_1038 & (&lcam_ldq_idx_0)) & _GEN_955) : _GEN_955;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_973 = _T_1049 | _T_1054;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_974 = _T_1043 ? (_GEN_973 ? ~_GEN_706 & _GEN_957 : ~(_T_1057 & _GEN_706) & _GEN_957) : _GEN_957;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_975 = _T_1043 ? (_GEN_973 ? ~_GEN_707 & _GEN_958 : ~(_T_1057 & _GEN_707) & _GEN_958) : _GEN_958;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_976 = _T_1043 ? (_GEN_973 ? ~_GEN_708 & _GEN_959 : ~(_T_1057 & _GEN_708) & _GEN_959) : _GEN_959;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_977 = _T_1043 ? (_GEN_973 ? ~_GEN_709 & _GEN_960 : ~(_T_1057 & _GEN_709) & _GEN_960) : _GEN_960;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_978 = _T_1043 ? (_GEN_973 ? ~_GEN_710 & _GEN_961 : ~(_T_1057 & _GEN_710) & _GEN_961) : _GEN_961;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_979 = _T_1043 ? (_GEN_973 ? ~_GEN_711 & _GEN_962 : ~(_T_1057 & _GEN_711) & _GEN_962) : _GEN_962;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_980 = _T_1043 ? (_GEN_973 ? ~_GEN_712 & _GEN_963 : ~(_T_1057 & _GEN_712) & _GEN_963) : _GEN_963;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_981 = _T_1043 ? (_GEN_973 ? ~_GEN_713 & _GEN_964 : ~(_T_1057 & _GEN_713) & _GEN_964) : _GEN_964;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_982 = _T_1043 ? (_GEN_973 ? ~_GEN_714 & _GEN_965 : ~(_T_1057 & _GEN_714) & _GEN_965) : _GEN_965;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_983 = _T_1043 ? (_GEN_973 ? ~_GEN_715 & _GEN_966 : ~(_T_1057 & _GEN_715) & _GEN_966) : _GEN_966;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_984 = _T_1043 ? (_GEN_973 ? ~_GEN_716 & _GEN_967 : ~(_T_1057 & _GEN_716) & _GEN_967) : _GEN_967;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_985 = _T_1043 ? (_GEN_973 ? ~_GEN_717 & _GEN_968 : ~(_T_1057 & _GEN_717) & _GEN_968) : _GEN_968;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_986 = _T_1043 ? (_GEN_973 ? ~_GEN_718 & _GEN_969 : ~(_T_1057 & _GEN_718) & _GEN_969) : _GEN_969;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_987 = _T_1043 ? (_GEN_973 ? ~_GEN_719 & _GEN_970 : ~(_T_1057 & _GEN_719) & _GEN_970) : _GEN_970;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_988 = _T_1043 ? (_GEN_973 ? ~_GEN_720 & _GEN_971 : ~(_T_1057 & _GEN_720) & _GEN_971) : _GEN_971;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_989 = _T_1043 ? (_GEN_973 ? ~(&lcam_ldq_idx_0) & _GEN_972 : ~(_T_1057 & (&lcam_ldq_idx_0)) & _GEN_972) : _GEN_972;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_990 = _T_1068 | _T_1073;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_991 = _T_1062 ? (_GEN_990 ? ~_GEN_706 & _GEN_974 : ~(_T_1076 & _GEN_706) & _GEN_974) : _GEN_974;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_992 = _T_1062 ? (_GEN_990 ? ~_GEN_707 & _GEN_975 : ~(_T_1076 & _GEN_707) & _GEN_975) : _GEN_975;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_993 = _T_1062 ? (_GEN_990 ? ~_GEN_708 & _GEN_976 : ~(_T_1076 & _GEN_708) & _GEN_976) : _GEN_976;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_994 = _T_1062 ? (_GEN_990 ? ~_GEN_709 & _GEN_977 : ~(_T_1076 & _GEN_709) & _GEN_977) : _GEN_977;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_995 = _T_1062 ? (_GEN_990 ? ~_GEN_710 & _GEN_978 : ~(_T_1076 & _GEN_710) & _GEN_978) : _GEN_978;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_996 = _T_1062 ? (_GEN_990 ? ~_GEN_711 & _GEN_979 : ~(_T_1076 & _GEN_711) & _GEN_979) : _GEN_979;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_997 = _T_1062 ? (_GEN_990 ? ~_GEN_712 & _GEN_980 : ~(_T_1076 & _GEN_712) & _GEN_980) : _GEN_980;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_998 = _T_1062 ? (_GEN_990 ? ~_GEN_713 & _GEN_981 : ~(_T_1076 & _GEN_713) & _GEN_981) : _GEN_981;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_999 = _T_1062 ? (_GEN_990 ? ~_GEN_714 & _GEN_982 : ~(_T_1076 & _GEN_714) & _GEN_982) : _GEN_982;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1000 = _T_1062 ? (_GEN_990 ? ~_GEN_715 & _GEN_983 : ~(_T_1076 & _GEN_715) & _GEN_983) : _GEN_983;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1001 = _T_1062 ? (_GEN_990 ? ~_GEN_716 & _GEN_984 : ~(_T_1076 & _GEN_716) & _GEN_984) : _GEN_984;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1002 = _T_1062 ? (_GEN_990 ? ~_GEN_717 & _GEN_985 : ~(_T_1076 & _GEN_717) & _GEN_985) : _GEN_985;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1003 = _T_1062 ? (_GEN_990 ? ~_GEN_718 & _GEN_986 : ~(_T_1076 & _GEN_718) & _GEN_986) : _GEN_986;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1004 = _T_1062 ? (_GEN_990 ? ~_GEN_719 & _GEN_987 : ~(_T_1076 & _GEN_719) & _GEN_987) : _GEN_987;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1005 = _T_1062 ? (_GEN_990 ? ~_GEN_720 & _GEN_988 : ~(_T_1076 & _GEN_720) & _GEN_988) : _GEN_988;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1006 = _T_1062 ? (_GEN_990 ? ~(&lcam_ldq_idx_0) & _GEN_989 : ~(_T_1076 & (&lcam_ldq_idx_0)) & _GEN_989) : _GEN_989;	// @[lsu.scala:1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1007 = _T_1087 | _T_1092;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire [15:0]       _GEN_1008 = {{_T_1081 & _T_1087}, {_T_1062 & _T_1068}, {_T_1043 & _T_1049}, {_T_1024 & _T_1030}, {_T_1005 & _T_1011}, {_T_986 & _T_992}, {_T_967 & _T_973}, {_T_948 & _T_954}, {_T_929 & _T_935}, {_T_910 & _T_916}, {_T_891 & _T_897}, {_T_872 & _T_878}, {_T_853 & _T_859}, {_T_834 & _T_840}, {_T_815 & _T_821}, {_T_796 & _T_802}};	// @[lsu.scala:1053:38, :1150:{45,72}, :1151:106, :1152:9, :1189:86]
  wire              _WIRE_1_0 = _GEN_1008[_forwarding_age_logic_0_io_forwarding_idx] & (io_core_brupdate_b1_mispredict_mask & (do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_br_mask : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_br_mask : 12'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_br_mask : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_br_mask : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_br_mask : 12'h0) : 12'h0)) == 12'h0 & ~io_core_exception & ~REG_1;	// @[lsu.scala:671:22, :896:51, :903:51, :904:51, :906:51, :911:37, :912:37, :913:37, :914:37, :915:37, :917:33, :918:33, :919:33, :921:{33,57}, :923:33, :1016:108, :1018:106, :1031:37, :1032:37, :1180:57, :1189:86, :1191:{53,56,64}, util.scala:118:{51,59}]
  wire [4:0]        _l_idx_T_53 = _temp_bits_WIRE_1_25 & _temp_bits_T_18 ? 5'h9 : _temp_bits_WIRE_1_26 & _temp_bits_T_20 ? 5'hA : _temp_bits_WIRE_1_27 & _temp_bits_T_22 ? 5'hB : _temp_bits_WIRE_1_28 & _temp_bits_T_24 ? 5'hC : _temp_bits_WIRE_1_29 & _temp_bits_T_26 ? 5'hD : _temp_bits_WIRE_1_30 & _temp_bits_T_28 ? 5'hE : _temp_bits_WIRE_1_31 ? 5'hF : _temp_bits_WIRE_1_16 ? 5'h10 : _temp_bits_WIRE_1_17 ? 5'h11 : _temp_bits_WIRE_1_18 ? 5'h12 : _temp_bits_WIRE_1_19 ? 5'h13 : _temp_bits_WIRE_1_20 ? 5'h14 : _temp_bits_WIRE_1_21 ? 5'h15 : _temp_bits_WIRE_1_22 ? 5'h16 : _temp_bits_WIRE_1_23 ? 5'h17 : _temp_bits_WIRE_1_24 ? 5'h18 : _temp_bits_WIRE_1_25 ? 5'h19 : _temp_bits_WIRE_1_26 ? 5'h1A : _temp_bits_WIRE_1_27 ? 5'h1B : _temp_bits_WIRE_1_28 ? 5'h1C : _temp_bits_WIRE_1_29 ? 5'h1D : {4'hF, ~_temp_bits_WIRE_1_30};	// @[Mux.scala:47:70, lsu.scala:305:44, :1055:34, :1093:36, :1104:37, :1231:21, util.scala:351:72]
  wire [3:0]        _GEN_1009 = _temp_bits_WIRE_1_16 & _temp_bits_T ? 4'h0 : _temp_bits_WIRE_1_17 & _temp_bits_T_2 ? 4'h1 : _temp_bits_WIRE_1_18 & _temp_bits_T_4 ? 4'h2 : _temp_bits_WIRE_1_19 & _temp_bits_T_6 ? 4'h3 : _temp_bits_WIRE_1_20 & _temp_bits_T_8 ? 4'h4 : _temp_bits_WIRE_1_21 & _temp_bits_T_10 ? 4'h5 : _temp_bits_WIRE_1_22 & _temp_bits_T_12 ? 4'h6 : _temp_bits_WIRE_1_23 & ~(ldq_head[3]) ? 4'h7 : _temp_bits_WIRE_1_24 & _temp_bits_T_16 ? 4'h8 : _l_idx_T_53[3:0];	// @[Mux.scala:47:70, lsu.scala:214:29, :305:44, :1055:34, :1093:36, :1104:37, :1231:21, util.scala:351:72]
  wire              ld_xcpt_valid = _temp_bits_WIRE_1_16 | _temp_bits_WIRE_1_17 | _temp_bits_WIRE_1_18 | _temp_bits_WIRE_1_19 | _temp_bits_WIRE_1_20 | _temp_bits_WIRE_1_21 | _temp_bits_WIRE_1_22 | _temp_bits_WIRE_1_23 | _temp_bits_WIRE_1_24 | _temp_bits_WIRE_1_25 | _temp_bits_WIRE_1_26 | _temp_bits_WIRE_1_27 | _temp_bits_WIRE_1_28 | _temp_bits_WIRE_1_29 | _temp_bits_WIRE_1_30 | _temp_bits_WIRE_1_31;	// @[lsu.scala:1055:34, :1093:36, :1104:37, :1240:44]
  wire [5:0]        _GEN_1010 = _GEN_133[_GEN_1009];	// @[Mux.scala:47:70, lsu.scala:465:79, util.scala:363:52]
  wire              use_mem_xcpt = mem_xcpt_valids_0 & (mem_xcpt_uops_0_rob_idx < _GEN_1010 ^ mem_xcpt_uops_0_rob_idx < io_core_rob_head_idx ^ _GEN_1010 < io_core_rob_head_idx) | ~ld_xcpt_valid;	// @[lsu.scala:669:32, :673:32, :1240:44, :1243:{38,115,118}, util.scala:363:{52,64,72,78}]
  wire [11:0]       xcpt_uop_br_mask = use_mem_xcpt ? mem_xcpt_uops_0_br_mask : _GEN_95[_GEN_1009];	// @[Mux.scala:47:70, lsu.scala:264:49, :673:32, :1243:115, :1245:21, util.scala:363:52]
  wire              _ldq_bits_succeeded_T = _io_core_exe_0_iresp_valid_output | _io_core_exe_0_fresp_valid_output;	// @[lsu.scala:1308:5, :1326:72, :1346:5, :1350:5]
  wire              _T_1175 = _GEN_388 & live;	// @[AMOALU.scala:11:17, lsu.scala:1371:24, util.scala:118:59]
  wire              _GEN_1011 = _T_1159 & _T_1175 & ~(|wb_forward_ldq_idx_0);	// @[lsu.scala:1067:36, :1077:88, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1012 = _T_1157 | ~_GEN_1011;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1013 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'h1;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1014 = _T_1157 | ~_GEN_1013;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1015 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'h2;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1016 = _T_1157 | ~_GEN_1015;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1017 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'h3;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1018 = _T_1157 | ~_GEN_1017;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1019 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'h4;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1020 = _T_1157 | ~_GEN_1019;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1021 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'h5;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1022 = _T_1157 | ~_GEN_1021;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1023 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'h6;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1024 = _T_1157 | ~_GEN_1023;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1025 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'h7;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1026 = _T_1157 | ~_GEN_1025;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1027 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'h8;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1028 = _T_1157 | ~_GEN_1027;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1029 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'h9;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1030 = _T_1157 | ~_GEN_1029;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1031 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'hA;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1032 = _T_1157 | ~_GEN_1031;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1033 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'hB;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1034 = _T_1157 | ~_GEN_1033;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1035 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'hC;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1036 = _T_1157 | ~_GEN_1035;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1037 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'hD;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1038 = _T_1157 | ~_GEN_1037;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1039 = _T_1159 & _T_1175 & wb_forward_ldq_idx_0 == 4'hE;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1040 = _T_1157 | ~_GEN_1039;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_1041 = _T_1159 & _T_1175 & (&wb_forward_ldq_idx_0);	// @[lsu.scala:1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_1042 = _T_1157 | ~_GEN_1041;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire [11:0]       _T_1184 = io_core_brupdate_b1_mispredict_mask & stq_0_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1043 = stq_0_valid & (|_T_1184);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1194 = io_core_brupdate_b1_mispredict_mask & stq_1_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1044 = stq_1_valid & (|_T_1194);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1204 = io_core_brupdate_b1_mispredict_mask & stq_2_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1045 = stq_2_valid & (|_T_1204);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1214 = io_core_brupdate_b1_mispredict_mask & stq_3_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1046 = stq_3_valid & (|_T_1214);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1224 = io_core_brupdate_b1_mispredict_mask & stq_4_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1047 = stq_4_valid & (|_T_1224);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1234 = io_core_brupdate_b1_mispredict_mask & stq_5_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1048 = stq_5_valid & (|_T_1234);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1244 = io_core_brupdate_b1_mispredict_mask & stq_6_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1049 = stq_6_valid & (|_T_1244);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1254 = io_core_brupdate_b1_mispredict_mask & stq_7_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1050 = stq_7_valid & (|_T_1254);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1264 = io_core_brupdate_b1_mispredict_mask & stq_8_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1051 = stq_8_valid & (|_T_1264);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1274 = io_core_brupdate_b1_mispredict_mask & stq_9_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1052 = stq_9_valid & (|_T_1274);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1284 = io_core_brupdate_b1_mispredict_mask & stq_10_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1053 = stq_10_valid & (|_T_1284);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1294 = io_core_brupdate_b1_mispredict_mask & stq_11_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1054 = stq_11_valid & (|_T_1294);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1304 = io_core_brupdate_b1_mispredict_mask & stq_12_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1055 = stq_12_valid & (|_T_1304);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1314 = io_core_brupdate_b1_mispredict_mask & stq_13_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1056 = stq_13_valid & (|_T_1314);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1324 = io_core_brupdate_b1_mispredict_mask & stq_14_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1057 = stq_14_valid & (|_T_1324);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [11:0]       _T_1334 = io_core_brupdate_b1_mispredict_mask & stq_15_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_1058 = stq_15_valid & (|_T_1334);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire              _GEN_1059 = ldq_0_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_0_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1060 = ldq_1_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_1_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1061 = ldq_2_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_2_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1062 = ldq_3_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_3_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1063 = ldq_4_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_4_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1064 = ldq_5_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_5_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1065 = ldq_6_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_6_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1066 = ldq_7_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_7_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1067 = ldq_8_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_8_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1068 = ldq_9_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_9_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1069 = ldq_10_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_10_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1070 = ldq_11_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_11_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1071 = ldq_12_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_12_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1072 = ldq_13_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_13_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1073 = ldq_14_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_14_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1074 = ldq_15_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_15_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_1075 = idx == 4'h0;	// @[lsu.scala:1455:18, :1458:31]
  wire              _GEN_1076 = commit_store & _GEN_1075;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1077 = idx == 4'h1;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1078 = commit_store & _GEN_1077;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1079 = idx == 4'h2;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1080 = commit_store & _GEN_1079;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1081 = idx == 4'h3;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1082 = commit_store & _GEN_1081;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1083 = idx == 4'h4;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1084 = commit_store & _GEN_1083;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1085 = idx == 4'h5;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1086 = commit_store & _GEN_1085;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1087 = idx == 4'h6;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1088 = commit_store & _GEN_1087;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1089 = idx == 4'h7;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1090 = commit_store & _GEN_1089;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1091 = idx == 4'h8;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1092 = commit_store & _GEN_1091;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1093 = idx == 4'h9;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1094 = commit_store & _GEN_1093;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1095 = idx == 4'hA;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1096 = commit_store & _GEN_1095;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1097 = idx == 4'hB;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1098 = commit_store & _GEN_1097;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1099 = idx == 4'hC;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1100 = commit_store & _GEN_1099;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1101 = idx == 4'hD;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1102 = commit_store & _GEN_1101;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1103 = idx == 4'hE;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1104 = commit_store & _GEN_1103;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_1105 = commit_store & (&idx);	// @[lsu.scala:304:5, :1453:49, :1455:18, :1457:5, :1458:31]
  wire              _GEN_1106 = _GEN_1075 | _GEN_1059;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1107 = commit_store | ~commit_load;	// @[lsu.scala:1426:5, :1453:49, :1454:49, :1457:5, :1459:31]
  wire              _GEN_1108 = _GEN_1077 | _GEN_1060;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1109 = _GEN_1079 | _GEN_1061;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1110 = _GEN_1081 | _GEN_1062;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1111 = _GEN_1083 | _GEN_1063;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1112 = _GEN_1085 | _GEN_1064;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1113 = _GEN_1087 | _GEN_1065;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1114 = _GEN_1089 | _GEN_1066;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1115 = _GEN_1091 | _GEN_1067;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1116 = _GEN_1093 | _GEN_1068;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1117 = _GEN_1095 | _GEN_1069;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1118 = _GEN_1097 | _GEN_1070;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1119 = _GEN_1099 | _GEN_1071;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1120 = _GEN_1101 | _GEN_1072;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1121 = _GEN_1103 | _GEN_1073;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_1122 = (&idx) | _GEN_1074;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1455:18, :1458:31, :1464:38]
  wire              _GEN_1123 = commit_store | ~(commit_load & _GEN_1075);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1124 = commit_store | ~(commit_load & _GEN_1077);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1125 = commit_store | ~(commit_load & _GEN_1079);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1126 = commit_store | ~(commit_load & _GEN_1081);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1127 = commit_store | ~(commit_load & _GEN_1083);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1128 = commit_store | ~(commit_load & _GEN_1085);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1129 = commit_store | ~(commit_load & _GEN_1087);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1130 = commit_store | ~(commit_load & _GEN_1089);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1131 = commit_store | ~(commit_load & _GEN_1091);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1132 = commit_store | ~(commit_load & _GEN_1093);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1133 = commit_store | ~(commit_load & _GEN_1095);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1134 = commit_store | ~(commit_load & _GEN_1097);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1135 = commit_store | ~(commit_load & _GEN_1099);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1136 = commit_store | ~(commit_load & _GEN_1101);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1137 = commit_store | ~(commit_load & _GEN_1103);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1138 = commit_store | ~(commit_load & (&idx));	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1455:18, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_1139 = idx_1 == 4'h0;	// @[lsu.scala:1455:18, :1458:31]
  wire              _GEN_1140 = idx_1 == 4'h1;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1141 = idx_1 == 4'h2;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1142 = idx_1 == 4'h3;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1143 = idx_1 == 4'h4;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1144 = idx_1 == 4'h5;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1145 = idx_1 == 4'h6;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1146 = idx_1 == 4'h7;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1147 = idx_1 == 4'h8;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1148 = idx_1 == 4'h9;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1149 = idx_1 == 4'hA;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1150 = idx_1 == 4'hB;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1151 = idx_1 == 4'hC;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1152 = idx_1 == 4'hD;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1153 = idx_1 == 4'hE;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_1154 = commit_store_1 | ~(commit_load_1 & _GEN_1139);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1155 = commit_store_1 | ~(commit_load_1 & _GEN_1140);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1156 = commit_store_1 | ~(commit_load_1 & _GEN_1141);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1157 = commit_store_1 | ~(commit_load_1 & _GEN_1142);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1158 = commit_store_1 | ~(commit_load_1 & _GEN_1143);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1159 = commit_store_1 | ~(commit_load_1 & _GEN_1144);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1160 = commit_store_1 | ~(commit_load_1 & _GEN_1145);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1161 = commit_store_1 | ~(commit_load_1 & _GEN_1146);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1162 = commit_store_1 | ~(commit_load_1 & _GEN_1147);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1163 = commit_store_1 | ~(commit_load_1 & _GEN_1148);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1164 = commit_store_1 | ~(commit_load_1 & _GEN_1149);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1165 = commit_store_1 | ~(commit_load_1 & _GEN_1150);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1166 = commit_store_1 | ~(commit_load_1 & _GEN_1151);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1167 = commit_store_1 | ~(commit_load_1 & _GEN_1152);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1168 = commit_store_1 | ~(commit_load_1 & _GEN_1153);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1169 = commit_store_1 | ~(commit_load_1 & (&idx_1));	// @[lsu.scala:1453:49, :1454:49, :1455:18, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_1170 = stq_head == 4'h0;	// @[lsu.scala:216:29, :1508:35]
  wire              _GEN_1171 = _GEN_1170 | _GEN_1043;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1172 = stq_head == 4'h1;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1173 = _GEN_1172 | _GEN_1044;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1174 = stq_head == 4'h2;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1175 = _GEN_1174 | _GEN_1045;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1176 = stq_head == 4'h3;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1177 = _GEN_1176 | _GEN_1046;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1178 = stq_head == 4'h4;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1179 = _GEN_1178 | _GEN_1047;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1180 = stq_head == 4'h5;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1181 = _GEN_1180 | _GEN_1048;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1182 = stq_head == 4'h6;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1183 = _GEN_1182 | _GEN_1049;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1184 = stq_head == 4'h7;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1185 = _GEN_1184 | _GEN_1050;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1186 = stq_head == 4'h8;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1187 = _GEN_1186 | _GEN_1051;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1188 = stq_head == 4'h9;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1189 = _GEN_1188 | _GEN_1052;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1190 = stq_head == 4'hA;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1191 = _GEN_1190 | _GEN_1053;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1192 = stq_head == 4'hB;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1193 = _GEN_1192 | _GEN_1054;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1194 = stq_head == 4'hC;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1195 = _GEN_1194 | _GEN_1055;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1196 = stq_head == 4'hD;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1197 = _GEN_1196 | _GEN_1056;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1198 = stq_head == 4'hE;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_1199 = _GEN_1198 | _GEN_1057;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1200 = (&stq_head) | _GEN_1058;	// @[lsu.scala:216:29, :304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_1201 = clear_store & _GEN_1170;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1202 = clear_store & _GEN_1172;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1203 = clear_store & _GEN_1174;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1204 = clear_store & _GEN_1176;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1205 = clear_store & _GEN_1178;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1206 = clear_store & _GEN_1180;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1207 = clear_store & _GEN_1182;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1208 = clear_store & _GEN_1184;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1209 = clear_store & _GEN_1186;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1210 = clear_store & _GEN_1188;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1211 = clear_store & _GEN_1190;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1212 = clear_store & _GEN_1192;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1213 = clear_store & _GEN_1194;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1214 = clear_store & _GEN_1196;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1215 = clear_store & _GEN_1198;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_1216 = clear_store & (&stq_head);	// @[lsu.scala:216:29, :258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _T_1412 = _io_hellacache_req_ready_output & io_hellacache_req_valid;	// @[Decoupled.scala:51:35, lsu.scala:1529:21]
  wire              _GEN_1217 = _io_hellacache_req_ready_output & _T_1412;	// @[Decoupled.scala:51:35, lsu.scala:242:34, :1529:{21,34}, :1531:35, :1532:19]
  wire              _GEN_1218 = _io_hellacache_req_ready_output | ~_T_1413;	// @[lsu.scala:243:34, :1529:{21,34}, :1535:{28,38}]
  wire              _T_1429 = reset | io_core_exception;	// @[lsu.scala:1598:22]
  wire              _GEN_1219 = _T_1429 & reset;	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1605:16]
  wire              _T_1433 = ~stq_0_bits_committed & ~stq_0_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1220 = _T_1429 & (reset | _T_1433);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1436 = ~stq_1_bits_committed & ~stq_1_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1221 = _T_1429 & (reset | _T_1436);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1439 = ~stq_2_bits_committed & ~stq_2_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1222 = _T_1429 & (reset | _T_1439);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1442 = ~stq_3_bits_committed & ~stq_3_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1223 = _T_1429 & (reset | _T_1442);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1445 = ~stq_4_bits_committed & ~stq_4_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1224 = _T_1429 & (reset | _T_1445);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1448 = ~stq_5_bits_committed & ~stq_5_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1225 = _T_1429 & (reset | _T_1448);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1451 = ~stq_6_bits_committed & ~stq_6_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1226 = _T_1429 & (reset | _T_1451);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1454 = ~stq_7_bits_committed & ~stq_7_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1227 = _T_1429 & (reset | _T_1454);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1457 = ~stq_8_bits_committed & ~stq_8_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1228 = _T_1429 & (reset | _T_1457);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1460 = ~stq_9_bits_committed & ~stq_9_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1229 = _T_1429 & (reset | _T_1460);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1463 = ~stq_10_bits_committed & ~stq_10_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1230 = _T_1429 & (reset | _T_1463);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1466 = ~stq_11_bits_committed & ~stq_11_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1231 = _T_1429 & (reset | _T_1466);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1469 = ~stq_12_bits_committed & ~stq_12_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1232 = _T_1429 & (reset | _T_1469);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1472 = ~stq_13_bits_committed & ~stq_13_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1233 = _T_1429 & (reset | _T_1472);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1475 = ~stq_14_bits_committed & ~stq_14_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1234 = _T_1429 & (reset | _T_1475);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_1478 = ~stq_15_bits_committed & ~stq_15_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_1235 = _T_1429 & (reset | _T_1478);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire [4:0]        _ldq_retry_idx_idx_T_10 = _ldq_retry_idx_T_14 ? 5'h14 : _ldq_retry_idx_T_17 ? 5'h15 : _ldq_retry_idx_T_20 ? 5'h16 : _ldq_retry_idx_T_23 ? 5'h17 : _ldq_retry_idx_T_26 ? 5'h18 : _ldq_retry_idx_T_29 ? 5'h19 : _ldq_retry_idx_T_32 ? 5'h1A : _ldq_retry_idx_T_35 ? 5'h1B : _ldq_retry_idx_T_38 ? 5'h1C : _ldq_retry_idx_T_41 ? 5'h1D : {4'hF, ~_ldq_retry_idx_T_44};	// @[Mux.scala:47:70, lsu.scala:305:44, :418:39]
  wire [4:0]        _stq_retry_idx_idx_T_10 = _stq_retry_idx_T_4 ? 5'h14 : _stq_retry_idx_T_5 ? 5'h15 : _stq_retry_idx_T_6 ? 5'h16 : _stq_retry_idx_T_7 ? 5'h17 : _stq_retry_idx_T_8 ? 5'h18 : _stq_retry_idx_T_9 ? 5'h19 : _stq_retry_idx_T_10 ? 5'h1A : _stq_retry_idx_T_11 ? 5'h1B : _stq_retry_idx_T_12 ? 5'h1C : _stq_retry_idx_T_13 ? 5'h1D : {4'hF, ~_stq_retry_idx_T_14};	// @[Mux.scala:47:70, lsu.scala:305:44, :424:18]
  wire [4:0]        _ldq_wakeup_idx_idx_T_10 = _ldq_wakeup_idx_T_39 ? 5'h14 : _ldq_wakeup_idx_T_47 ? 5'h15 : _ldq_wakeup_idx_T_55 ? 5'h16 : _ldq_wakeup_idx_T_63 ? 5'h17 : _ldq_wakeup_idx_T_71 ? 5'h18 : _ldq_wakeup_idx_T_79 ? 5'h19 : _ldq_wakeup_idx_T_87 ? 5'h1A : _ldq_wakeup_idx_T_95 ? 5'h1B : _ldq_wakeup_idx_T_103 ? 5'h1C : _ldq_wakeup_idx_T_111 ? 5'h1D : {4'hF, ~_ldq_wakeup_idx_T_119};	// @[Mux.scala:47:70, lsu.scala:305:44, :433:71]
  wire [7:0][2:0]   _GEN_1236 = {{_GEN_400}, {_GEN_400}, {will_fire_hella_wakeup_0_will_fire & dmem_req_fire_0 ? 3'h4 : hella_state}, {_T_1422 ? 3'h0 : io_dmem_nack_0_valid & io_dmem_nack_0_bits_is_hella ? 3'h5 : hella_state}, {3'h0}, {{1'h1, |{hella_xcpt_ma_ld, hella_xcpt_ma_st, hella_xcpt_pf_ld, hella_xcpt_pf_st, hella_xcpt_gf_ld, hella_xcpt_gf_st, hella_xcpt_ae_ld, hella_xcpt_ae_st}, 1'h0}}, {io_hellacache_s1_kill ? (will_fire_hella_incoming_0_will_fire & dmem_req_fire_0 ? 3'h6 : 3'h0) : {2'h1, ~(will_fire_hella_incoming_0_will_fire & dmem_req_fire_0)}}, {_T_1412 ? 3'h1 : hella_state}};	// @[Decoupled.scala:51:35, lsu.scala:241:38, :245:34, :536:61, :754:55, :805:26, :1529:{21,34}, :1531:35, :1533:19, :1535:{28,38}, :1541:34, :1542:{50,80}, :1543:21, :1545:21, :1547:{55,85}, :1548:19, :1550:19, :1552:{28,43}, :1554:17, :1555:{28,38}, :1557:{47,54,63}, :1558:19, :1560:19, :1562:{28,40}, :1564:{35,69}, :1565:21, :1574:{42,76}, :1575:21, :1578:{28,42}, :1581:{46,76}, :1582:19, :1584:40, :1586:69, :1587:21, util.scala:351:72]
  always @(posedge clock) begin
    if (_GEN_356)	// @[lsu.scala:1294:15]
      assert__assert_28: assert(_GEN_357);	// @[lsu.scala:1294:15]
    if (_GEN_393)	// @[lsu.scala:1460:14]
      assert__assert_49: assert(_GEN_394);	// @[lsu.scala:1460:14]
    if (_GEN_396)	// @[lsu.scala:1460:14]
      assert__assert_51: assert(_GEN_397);	// @[lsu.scala:1460:14]
    ldq_0_valid <= ~_T_1429 & _GEN_1154 & (_GEN_1107 ? ~_GEN_1059 & _GEN_452 : ~_GEN_1106 & _GEN_452);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_497) begin	// @[lsu.scala:304:5, :306:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_0_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_0_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_402) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_0_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_0_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_0_valid)	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_mask <= ldq_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_497)	// @[lsu.scala:304:5, :306:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_402)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_609) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_0_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_0_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_0_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_0_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_0_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_0_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_0_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_0_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_497)	// @[lsu.scala:304:5, :306:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_402)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_498)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_0_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_0_bits_uop_ppred_busy <= ~_GEN_498 & ldq_0_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_0_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'h0 | (_GEN_497 ? io_core_dis_uops_1_bits_exception : _GEN_402 ? io_core_dis_uops_0_bits_exception : ldq_0_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_0_bits_addr_valid <= ~_T_1429 & _GEN_1154 & (_GEN_1107 ? ~_GEN_1059 & _GEN_610 : ~_GEN_1106 & _GEN_610);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_0_bits_executed <= ~_T_1429 & _GEN_1154 & _GEN_1123 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_358)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_706 & _GEN_991 : ~(_T_1095 & _GEN_706) & _GEN_991) : _GEN_991) | (dis_ld_val_1 ? ~_GEN_451 & ldq_0_bits_executed : ~_GEN_402 & ldq_0_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_0_bits_succeeded <= _GEN_1154 & _GEN_1123 & (_GEN_1012 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'h0 ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_451 & ldq_0_bits_succeeded : ~_GEN_402 & ldq_0_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_0_bits_order_fail <= _GEN_1154 & _GEN_1123 & (_T_220 ? _GEN_529 : _T_232 ? _T_236 | _GEN_529 : _GEN_705 | _GEN_529);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_0_bits_observed <= _T_220 | (dis_ld_val_1 ? ~_GEN_451 & ldq_0_bits_observed : ~_GEN_402 & ldq_0_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_0_bits_forward_std_val <= _GEN_1154 & _GEN_1123 & (~_T_1157 & _GEN_1011 | (dis_ld_val_1 ? ~_GEN_451 & ldq_0_bits_forward_std_val : ~_GEN_402 & ldq_0_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1012) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_0_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_1_valid <= ~_T_1429 & _GEN_1155 & (_GEN_1107 ? ~_GEN_1060 & _GEN_455 : ~_GEN_1108 & _GEN_455);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_499) begin	// @[lsu.scala:304:5, :306:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_1_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_1_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_403) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_1_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_1_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_1_valid)	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_mask <= ldq_1_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_499)	// @[lsu.scala:304:5, :306:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_403)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_611) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_1_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_1_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_1_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_1_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_1_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_1_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_1_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_1_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_499)	// @[lsu.scala:304:5, :306:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_403)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_500)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_1_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_1_bits_uop_ppred_busy <= ~_GEN_500 & ldq_1_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_1_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'h1 | (_GEN_499 ? io_core_dis_uops_1_bits_exception : _GEN_403 ? io_core_dis_uops_0_bits_exception : ldq_1_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_1_bits_addr_valid <= ~_T_1429 & _GEN_1155 & (_GEN_1107 ? ~_GEN_1060 & _GEN_612 : ~_GEN_1108 & _GEN_612);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_1_bits_executed <= ~_T_1429 & _GEN_1155 & _GEN_1124 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_359)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_707 & _GEN_992 : ~(_T_1095 & _GEN_707) & _GEN_992) : _GEN_992) | (dis_ld_val_1 ? ~_GEN_454 & ldq_1_bits_executed : ~_GEN_403 & ldq_1_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_1_bits_succeeded <= _GEN_1155 & _GEN_1124 & (_GEN_1014 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'h1 ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_454 & ldq_1_bits_succeeded : ~_GEN_403 & ldq_1_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_1_bits_order_fail <= _GEN_1155 & _GEN_1124 & (_T_256 ? _GEN_530 : _T_268 ? _T_272 | _GEN_530 : _GEN_721 | _GEN_530);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_1_bits_observed <= _T_256 | (dis_ld_val_1 ? ~_GEN_454 & ldq_1_bits_observed : ~_GEN_403 & ldq_1_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_1_bits_forward_std_val <= _GEN_1155 & _GEN_1124 & (~_T_1157 & _GEN_1013 | (dis_ld_val_1 ? ~_GEN_454 & ldq_1_bits_forward_std_val : ~_GEN_403 & ldq_1_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1014) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_1_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_2_valid <= ~_T_1429 & _GEN_1156 & (_GEN_1107 ? ~_GEN_1061 & _GEN_458 : ~_GEN_1109 & _GEN_458);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_501) begin	// @[lsu.scala:304:5, :306:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_2_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_2_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_404) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_2_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_2_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_2_valid)	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_mask <= ldq_2_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_501)	// @[lsu.scala:304:5, :306:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_404)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_613) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_2_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_2_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_2_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_2_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_2_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_2_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_2_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_2_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_501)	// @[lsu.scala:304:5, :306:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_404)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_502)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_2_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_2_bits_uop_ppred_busy <= ~_GEN_502 & ldq_2_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_2_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'h2 | (_GEN_501 ? io_core_dis_uops_1_bits_exception : _GEN_404 ? io_core_dis_uops_0_bits_exception : ldq_2_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_2_bits_addr_valid <= ~_T_1429 & _GEN_1156 & (_GEN_1107 ? ~_GEN_1061 & _GEN_614 : ~_GEN_1109 & _GEN_614);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_2_bits_executed <= ~_T_1429 & _GEN_1156 & _GEN_1125 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_360)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_708 & _GEN_993 : ~(_T_1095 & _GEN_708) & _GEN_993) : _GEN_993) | (dis_ld_val_1 ? ~_GEN_457 & ldq_2_bits_executed : ~_GEN_404 & ldq_2_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_2_bits_succeeded <= _GEN_1156 & _GEN_1125 & (_GEN_1016 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'h2 ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_457 & ldq_2_bits_succeeded : ~_GEN_404 & ldq_2_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_2_bits_order_fail <= _GEN_1156 & _GEN_1125 & (_T_292 ? _GEN_531 : _T_304 ? _T_308 | _GEN_531 : _GEN_722 | _GEN_531);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_2_bits_observed <= _T_292 | (dis_ld_val_1 ? ~_GEN_457 & ldq_2_bits_observed : ~_GEN_404 & ldq_2_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_2_bits_forward_std_val <= _GEN_1156 & _GEN_1125 & (~_T_1157 & _GEN_1015 | (dis_ld_val_1 ? ~_GEN_457 & ldq_2_bits_forward_std_val : ~_GEN_404 & ldq_2_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1016) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_2_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_3_valid <= ~_T_1429 & _GEN_1157 & (_GEN_1107 ? ~_GEN_1062 & _GEN_461 : ~_GEN_1110 & _GEN_461);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_503) begin	// @[lsu.scala:304:5, :306:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_3_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_3_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_405) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_3_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_3_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_3_valid)	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_mask <= ldq_3_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_503)	// @[lsu.scala:304:5, :306:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_405)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_615) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_3_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_3_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_3_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_3_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_3_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_3_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_3_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_3_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_503)	// @[lsu.scala:304:5, :306:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_405)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_504)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_3_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_3_bits_uop_ppred_busy <= ~_GEN_504 & ldq_3_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_3_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'h3 | (_GEN_503 ? io_core_dis_uops_1_bits_exception : _GEN_405 ? io_core_dis_uops_0_bits_exception : ldq_3_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_3_bits_addr_valid <= ~_T_1429 & _GEN_1157 & (_GEN_1107 ? ~_GEN_1062 & _GEN_616 : ~_GEN_1110 & _GEN_616);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_3_bits_executed <= ~_T_1429 & _GEN_1157 & _GEN_1126 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_361)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_709 & _GEN_994 : ~(_T_1095 & _GEN_709) & _GEN_994) : _GEN_994) | (dis_ld_val_1 ? ~_GEN_460 & ldq_3_bits_executed : ~_GEN_405 & ldq_3_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_3_bits_succeeded <= _GEN_1157 & _GEN_1126 & (_GEN_1018 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'h3 ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_460 & ldq_3_bits_succeeded : ~_GEN_405 & ldq_3_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_3_bits_order_fail <= _GEN_1157 & _GEN_1126 & (_T_328 ? _GEN_532 : _T_340 ? _T_344 | _GEN_532 : _GEN_723 | _GEN_532);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_3_bits_observed <= _T_328 | (dis_ld_val_1 ? ~_GEN_460 & ldq_3_bits_observed : ~_GEN_405 & ldq_3_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_3_bits_forward_std_val <= _GEN_1157 & _GEN_1126 & (~_T_1157 & _GEN_1017 | (dis_ld_val_1 ? ~_GEN_460 & ldq_3_bits_forward_std_val : ~_GEN_405 & ldq_3_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1018) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_3_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_4_valid <= ~_T_1429 & _GEN_1158 & (_GEN_1107 ? ~_GEN_1063 & _GEN_464 : ~_GEN_1111 & _GEN_464);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_505) begin	// @[lsu.scala:304:5, :306:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_4_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_4_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_406) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_4_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_4_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_4_valid)	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_mask <= ldq_4_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_505)	// @[lsu.scala:304:5, :306:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_406)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_617) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_4_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_4_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_4_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_4_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_4_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_4_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_4_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_4_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_505)	// @[lsu.scala:304:5, :306:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_406)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_506)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_4_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_4_bits_uop_ppred_busy <= ~_GEN_506 & ldq_4_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_4_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'h4 | (_GEN_505 ? io_core_dis_uops_1_bits_exception : _GEN_406 ? io_core_dis_uops_0_bits_exception : ldq_4_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_4_bits_addr_valid <= ~_T_1429 & _GEN_1158 & (_GEN_1107 ? ~_GEN_1063 & _GEN_618 : ~_GEN_1111 & _GEN_618);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_4_bits_executed <= ~_T_1429 & _GEN_1158 & _GEN_1127 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_362)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_710 & _GEN_995 : ~(_T_1095 & _GEN_710) & _GEN_995) : _GEN_995) | (dis_ld_val_1 ? ~_GEN_463 & ldq_4_bits_executed : ~_GEN_406 & ldq_4_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_4_bits_succeeded <= _GEN_1158 & _GEN_1127 & (_GEN_1020 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'h4 ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_463 & ldq_4_bits_succeeded : ~_GEN_406 & ldq_4_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_4_bits_order_fail <= _GEN_1158 & _GEN_1127 & (_T_364 ? _GEN_533 : _T_376 ? _T_380 | _GEN_533 : _GEN_724 | _GEN_533);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_4_bits_observed <= _T_364 | (dis_ld_val_1 ? ~_GEN_463 & ldq_4_bits_observed : ~_GEN_406 & ldq_4_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_4_bits_forward_std_val <= _GEN_1158 & _GEN_1127 & (~_T_1157 & _GEN_1019 | (dis_ld_val_1 ? ~_GEN_463 & ldq_4_bits_forward_std_val : ~_GEN_406 & ldq_4_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1020) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_4_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_5_valid <= ~_T_1429 & _GEN_1159 & (_GEN_1107 ? ~_GEN_1064 & _GEN_467 : ~_GEN_1112 & _GEN_467);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_507) begin	// @[lsu.scala:304:5, :306:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_5_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_5_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_407) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_5_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_5_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_5_valid)	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_mask <= ldq_5_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_507)	// @[lsu.scala:304:5, :306:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_407)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_619) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_5_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_5_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_5_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_5_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_5_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_5_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_5_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_5_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_507)	// @[lsu.scala:304:5, :306:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_407)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_508)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_5_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_5_bits_uop_ppred_busy <= ~_GEN_508 & ldq_5_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_5_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'h5 | (_GEN_507 ? io_core_dis_uops_1_bits_exception : _GEN_407 ? io_core_dis_uops_0_bits_exception : ldq_5_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_5_bits_addr_valid <= ~_T_1429 & _GEN_1159 & (_GEN_1107 ? ~_GEN_1064 & _GEN_620 : ~_GEN_1112 & _GEN_620);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_5_bits_executed <= ~_T_1429 & _GEN_1159 & _GEN_1128 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_363)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_711 & _GEN_996 : ~(_T_1095 & _GEN_711) & _GEN_996) : _GEN_996) | (dis_ld_val_1 ? ~_GEN_466 & ldq_5_bits_executed : ~_GEN_407 & ldq_5_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_5_bits_succeeded <= _GEN_1159 & _GEN_1128 & (_GEN_1022 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'h5 ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_466 & ldq_5_bits_succeeded : ~_GEN_407 & ldq_5_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_5_bits_order_fail <= _GEN_1159 & _GEN_1128 & (_T_400 ? _GEN_534 : _T_412 ? _T_416 | _GEN_534 : _GEN_725 | _GEN_534);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_5_bits_observed <= _T_400 | (dis_ld_val_1 ? ~_GEN_466 & ldq_5_bits_observed : ~_GEN_407 & ldq_5_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_5_bits_forward_std_val <= _GEN_1159 & _GEN_1128 & (~_T_1157 & _GEN_1021 | (dis_ld_val_1 ? ~_GEN_466 & ldq_5_bits_forward_std_val : ~_GEN_407 & ldq_5_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1022) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_5_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_6_valid <= ~_T_1429 & _GEN_1160 & (_GEN_1107 ? ~_GEN_1065 & _GEN_470 : ~_GEN_1113 & _GEN_470);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_509) begin	// @[lsu.scala:304:5, :306:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_6_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_6_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_408) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_6_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_6_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_6_valid)	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_mask <= ldq_6_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_509)	// @[lsu.scala:304:5, :306:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_408)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_621) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_6_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_6_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_6_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_6_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_6_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_6_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_6_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_6_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_509)	// @[lsu.scala:304:5, :306:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_408)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_510)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_6_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_6_bits_uop_ppred_busy <= ~_GEN_510 & ldq_6_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_6_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'h6 | (_GEN_509 ? io_core_dis_uops_1_bits_exception : _GEN_408 ? io_core_dis_uops_0_bits_exception : ldq_6_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_6_bits_addr_valid <= ~_T_1429 & _GEN_1160 & (_GEN_1107 ? ~_GEN_1065 & _GEN_622 : ~_GEN_1113 & _GEN_622);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_6_bits_executed <= ~_T_1429 & _GEN_1160 & _GEN_1129 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_364)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_712 & _GEN_997 : ~(_T_1095 & _GEN_712) & _GEN_997) : _GEN_997) | (dis_ld_val_1 ? ~_GEN_469 & ldq_6_bits_executed : ~_GEN_408 & ldq_6_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_6_bits_succeeded <= _GEN_1160 & _GEN_1129 & (_GEN_1024 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'h6 ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_469 & ldq_6_bits_succeeded : ~_GEN_408 & ldq_6_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_6_bits_order_fail <= _GEN_1160 & _GEN_1129 & (_T_436 ? _GEN_535 : _T_448 ? _T_452 | _GEN_535 : _GEN_726 | _GEN_535);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_6_bits_observed <= _T_436 | (dis_ld_val_1 ? ~_GEN_469 & ldq_6_bits_observed : ~_GEN_408 & ldq_6_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_6_bits_forward_std_val <= _GEN_1160 & _GEN_1129 & (~_T_1157 & _GEN_1023 | (dis_ld_val_1 ? ~_GEN_469 & ldq_6_bits_forward_std_val : ~_GEN_408 & ldq_6_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1024) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_6_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_7_valid <= ~_T_1429 & _GEN_1161 & (_GEN_1107 ? ~_GEN_1066 & _GEN_473 : ~_GEN_1114 & _GEN_473);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_511) begin	// @[lsu.scala:304:5, :306:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_7_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_7_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_409) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_7_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_7_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_7_valid)	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_mask <= ldq_7_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_511)	// @[lsu.scala:304:5, :306:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_409)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_623) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_7_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_7_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_7_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_7_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_7_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_7_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_7_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_7_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_511)	// @[lsu.scala:304:5, :306:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_409)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_512)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_7_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_7_bits_uop_ppred_busy <= ~_GEN_512 & ldq_7_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_7_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'h7 | (_GEN_511 ? io_core_dis_uops_1_bits_exception : _GEN_409 ? io_core_dis_uops_0_bits_exception : ldq_7_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_7_bits_addr_valid <= ~_T_1429 & _GEN_1161 & (_GEN_1107 ? ~_GEN_1066 & _GEN_624 : ~_GEN_1114 & _GEN_624);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_7_bits_executed <= ~_T_1429 & _GEN_1161 & _GEN_1130 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_365)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_713 & _GEN_998 : ~(_T_1095 & _GEN_713) & _GEN_998) : _GEN_998) | (dis_ld_val_1 ? ~_GEN_472 & ldq_7_bits_executed : ~_GEN_409 & ldq_7_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_7_bits_succeeded <= _GEN_1161 & _GEN_1130 & (_GEN_1026 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'h7 ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_472 & ldq_7_bits_succeeded : ~_GEN_409 & ldq_7_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_7_bits_order_fail <= _GEN_1161 & _GEN_1130 & (_T_472 ? _GEN_536 : _T_484 ? _T_488 | _GEN_536 : _GEN_727 | _GEN_536);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_7_bits_observed <= _T_472 | (dis_ld_val_1 ? ~_GEN_472 & ldq_7_bits_observed : ~_GEN_409 & ldq_7_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_7_bits_forward_std_val <= _GEN_1161 & _GEN_1130 & (~_T_1157 & _GEN_1025 | (dis_ld_val_1 ? ~_GEN_472 & ldq_7_bits_forward_std_val : ~_GEN_409 & ldq_7_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1026) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_7_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_8_valid <= ~_T_1429 & _GEN_1162 & (_GEN_1107 ? ~_GEN_1067 & _GEN_476 : ~_GEN_1115 & _GEN_476);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_513) begin	// @[lsu.scala:304:5, :306:44]
      ldq_8_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_8_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_8_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_410) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_8_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_8_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_8_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_8_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_8_valid)	// @[lsu.scala:209:16]
      ldq_8_bits_uop_br_mask <= ldq_8_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_513)	// @[lsu.scala:304:5, :306:44]
      ldq_8_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_410)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_8_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_625) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_8_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_8_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_8_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_8_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_8_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_8_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_8_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_8_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_513)	// @[lsu.scala:304:5, :306:44]
      ldq_8_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_410)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_8_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_514)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_8_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_8_bits_uop_ppred_busy <= ~_GEN_514 & ldq_8_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_8_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'h8 | (_GEN_513 ? io_core_dis_uops_1_bits_exception : _GEN_410 ? io_core_dis_uops_0_bits_exception : ldq_8_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_8_bits_addr_valid <= ~_T_1429 & _GEN_1162 & (_GEN_1107 ? ~_GEN_1067 & _GEN_626 : ~_GEN_1115 & _GEN_626);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_8_bits_executed <= ~_T_1429 & _GEN_1162 & _GEN_1131 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_366)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_714 & _GEN_999 : ~(_T_1095 & _GEN_714) & _GEN_999) : _GEN_999) | (dis_ld_val_1 ? ~_GEN_475 & ldq_8_bits_executed : ~_GEN_410 & ldq_8_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_8_bits_succeeded <= _GEN_1162 & _GEN_1131 & (_GEN_1028 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'h8 ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_475 & ldq_8_bits_succeeded : ~_GEN_410 & ldq_8_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_8_bits_order_fail <= _GEN_1162 & _GEN_1131 & (_T_508 ? _GEN_537 : _T_520 ? _T_524 | _GEN_537 : _GEN_728 | _GEN_537);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_8_bits_observed <= _T_508 | (dis_ld_val_1 ? ~_GEN_475 & ldq_8_bits_observed : ~_GEN_410 & ldq_8_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_8_bits_forward_std_val <= _GEN_1162 & _GEN_1131 & (~_T_1157 & _GEN_1027 | (dis_ld_val_1 ? ~_GEN_475 & ldq_8_bits_forward_std_val : ~_GEN_410 & ldq_8_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1028) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_8_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_9_valid <= ~_T_1429 & _GEN_1163 & (_GEN_1107 ? ~_GEN_1068 & _GEN_479 : ~_GEN_1116 & _GEN_479);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_515) begin	// @[lsu.scala:304:5, :306:44]
      ldq_9_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_9_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_9_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_411) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_9_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_9_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_9_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_9_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_9_valid)	// @[lsu.scala:209:16]
      ldq_9_bits_uop_br_mask <= ldq_9_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_515)	// @[lsu.scala:304:5, :306:44]
      ldq_9_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_411)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_9_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_627) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_9_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_9_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_9_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_9_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_9_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_9_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_9_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_9_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_515)	// @[lsu.scala:304:5, :306:44]
      ldq_9_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_411)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_9_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_516)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_9_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_9_bits_uop_ppred_busy <= ~_GEN_516 & ldq_9_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_9_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'h9 | (_GEN_515 ? io_core_dis_uops_1_bits_exception : _GEN_411 ? io_core_dis_uops_0_bits_exception : ldq_9_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_9_bits_addr_valid <= ~_T_1429 & _GEN_1163 & (_GEN_1107 ? ~_GEN_1068 & _GEN_628 : ~_GEN_1116 & _GEN_628);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_9_bits_executed <= ~_T_1429 & _GEN_1163 & _GEN_1132 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_367)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_715 & _GEN_1000 : ~(_T_1095 & _GEN_715) & _GEN_1000) : _GEN_1000) | (dis_ld_val_1 ? ~_GEN_478 & ldq_9_bits_executed : ~_GEN_411 & ldq_9_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_9_bits_succeeded <= _GEN_1163 & _GEN_1132 & (_GEN_1030 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'h9 ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_478 & ldq_9_bits_succeeded : ~_GEN_411 & ldq_9_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_9_bits_order_fail <= _GEN_1163 & _GEN_1132 & (_T_544 ? _GEN_538 : _T_556 ? _T_560 | _GEN_538 : _GEN_729 | _GEN_538);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_9_bits_observed <= _T_544 | (dis_ld_val_1 ? ~_GEN_478 & ldq_9_bits_observed : ~_GEN_411 & ldq_9_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_9_bits_forward_std_val <= _GEN_1163 & _GEN_1132 & (~_T_1157 & _GEN_1029 | (dis_ld_val_1 ? ~_GEN_478 & ldq_9_bits_forward_std_val : ~_GEN_411 & ldq_9_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1030) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_9_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_10_valid <= ~_T_1429 & _GEN_1164 & (_GEN_1107 ? ~_GEN_1069 & _GEN_482 : ~_GEN_1117 & _GEN_482);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_517) begin	// @[lsu.scala:304:5, :306:44]
      ldq_10_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_10_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_10_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_412) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_10_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_10_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_10_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_10_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_10_valid)	// @[lsu.scala:209:16]
      ldq_10_bits_uop_br_mask <= ldq_10_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_517)	// @[lsu.scala:304:5, :306:44]
      ldq_10_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_412)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_10_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_629) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_10_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_10_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_10_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_10_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_10_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_10_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_10_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_10_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_517)	// @[lsu.scala:304:5, :306:44]
      ldq_10_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_412)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_10_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_518)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_10_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_10_bits_uop_ppred_busy <= ~_GEN_518 & ldq_10_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_10_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'hA | (_GEN_517 ? io_core_dis_uops_1_bits_exception : _GEN_412 ? io_core_dis_uops_0_bits_exception : ldq_10_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_10_bits_addr_valid <= ~_T_1429 & _GEN_1164 & (_GEN_1107 ? ~_GEN_1069 & _GEN_630 : ~_GEN_1117 & _GEN_630);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_10_bits_executed <= ~_T_1429 & _GEN_1164 & _GEN_1133 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_368)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_716 & _GEN_1001 : ~(_T_1095 & _GEN_716) & _GEN_1001) : _GEN_1001) | (dis_ld_val_1 ? ~_GEN_481 & ldq_10_bits_executed : ~_GEN_412 & ldq_10_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_10_bits_succeeded <= _GEN_1164 & _GEN_1133 & (_GEN_1032 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'hA ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_481 & ldq_10_bits_succeeded : ~_GEN_412 & ldq_10_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_10_bits_order_fail <= _GEN_1164 & _GEN_1133 & (_T_580 ? _GEN_539 : _T_592 ? _T_596 | _GEN_539 : _GEN_730 | _GEN_539);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_10_bits_observed <= _T_580 | (dis_ld_val_1 ? ~_GEN_481 & ldq_10_bits_observed : ~_GEN_412 & ldq_10_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_10_bits_forward_std_val <= _GEN_1164 & _GEN_1133 & (~_T_1157 & _GEN_1031 | (dis_ld_val_1 ? ~_GEN_481 & ldq_10_bits_forward_std_val : ~_GEN_412 & ldq_10_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1032) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_10_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_11_valid <= ~_T_1429 & _GEN_1165 & (_GEN_1107 ? ~_GEN_1070 & _GEN_485 : ~_GEN_1118 & _GEN_485);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_519) begin	// @[lsu.scala:304:5, :306:44]
      ldq_11_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_11_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_11_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_413) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_11_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_11_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_11_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_11_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_11_valid)	// @[lsu.scala:209:16]
      ldq_11_bits_uop_br_mask <= ldq_11_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_519)	// @[lsu.scala:304:5, :306:44]
      ldq_11_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_413)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_11_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_631) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_11_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_11_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_11_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_11_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_11_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_11_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_11_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_11_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_519)	// @[lsu.scala:304:5, :306:44]
      ldq_11_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_413)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_11_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_520)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_11_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_11_bits_uop_ppred_busy <= ~_GEN_520 & ldq_11_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_11_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'hB | (_GEN_519 ? io_core_dis_uops_1_bits_exception : _GEN_413 ? io_core_dis_uops_0_bits_exception : ldq_11_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_11_bits_addr_valid <= ~_T_1429 & _GEN_1165 & (_GEN_1107 ? ~_GEN_1070 & _GEN_632 : ~_GEN_1118 & _GEN_632);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_11_bits_executed <= ~_T_1429 & _GEN_1165 & _GEN_1134 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_369)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_717 & _GEN_1002 : ~(_T_1095 & _GEN_717) & _GEN_1002) : _GEN_1002) | (dis_ld_val_1 ? ~_GEN_484 & ldq_11_bits_executed : ~_GEN_413 & ldq_11_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_11_bits_succeeded <= _GEN_1165 & _GEN_1134 & (_GEN_1034 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'hB ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_484 & ldq_11_bits_succeeded : ~_GEN_413 & ldq_11_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_11_bits_order_fail <= _GEN_1165 & _GEN_1134 & (_T_616 ? _GEN_540 : _T_628 ? _T_632 | _GEN_540 : _GEN_731 | _GEN_540);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_11_bits_observed <= _T_616 | (dis_ld_val_1 ? ~_GEN_484 & ldq_11_bits_observed : ~_GEN_413 & ldq_11_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_11_bits_forward_std_val <= _GEN_1165 & _GEN_1134 & (~_T_1157 & _GEN_1033 | (dis_ld_val_1 ? ~_GEN_484 & ldq_11_bits_forward_std_val : ~_GEN_413 & ldq_11_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1034) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_11_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_12_valid <= ~_T_1429 & _GEN_1166 & (_GEN_1107 ? ~_GEN_1071 & _GEN_488 : ~_GEN_1119 & _GEN_488);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_521) begin	// @[lsu.scala:304:5, :306:44]
      ldq_12_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_12_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_12_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_414) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_12_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_12_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_12_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_12_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_12_valid)	// @[lsu.scala:209:16]
      ldq_12_bits_uop_br_mask <= ldq_12_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_521)	// @[lsu.scala:304:5, :306:44]
      ldq_12_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_414)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_12_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_633) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_12_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_12_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_12_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_12_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_12_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_12_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_12_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_12_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_521)	// @[lsu.scala:304:5, :306:44]
      ldq_12_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_414)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_12_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_522)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_12_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_12_bits_uop_ppred_busy <= ~_GEN_522 & ldq_12_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_12_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'hC | (_GEN_521 ? io_core_dis_uops_1_bits_exception : _GEN_414 ? io_core_dis_uops_0_bits_exception : ldq_12_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_12_bits_addr_valid <= ~_T_1429 & _GEN_1166 & (_GEN_1107 ? ~_GEN_1071 & _GEN_634 : ~_GEN_1119 & _GEN_634);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_12_bits_executed <= ~_T_1429 & _GEN_1166 & _GEN_1135 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_370)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_718 & _GEN_1003 : ~(_T_1095 & _GEN_718) & _GEN_1003) : _GEN_1003) | (dis_ld_val_1 ? ~_GEN_487 & ldq_12_bits_executed : ~_GEN_414 & ldq_12_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_12_bits_succeeded <= _GEN_1166 & _GEN_1135 & (_GEN_1036 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'hC ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_487 & ldq_12_bits_succeeded : ~_GEN_414 & ldq_12_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_12_bits_order_fail <= _GEN_1166 & _GEN_1135 & (_T_652 ? _GEN_541 : _T_664 ? _T_668 | _GEN_541 : _GEN_732 | _GEN_541);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_12_bits_observed <= _T_652 | (dis_ld_val_1 ? ~_GEN_487 & ldq_12_bits_observed : ~_GEN_414 & ldq_12_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_12_bits_forward_std_val <= _GEN_1166 & _GEN_1135 & (~_T_1157 & _GEN_1035 | (dis_ld_val_1 ? ~_GEN_487 & ldq_12_bits_forward_std_val : ~_GEN_414 & ldq_12_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1036) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_12_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_13_valid <= ~_T_1429 & _GEN_1167 & (_GEN_1107 ? ~_GEN_1072 & _GEN_491 : ~_GEN_1120 & _GEN_491);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_523) begin	// @[lsu.scala:304:5, :306:44]
      ldq_13_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_13_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_13_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_415) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_13_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_13_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_13_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_13_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_13_valid)	// @[lsu.scala:209:16]
      ldq_13_bits_uop_br_mask <= ldq_13_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_523)	// @[lsu.scala:304:5, :306:44]
      ldq_13_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_415)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_13_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_635) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_13_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_13_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_13_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_13_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_13_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_13_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_13_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_13_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_523)	// @[lsu.scala:304:5, :306:44]
      ldq_13_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_415)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_13_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_524)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_13_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_13_bits_uop_ppred_busy <= ~_GEN_524 & ldq_13_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_13_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'hD | (_GEN_523 ? io_core_dis_uops_1_bits_exception : _GEN_415 ? io_core_dis_uops_0_bits_exception : ldq_13_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_13_bits_addr_valid <= ~_T_1429 & _GEN_1167 & (_GEN_1107 ? ~_GEN_1072 & _GEN_636 : ~_GEN_1120 & _GEN_636);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_13_bits_executed <= ~_T_1429 & _GEN_1167 & _GEN_1136 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_371)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_719 & _GEN_1004 : ~(_T_1095 & _GEN_719) & _GEN_1004) : _GEN_1004) | (dis_ld_val_1 ? ~_GEN_490 & ldq_13_bits_executed : ~_GEN_415 & ldq_13_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_13_bits_succeeded <= _GEN_1167 & _GEN_1136 & (_GEN_1038 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'hD ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_490 & ldq_13_bits_succeeded : ~_GEN_415 & ldq_13_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_13_bits_order_fail <= _GEN_1167 & _GEN_1136 & (_T_688 ? _GEN_542 : _T_700 ? _T_704 | _GEN_542 : _GEN_733 | _GEN_542);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_13_bits_observed <= _T_688 | (dis_ld_val_1 ? ~_GEN_490 & ldq_13_bits_observed : ~_GEN_415 & ldq_13_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_13_bits_forward_std_val <= _GEN_1167 & _GEN_1136 & (~_T_1157 & _GEN_1037 | (dis_ld_val_1 ? ~_GEN_490 & ldq_13_bits_forward_std_val : ~_GEN_415 & ldq_13_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1038) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_13_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_14_valid <= ~_T_1429 & _GEN_1168 & (_GEN_1107 ? ~_GEN_1073 & _GEN_494 : ~_GEN_1121 & _GEN_494);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_525) begin	// @[lsu.scala:304:5, :306:44]
      ldq_14_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_14_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_14_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_416) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_14_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_14_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_14_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_14_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_14_valid)	// @[lsu.scala:209:16]
      ldq_14_bits_uop_br_mask <= ldq_14_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_525)	// @[lsu.scala:304:5, :306:44]
      ldq_14_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_416)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_14_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_637) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_14_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_14_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_14_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_14_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_14_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_14_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_14_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_14_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_525)	// @[lsu.scala:304:5, :306:44]
      ldq_14_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_416)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_14_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_526)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_14_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_14_bits_uop_ppred_busy <= ~_GEN_526 & ldq_14_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_14_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 4'hE | (_GEN_525 ? io_core_dis_uops_1_bits_exception : _GEN_416 ? io_core_dis_uops_0_bits_exception : ldq_14_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_14_bits_addr_valid <= ~_T_1429 & _GEN_1168 & (_GEN_1107 ? ~_GEN_1073 & _GEN_638 : ~_GEN_1121 & _GEN_638);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_14_bits_executed <= ~_T_1429 & _GEN_1168 & _GEN_1137 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_372)) & ((_T_1081 ? (_GEN_1007 ? ~_GEN_720 & _GEN_1005 : ~(_T_1095 & _GEN_720) & _GEN_1005) : _GEN_1005) | (dis_ld_val_1 ? ~_GEN_493 & ldq_14_bits_executed : ~_GEN_416 & ldq_14_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_14_bits_succeeded <= _GEN_1168 & _GEN_1137 & (_GEN_1040 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 4'hE ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_493 & ldq_14_bits_succeeded : ~_GEN_416 & ldq_14_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_14_bits_order_fail <= _GEN_1168 & _GEN_1137 & (_T_724 ? _GEN_543 : _T_736 ? _T_740 | _GEN_543 : _GEN_734 | _GEN_543);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_14_bits_observed <= _T_724 | (dis_ld_val_1 ? ~_GEN_493 & ldq_14_bits_observed : ~_GEN_416 & ldq_14_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_14_bits_forward_std_val <= _GEN_1168 & _GEN_1137 & (~_T_1157 & _GEN_1039 | (dis_ld_val_1 ? ~_GEN_493 & ldq_14_bits_forward_std_val : ~_GEN_416 & ldq_14_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1040) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_14_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_15_valid <= ~_T_1429 & _GEN_1169 & (_GEN_1107 ? ~_GEN_1074 & _GEN_496 : ~_GEN_1122 & _GEN_496);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_527) begin	// @[lsu.scala:304:5, :306:44]
      ldq_15_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_st_dep_mask <= _T_38;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val)	// @[lsu.scala:302:85]
        ldq_15_bits_youngest_stq_idx <= _T_14;	// @[lsu.scala:209:16, util.scala:203:14]
      else	// @[lsu.scala:302:85]
        ldq_15_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_417) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_15_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_st_dep_mask <= next_live_store_mask;	// @[lsu.scala:209:16, :260:33]
      ldq_15_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_15_bits_st_dep_mask <= (_GEN_401 | ~_ldq_15_bits_st_dep_mask_T) & ldq_15_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:{33,71}, :277:5, :278:{31,60}]
    if (ldq_15_valid)	// @[lsu.scala:209:16]
      ldq_15_bits_uop_br_mask <= ldq_15_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_527)	// @[lsu.scala:304:5, :306:44]
      ldq_15_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_417)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_15_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_639) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_15_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_15_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_15_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_15_bits_uop_pdst <= 7'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_15_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= _GEN_261;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_15_bits_addr_bits <= _GEN_262;	// @[lsu.scala:209:16, :770:30]
      ldq_15_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_15_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_527)	// @[lsu.scala:304:5, :306:44]
      ldq_15_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_417)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_15_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_528)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_15_bits_uop_ppred <= 5'h0;	// @[lsu.scala:209:16]
    ldq_15_bits_uop_ppred_busy <= ~_GEN_528 & ldq_15_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_15_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & (&mem_xcpt_uops_0_ldq_idx) | (_GEN_527 ? io_core_dis_uops_1_bits_exception : _GEN_417 ? io_core_dis_uops_0_bits_exception : ldq_15_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_15_bits_addr_valid <= ~_T_1429 & _GEN_1169 & (_GEN_1107 ? ~_GEN_1074 & _GEN_640 : ~_GEN_1122 & _GEN_640);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_15_bits_executed <= ~_T_1429 & _GEN_1169 & _GEN_1138 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & (&io_dmem_nack_0_bits_uop_ldq_idx))) & ((_T_1081 ? (_GEN_1007 ? ~(&lcam_ldq_idx_0) & _GEN_1006 : ~(_T_1095 & (&lcam_ldq_idx_0)) & _GEN_1006) : _GEN_1006) | (dis_ld_val_1 ? ~_GEN_495 & ldq_15_bits_executed : ~_GEN_417 & ldq_15_bits_executed));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1038:26, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_15_bits_succeeded <= _GEN_1169 & _GEN_1138 & (_GEN_1042 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & (&io_dmem_resp_0_bits_uop_ldq_idx) ? _ldq_bits_succeeded_T : dis_ld_val_1 ? ~_GEN_495 & ldq_15_bits_succeeded : ~_GEN_417 & ldq_15_bits_succeeded) : _GEN_388);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_15_bits_order_fail <= _GEN_1169 & _GEN_1138 & (_T_760 ? _GEN_544 : _T_772 ? _T_776 | _GEN_544 : _GEN_736 | _GEN_544);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_15_bits_observed <= _T_760 | (dis_ld_val_1 ? ~_GEN_495 & ldq_15_bits_observed : ~_GEN_417 & ldq_15_bits_observed);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_15_bits_forward_std_val <= _GEN_1169 & _GEN_1138 & (~_T_1157 & _GEN_1041 | (dis_ld_val_1 ? ~_GEN_495 & ldq_15_bits_forward_std_val : ~_GEN_417 & ldq_15_bits_forward_std_val));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_1042) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_15_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    stq_0_valid <= ~_GEN_1220 & (clear_store ? ~_GEN_1171 & _GEN_546 : ~_GEN_1043 & _GEN_546);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    if (_GEN_1219) begin	// @[lsu.scala:1507:3, :1599:3, :1604:5, :1605:16]
      stq_0_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_br_mask <= 12'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ftq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_rob_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ldq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_stq_idx <= 4'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_prs1 <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_prs2 <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_prs3 <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_stale_pdst <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_head <= 4'h0;	// @[lsu.scala:216:29]
      stq_commit_head <= 4'h0;	// @[lsu.scala:218:29]
      stq_execute_head <= 4'h0;	// @[lsu.scala:219:29]
    end
    else begin	// @[lsu.scala:1507:3, :1599:3, :1604:5, :1605:16]
      if (_GEN_577) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_434) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_0_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_0_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_0_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_0_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_0_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_0_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_0_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_0_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_0_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_0_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_0_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_0_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_0_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_0_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_0_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_0_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_0_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_0_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_0_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_0_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_0_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_0_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_0_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_0_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_0_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_0_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_0_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_0_valid)	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_mask <= stq_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_577) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_434) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_0_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_0_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_641) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_0_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_0_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_577) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_434) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_0_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_0_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
        if (_GEN_434) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_0_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_435) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_1_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_436) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_2_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_437) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_3_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_438) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_4_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_439) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_5_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_440) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_6_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_441) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_7_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_442) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_8_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_443) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_9_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_444) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_10_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_445) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_11_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_446) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_12_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_447) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_13_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_448) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_14_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_449) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_15_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      end
      else begin	// @[lsu.scala:301:85]
        if (_GEN_545 | ~_GEN_434)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_0_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_547 | ~_GEN_435)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_1_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_549 | ~_GEN_436)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_2_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_551 | ~_GEN_437)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_3_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_553 | ~_GEN_438)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_4_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_555 | ~_GEN_439)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_5_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_557 | ~_GEN_440)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_6_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_559 | ~_GEN_441)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_7_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_561 | ~_GEN_442)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_8_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_563 | ~_GEN_443)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_9_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_565 | ~_GEN_444)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_10_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_567 | ~_GEN_445)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_11_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_569 | ~_GEN_446)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_12_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_571 | ~_GEN_447)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_13_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_573 | ~_GEN_448)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_14_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
        if (_GEN_575 | ~_GEN_449)	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
          stq_15_bits_uop_ppred <= 5'h0;	// @[lsu.scala:210:16]
      end
      if (_GEN_578) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_435) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_1_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_1_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_1_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_1_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_1_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_1_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_1_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_1_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_1_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_1_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_1_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_1_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_1_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_1_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_1_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_1_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_1_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_1_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_1_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_1_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_1_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_1_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_1_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_1_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_1_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_1_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_1_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_1_valid)	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_mask <= stq_1_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_578) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_435) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_1_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_1_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_643) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_1_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_1_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_578) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_435) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_1_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_1_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_579) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_436) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_2_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_2_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_2_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_2_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_2_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_2_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_2_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_2_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_2_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_2_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_2_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_2_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_2_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_2_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_2_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_2_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_2_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_2_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_2_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_2_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_2_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_2_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_2_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_2_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_2_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_2_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_2_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_2_valid)	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_mask <= stq_2_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_579) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_436) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_2_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_2_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_645) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_2_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_2_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_579) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_436) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_2_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_2_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_580) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_437) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_3_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_3_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_3_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_3_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_3_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_3_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_3_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_3_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_3_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_3_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_3_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_3_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_3_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_3_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_3_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_3_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_3_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_3_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_3_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_3_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_3_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_3_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_3_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_3_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_3_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_3_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_3_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_3_valid)	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_mask <= stq_3_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_580) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_437) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_3_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_3_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_647) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_3_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_3_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_580) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_437) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_3_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_3_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_581) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_438) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_4_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_4_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_4_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_4_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_4_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_4_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_4_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_4_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_4_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_4_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_4_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_4_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_4_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_4_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_4_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_4_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_4_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_4_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_4_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_4_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_4_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_4_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_4_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_4_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_4_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_4_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_4_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_4_valid)	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_mask <= stq_4_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_581) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_438) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_4_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_4_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_649) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_4_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_4_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_581) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_438) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_4_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_4_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_582) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_439) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_5_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_5_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_5_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_5_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_5_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_5_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_5_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_5_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_5_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_5_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_5_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_5_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_5_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_5_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_5_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_5_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_5_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_5_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_5_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_5_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_5_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_5_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_5_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_5_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_5_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_5_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_5_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_5_valid)	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_mask <= stq_5_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_582) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_439) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_5_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_5_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_651) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_5_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_5_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_582) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_439) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_5_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_5_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_583) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_440) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_6_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_6_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_6_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_6_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_6_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_6_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_6_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_6_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_6_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_6_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_6_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_6_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_6_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_6_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_6_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_6_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_6_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_6_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_6_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_6_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_6_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_6_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_6_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_6_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_6_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_6_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_6_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_6_valid)	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_mask <= stq_6_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_583) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_440) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_6_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_6_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_653) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_6_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_6_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_583) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_440) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_6_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_6_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_584) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_441) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_7_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_7_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_7_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_7_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_7_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_7_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_7_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_7_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_7_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_7_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_7_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_7_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_7_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_7_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_7_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_7_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_7_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_7_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_7_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_7_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_7_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_7_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_7_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_7_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_7_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_7_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_7_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_7_valid)	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_mask <= stq_7_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_584) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_441) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_7_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_7_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_655) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_7_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_7_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_584) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_441) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_7_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_7_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_585) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_442) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_8_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_8_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_8_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_8_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_8_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_8_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_8_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_8_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_8_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_8_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_8_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_8_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_8_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_8_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_8_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_8_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_8_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_8_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_8_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_8_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_8_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_8_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_8_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_8_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_8_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_8_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_8_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_8_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_8_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_8_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_8_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_8_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_8_valid)	// @[lsu.scala:210:16]
        stq_8_bits_uop_br_mask <= stq_8_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_585) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_442) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_8_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_8_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_657) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_8_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_8_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_585) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_442) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_8_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_8_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_586) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_443) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_9_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_9_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_9_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_9_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_9_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_9_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_9_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_9_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_9_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_9_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_9_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_9_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_9_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_9_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_9_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_9_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_9_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_9_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_9_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_9_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_9_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_9_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_9_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_9_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_9_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_9_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_9_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_9_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_9_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_9_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_9_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_9_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_9_valid)	// @[lsu.scala:210:16]
        stq_9_bits_uop_br_mask <= stq_9_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_586) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_443) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_9_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_9_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_659) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_9_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_9_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_586) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_443) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_9_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_9_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_587) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_444) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_10_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_10_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_10_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_10_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_10_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_10_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_10_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_10_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_10_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_10_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_10_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_10_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_10_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_10_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_10_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_10_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_10_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_10_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_10_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_10_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_10_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_10_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_10_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_10_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_10_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_10_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_10_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_10_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_10_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_10_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_10_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_10_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_10_valid)	// @[lsu.scala:210:16]
        stq_10_bits_uop_br_mask <= stq_10_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_587) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_444) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_10_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_10_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_661) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_10_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_10_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_587) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_444) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_10_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_10_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_588) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_445) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_11_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_11_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_11_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_11_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_11_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_11_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_11_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_11_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_11_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_11_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_11_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_11_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_11_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_11_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_11_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_11_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_11_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_11_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_11_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_11_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_11_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_11_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_11_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_11_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_11_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_11_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_11_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_11_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_11_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_11_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_11_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_11_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_11_valid)	// @[lsu.scala:210:16]
        stq_11_bits_uop_br_mask <= stq_11_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_588) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_445) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_11_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_11_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_663) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_11_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_11_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_588) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_445) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_11_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_11_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_589) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_446) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_12_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_12_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_12_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_12_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_12_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_12_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_12_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_12_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_12_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_12_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_12_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_12_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_12_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_12_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_12_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_12_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_12_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_12_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_12_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_12_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_12_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_12_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_12_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_12_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_12_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_12_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_12_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_12_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_12_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_12_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_12_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_12_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_12_valid)	// @[lsu.scala:210:16]
        stq_12_bits_uop_br_mask <= stq_12_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_589) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_446) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_12_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_12_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_665) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_12_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_12_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_589) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_446) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_12_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_12_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_590) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_447) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_13_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_13_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_13_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_13_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_13_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_13_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_13_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_13_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_13_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_13_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_13_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_13_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_13_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_13_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_13_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_13_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_13_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_13_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_13_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_13_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_13_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_13_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_13_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_13_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_13_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_13_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_13_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_13_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_13_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_13_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_13_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_13_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_13_valid)	// @[lsu.scala:210:16]
        stq_13_bits_uop_br_mask <= stq_13_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_590) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_447) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_13_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_13_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_667) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_13_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_13_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_590) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_447) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_13_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_13_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_591) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_448) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_14_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_14_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_14_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_14_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_14_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_14_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_14_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_14_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_14_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_14_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_14_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_14_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_14_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_14_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_14_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_14_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_14_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_14_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_14_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_14_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_14_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_14_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_14_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_14_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_14_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_14_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_14_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_14_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_14_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_14_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_14_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_14_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_14_valid)	// @[lsu.scala:210:16]
        stq_14_bits_uop_br_mask <= stq_14_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_591) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_448) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_14_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_14_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_669) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_14_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_14_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_591) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_448) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_14_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_14_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_592) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_449) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else begin	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_15_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
          stq_15_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
          stq_15_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_15_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_15_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
          stq_15_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_15_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
          stq_15_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_15_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_15_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_15_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
          stq_15_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
          stq_15_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
          stq_15_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_15_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_15_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_15_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
          stq_15_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_15_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_15_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_15_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
        stq_15_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_15_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
        stq_15_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_15_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
        stq_15_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_15_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_15_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_15_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
        stq_15_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_15_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
        stq_15_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_15_valid)	// @[lsu.scala:210:16]
        stq_15_bits_uop_br_mask <= stq_15_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_592) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_449) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_15_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_15_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_671) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_15_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_15_bits_uop_pdst <= 7'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_592) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_449) begin	// @[lsu.scala:210:16, :304:5, :321:5]
        end
        else	// @[lsu.scala:210:16, :304:5, :321:5]
          stq_15_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_15_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
      if (clear_store)	// @[lsu.scala:258:33, :1497:3, :1502:17]
        stq_head <= stq_head + 4'h1;	// @[lsu.scala:216:29, :305:44, util.scala:203:14]
      if (commit_store_1)	// @[lsu.scala:1453:49]
        stq_commit_head <= _T_1389 + 4'h1;	// @[lsu.scala:218:29, :305:44, :1484:31, util.scala:203:14]
      else if (commit_store)	// @[lsu.scala:1453:49]
        stq_commit_head <= _T_1388;	// @[lsu.scala:218:29, util.scala:203:14]
      if (clear_store & _GEN_398)	// @[lsu.scala:258:33, :1286:5, :1496:29, :1497:3, :1502:17, :1507:3, :1516:5, :1517:24]
        stq_execute_head <= stq_execute_head + 4'h1;	// @[lsu.scala:219:29, :305:44, util.scala:203:14]
      else if (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | io_dmem_nack_0_bits_uop_uses_ldq | io_dmem_nack_0_bits_uop_stq_idx < stq_head ^ stq_execute_head < stq_head ^ io_dmem_nack_0_bits_uop_stq_idx >= stq_execute_head) begin	// @[lsu.scala:216:29, :219:29, :768:39, :1176:30, :1286:5, :1289:7, :1293:7, :1301:86, util.scala:363:{52,64,78}]
        if (_GEN_264 | ~(will_fire_store_commit_0_will_fire & dmem_req_fire_0)) begin	// @[lsu.scala:219:29, :536:61, :754:55, :768:39, :775:43, :782:45, :791:{44,50}]
        end
        else	// @[lsu.scala:219:29, :768:39, :775:43, :782:45]
          stq_execute_head <= stq_execute_head + 4'h1;	// @[lsu.scala:219:29, :305:44, util.scala:203:14]
      end
      else	// @[lsu.scala:768:39, :1286:5, :1289:7]
        stq_execute_head <= io_dmem_nack_0_bits_uop_stq_idx;	// @[lsu.scala:219:29]
    end
    stq_0_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_br <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_taken <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_577 & _GEN_434 & stq_0_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'h0 | (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_577 ? (_GEN_434 ? stq_0_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_addr_valid <= ~_GEN_1220 & (clear_store ? ~_GEN_1171 & _GEN_642 : ~_GEN_1043 & _GEN_642);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_641) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_0_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_0_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_0_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_0_bits_data_valid <= ~_GEN_1220 & (clear_store ? ~_GEN_1171 & _GEN_674 : ~_GEN_1043 & _GEN_674);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_673) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_0_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_0_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_0_bits_committed <= ~_GEN_1201 & (commit_store_1 ? _GEN_1139 | _GEN_1076 | _GEN_593 : _GEN_1076 | _GEN_593);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_0_bits_succeeded <= ~_GEN_1201 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'h0 | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'h0)) & _GEN_577 & _GEN_434 & stq_0_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_1_valid <= ~_GEN_1221 & (clear_store ? ~_GEN_1173 & _GEN_548 : ~_GEN_1044 & _GEN_548);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_1_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_br <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_taken <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_578 & _GEN_435 & stq_1_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'h1 | (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_578 ? (_GEN_435 ? stq_1_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_addr_valid <= ~_GEN_1221 & (clear_store ? ~_GEN_1173 & _GEN_644 : ~_GEN_1044 & _GEN_644);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_643) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_1_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_1_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_1_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_1_bits_data_valid <= ~_GEN_1221 & (clear_store ? ~_GEN_1173 & _GEN_676 : ~_GEN_1044 & _GEN_676);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_675) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_1_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_1_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_1_bits_committed <= ~_GEN_1202 & (commit_store_1 ? _GEN_1140 | _GEN_1078 | _GEN_594 : _GEN_1078 | _GEN_594);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_1_bits_succeeded <= ~_GEN_1202 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'h1 | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'h1)) & _GEN_578 & _GEN_435 & stq_1_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_2_valid <= ~_GEN_1222 & (clear_store ? ~_GEN_1175 & _GEN_550 : ~_GEN_1045 & _GEN_550);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_2_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_br <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_taken <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_579 & _GEN_436 & stq_2_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'h2 | (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_579 ? (_GEN_436 ? stq_2_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_addr_valid <= ~_GEN_1222 & (clear_store ? ~_GEN_1175 & _GEN_646 : ~_GEN_1045 & _GEN_646);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_645) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_2_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_2_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_2_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_2_bits_data_valid <= ~_GEN_1222 & (clear_store ? ~_GEN_1175 & _GEN_678 : ~_GEN_1045 & _GEN_678);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_677) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_2_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_2_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_2_bits_committed <= ~_GEN_1203 & (commit_store_1 ? _GEN_1141 | _GEN_1080 | _GEN_595 : _GEN_1080 | _GEN_595);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_2_bits_succeeded <= ~_GEN_1203 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'h2 | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'h2)) & _GEN_579 & _GEN_436 & stq_2_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_3_valid <= ~_GEN_1223 & (clear_store ? ~_GEN_1177 & _GEN_552 : ~_GEN_1046 & _GEN_552);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_3_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_br <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_taken <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_580 & _GEN_437 & stq_3_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'h3 | (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_580 ? (_GEN_437 ? stq_3_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_addr_valid <= ~_GEN_1223 & (clear_store ? ~_GEN_1177 & _GEN_648 : ~_GEN_1046 & _GEN_648);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_647) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_3_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_3_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_3_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_3_bits_data_valid <= ~_GEN_1223 & (clear_store ? ~_GEN_1177 & _GEN_680 : ~_GEN_1046 & _GEN_680);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_679) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_3_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_3_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_3_bits_committed <= ~_GEN_1204 & (commit_store_1 ? _GEN_1142 | _GEN_1082 | _GEN_596 : _GEN_1082 | _GEN_596);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_3_bits_succeeded <= ~_GEN_1204 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'h3 | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'h3)) & _GEN_580 & _GEN_437 & stq_3_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_4_valid <= ~_GEN_1224 & (clear_store ? ~_GEN_1179 & _GEN_554 : ~_GEN_1047 & _GEN_554);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_4_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_br <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_taken <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_581 & _GEN_438 & stq_4_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'h4 | (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_581 ? (_GEN_438 ? stq_4_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_addr_valid <= ~_GEN_1224 & (clear_store ? ~_GEN_1179 & _GEN_650 : ~_GEN_1047 & _GEN_650);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_649) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_4_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_4_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_4_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_4_bits_data_valid <= ~_GEN_1224 & (clear_store ? ~_GEN_1179 & _GEN_682 : ~_GEN_1047 & _GEN_682);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_681) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_4_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_4_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_4_bits_committed <= ~_GEN_1205 & (commit_store_1 ? _GEN_1143 | _GEN_1084 | _GEN_597 : _GEN_1084 | _GEN_597);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_4_bits_succeeded <= ~_GEN_1205 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'h4 | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'h4)) & _GEN_581 & _GEN_438 & stq_4_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_5_valid <= ~_GEN_1225 & (clear_store ? ~_GEN_1181 & _GEN_556 : ~_GEN_1048 & _GEN_556);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_5_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_br <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_taken <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_582 & _GEN_439 & stq_5_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'h5 | (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_582 ? (_GEN_439 ? stq_5_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_addr_valid <= ~_GEN_1225 & (clear_store ? ~_GEN_1181 & _GEN_652 : ~_GEN_1048 & _GEN_652);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_651) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_5_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_5_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_5_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_5_bits_data_valid <= ~_GEN_1225 & (clear_store ? ~_GEN_1181 & _GEN_684 : ~_GEN_1048 & _GEN_684);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_683) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_5_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_5_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_5_bits_committed <= ~_GEN_1206 & (commit_store_1 ? _GEN_1144 | _GEN_1086 | _GEN_598 : _GEN_1086 | _GEN_598);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_5_bits_succeeded <= ~_GEN_1206 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'h5 | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'h5)) & _GEN_582 & _GEN_439 & stq_5_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_6_valid <= ~_GEN_1226 & (clear_store ? ~_GEN_1183 & _GEN_558 : ~_GEN_1049 & _GEN_558);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_6_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_br <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_taken <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_583 & _GEN_440 & stq_6_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'h6 | (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_583 ? (_GEN_440 ? stq_6_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_addr_valid <= ~_GEN_1226 & (clear_store ? ~_GEN_1183 & _GEN_654 : ~_GEN_1049 & _GEN_654);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_653) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_6_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_6_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_6_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_6_bits_data_valid <= ~_GEN_1226 & (clear_store ? ~_GEN_1183 & _GEN_686 : ~_GEN_1049 & _GEN_686);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_685) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_6_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_6_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_6_bits_committed <= ~_GEN_1207 & (commit_store_1 ? _GEN_1145 | _GEN_1088 | _GEN_599 : _GEN_1088 | _GEN_599);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_6_bits_succeeded <= ~_GEN_1207 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'h6 | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'h6)) & _GEN_583 & _GEN_440 & stq_6_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_7_valid <= ~_GEN_1227 & (clear_store ? ~_GEN_1185 & _GEN_560 : ~_GEN_1050 & _GEN_560);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_7_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_br <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_taken <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_584 & _GEN_441 & stq_7_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'h7 | (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_584 ? (_GEN_441 ? stq_7_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_addr_valid <= ~_GEN_1227 & (clear_store ? ~_GEN_1185 & _GEN_656 : ~_GEN_1050 & _GEN_656);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_655) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_7_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_7_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_7_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_7_bits_data_valid <= ~_GEN_1227 & (clear_store ? ~_GEN_1185 & _GEN_688 : ~_GEN_1050 & _GEN_688);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_687) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_7_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_7_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_7_bits_committed <= ~_GEN_1208 & (commit_store_1 ? _GEN_1146 | _GEN_1090 | _GEN_600 : _GEN_1090 | _GEN_600);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_7_bits_succeeded <= ~_GEN_1208 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'h7 | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'h7)) & _GEN_584 & _GEN_441 & stq_7_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_8_valid <= ~_GEN_1228 & (clear_store ? ~_GEN_1187 & _GEN_562 : ~_GEN_1051 & _GEN_562);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_8_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_br <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_taken <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_585 & _GEN_442 & stq_8_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'h8 | (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_585 ? (_GEN_442 ? stq_8_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_addr_valid <= ~_GEN_1228 & (clear_store ? ~_GEN_1187 & _GEN_658 : ~_GEN_1051 & _GEN_658);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_657) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_8_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_8_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_8_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_8_bits_data_valid <= ~_GEN_1228 & (clear_store ? ~_GEN_1187 & _GEN_690 : ~_GEN_1051 & _GEN_690);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_689) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_8_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_8_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_8_bits_committed <= ~_GEN_1209 & (commit_store_1 ? _GEN_1147 | _GEN_1092 | _GEN_601 : _GEN_1092 | _GEN_601);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_8_bits_succeeded <= ~_GEN_1209 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'h8 | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'h8)) & _GEN_585 & _GEN_442 & stq_8_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_9_valid <= ~_GEN_1229 & (clear_store ? ~_GEN_1189 & _GEN_564 : ~_GEN_1052 & _GEN_564);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_9_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_br <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_taken <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_586 & _GEN_443 & stq_9_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'h9 | (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_586 ? (_GEN_443 ? stq_9_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_addr_valid <= ~_GEN_1229 & (clear_store ? ~_GEN_1189 & _GEN_660 : ~_GEN_1052 & _GEN_660);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_659) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_9_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_9_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_9_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_9_bits_data_valid <= ~_GEN_1229 & (clear_store ? ~_GEN_1189 & _GEN_692 : ~_GEN_1052 & _GEN_692);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_691) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_9_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_9_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_9_bits_committed <= ~_GEN_1210 & (commit_store_1 ? _GEN_1148 | _GEN_1094 | _GEN_602 : _GEN_1094 | _GEN_602);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_9_bits_succeeded <= ~_GEN_1210 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'h9 | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'h9)) & _GEN_586 & _GEN_443 & stq_9_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_10_valid <= ~_GEN_1230 & (clear_store ? ~_GEN_1191 & _GEN_566 : ~_GEN_1053 & _GEN_566);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_10_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_br <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_taken <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_587 & _GEN_444 & stq_10_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'hA | (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_587 ? (_GEN_444 ? stq_10_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_addr_valid <= ~_GEN_1230 & (clear_store ? ~_GEN_1191 & _GEN_662 : ~_GEN_1053 & _GEN_662);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_661) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_10_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_10_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_10_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_10_bits_data_valid <= ~_GEN_1230 & (clear_store ? ~_GEN_1191 & _GEN_694 : ~_GEN_1053 & _GEN_694);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_693) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_10_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_10_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_10_bits_committed <= ~_GEN_1211 & (commit_store_1 ? _GEN_1149 | _GEN_1096 | _GEN_603 : _GEN_1096 | _GEN_603);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_10_bits_succeeded <= ~_GEN_1211 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'hA | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'hA)) & _GEN_587 & _GEN_444 & stq_10_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_11_valid <= ~_GEN_1231 & (clear_store ? ~_GEN_1193 & _GEN_568 : ~_GEN_1054 & _GEN_568);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_11_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_br <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_taken <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_588 & _GEN_445 & stq_11_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'hB | (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_588 ? (_GEN_445 ? stq_11_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_addr_valid <= ~_GEN_1231 & (clear_store ? ~_GEN_1193 & _GEN_664 : ~_GEN_1054 & _GEN_664);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_663) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_11_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_11_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_11_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_11_bits_data_valid <= ~_GEN_1231 & (clear_store ? ~_GEN_1193 & _GEN_696 : ~_GEN_1054 & _GEN_696);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_695) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_11_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_11_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_11_bits_committed <= ~_GEN_1212 & (commit_store_1 ? _GEN_1150 | _GEN_1098 | _GEN_604 : _GEN_1098 | _GEN_604);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_11_bits_succeeded <= ~_GEN_1212 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'hB | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'hB)) & _GEN_588 & _GEN_445 & stq_11_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_12_valid <= ~_GEN_1232 & (clear_store ? ~_GEN_1195 & _GEN_570 : ~_GEN_1055 & _GEN_570);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_12_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_br <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_taken <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_589 & _GEN_446 & stq_12_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'hC | (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_589 ? (_GEN_446 ? stq_12_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_addr_valid <= ~_GEN_1232 & (clear_store ? ~_GEN_1195 & _GEN_666 : ~_GEN_1055 & _GEN_666);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_665) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_12_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_12_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_12_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_12_bits_data_valid <= ~_GEN_1232 & (clear_store ? ~_GEN_1195 & _GEN_698 : ~_GEN_1055 & _GEN_698);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_697) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_12_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_12_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_12_bits_committed <= ~_GEN_1213 & (commit_store_1 ? _GEN_1151 | _GEN_1100 | _GEN_605 : _GEN_1100 | _GEN_605);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_12_bits_succeeded <= ~_GEN_1213 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'hC | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'hC)) & _GEN_589 & _GEN_446 & stq_12_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_13_valid <= ~_GEN_1233 & (clear_store ? ~_GEN_1197 & _GEN_572 : ~_GEN_1056 & _GEN_572);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_13_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_br <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_taken <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_590 & _GEN_447 & stq_13_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'hD | (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_590 ? (_GEN_447 ? stq_13_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_addr_valid <= ~_GEN_1233 & (clear_store ? ~_GEN_1197 & _GEN_668 : ~_GEN_1056 & _GEN_668);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_667) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_13_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_13_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_13_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_13_bits_data_valid <= ~_GEN_1233 & (clear_store ? ~_GEN_1197 & _GEN_700 : ~_GEN_1056 & _GEN_700);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_699) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_13_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_13_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_13_bits_committed <= ~_GEN_1214 & (commit_store_1 ? _GEN_1152 | _GEN_1102 | _GEN_606 : _GEN_1102 | _GEN_606);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_13_bits_succeeded <= ~_GEN_1214 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'hD | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'hD)) & _GEN_590 & _GEN_447 & stq_13_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_14_valid <= ~_GEN_1234 & (clear_store ? ~_GEN_1199 & _GEN_574 : ~_GEN_1057 & _GEN_574);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_14_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_br <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_taken <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_591 & _GEN_448 & stq_14_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 4'hE | (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_591 ? (_GEN_448 ? stq_14_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_addr_valid <= ~_GEN_1234 & (clear_store ? ~_GEN_1199 & _GEN_670 : ~_GEN_1057 & _GEN_670);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_669) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_14_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_14_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_14_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_14_bits_data_valid <= ~_GEN_1234 & (clear_store ? ~_GEN_1199 & _GEN_702 : ~_GEN_1057 & _GEN_702);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_701) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_14_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_14_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_14_bits_committed <= ~_GEN_1215 & (commit_store_1 ? _GEN_1153 | _GEN_1104 | _GEN_607 : _GEN_1104 | _GEN_607);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_14_bits_succeeded <= ~_GEN_1215 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 4'hE | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 4'hE)) & _GEN_591 & _GEN_448 & stq_14_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_15_valid <= ~_GEN_1235 & (clear_store ? ~_GEN_1200 & _GEN_576 : ~_GEN_1058 & _GEN_576);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_15_bits_uop_is_rvc <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ctrl_fcn_dw <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ctrl_is_load <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ctrl_is_sta <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ctrl_is_std <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_iw_p1_poisoned <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_iw_p2_poisoned <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_br <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_jalr <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_jal <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_sfb <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_edge_inst <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_taken <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_prs1_busy <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_prs2_busy <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_prs3_busy <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ppred_busy <= ~_GEN_1219 & _GEN_592 & _GEN_449 & stq_15_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_exception <= ~_GEN_1219 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & (&mem_xcpt_uops_0_stq_idx) | (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception));	// @[lsu.scala:210:16, :304:5, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_bypassable <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_mem_signed <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_fence <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_fencei <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_amo <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_uses_ldq <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_uses_stq <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_sys_pc2epc <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_unique <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_flush_on_commit <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ldst_is_rs1 <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ldst_val <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_frs3_en <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_fp_val <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_fp_single <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_xcpt_pf_if <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_xcpt_ae_if <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_xcpt_ma_if <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_bp_debug_if <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_bp_xcpt_if <= ~_GEN_1219 & (_GEN_592 ? (_GEN_449 ? stq_15_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_addr_valid <= ~_GEN_1235 & (clear_store ? ~_GEN_1200 & _GEN_672 : ~_GEN_1058 & _GEN_672);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_671) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_15_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= _GEN_261;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_15_bits_addr_bits <= _GEN_262;	// @[lsu.scala:210:16, :770:30]
      stq_15_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_15_bits_data_valid <= ~_GEN_1235 & (clear_store ? ~_GEN_1200 & _GEN_704 : ~_GEN_1058 & _GEN_704);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_703) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_15_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_15_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_15_bits_committed <= ~_GEN_1216 & (commit_store_1 ? (&idx_1) | _GEN_1105 | _GEN_608 : _GEN_1105 | _GEN_608);	// @[lsu.scala:210:16, :304:5, :321:5, :1308:5, :1453:49, :1455:18, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_15_bits_succeeded <= ~_GEN_1216 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & (&io_dmem_resp_0_bits_uop_stq_idx) | (_GEN_264 | ~(will_fire_store_commit_0_will_fire & (&stq_execute_head))) & _GEN_592 & _GEN_449 & stq_15_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    if (_T_1429) begin	// @[lsu.scala:1598:22]
      ldq_head <= 4'h0;	// @[lsu.scala:214:29]
      ldq_tail <= 4'h0;	// @[lsu.scala:215:29]
      if (reset)
        stq_tail <= 4'h0;	// @[lsu.scala:217:29]
      else
        stq_tail <= stq_commit_head;	// @[lsu.scala:217:29, :218:29]
    end
    else begin	// @[lsu.scala:1598:22]
      if (commit_load_1)	// @[lsu.scala:1454:49]
        ldq_head <= _T_1393 + 4'h1;	// @[lsu.scala:214:29, :305:44, :1488:31, util.scala:203:14]
      else if (commit_load)	// @[lsu.scala:1454:49]
        ldq_head <= _T_1392;	// @[lsu.scala:214:29, util.scala:203:14]
      if (io_core_brupdate_b2_mispredict & ~io_core_exception) begin	// @[lsu.scala:671:22, :1437:40]
        ldq_tail <= io_core_brupdate_b2_uop_ldq_idx;	// @[lsu.scala:215:29]
        stq_tail <= io_core_brupdate_b2_uop_stq_idx;	// @[lsu.scala:217:29]
      end
      else begin	// @[lsu.scala:1437:40]
        if (dis_ld_val_1)	// @[lsu.scala:301:85]
          ldq_tail <= _T_50;	// @[lsu.scala:215:29, util.scala:203:14]
        else if (dis_ld_val)	// @[lsu.scala:301:85]
          ldq_tail <= _T_10;	// @[lsu.scala:215:29, util.scala:203:14]
        if (dis_st_val_1)	// @[lsu.scala:302:85]
          stq_tail <= _T_53;	// @[lsu.scala:217:29, util.scala:203:14]
        else if (dis_st_val)	// @[lsu.scala:302:85]
          stq_tail <= _T_14;	// @[lsu.scala:217:29, util.scala:203:14]
      end
    end
    if (_GEN_1217) begin	// @[lsu.scala:242:34, :1529:34, :1531:35, :1532:19]
      hella_req_addr <= io_hellacache_req_bits_addr;	// @[lsu.scala:242:34]
      hella_req_cmd <= 5'h0;	// @[lsu.scala:242:34]
      hella_req_size <= 2'h3;	// @[lsu.scala:242:34]
    end
    hella_req_signed <= ~_GEN_1217 & hella_req_signed;	// @[lsu.scala:242:34, :1529:34, :1531:35, :1532:19]
    hella_req_phys <= _GEN_1217 | hella_req_phys;	// @[lsu.scala:242:34, :1529:34, :1531:35, :1532:19]
    if (_GEN_1218) begin	// @[lsu.scala:243:34, :1529:34, :1535:38]
    end
    else begin	// @[lsu.scala:243:34, :1529:34, :1535:38]
      hella_data_data <= 64'h0;	// @[lsu.scala:243:34]
      hella_xcpt_ma_ld <= _dtlb_io_resp_0_ma_ld;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_ma_st <= _dtlb_io_resp_0_ma_st;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_pf_ld <= _dtlb_io_resp_0_pf_ld;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_pf_st <= _dtlb_io_resp_0_pf_st;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_ae_ld <= _dtlb_io_resp_0_ae_ld;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_ae_st <= _dtlb_io_resp_0_ae_st;	// @[lsu.scala:245:34, :248:20]
    end
    if (_GEN_266 | ~will_fire_hella_incoming_0_will_fire) begin	// @[lsu.scala:244:34, :536:61, :768:39, :775:43, :782:45, :796:44, :804:47]
    end
    else	// @[lsu.scala:244:34, :768:39, :775:43, :782:45, :796:44, :804:47]
      hella_paddr <= exe_tlb_paddr_0;	// @[Cat.scala:33:92, lsu.scala:244:34]
    hella_xcpt_gf_ld <= _GEN_1218 & hella_xcpt_gf_ld;	// @[lsu.scala:243:34, :245:34, :1529:34, :1535:38]
    hella_xcpt_gf_st <= _GEN_1218 & hella_xcpt_gf_st;	// @[lsu.scala:243:34, :245:34, :1529:34, :1535:38]
    if (will_fire_load_wakeup_0_will_fire) begin	// @[lsu.scala:536:61]
      p1_block_load_mask_0 <= _GEN_200;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_1 <= _GEN_201;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_2 <= _GEN_202;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_3 <= _GEN_203;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_4 <= _GEN_204;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_5 <= _GEN_205;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_6 <= _GEN_206;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_7 <= _GEN_207;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_8 <= _GEN_208;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_9 <= _GEN_209;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_10 <= _GEN_210;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_11 <= _GEN_211;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_12 <= _GEN_212;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_13 <= _GEN_213;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_14 <= _GEN_214;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_15 <= &ldq_wakeup_idx;	// @[lsu.scala:398:35, :430:31, :570:49]
    end
    else if (will_fire_load_incoming_0_will_fire) begin	// @[lsu.scala:536:61]
      p1_block_load_mask_0 <= _GEN_215;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_1 <= _GEN_216;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_2 <= _GEN_217;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_3 <= _GEN_218;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_4 <= _GEN_219;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_5 <= _GEN_220;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_6 <= _GEN_221;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_7 <= _GEN_222;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_8 <= _GEN_223;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_9 <= _GEN_224;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_10 <= _GEN_225;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_11 <= _GEN_226;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_12 <= _GEN_227;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_13 <= _GEN_228;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_14 <= _GEN_229;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_15 <= &io_core_exe_0_req_bits_uop_ldq_idx;	// @[lsu.scala:398:35, :572:52]
    end
    else begin	// @[lsu.scala:536:61]
      p1_block_load_mask_0 <= _GEN_231;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_1 <= _GEN_233;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_2 <= _GEN_235;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_3 <= _GEN_237;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_4 <= _GEN_239;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_5 <= _GEN_241;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_6 <= _GEN_243;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_7 <= _GEN_245;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_8 <= _GEN_247;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_9 <= _GEN_249;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_10 <= _GEN_251;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_11 <= _GEN_253;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_12 <= _GEN_255;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_13 <= _GEN_257;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_14 <= _GEN_259;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_15 <= _GEN_260;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
    end
    p2_block_load_mask_0 <= p1_block_load_mask_0;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_1 <= p1_block_load_mask_1;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_2 <= p1_block_load_mask_2;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_3 <= p1_block_load_mask_3;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_4 <= p1_block_load_mask_4;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_5 <= p1_block_load_mask_5;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_6 <= p1_block_load_mask_6;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_7 <= p1_block_load_mask_7;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_8 <= p1_block_load_mask_8;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_9 <= p1_block_load_mask_9;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_10 <= p1_block_load_mask_10;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_11 <= p1_block_load_mask_11;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_12 <= p1_block_load_mask_12;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_13 <= p1_block_load_mask_13;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_14 <= p1_block_load_mask_14;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_15 <= p1_block_load_mask_15;	// @[lsu.scala:398:35, :399:35]
    ldq_retry_idx <= _ldq_retry_idx_T_2 & _temp_bits_T ? 4'h0 : _ldq_retry_idx_T_5 & _temp_bits_T_2 ? 4'h1 : _ldq_retry_idx_T_8 & _temp_bits_T_4 ? 4'h2 : _ldq_retry_idx_T_11 & _temp_bits_T_6 ? 4'h3 : _ldq_retry_idx_T_14 & _temp_bits_T_8 ? 4'h4 : _ldq_retry_idx_T_17 & _temp_bits_T_10 ? 4'h5 : _ldq_retry_idx_T_20 & _temp_bits_T_12 ? 4'h6 : _ldq_retry_idx_T_23 & ~(ldq_head[3]) ? 4'h7 : _ldq_retry_idx_T_26 & _temp_bits_T_16 ? 4'h8 : _ldq_retry_idx_T_29 & _temp_bits_T_18 ? 4'h9 : _ldq_retry_idx_T_32 & _temp_bits_T_20 ? 4'hA : _ldq_retry_idx_T_35 & _temp_bits_T_22 ? 4'hB : _ldq_retry_idx_T_38 & _temp_bits_T_24 ? 4'hC : _ldq_retry_idx_T_41 & _temp_bits_T_26 ? 4'hD : _ldq_retry_idx_T_44 & _temp_bits_T_28 ? 4'hE : ldq_15_bits_addr_valid & ldq_15_bits_addr_is_virtual & ~ldq_retry_idx_block_15 ? 4'hF : _ldq_retry_idx_T_2 ? 4'h0 : _ldq_retry_idx_T_5 ? 4'h1 : _ldq_retry_idx_T_8 ? 4'h2 : _ldq_retry_idx_T_11 ? 4'h3 : _ldq_retry_idx_idx_T_10[3:0];	// @[Mux.scala:47:70, lsu.scala:209:16, :214:29, :305:44, :415:30, :417:36, :418:{39,42}, util.scala:351:{65,72}]
    stq_retry_idx <= _stq_retry_idx_T & stq_commit_head == 4'h0 ? 4'h0 : _stq_retry_idx_T_1 & stq_commit_head < 4'h2 ? 4'h1 : _stq_retry_idx_T_2 & stq_commit_head < 4'h3 ? 4'h2 : _stq_retry_idx_T_3 & stq_commit_head < 4'h4 ? 4'h3 : _stq_retry_idx_T_4 & stq_commit_head < 4'h5 ? 4'h4 : _stq_retry_idx_T_5 & stq_commit_head < 4'h6 ? 4'h5 : _stq_retry_idx_T_6 & stq_commit_head < 4'h7 ? 4'h6 : _stq_retry_idx_T_7 & ~(stq_commit_head[3]) ? 4'h7 : _stq_retry_idx_T_8 & stq_commit_head < 4'h9 ? 4'h8 : _stq_retry_idx_T_9 & stq_commit_head < 4'hA ? 4'h9 : _stq_retry_idx_T_10 & stq_commit_head < 4'hB ? 4'hA : _stq_retry_idx_T_11 & stq_commit_head[3:2] != 2'h3 ? 4'hB : _stq_retry_idx_T_12 & stq_commit_head < 4'hD ? 4'hC : _stq_retry_idx_T_13 & stq_commit_head[3:1] != 3'h7 ? 4'hD : _stq_retry_idx_T_14 & stq_commit_head != 4'hF ? 4'hE : stq_15_bits_addr_valid & stq_15_bits_addr_is_virtual ? 4'hF : _stq_retry_idx_T ? 4'h0 : _stq_retry_idx_T_1 ? 4'h1 : _stq_retry_idx_T_2 ? 4'h2 : _stq_retry_idx_T_3 ? 4'h3 : _stq_retry_idx_idx_T_10[3:0];	// @[Mux.scala:47:70, lsu.scala:210:16, :218:29, :305:44, :422:30, :424:18, util.scala:351:{65,72}]
    ldq_wakeup_idx <= _ldq_wakeup_idx_T_7 & _temp_bits_T ? 4'h0 : _ldq_wakeup_idx_T_15 & _temp_bits_T_2 ? 4'h1 : _ldq_wakeup_idx_T_23 & _temp_bits_T_4 ? 4'h2 : _ldq_wakeup_idx_T_31 & _temp_bits_T_6 ? 4'h3 : _ldq_wakeup_idx_T_39 & _temp_bits_T_8 ? 4'h4 : _ldq_wakeup_idx_T_47 & _temp_bits_T_10 ? 4'h5 : _ldq_wakeup_idx_T_55 & _temp_bits_T_12 ? 4'h6 : _ldq_wakeup_idx_T_63 & ~(ldq_head[3]) ? 4'h7 : _ldq_wakeup_idx_T_71 & _temp_bits_T_16 ? 4'h8 : _ldq_wakeup_idx_T_79 & _temp_bits_T_18 ? 4'h9 : _ldq_wakeup_idx_T_87 & _temp_bits_T_20 ? 4'hA : _ldq_wakeup_idx_T_95 & _temp_bits_T_22 ? 4'hB : _ldq_wakeup_idx_T_103 & _temp_bits_T_24 ? 4'hC : _ldq_wakeup_idx_T_111 & _temp_bits_T_26 ? 4'hD : _ldq_wakeup_idx_T_119 & _temp_bits_T_28 ? 4'hE : ldq_15_bits_addr_valid & ~ldq_15_bits_executed & ~ldq_15_bits_succeeded & ~ldq_15_bits_addr_is_virtual & ~ldq_retry_idx_block_15 ? 4'hF : _ldq_wakeup_idx_T_7 ? 4'h0 : _ldq_wakeup_idx_T_15 ? 4'h1 : _ldq_wakeup_idx_T_23 ? 4'h2 : _ldq_wakeup_idx_T_31 ? 4'h3 : _ldq_wakeup_idx_idx_T_10[3:0];	// @[Mux.scala:47:70, lsu.scala:209:16, :214:29, :305:44, :417:36, :430:31, :433:{21,36,52,71,74}, util.scala:351:{65,72}]
    can_fire_load_retry_REG <= _dtlb_io_miss_rdy;	// @[lsu.scala:248:20, :470:40]
    can_fire_sta_retry_REG <= _dtlb_io_miss_rdy;	// @[lsu.scala:248:20, :482:41]
    mem_xcpt_valids_0 <= (pf_ld_0 | pf_st_0 | ae_ld_0 | ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_ae_st & _mem_xcpt_uops_WIRE_0_uses_stq | ma_ld_0 | ma_st_0) & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & exe_tlb_uop_0_br_mask) == 12'h0;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :661:56, :662:87, :663:75, :664:75, :665:75, :666:75, :669:32, :670:80, :671:{22,41}, util.scala:118:{51,59}]
    mem_xcpt_uops_0_br_mask <= exe_tlb_uop_0_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:597:24, :673:32, util.scala:85:{25,27}]
    if (_exe_tlb_uop_T_2) begin	// @[lsu.scala:599:53]
      mem_xcpt_uops_0_rob_idx <= io_core_exe_0_req_bits_uop_rob_idx;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_ldq_idx <= io_core_exe_0_req_bits_uop_ldq_idx;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_stq_idx <= io_core_exe_0_req_bits_uop_stq_idx;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_uses_ldq <= io_core_exe_0_req_bits_uop_uses_ldq;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_uses_stq <= io_core_exe_0_req_bits_uop_uses_stq;	// @[lsu.scala:673:32]
    end
    else if (will_fire_load_retry_0_will_fire) begin	// @[lsu.scala:536:61]
      mem_xcpt_uops_0_rob_idx <= _GEN_134;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_ldq_idx <= _GEN_136;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_stq_idx <= mem_ldq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_uses_ldq <= _GEN_158;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_uses_stq <= _GEN_160;	// @[lsu.scala:465:79, :673:32]
    end
    else begin	// @[lsu.scala:536:61]
      if (will_fire_sta_retry_0_will_fire) begin	// @[lsu.scala:536:61]
        mem_xcpt_uops_0_rob_idx <= mem_stq_retry_e_out_bits_uop_rob_idx;	// @[lsu.scala:478:79, :673:32]
        mem_xcpt_uops_0_ldq_idx <= _GEN_191;	// @[lsu.scala:478:79, :673:32]
        mem_xcpt_uops_0_stq_idx <= mem_stq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:478:79, :673:32]
      end
      else begin	// @[lsu.scala:536:61]
        mem_xcpt_uops_0_rob_idx <= 6'h0;	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_ldq_idx <= 4'h0;	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_stq_idx <= 4'h0;	// @[lsu.scala:673:32]
      end
      mem_xcpt_uops_0_uses_ldq <= _exe_tlb_uop_T_4_uses_ldq;	// @[lsu.scala:602:24, :673:32]
      mem_xcpt_uops_0_uses_stq <= _exe_tlb_uop_T_4_uses_stq;	// @[lsu.scala:602:24, :673:32]
    end
    if (ma_ld_0)	// @[lsu.scala:661:56]
      mem_xcpt_causes_0 <= 4'h4;	// @[lsu.scala:305:44, :674:32]
    else if (ma_st_0)	// @[lsu.scala:662:87]
      mem_xcpt_causes_0 <= 4'h6;	// @[lsu.scala:305:44, :674:32]
    else if (pf_ld_0)	// @[lsu.scala:663:75]
      mem_xcpt_causes_0 <= 4'hD;	// @[lsu.scala:305:44, :674:32]
    else if (pf_st_0)	// @[lsu.scala:664:75]
      mem_xcpt_causes_0 <= 4'hF;	// @[lsu.scala:305:44, :674:32]
    else	// @[lsu.scala:664:75]
      mem_xcpt_causes_0 <= {2'h1, ~ae_ld_0, 1'h1};	// @[lsu.scala:665:75, :674:32, :678:8, :679:8]
    if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
      mem_xcpt_vaddrs_0 <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:681:32]
    else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= _GEN_261;	// @[lsu.scala:610:24, :681:32]
    else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= _GEN_184;	// @[lsu.scala:465:79, :681:32]
    else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= _GEN_193;	// @[lsu.scala:478:79, :681:32]
    else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= hella_req_addr;	// @[lsu.scala:242:34, :681:32]
    else	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= 40'h0;	// @[lsu.scala:681:32]
    REG <= _T_144 | will_fire_sta_incoming_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire;	// @[lsu.scala:536:61, :567:63, :720:21, :721:33]
    fired_load_incoming_REG <= will_fire_load_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :896:{51,79}, util.scala:118:59]
    fired_stad_incoming_REG <= will_fire_stad_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :897:{51,79}, util.scala:118:59]
    fired_sta_incoming_REG <= will_fire_sta_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :898:{51,79}, util.scala:118:59]
    fired_std_incoming_REG <= will_fire_std_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :899:{51,79}, util.scala:118:59]
    fired_stdf_incoming <= fp_stdata_fire & (io_core_brupdate_b1_mispredict_mask & io_core_fp_stdata_bits_uop_br_mask) == 12'h0;	// @[Decoupled.scala:51:35, lsu.scala:900:{37,62}, util.scala:118:{51,59}]
    fired_sfence_0 <= will_fire_sfence_0_will_fire;	// @[lsu.scala:536:61, :901:37]
    fired_release_0 <= will_fire_release_0_will_fire;	// @[lsu.scala:536:61, :902:37]
    fired_load_retry_REG <= will_fire_load_retry_0_will_fire & (io_core_brupdate_b1_mispredict_mask & _GEN_125) == 12'h0;	// @[lsu.scala:465:79, :536:61, :903:{51,79}, util.scala:118:{51,59}]
    fired_sta_retry_REG <= will_fire_sta_retry_0_will_fire & _mem_stq_retry_e_out_valid_T == 12'h0;	// @[lsu.scala:536:61, :904:{51,79}, util.scala:118:{51,59}]
    fired_load_wakeup_REG <= will_fire_load_wakeup_0_will_fire & (io_core_brupdate_b1_mispredict_mask & _GEN_194) == 12'h0;	// @[lsu.scala:502:88, :536:61, :906:{51,79}, util.scala:118:{51,59}]
    mem_incoming_uop_0_br_mask <= io_core_exe_0_req_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:910:37, util.scala:85:{25,27}]
    mem_incoming_uop_0_rob_idx <= io_core_exe_0_req_bits_uop_rob_idx;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_ldq_idx <= io_core_exe_0_req_bits_uop_ldq_idx;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_stq_idx <= io_core_exe_0_req_bits_uop_stq_idx;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_fp_val <= io_core_exe_0_req_bits_uop_fp_val;	// @[lsu.scala:910:37]
    mem_ldq_incoming_e_0_bits_uop_br_mask <= _GEN_95[io_core_exe_0_req_bits_uop_ldq_idx] & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:264:49, :911:37, util.scala:85:27, :89:21]
    mem_ldq_incoming_e_0_bits_uop_stq_idx <= _GEN_96[io_core_exe_0_req_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :911:37]
    mem_ldq_incoming_e_0_bits_uop_mem_size <= _GEN_97[io_core_exe_0_req_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :911:37]
    mem_ldq_incoming_e_0_bits_st_dep_mask <= _GEN_100[io_core_exe_0_req_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :911:37]
    mem_stq_incoming_e_0_valid <= _GEN_1[io_core_exe_0_req_bits_uop_stq_idx] & (io_core_brupdate_b1_mispredict_mask & stq_incoming_e_0_bits_uop_br_mask) == 12'h0;	// @[lsu.scala:223:42, :264:49, :912:37, util.scala:108:31, :118:{51,59}]
    mem_stq_incoming_e_0_bits_uop_br_mask <= stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:264:49, :912:37, util.scala:85:27, :89:21]
    mem_stq_incoming_e_0_bits_uop_rob_idx <= _GEN_35[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_uop_stq_idx <= _GEN_37[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_uop_mem_size <= _GEN_54[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_uop_is_amo <= _GEN_60[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_addr_valid <= _mem_stq_incoming_e_WIRE_0_bits_addr_valid;	// @[lsu.scala:264:49, :912:37]
    mem_stq_incoming_e_0_bits_addr_is_virtual <= _GEN_89[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_data_valid <= _GEN_90[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_ldq_wakeup_e_bits_uop_br_mask <= _GEN_194 & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:502:88, :913:37, util.scala:85:27, :89:21]
    mem_ldq_wakeup_e_bits_uop_stq_idx <= mem_ldq_wakeup_e_out_bits_uop_stq_idx;	// @[lsu.scala:502:88, :913:37]
    mem_ldq_wakeup_e_bits_uop_mem_size <= mem_ldq_wakeup_e_out_bits_uop_mem_size;	// @[lsu.scala:502:88, :913:37]
    mem_ldq_wakeup_e_bits_st_dep_mask <= mem_ldq_wakeup_e_out_bits_st_dep_mask;	// @[lsu.scala:502:88, :913:37]
    mem_ldq_retry_e_bits_uop_br_mask <= _GEN_125 & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:465:79, :914:37, util.scala:85:27, :89:21]
    mem_ldq_retry_e_bits_uop_stq_idx <= mem_ldq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:465:79, :914:37]
    mem_ldq_retry_e_bits_uop_mem_size <= mem_ldq_retry_e_out_bits_uop_mem_size;	// @[lsu.scala:465:79, :914:37]
    mem_ldq_retry_e_bits_st_dep_mask <= _GEN_100[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79, :914:37]
    mem_stq_retry_e_valid <= _GEN_189 & _mem_stq_retry_e_out_valid_T == 12'h0;	// @[lsu.scala:478:79, :915:37, util.scala:108:31, :118:{51,59}]
    mem_stq_retry_e_bits_uop_br_mask <= _GEN_190 & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:478:79, :915:37, util.scala:85:27, :89:21]
    mem_stq_retry_e_bits_uop_rob_idx <= mem_stq_retry_e_out_bits_uop_rob_idx;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_uop_stq_idx <= mem_stq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_uop_mem_size <= mem_stq_retry_e_out_bits_uop_mem_size;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_uop_is_amo <= mem_stq_retry_e_out_bits_uop_is_amo;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_data_valid <= _GEN_90[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79, :915:37]
    mem_stdf_uop_br_mask <= io_core_fp_stdata_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:924:37, util.scala:85:{25,27}]
    mem_stdf_uop_rob_idx <= io_core_fp_stdata_bits_uop_rob_idx;	// @[lsu.scala:924:37]
    mem_stdf_uop_stq_idx <= io_core_fp_stdata_bits_uop_stq_idx;	// @[lsu.scala:924:37]
    mem_tlb_miss_0 <= exe_tlb_miss_0;	// @[lsu.scala:710:58, :927:41]
    mem_tlb_uncacheable_0 <= ~_dtlb_io_resp_0_cacheable;	// @[lsu.scala:248:20, :713:43, :928:41]
    if (_GEN_268)	// @[lsu.scala:768:39, :770:30, :775:43]
      mem_paddr_0 <= _GEN_262;	// @[lsu.scala:770:30, :929:41]
    else if (will_fire_store_commit_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_88;	// @[lsu.scala:223:42, :929:41]
    else if (will_fire_load_wakeup_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_195;	// @[lsu.scala:502:88, :929:41]
    else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_262;	// @[lsu.scala:770:30, :929:41]
    else if (will_fire_hella_wakeup_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_267;	// @[lsu.scala:824:39, :929:41]
    else	// @[lsu.scala:536:61]
      mem_paddr_0 <= 40'h0;	// @[lsu.scala:929:41]
    if (fired_stad_incoming_REG | fired_sta_incoming_REG | fired_std_incoming_REG)	// @[lsu.scala:897:51, :898:51, :899:51, :942:35, :947:27, :949:41, :955:27, :957:41, :963:27, :965:35]
      clr_bsy_rob_idx_0 <= mem_stq_incoming_e_0_bits_uop_rob_idx;	// @[lsu.scala:912:37, :933:28]
    else if (fired_sfence_0)	// @[lsu.scala:901:37]
      clr_bsy_rob_idx_0 <= mem_incoming_uop_0_rob_idx;	// @[lsu.scala:910:37, :933:28]
    else if (fired_sta_retry_REG)	// @[lsu.scala:904:51]
      clr_bsy_rob_idx_0 <= mem_stq_retry_e_bits_uop_rob_idx;	// @[lsu.scala:915:37, :933:28]
    else	// @[lsu.scala:904:51]
      clr_bsy_rob_idx_0 <= 6'h0;	// @[lsu.scala:933:28]
    if (fired_stad_incoming_REG)	// @[lsu.scala:897:51]
      clr_bsy_brmask_0 <= mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:912:37, :934:28, util.scala:85:{25,27}]
    else if (fired_sta_incoming_REG)	// @[lsu.scala:898:51]
      clr_bsy_brmask_0 <= mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:912:37, :934:28, util.scala:85:{25,27}]
    else if (fired_std_incoming_REG)	// @[lsu.scala:899:51]
      clr_bsy_brmask_0 <= mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:912:37, :934:28, util.scala:85:{25,27}]
    else if (fired_sfence_0)	// @[lsu.scala:901:37]
      clr_bsy_brmask_0 <= mem_incoming_uop_0_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:910:37, :934:28, util.scala:85:{25,27}]
    else if (fired_sta_retry_REG)	// @[lsu.scala:904:51]
      clr_bsy_brmask_0 <= mem_stq_retry_e_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:915:37, :934:28, util.scala:85:{25,27}]
    else	// @[lsu.scala:904:51]
      clr_bsy_brmask_0 <= 12'h0;	// @[lsu.scala:934:28]
    io_core_clr_bsy_0_valid_REG <= io_core_exception;	// @[lsu.scala:981:62]
    io_core_clr_bsy_0_valid_REG_1 <= io_core_exception;	// @[lsu.scala:981:101]
    io_core_clr_bsy_0_valid_REG_2 <= io_core_clr_bsy_0_valid_REG_1;	// @[lsu.scala:981:{93,101}]
    if (fired_stdf_incoming) begin	// @[lsu.scala:900:37]
      stdf_clr_bsy_rob_idx <= mem_stdf_uop_rob_idx;	// @[lsu.scala:924:37, :986:33]
      stdf_clr_bsy_brmask <= mem_stdf_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:924:37, :987:33, util.scala:85:{25,27}]
    end
    else begin	// @[lsu.scala:900:37]
      stdf_clr_bsy_rob_idx <= 6'h0;	// @[lsu.scala:986:33]
      stdf_clr_bsy_brmask <= 12'h0;	// @[lsu.scala:987:33]
    end
    io_core_clr_bsy_1_valid_REG <= io_core_exception;	// @[lsu.scala:1006:67]
    io_core_clr_bsy_1_valid_REG_1 <= io_core_exception;	// @[lsu.scala:1006:106]
    io_core_clr_bsy_1_valid_REG_2 <= io_core_clr_bsy_1_valid_REG_1;	// @[lsu.scala:1006:{98,106}]
    lcam_addr_REG <= exe_tlb_paddr_0;	// @[Cat.scala:33:92, lsu.scala:1028:45]
    lcam_addr_REG_1 <= io_dmem_release_bits_address;	// @[lsu.scala:1029:67]
    lcam_ldq_idx_REG <= ldq_wakeup_idx;	// @[lsu.scala:430:31, :1039:58]
    lcam_ldq_idx_REG_1 <= ldq_retry_idx;	// @[lsu.scala:415:30, :1040:58]
    lcam_stq_idx_REG <= stq_retry_idx;	// @[lsu.scala:422:30, :1044:58]
    if (will_fire_load_incoming_0_will_fire) begin	// @[lsu.scala:536:61]
      s1_executing_loads_0 <= _GEN_215 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_1 <= _GEN_216 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_2 <= _GEN_217 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_3 <= _GEN_218 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_4 <= _GEN_219 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_5 <= _GEN_220 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_6 <= _GEN_221 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_7 <= _GEN_222 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_8 <= _GEN_223 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_9 <= _GEN_224 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_10 <= _GEN_225 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_11 <= _GEN_226 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_12 <= _GEN_227 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_13 <= _GEN_228 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_14 <= _GEN_229 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_15 <= (&io_core_exe_0_req_bits_uop_ldq_idx) & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
    end
    else if (will_fire_load_retry_0_will_fire) begin	// @[lsu.scala:536:61]
      s1_executing_loads_0 <= _GEN_230 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_1 <= _GEN_232 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_2 <= _GEN_234 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_3 <= _GEN_236 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_4 <= _GEN_238 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_5 <= _GEN_240 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_6 <= _GEN_242 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_7 <= _GEN_244 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_8 <= _GEN_246 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_9 <= _GEN_248 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_10 <= _GEN_250 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_11 <= _GEN_252 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_12 <= _GEN_254 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_13 <= _GEN_256 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_14 <= _GEN_258 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_15 <= (&ldq_retry_idx) & dmem_req_fire_0;	// @[lsu.scala:415:30, :574:49, :754:55, :756:36, :780:41, :1058:35]
    end
    else begin	// @[lsu.scala:536:61]
      s1_executing_loads_0 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_200 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_1 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_201 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_2 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_202 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_3 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_203 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_4 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_204 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_5 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_205 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_6 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_206 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_7 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_207 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_8 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_208 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_9 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_209 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_10 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_210 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_11 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_211 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_12 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_212 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_13 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_213 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_14 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_214 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_15 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & (&ldq_wakeup_idx) & dmem_req_fire_0;	// @[lsu.scala:430:31, :536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
    end
    wb_forward_valid_0 <= _WIRE_1_0;	// @[lsu.scala:1066:36, :1191:53]
    if (fired_load_incoming_REG)	// @[lsu.scala:896:51]
      wb_forward_ldq_idx_0 <= mem_incoming_uop_0_ldq_idx;	// @[lsu.scala:910:37, :1067:36]
    else if (fired_load_wakeup_REG)	// @[lsu.scala:906:51]
      wb_forward_ldq_idx_0 <= lcam_ldq_idx_REG;	// @[lsu.scala:1039:58, :1067:36]
    else if (fired_load_retry_REG)	// @[lsu.scala:903:51]
      wb_forward_ldq_idx_0 <= lcam_ldq_idx_REG_1;	// @[lsu.scala:1040:58, :1067:36]
    else	// @[lsu.scala:903:51]
      wb_forward_ldq_idx_0 <= 4'h0;	// @[lsu.scala:1067:36]
    if (_lcam_addr_T_1)	// @[lsu.scala:1027:86]
      wb_forward_ld_addr_0 <= _GEN_272;	// @[lsu.scala:1027:37, :1068:36]
    else if (fired_release_0)	// @[lsu.scala:902:37]
      wb_forward_ld_addr_0 <= _GEN_271;	// @[lsu.scala:1029:41, :1068:36]
    else	// @[lsu.scala:902:37]
      wb_forward_ld_addr_0 <= mem_paddr_0;	// @[lsu.scala:929:41, :1068:36]
    wb_forward_stq_idx_0 <= _forwarding_age_logic_0_io_forwarding_idx;	// @[lsu.scala:1069:36, :1180:57]
    older_nacked_REG <= nacking_loads_0;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_1 <= nacking_loads_1;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_1 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_2 <= nacking_loads_2;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_2 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_3 <= nacking_loads_3;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_3 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_4 <= nacking_loads_4;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_4 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_5 <= nacking_loads_5;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_5 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_6 <= nacking_loads_6;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_6 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_7 <= nacking_loads_7;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_7 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_8 <= nacking_loads_8;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_8 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_9 <= nacking_loads_9;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_9 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_10 <= nacking_loads_10;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_10 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_11 <= nacking_loads_11;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_11 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_12 <= nacking_loads_12;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_12 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_13 <= nacking_loads_13;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_13 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_14 <= nacking_loads_14;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_14 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_15 <= nacking_loads_15;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_15 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    io_dmem_s1_kill_0_REG_16 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_17 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_18 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_19 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_20 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_21 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_22 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_23 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_24 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_25 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_26 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_27 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_28 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_29 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_30 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_31 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_32 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_33 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_34 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_35 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_36 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_37 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_38 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_39 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_40 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_41 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_42 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_43 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_44 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_45 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_46 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_47 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_48 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_49 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_50 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_51 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_52 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_53 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_54 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_55 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_56 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_57 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_58 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_59 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_60 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_61 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_62 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_63 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    REG_1 <= io_core_exception;	// @[lsu.scala:1191:64]
    REG_2 <= (ldst_addr_matches_0_0 | ldst_addr_matches_0_1 | ldst_addr_matches_0_2 | ldst_addr_matches_0_3 | ldst_addr_matches_0_4 | ldst_addr_matches_0_5 | ldst_addr_matches_0_6 | ldst_addr_matches_0_7 | ldst_addr_matches_0_8 | ldst_addr_matches_0_9 | ldst_addr_matches_0_10 | ldst_addr_matches_0_11 | ldst_addr_matches_0_12 | ldst_addr_matches_0_13 | ldst_addr_matches_0_14 | ldst_addr_matches_0_15) & ~_WIRE_1_0;	// @[lsu.scala:1051:38, :1150:72, :1152:9, :1191:53, :1201:{18,48,53,56}]
    if (will_fire_store_commit_0_will_fire | ~can_fire_store_commit_0)	// @[lsu.scala:493:79, :536:61, :1207:{37,40}]
      store_blocked_counter <= 4'h0;	// @[lsu.scala:1206:36]
    else if (can_fire_store_commit_0 & ~will_fire_store_commit_0_will_fire) begin	// @[lsu.scala:493:79, :536:61, :584:6, :1209:43]
      if (&store_blocked_counter)	// @[lsu.scala:1206:36, :1210:58]
        store_blocked_counter <= 4'hF;	// @[lsu.scala:305:44, :1206:36]
      else	// @[lsu.scala:1210:58]
        store_blocked_counter <= store_blocked_counter + 4'h1;	// @[lsu.scala:305:44, :1206:36, :1210:96]
    end
    r_xcpt_uop_br_mask <= xcpt_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:1238:25, :1245:21, util.scala:85:{25,27}]
    if (use_mem_xcpt) begin	// @[lsu.scala:1243:115]
      r_xcpt_uop_rob_idx <= mem_xcpt_uops_0_rob_idx;	// @[lsu.scala:673:32, :1238:25]
      r_xcpt_cause <= {1'h0, mem_xcpt_causes_0};	// @[lsu.scala:674:32, :1238:25, :1252:28]
    end
    else begin	// @[lsu.scala:1243:115]
      r_xcpt_uop_rob_idx <= _GEN_1010;	// @[lsu.scala:1238:25, util.scala:363:52]
      r_xcpt_cause <= 5'h10;	// @[Mux.scala:47:70, lsu.scala:1238:25]
    end
    r_xcpt_badvaddr <= mem_xcpt_vaddrs_0;	// @[lsu.scala:681:32, :1238:25]
    io_core_ld_miss_REG <= _io_core_spec_ld_wakeup_0_valid_output;	// @[lsu.scala:1262:69, :1382:37]
    spec_ld_succeed_REG <= _io_core_spec_ld_wakeup_0_valid_output;	// @[lsu.scala:1262:69, :1384:13]
    spec_ld_succeed_REG_1 <= mem_incoming_uop_0_ldq_idx;	// @[lsu.scala:910:37, :1386:56]
    if (reset) begin
      hella_state <= 3'h0;	// @[lsu.scala:241:38]
      live_store_mask <= 16'h0;	// @[lsu.scala:259:32]
      clr_bsy_valid_0 <= 1'h0;	// @[lsu.scala:932:32]
      stdf_clr_bsy_valid <= 1'h0;	// @[lsu.scala:985:37]
      r_xcpt_valid <= 1'h0;	// @[lsu.scala:1237:29]
    end
    else begin
      hella_state <= _GEN_1236[hella_state];	// @[lsu.scala:241:38, :1529:{21,34}, :1531:35, :1535:{28,38}, :1541:34, :1552:{28,43}, :1554:17, :1555:{28,38}, :1557:63, :1562:{28,40}, :1564:69, :1578:{28,42}, :1581:76, :1584:40]
      live_store_mask <= ({16{dis_st_val_1}} & 16'h1 << _T_42 | _T_38) & ~{stq_15_valid & (|_T_1334), stq_14_valid & (|_T_1324), stq_13_valid & (|_T_1314), stq_12_valid & (|_T_1304), stq_11_valid & (|_T_1294), stq_10_valid & (|_T_1284), stq_9_valid & (|_T_1274), stq_8_valid & (|_T_1264), stq_7_valid & (|_T_1254), stq_6_valid & (|_T_1244), stq_5_valid & (|_T_1234), stq_4_valid & (|_T_1224), stq_3_valid & (|_T_1214), stq_2_valid & (|_T_1204), stq_1_valid & (|_T_1194), stq_0_valid & (|_T_1184)} & ~{_T_1429 & ~reset & _T_1478, _T_1429 & ~reset & _T_1475, _T_1429 & ~reset & _T_1472, _T_1429 & ~reset & _T_1469, _T_1429 & ~reset & _T_1466, _T_1429 & ~reset & _T_1463, _T_1429 & ~reset & _T_1460, _T_1429 & ~reset & _T_1457, _T_1429 & ~reset & _T_1454, _T_1429 & ~reset & _T_1451, _T_1429 & ~reset & _T_1448, _T_1429 & ~reset & _T_1445, _T_1429 & ~reset & _T_1442, _T_1429 & ~reset & _T_1439, _T_1429 & ~reset & _T_1436, _T_1429 & ~reset & _T_1433};	// @[lsu.scala:210:16, :259:32, :260:71, :302:85, :336:{31,72}, :338:21, :1403:25, :1406:5, :1410:7, :1596:36, :1598:22, :1599:3, :1604:5, :1624:38, :1625:9, :1649:{21,40,48}, :1650:{21,42}, util.scala:118:{51,59}]
      if (fired_stad_incoming_REG)	// @[lsu.scala:897:51]
        clr_bsy_valid_0 <= mem_stq_incoming_e_0_valid & ~mem_tlb_miss_0 & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 12'h0;	// @[lsu.scala:912:37, :927:41, :932:32, :944:29, :945:{29,68}, util.scala:118:{51,59}]
      else if (fired_sta_incoming_REG)	// @[lsu.scala:898:51]
        clr_bsy_valid_0 <= mem_stq_incoming_e_0_valid & mem_stq_incoming_e_0_bits_data_valid & ~mem_tlb_miss_0 & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 12'h0;	// @[lsu.scala:912:37, :927:41, :932:32, :952:29, :953:{29,69}, util.scala:118:{51,59}]
      else if (fired_std_incoming_REG)	// @[lsu.scala:899:51]
        clr_bsy_valid_0 <= mem_stq_incoming_e_0_valid & mem_stq_incoming_e_0_bits_addr_valid & ~mem_stq_incoming_e_0_bits_addr_is_virtual & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 12'h0;	// @[lsu.scala:912:37, :932:32, :960:29, :961:{29,74}, util.scala:118:{51,59}]
      else	// @[lsu.scala:899:51]
        clr_bsy_valid_0 <= fired_sfence_0 | fired_sta_retry_REG & mem_stq_retry_e_valid & mem_stq_retry_e_bits_data_valid & ~mem_tlb_miss_0 & ~mem_stq_retry_e_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_retry_e_bits_uop_br_mask) == 12'h0;	// @[lsu.scala:901:37, :904:51, :915:37, :927:41, :932:32, :937:25, :965:35, :966:27, :969:38, :970:27, :972:29, :973:29, util.scala:118:{51,59}]
      stdf_clr_bsy_valid <= fired_stdf_incoming & _GEN_1[mem_stdf_uop_stq_idx] & _GEN_86[mem_stdf_uop_stq_idx] & ~_GEN_89[mem_stdf_uop_stq_idx] & ~_GEN_60[mem_stdf_uop_stq_idx] & (io_core_brupdate_b1_mispredict_mask & mem_stdf_uop_br_mask) == 12'h0;	// @[lsu.scala:223:42, :900:37, :924:37, :985:37, :988:24, :991:30, :993:{26,62}, :995:29, :996:29, util.scala:118:{51,59}]
      r_xcpt_valid <= (ld_xcpt_valid | mem_xcpt_valids_0) & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & xcpt_uop_br_mask) == 12'h0;	// @[lsu.scala:669:32, :671:22, :1237:29, :1240:44, :1245:21, :1247:34, :1248:39, util.scala:118:{51,59}]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         _GEN_1237 = ~dis_ld_val & dis_st_val;	// @[lsu.scala:301:85, :302:85, :304:5, :321:5]
    wire         _GEN_1238 = ~dis_ld_val_1 & dis_st_val_1;	// @[lsu.scala:301:85, :302:85, :304:5, :321:5]
    wire         _GEN_1239 = ~will_fire_load_incoming_0_will_fire & ~will_fire_load_retry_0_will_fire & ~will_fire_store_commit_0_will_fire;	// @[lsu.scala:536:61, :768:39, :775:43, :782:45]
    wire         _GEN_1240 = _GEN_1239 & ~will_fire_load_wakeup_0_will_fire;	// @[lsu.scala:536:61, :782:45, :796:44]
    wire  [15:0] _GEN_1241 = {{ldq_15_bits_forward_std_val}, {ldq_14_bits_forward_std_val}, {ldq_13_bits_forward_std_val}, {ldq_12_bits_forward_std_val}, {ldq_11_bits_forward_std_val}, {ldq_10_bits_forward_std_val}, {ldq_9_bits_forward_std_val}, {ldq_8_bits_forward_std_val}, {ldq_7_bits_forward_std_val}, {ldq_6_bits_forward_std_val}, {ldq_5_bits_forward_std_val}, {ldq_4_bits_forward_std_val}, {ldq_3_bits_forward_std_val}, {ldq_2_bits_forward_std_val}, {ldq_1_bits_forward_std_val}, {ldq_0_bits_forward_std_val}};	// @[lsu.scala:209:16, :1461:39]
    always @(posedge clock) begin	// @[lsu.scala:223:10]
      if (~reset & ~(io_core_brupdate_b2_mispredict | _GEN_2 | stq_head == stq_execute_head | stq_tail == stq_execute_head)) begin	// @[lsu.scala:216:29, :217:29, :219:29, :223:{10,42}, :225:{20,41}, :226:20]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:223:10]
          $error("Assertion failed: stq_execute_head got off track.\n    at lsu.scala:223 assert (io.core.brupdate.b2.mispredict ||\n");	// @[lsu.scala:223:10]
        if (`STOP_COND_)	// @[lsu.scala:223:10]
          $fatal;	// @[lsu.scala:223:10]
      end
      if (dis_ld_val & ~reset & ldq_tail != io_core_dis_uops_0_bits_ldq_idx) begin	// @[lsu.scala:215:29, :301:85, :317:{14,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:317:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:317 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[lsu.scala:317:14]
        if (`STOP_COND_)	// @[lsu.scala:317:14]
          $fatal;	// @[lsu.scala:317:14]
      end
      if (dis_ld_val & ~reset & _GEN_94[ldq_tail]) begin	// @[lsu.scala:215:29, :301:85, :305:44, :318:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:318:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:318 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[lsu.scala:318:14]
        if (`STOP_COND_)	// @[lsu.scala:318:14]
          $fatal;	// @[lsu.scala:318:14]
      end
      if (_GEN_1237 & ~reset & stq_tail != io_core_dis_uops_0_bits_stq_idx) begin	// @[lsu.scala:217:29, :321:5, :329:{14,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:329:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:329 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[lsu.scala:329:14]
        if (`STOP_COND_)	// @[lsu.scala:329:14]
          $fatal;	// @[lsu.scala:329:14]
      end
      if (_GEN_1237 & ~reset & _GEN_1[stq_tail]) begin	// @[lsu.scala:217:29, :223:42, :321:5, :322:39, :330:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:330:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:330 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[lsu.scala:330:14]
        if (`STOP_COND_)	// @[lsu.scala:330:14]
          $fatal;	// @[lsu.scala:330:14]
      end
      if (~reset & dis_ld_val & dis_st_val) begin	// @[lsu.scala:301:85, :302:85, :341:11]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:341:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:341 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[lsu.scala:341:11]
        if (`STOP_COND_)	// @[lsu.scala:341:11]
          $fatal;	// @[lsu.scala:341:11]
      end
      if (dis_ld_val_1 & ~reset & _T_35 != io_core_dis_uops_1_bits_ldq_idx) begin	// @[lsu.scala:301:85, :317:{14,26}, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:317:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:317 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[lsu.scala:317:14]
        if (`STOP_COND_)	// @[lsu.scala:317:14]
          $fatal;	// @[lsu.scala:317:14]
      end
      if (dis_ld_val_1 & ~reset & _GEN_94[_T_35]) begin	// @[lsu.scala:301:85, :305:44, :318:14, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:318:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:318 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[lsu.scala:318:14]
        if (`STOP_COND_)	// @[lsu.scala:318:14]
          $fatal;	// @[lsu.scala:318:14]
      end
      if (_GEN_1238 & ~reset & _T_42 != io_core_dis_uops_1_bits_stq_idx) begin	// @[lsu.scala:321:5, :329:{14,26}, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:329:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:329 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[lsu.scala:329:14]
        if (`STOP_COND_)	// @[lsu.scala:329:14]
          $fatal;	// @[lsu.scala:329:14]
      end
      if (_GEN_1238 & ~reset & _GEN_1[_T_42]) begin	// @[lsu.scala:223:42, :321:5, :322:39, :330:14, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:330:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:330 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[lsu.scala:330:14]
        if (`STOP_COND_)	// @[lsu.scala:330:14]
          $fatal;	// @[lsu.scala:330:14]
      end
      if (~reset & dis_ld_val_1 & dis_st_val_1) begin	// @[lsu.scala:301:85, :302:85, :341:11]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:341:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:341 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[lsu.scala:341:11]
        if (`STOP_COND_)	// @[lsu.scala:341:11]
          $fatal;	// @[lsu.scala:341:11]
      end
      if (~reset & io_core_exe_0_req_valid & ~(_T_144 | will_fire_sta_incoming_0_will_fire | will_fire_std_incoming_0_will_fire | will_fire_sfence_0_will_fire)) begin	// @[lsu.scala:536:61, :567:{11,34,63,151}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:567:11]
          $error("Assertion failed\n    at lsu.scala:567 assert(!(exe_req(w).valid && !(will_fire_load_incoming(w) || will_fire_stad_incoming(w) || will_fire_sta_incoming(w) || will_fire_std_incoming(w) || will_fire_sfence(w))))\n");	// @[lsu.scala:567:11]
        if (`STOP_COND_)	// @[lsu.scala:567:11]
          $fatal;	// @[lsu.scala:567:11]
      end
      if (~reset & (|hella_state) & hella_req_cmd == 5'h14) begin	// @[Mux.scala:47:70, lsu.scala:241:38, :242:34, :593:{9,24,53}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:593:9]
          $error("Assertion failed: SFENCE through hella interface not supported\n    at lsu.scala:593 assert(!(hella_state =/= h_ready && hella_req.cmd === rocket.M_SFENCE),\n");	// @[lsu.scala:593:9]
        if (`STOP_COND_)	// @[lsu.scala:593:9]
          $fatal;	// @[lsu.scala:593:9]
      end
      if (~reset & ~_will_fire_store_commit_0_T_2 & exe_tlb_uop_0_is_fence) begin	// @[lsu.scala:538:31, :576:25, :597:24, :684:12]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:684:12]
          $error("Assertion failed: Fence is pretending to talk to the TLB\n    at lsu.scala:684 assert (!(dtlb.io.req(w).valid && exe_tlb_uop(w).is_fence), \"Fence is pretending to talk to the TLB\")\n");	// @[lsu.scala:684:12]
        if (`STOP_COND_)	// @[lsu.scala:684:12]
          $fatal;	// @[lsu.scala:684:12]
      end
      if (~reset & (will_fire_load_incoming_0_will_fire | will_fire_sta_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire) & io_core_exe_0_req_bits_mxcpt_valid & ~_will_fire_store_commit_0_T_2 & ~(exe_tlb_uop_0_ctrl_is_load | exe_tlb_uop_0_ctrl_is_sta)) begin	// @[lsu.scala:536:61, :538:31, :576:25, :597:24, :685:{12,72}, :687:{5,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:685:12]
          $error("Assertion failed: A uop that's not a load or store-address is throwing a memory exception.\n    at lsu.scala:685 assert (!((will_fire_load_incoming(w) || will_fire_sta_incoming(w) || will_fire_stad_incoming(w)) &&\n");	// @[lsu.scala:685:12]
        if (`STOP_COND_)	// @[lsu.scala:685:12]
          $fatal;	// @[lsu.scala:685:12]
      end
      if (~reset & ~(exe_tlb_paddr_0 == _dtlb_io_resp_0_paddr | io_core_exe_0_req_bits_sfence_valid)) begin	// @[Cat.scala:33:92, lsu.scala:248:20, :716:{12,30,56}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:716:12]
          $error("Assertion failed: [lsu] paddrs should match.\n    at lsu.scala:716 assert (exe_tlb_paddr(w) === dtlb.io.resp(w).paddr || exe_req(w).bits.sfence.valid, \"[lsu] paddrs should match.\")\n");	// @[lsu.scala:716:12]
        if (`STOP_COND_)	// @[lsu.scala:716:12]
          $fatal;	// @[lsu.scala:716:12]
      end
      if (mem_xcpt_valids_0 & ~reset & ~REG) begin	// @[lsu.scala:669:32, :720:{13,21}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:720:13]
          $error("Assertion failed\n    at lsu.scala:720 assert(RegNext(will_fire_load_incoming(w) || will_fire_stad_incoming(w) || will_fire_sta_incoming(w) ||\n");	// @[lsu.scala:720:13]
        if (`STOP_COND_)	// @[lsu.scala:720:13]
          $fatal;	// @[lsu.scala:720:13]
      end
      if (mem_xcpt_valids_0 & ~reset & (mem_xcpt_uops_0_uses_ldq ^ ~mem_xcpt_uops_0_uses_stq)) begin	// @[lsu.scala:669:32, :673:32, :723:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:723:13]
          $error("Assertion failed\n    at lsu.scala:723 assert(mem_xcpt_uops(w).uses_ldq ^ mem_xcpt_uops(w).uses_stq)\n");	// @[lsu.scala:723:13]
        if (`STOP_COND_)	// @[lsu.scala:723:13]
          $fatal;	// @[lsu.scala:723:13]
      end
      if (will_fire_load_incoming_0_will_fire & ~reset & _GEN_99[io_core_exe_0_req_bits_uop_ldq_idx]) begin	// @[lsu.scala:264:49, :536:61, :774:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:774:13]
          $error("Assertion failed\n    at lsu.scala:774 assert(!ldq_incoming_e(w).bits.executed)\n");	// @[lsu.scala:774:13]
        if (`STOP_COND_)	// @[lsu.scala:774:13]
          $fatal;	// @[lsu.scala:774:13]
      end
      if (~will_fire_load_incoming_0_will_fire & will_fire_load_retry_0_will_fire & ~reset & _GEN_99[ldq_retry_idx]) begin	// @[lsu.scala:264:49, :415:30, :465:79, :536:61, :768:39, :781:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:781:13]
          $error("Assertion failed\n    at lsu.scala:781 assert(!ldq_retry_e.bits.executed)\n");	// @[lsu.scala:781:13]
        if (`STOP_COND_)	// @[lsu.scala:781:13]
          $fatal;	// @[lsu.scala:781:13]
      end
      if (_GEN_1239 & will_fire_load_wakeup_0_will_fire & ~reset & ~(~_GEN_198 & ~_GEN_196)) begin	// @[lsu.scala:502:88, :505:31, :506:31, :536:61, :782:45, :803:{13,42}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:803:13]
          $error("Assertion failed\n    at lsu.scala:803 assert(!ldq_wakeup_e.bits.executed && !ldq_wakeup_e.bits.addr_is_virtual)\n");	// @[lsu.scala:803:13]
        if (`STOP_COND_)	// @[lsu.scala:803:13]
          $fatal;	// @[lsu.scala:803:13]
      end
      if (_GEN_1240 & will_fire_hella_incoming_0_will_fire & ~reset & hella_state != 3'h1) begin	// @[lsu.scala:241:38, :536:61, :796:44, :805:{13,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:805:13]
          $error("Assertion failed\n    at lsu.scala:805 assert(hella_state === h_s1)\n");	// @[lsu.scala:805:13]
        if (`STOP_COND_)	// @[lsu.scala:805:13]
          $fatal;	// @[lsu.scala:805:13]
      end
      if (_GEN_1240 & ~will_fire_hella_incoming_0_will_fire & will_fire_hella_wakeup_0_will_fire & ~reset & hella_state != 3'h5) begin	// @[lsu.scala:241:38, :536:61, :796:44, :804:47, :822:{13,26}, util.scala:351:72]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:822:13]
          $error("Assertion failed\n    at lsu.scala:822 assert(hella_state === h_replay)\n");	// @[lsu.scala:822:13]
        if (`STOP_COND_)	// @[lsu.scala:822:13]
          $fatal;	// @[lsu.scala:822:13]
      end
      if (_T_181 & ~reset & will_fire_load_incoming_0_will_fire & _GEN_98[io_core_exe_0_req_bits_uop_ldq_idx]) begin	// @[lsu.scala:264:49, :536:61, :837:38, :846:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:846:13]
          $error("Assertion failed: [lsu] Incoming load is overwriting a valid address\n    at lsu.scala:846 assert(!(will_fire_load_incoming(w) && ldq_incoming_e(w).bits.addr.valid),\n");	// @[lsu.scala:846:13]
        if (`STOP_COND_)	// @[lsu.scala:846:13]
          $fatal;	// @[lsu.scala:846:13]
      end
      if (_T_198 & ~reset & will_fire_sta_incoming_0_will_fire & _mem_stq_incoming_e_WIRE_0_bits_addr_valid) begin	// @[lsu.scala:264:49, :536:61, :850:67, :860:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:860:13]
          $error("Assertion failed: [lsu] Incoming store is overwriting a valid address\n    at lsu.scala:860 assert(!(will_fire_sta_incoming(w) && stq_incoming_e(w).bits.addr.valid),\n");	// @[lsu.scala:860:13]
        if (`STOP_COND_)	// @[lsu.scala:860:13]
          $fatal;	// @[lsu.scala:860:13]
      end
      if (_T_213 & ~reset & _GEN_90[sidx]) begin	// @[lsu.scala:223:42, :870:67, :872:21, :875:33, :879:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:879:13]
          $error("Assertion failed: [lsu] Incoming store is overwriting a valid data entry\n    at lsu.scala:879 assert(!(stq(sidx).bits.data.valid),\n");	// @[lsu.scala:879:13]
        if (`STOP_COND_)	// @[lsu.scala:879:13]
          $fatal;	// @[lsu.scala:879:13]
      end
      if (io_dmem_nack_0_valid & io_dmem_nack_0_bits_is_hella & ~reset & ~(hella_state == 3'h4 | hella_state == 3'h6)) begin	// @[lsu.scala:241:38, :1290:{15,28,39,54}, util.scala:351:72]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1290:15]
          $error("Assertion failed\n    at lsu.scala:1290 assert(hella_state === h_wait || hella_state === h_dead)\n");	// @[lsu.scala:1290:15]
        if (`STOP_COND_)	// @[lsu.scala:1290:15]
          $fatal;	// @[lsu.scala:1290:15]
      end
      if (_GEN_356 & ~_GEN_357) begin	// @[lsu.scala:1294:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1294:15]
          $error("Assertion failed\n    at lsu.scala:1294 assert(ldq(io.dmem.nack(w).bits.uop.ldq_idx).bits.executed)\n");	// @[lsu.scala:1294:15]
        if (`STOP_COND_)	// @[lsu.scala:1294:15]
          $fatal;	// @[lsu.scala:1294:15]
      end
      if (_GEN_355 & ~io_dmem_nack_0_bits_uop_uses_ldq & ~reset & ~io_dmem_nack_0_bits_uop_uses_stq) begin	// @[lsu.scala:1289:7, :1293:7, :1300:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1300:15]
          $error("Assertion failed\n    at lsu.scala:1300 assert(io.dmem.nack(w).bits.uop.uses_stq)\n");	// @[lsu.scala:1300:15]
        if (`STOP_COND_)	// @[lsu.scala:1300:15]
          $fatal;	// @[lsu.scala:1300:15]
      end
      if (_GEN_373 & ~reset & io_dmem_resp_0_bits_is_hella) begin	// @[lsu.scala:1310:7, :1311:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1311:15]
          $error("Assertion failed\n    at lsu.scala:1311 assert(!io.dmem.resp(w).bits.is_hella)\n");	// @[lsu.scala:1311:15]
        if (`STOP_COND_)	// @[lsu.scala:1311:15]
          $fatal;	// @[lsu.scala:1311:15]
      end
      if (_GEN_373 & ~reset & (send_iresp ^ ~send_fresp)) begin	// @[lsu.scala:1310:7, :1313:58, :1314:58, :1323:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1323:15]
          $error("Assertion failed\n    at lsu.scala:1323 assert(send_iresp ^ send_fresp)\n");	// @[lsu.scala:1323:15]
        if (`STOP_COND_)	// @[lsu.scala:1323:15]
          $fatal;	// @[lsu.scala:1323:15]
      end
      if (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & ~reset & io_dmem_resp_0_bits_is_hella) begin	// @[lsu.scala:1310:7, :1331:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1331:15]
          $error("Assertion failed\n    at lsu.scala:1331 assert(!io.dmem.resp(w).bits.is_hella)\n");	// @[lsu.scala:1331:15]
        if (`STOP_COND_)	// @[lsu.scala:1331:15]
          $fatal;	// @[lsu.scala:1331:15]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_0_bits_uop_br_mask)) & stq_0_valid & stq_0_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_1_bits_uop_br_mask)) & stq_1_valid & stq_1_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_2_bits_uop_br_mask)) & stq_2_valid & stq_2_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_3_bits_uop_br_mask)) & stq_3_valid & stq_3_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_4_bits_uop_br_mask)) & stq_4_valid & stq_4_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_5_bits_uop_br_mask)) & stq_5_valid & stq_5_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_6_bits_uop_br_mask)) & stq_6_valid & stq_6_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_7_bits_uop_br_mask)) & stq_7_valid & stq_7_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_8_bits_uop_br_mask)) & stq_8_valid & stq_8_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_9_bits_uop_br_mask)) & stq_9_valid & stq_9_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_10_bits_uop_br_mask)) & stq_10_valid & stq_10_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_11_bits_uop_br_mask)) & stq_11_valid & stq_11_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_12_bits_uop_br_mask)) & stq_12_valid & stq_12_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_13_bits_uop_br_mask)) & stq_13_valid & stq_13_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_14_bits_uop_br_mask)) & stq_14_valid & stq_14_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_15_bits_uop_br_mask)) & stq_15_valid & stq_15_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (_GEN_393 & ~_GEN_394) begin	// @[lsu.scala:1460:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1460:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1460 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[lsu.scala:1460:14]
        if (`STOP_COND_)	// @[lsu.scala:1460:14]
          $fatal;	// @[lsu.scala:1460:14]
      end
      if (_GEN_392 & ~reset & ~((_GEN_99[idx] | _GEN_1241[idx]) & _GEN_199[idx])) begin	// @[lsu.scala:264:49, :502:88, :1455:18, :1459:31, :1461:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1461 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[lsu.scala:1461:14]
        if (`STOP_COND_)	// @[lsu.scala:1461:14]
          $fatal;	// @[lsu.scala:1461:14]
      end
      if (_GEN_396 & ~_GEN_397) begin	// @[lsu.scala:1460:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1460:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1460 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[lsu.scala:1460:14]
        if (`STOP_COND_)	// @[lsu.scala:1460:14]
          $fatal;	// @[lsu.scala:1460:14]
      end
      if (_GEN_395 & ~reset & ~((_GEN_99[idx_1] | _GEN_1241[idx_1]) & _GEN_199[idx_1])) begin	// @[lsu.scala:264:49, :502:88, :1455:18, :1459:31, :1461:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1461 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[lsu.scala:1461:14]
        if (`STOP_COND_)	// @[lsu.scala:1461:14]
          $fatal;	// @[lsu.scala:1461:14]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    logic [31:0] _RANDOM_80;
    logic [31:0] _RANDOM_81;
    logic [31:0] _RANDOM_82;
    logic [31:0] _RANDOM_83;
    logic [31:0] _RANDOM_84;
    logic [31:0] _RANDOM_85;
    logic [31:0] _RANDOM_86;
    logic [31:0] _RANDOM_87;
    logic [31:0] _RANDOM_88;
    logic [31:0] _RANDOM_89;
    logic [31:0] _RANDOM_90;
    logic [31:0] _RANDOM_91;
    logic [31:0] _RANDOM_92;
    logic [31:0] _RANDOM_93;
    logic [31:0] _RANDOM_94;
    logic [31:0] _RANDOM_95;
    logic [31:0] _RANDOM_96;
    logic [31:0] _RANDOM_97;
    logic [31:0] _RANDOM_98;
    logic [31:0] _RANDOM_99;
    logic [31:0] _RANDOM_100;
    logic [31:0] _RANDOM_101;
    logic [31:0] _RANDOM_102;
    logic [31:0] _RANDOM_103;
    logic [31:0] _RANDOM_104;
    logic [31:0] _RANDOM_105;
    logic [31:0] _RANDOM_106;
    logic [31:0] _RANDOM_107;
    logic [31:0] _RANDOM_108;
    logic [31:0] _RANDOM_109;
    logic [31:0] _RANDOM_110;
    logic [31:0] _RANDOM_111;
    logic [31:0] _RANDOM_112;
    logic [31:0] _RANDOM_113;
    logic [31:0] _RANDOM_114;
    logic [31:0] _RANDOM_115;
    logic [31:0] _RANDOM_116;
    logic [31:0] _RANDOM_117;
    logic [31:0] _RANDOM_118;
    logic [31:0] _RANDOM_119;
    logic [31:0] _RANDOM_120;
    logic [31:0] _RANDOM_121;
    logic [31:0] _RANDOM_122;
    logic [31:0] _RANDOM_123;
    logic [31:0] _RANDOM_124;
    logic [31:0] _RANDOM_125;
    logic [31:0] _RANDOM_126;
    logic [31:0] _RANDOM_127;
    logic [31:0] _RANDOM_128;
    logic [31:0] _RANDOM_129;
    logic [31:0] _RANDOM_130;
    logic [31:0] _RANDOM_131;
    logic [31:0] _RANDOM_132;
    logic [31:0] _RANDOM_133;
    logic [31:0] _RANDOM_134;
    logic [31:0] _RANDOM_135;
    logic [31:0] _RANDOM_136;
    logic [31:0] _RANDOM_137;
    logic [31:0] _RANDOM_138;
    logic [31:0] _RANDOM_139;
    logic [31:0] _RANDOM_140;
    logic [31:0] _RANDOM_141;
    logic [31:0] _RANDOM_142;
    logic [31:0] _RANDOM_143;
    logic [31:0] _RANDOM_144;
    logic [31:0] _RANDOM_145;
    logic [31:0] _RANDOM_146;
    logic [31:0] _RANDOM_147;
    logic [31:0] _RANDOM_148;
    logic [31:0] _RANDOM_149;
    logic [31:0] _RANDOM_150;
    logic [31:0] _RANDOM_151;
    logic [31:0] _RANDOM_152;
    logic [31:0] _RANDOM_153;
    logic [31:0] _RANDOM_154;
    logic [31:0] _RANDOM_155;
    logic [31:0] _RANDOM_156;
    logic [31:0] _RANDOM_157;
    logic [31:0] _RANDOM_158;
    logic [31:0] _RANDOM_159;
    logic [31:0] _RANDOM_160;
    logic [31:0] _RANDOM_161;
    logic [31:0] _RANDOM_162;
    logic [31:0] _RANDOM_163;
    logic [31:0] _RANDOM_164;
    logic [31:0] _RANDOM_165;
    logic [31:0] _RANDOM_166;
    logic [31:0] _RANDOM_167;
    logic [31:0] _RANDOM_168;
    logic [31:0] _RANDOM_169;
    logic [31:0] _RANDOM_170;
    logic [31:0] _RANDOM_171;
    logic [31:0] _RANDOM_172;
    logic [31:0] _RANDOM_173;
    logic [31:0] _RANDOM_174;
    logic [31:0] _RANDOM_175;
    logic [31:0] _RANDOM_176;
    logic [31:0] _RANDOM_177;
    logic [31:0] _RANDOM_178;
    logic [31:0] _RANDOM_179;
    logic [31:0] _RANDOM_180;
    logic [31:0] _RANDOM_181;
    logic [31:0] _RANDOM_182;
    logic [31:0] _RANDOM_183;
    logic [31:0] _RANDOM_184;
    logic [31:0] _RANDOM_185;
    logic [31:0] _RANDOM_186;
    logic [31:0] _RANDOM_187;
    logic [31:0] _RANDOM_188;
    logic [31:0] _RANDOM_189;
    logic [31:0] _RANDOM_190;
    logic [31:0] _RANDOM_191;
    logic [31:0] _RANDOM_192;
    logic [31:0] _RANDOM_193;
    logic [31:0] _RANDOM_194;
    logic [31:0] _RANDOM_195;
    logic [31:0] _RANDOM_196;
    logic [31:0] _RANDOM_197;
    logic [31:0] _RANDOM_198;
    logic [31:0] _RANDOM_199;
    logic [31:0] _RANDOM_200;
    logic [31:0] _RANDOM_201;
    logic [31:0] _RANDOM_202;
    logic [31:0] _RANDOM_203;
    logic [31:0] _RANDOM_204;
    logic [31:0] _RANDOM_205;
    logic [31:0] _RANDOM_206;
    logic [31:0] _RANDOM_207;
    logic [31:0] _RANDOM_208;
    logic [31:0] _RANDOM_209;
    logic [31:0] _RANDOM_210;
    logic [31:0] _RANDOM_211;
    logic [31:0] _RANDOM_212;
    logic [31:0] _RANDOM_213;
    logic [31:0] _RANDOM_214;
    logic [31:0] _RANDOM_215;
    logic [31:0] _RANDOM_216;
    logic [31:0] _RANDOM_217;
    logic [31:0] _RANDOM_218;
    logic [31:0] _RANDOM_219;
    logic [31:0] _RANDOM_220;
    logic [31:0] _RANDOM_221;
    logic [31:0] _RANDOM_222;
    logic [31:0] _RANDOM_223;
    logic [31:0] _RANDOM_224;
    logic [31:0] _RANDOM_225;
    logic [31:0] _RANDOM_226;
    logic [31:0] _RANDOM_227;
    logic [31:0] _RANDOM_228;
    logic [31:0] _RANDOM_229;
    logic [31:0] _RANDOM_230;
    logic [31:0] _RANDOM_231;
    logic [31:0] _RANDOM_232;
    logic [31:0] _RANDOM_233;
    logic [31:0] _RANDOM_234;
    logic [31:0] _RANDOM_235;
    logic [31:0] _RANDOM_236;
    logic [31:0] _RANDOM_237;
    logic [31:0] _RANDOM_238;
    logic [31:0] _RANDOM_239;
    logic [31:0] _RANDOM_240;
    logic [31:0] _RANDOM_241;
    logic [31:0] _RANDOM_242;
    logic [31:0] _RANDOM_243;
    logic [31:0] _RANDOM_244;
    logic [31:0] _RANDOM_245;
    logic [31:0] _RANDOM_246;
    logic [31:0] _RANDOM_247;
    logic [31:0] _RANDOM_248;
    logic [31:0] _RANDOM_249;
    logic [31:0] _RANDOM_250;
    logic [31:0] _RANDOM_251;
    logic [31:0] _RANDOM_252;
    logic [31:0] _RANDOM_253;
    logic [31:0] _RANDOM_254;
    logic [31:0] _RANDOM_255;
    logic [31:0] _RANDOM_256;
    logic [31:0] _RANDOM_257;
    logic [31:0] _RANDOM_258;
    logic [31:0] _RANDOM_259;
    logic [31:0] _RANDOM_260;
    logic [31:0] _RANDOM_261;
    logic [31:0] _RANDOM_262;
    logic [31:0] _RANDOM_263;
    logic [31:0] _RANDOM_264;
    logic [31:0] _RANDOM_265;
    logic [31:0] _RANDOM_266;
    logic [31:0] _RANDOM_267;
    logic [31:0] _RANDOM_268;
    logic [31:0] _RANDOM_269;
    logic [31:0] _RANDOM_270;
    logic [31:0] _RANDOM_271;
    logic [31:0] _RANDOM_272;
    logic [31:0] _RANDOM_273;
    logic [31:0] _RANDOM_274;
    logic [31:0] _RANDOM_275;
    logic [31:0] _RANDOM_276;
    logic [31:0] _RANDOM_277;
    logic [31:0] _RANDOM_278;
    logic [31:0] _RANDOM_279;
    logic [31:0] _RANDOM_280;
    logic [31:0] _RANDOM_281;
    logic [31:0] _RANDOM_282;
    logic [31:0] _RANDOM_283;
    logic [31:0] _RANDOM_284;
    logic [31:0] _RANDOM_285;
    logic [31:0] _RANDOM_286;
    logic [31:0] _RANDOM_287;
    logic [31:0] _RANDOM_288;
    logic [31:0] _RANDOM_289;
    logic [31:0] _RANDOM_290;
    logic [31:0] _RANDOM_291;
    logic [31:0] _RANDOM_292;
    logic [31:0] _RANDOM_293;
    logic [31:0] _RANDOM_294;
    logic [31:0] _RANDOM_295;
    logic [31:0] _RANDOM_296;
    logic [31:0] _RANDOM_297;
    logic [31:0] _RANDOM_298;
    logic [31:0] _RANDOM_299;
    logic [31:0] _RANDOM_300;
    logic [31:0] _RANDOM_301;
    logic [31:0] _RANDOM_302;
    logic [31:0] _RANDOM_303;
    logic [31:0] _RANDOM_304;
    logic [31:0] _RANDOM_305;
    logic [31:0] _RANDOM_306;
    logic [31:0] _RANDOM_307;
    logic [31:0] _RANDOM_308;
    logic [31:0] _RANDOM_309;
    logic [31:0] _RANDOM_310;
    logic [31:0] _RANDOM_311;
    logic [31:0] _RANDOM_312;
    logic [31:0] _RANDOM_313;
    logic [31:0] _RANDOM_314;
    logic [31:0] _RANDOM_315;
    logic [31:0] _RANDOM_316;
    logic [31:0] _RANDOM_317;
    logic [31:0] _RANDOM_318;
    logic [31:0] _RANDOM_319;
    logic [31:0] _RANDOM_320;
    logic [31:0] _RANDOM_321;
    logic [31:0] _RANDOM_322;
    logic [31:0] _RANDOM_323;
    logic [31:0] _RANDOM_324;
    logic [31:0] _RANDOM_325;
    logic [31:0] _RANDOM_326;
    logic [31:0] _RANDOM_327;
    logic [31:0] _RANDOM_328;
    logic [31:0] _RANDOM_329;
    logic [31:0] _RANDOM_330;
    logic [31:0] _RANDOM_331;
    logic [31:0] _RANDOM_332;
    logic [31:0] _RANDOM_333;
    logic [31:0] _RANDOM_334;
    logic [31:0] _RANDOM_335;
    logic [31:0] _RANDOM_336;
    logic [31:0] _RANDOM_337;
    logic [31:0] _RANDOM_338;
    logic [31:0] _RANDOM_339;
    logic [31:0] _RANDOM_340;
    logic [31:0] _RANDOM_341;
    logic [31:0] _RANDOM_342;
    logic [31:0] _RANDOM_343;
    logic [31:0] _RANDOM_344;
    logic [31:0] _RANDOM_345;
    logic [31:0] _RANDOM_346;
    logic [31:0] _RANDOM_347;
    logic [31:0] _RANDOM_348;
    logic [31:0] _RANDOM_349;
    logic [31:0] _RANDOM_350;
    logic [31:0] _RANDOM_351;
    logic [31:0] _RANDOM_352;
    logic [31:0] _RANDOM_353;
    logic [31:0] _RANDOM_354;
    logic [31:0] _RANDOM_355;
    logic [31:0] _RANDOM_356;
    logic [31:0] _RANDOM_357;
    logic [31:0] _RANDOM_358;
    logic [31:0] _RANDOM_359;
    logic [31:0] _RANDOM_360;
    logic [31:0] _RANDOM_361;
    logic [31:0] _RANDOM_362;
    logic [31:0] _RANDOM_363;
    logic [31:0] _RANDOM_364;
    logic [31:0] _RANDOM_365;
    logic [31:0] _RANDOM_366;
    logic [31:0] _RANDOM_367;
    logic [31:0] _RANDOM_368;
    logic [31:0] _RANDOM_369;
    logic [31:0] _RANDOM_370;
    logic [31:0] _RANDOM_371;
    logic [31:0] _RANDOM_372;
    logic [31:0] _RANDOM_373;
    logic [31:0] _RANDOM_374;
    logic [31:0] _RANDOM_375;
    logic [31:0] _RANDOM_376;
    logic [31:0] _RANDOM_377;
    logic [31:0] _RANDOM_378;
    logic [31:0] _RANDOM_379;
    logic [31:0] _RANDOM_380;
    logic [31:0] _RANDOM_381;
    logic [31:0] _RANDOM_382;
    logic [31:0] _RANDOM_383;
    logic [31:0] _RANDOM_384;
    logic [31:0] _RANDOM_385;
    logic [31:0] _RANDOM_386;
    logic [31:0] _RANDOM_387;
    logic [31:0] _RANDOM_388;
    logic [31:0] _RANDOM_389;
    logic [31:0] _RANDOM_390;
    logic [31:0] _RANDOM_391;
    logic [31:0] _RANDOM_392;
    logic [31:0] _RANDOM_393;
    logic [31:0] _RANDOM_394;
    logic [31:0] _RANDOM_395;
    logic [31:0] _RANDOM_396;
    logic [31:0] _RANDOM_397;
    logic [31:0] _RANDOM_398;
    logic [31:0] _RANDOM_399;
    logic [31:0] _RANDOM_400;
    logic [31:0] _RANDOM_401;
    logic [31:0] _RANDOM_402;
    logic [31:0] _RANDOM_403;
    logic [31:0] _RANDOM_404;
    logic [31:0] _RANDOM_405;
    logic [31:0] _RANDOM_406;
    logic [31:0] _RANDOM_407;
    logic [31:0] _RANDOM_408;
    logic [31:0] _RANDOM_409;
    logic [31:0] _RANDOM_410;
    logic [31:0] _RANDOM_411;
    logic [31:0] _RANDOM_412;
    logic [31:0] _RANDOM_413;
    logic [31:0] _RANDOM_414;
    logic [31:0] _RANDOM_415;
    logic [31:0] _RANDOM_416;
    logic [31:0] _RANDOM_417;
    logic [31:0] _RANDOM_418;
    logic [31:0] _RANDOM_419;
    logic [31:0] _RANDOM_420;
    logic [31:0] _RANDOM_421;
    logic [31:0] _RANDOM_422;
    logic [31:0] _RANDOM_423;
    logic [31:0] _RANDOM_424;
    logic [31:0] _RANDOM_425;
    logic [31:0] _RANDOM_426;
    logic [31:0] _RANDOM_427;
    logic [31:0] _RANDOM_428;
    logic [31:0] _RANDOM_429;
    logic [31:0] _RANDOM_430;
    logic [31:0] _RANDOM_431;
    logic [31:0] _RANDOM_432;
    logic [31:0] _RANDOM_433;
    logic [31:0] _RANDOM_434;
    logic [31:0] _RANDOM_435;
    logic [31:0] _RANDOM_436;
    logic [31:0] _RANDOM_437;
    logic [31:0] _RANDOM_438;
    logic [31:0] _RANDOM_439;
    logic [31:0] _RANDOM_440;
    logic [31:0] _RANDOM_441;
    logic [31:0] _RANDOM_442;
    logic [31:0] _RANDOM_443;
    logic [31:0] _RANDOM_444;
    logic [31:0] _RANDOM_445;
    logic [31:0] _RANDOM_446;
    logic [31:0] _RANDOM_447;
    logic [31:0] _RANDOM_448;
    logic [31:0] _RANDOM_449;
    logic [31:0] _RANDOM_450;
    logic [31:0] _RANDOM_451;
    logic [31:0] _RANDOM_452;
    logic [31:0] _RANDOM_453;
    logic [31:0] _RANDOM_454;
    logic [31:0] _RANDOM_455;
    logic [31:0] _RANDOM_456;
    logic [31:0] _RANDOM_457;
    logic [31:0] _RANDOM_458;
    logic [31:0] _RANDOM_459;
    logic [31:0] _RANDOM_460;
    logic [31:0] _RANDOM_461;
    logic [31:0] _RANDOM_462;
    logic [31:0] _RANDOM_463;
    logic [31:0] _RANDOM_464;
    logic [31:0] _RANDOM_465;
    logic [31:0] _RANDOM_466;
    logic [31:0] _RANDOM_467;
    logic [31:0] _RANDOM_468;
    logic [31:0] _RANDOM_469;
    logic [31:0] _RANDOM_470;
    logic [31:0] _RANDOM_471;
    logic [31:0] _RANDOM_472;
    logic [31:0] _RANDOM_473;
    logic [31:0] _RANDOM_474;
    logic [31:0] _RANDOM_475;
    logic [31:0] _RANDOM_476;
    logic [31:0] _RANDOM_477;
    logic [31:0] _RANDOM_478;
    logic [31:0] _RANDOM_479;
    logic [31:0] _RANDOM_480;
    logic [31:0] _RANDOM_481;
    logic [31:0] _RANDOM_482;
    logic [31:0] _RANDOM_483;
    logic [31:0] _RANDOM_484;
    logic [31:0] _RANDOM_485;
    logic [31:0] _RANDOM_486;
    logic [31:0] _RANDOM_487;
    logic [31:0] _RANDOM_488;
    logic [31:0] _RANDOM_489;
    logic [31:0] _RANDOM_490;
    logic [31:0] _RANDOM_491;
    logic [31:0] _RANDOM_492;
    logic [31:0] _RANDOM_493;
    logic [31:0] _RANDOM_494;
    logic [31:0] _RANDOM_495;
    logic [31:0] _RANDOM_496;
    logic [31:0] _RANDOM_497;
    logic [31:0] _RANDOM_498;
    logic [31:0] _RANDOM_499;
    logic [31:0] _RANDOM_500;
    logic [31:0] _RANDOM_501;
    logic [31:0] _RANDOM_502;
    logic [31:0] _RANDOM_503;
    logic [31:0] _RANDOM_504;
    logic [31:0] _RANDOM_505;
    logic [31:0] _RANDOM_506;
    logic [31:0] _RANDOM_507;
    logic [31:0] _RANDOM_508;
    logic [31:0] _RANDOM_509;
    logic [31:0] _RANDOM_510;
    logic [31:0] _RANDOM_511;
    logic [31:0] _RANDOM_512;
    logic [31:0] _RANDOM_513;
    logic [31:0] _RANDOM_514;
    logic [31:0] _RANDOM_515;
    logic [31:0] _RANDOM_516;
    logic [31:0] _RANDOM_517;
    logic [31:0] _RANDOM_518;
    logic [31:0] _RANDOM_519;
    logic [31:0] _RANDOM_520;
    logic [31:0] _RANDOM_521;
    logic [31:0] _RANDOM_522;
    logic [31:0] _RANDOM_523;
    logic [31:0] _RANDOM_524;
    logic [31:0] _RANDOM_525;
    logic [31:0] _RANDOM_526;
    logic [31:0] _RANDOM_527;
    logic [31:0] _RANDOM_528;
    logic [31:0] _RANDOM_529;
    logic [31:0] _RANDOM_530;
    logic [31:0] _RANDOM_531;
    logic [31:0] _RANDOM_532;
    logic [31:0] _RANDOM_533;
    logic [31:0] _RANDOM_534;
    logic [31:0] _RANDOM_535;
    logic [31:0] _RANDOM_536;
    logic [31:0] _RANDOM_537;
    logic [31:0] _RANDOM_538;
    logic [31:0] _RANDOM_539;
    logic [31:0] _RANDOM_540;
    logic [31:0] _RANDOM_541;
    logic [31:0] _RANDOM_542;
    logic [31:0] _RANDOM_543;
    logic [31:0] _RANDOM_544;
    logic [31:0] _RANDOM_545;
    logic [31:0] _RANDOM_546;
    logic [31:0] _RANDOM_547;
    logic [31:0] _RANDOM_548;
    logic [31:0] _RANDOM_549;
    logic [31:0] _RANDOM_550;
    logic [31:0] _RANDOM_551;
    logic [31:0] _RANDOM_552;
    logic [31:0] _RANDOM_553;
    logic [31:0] _RANDOM_554;
    logic [31:0] _RANDOM_555;
    logic [31:0] _RANDOM_556;
    logic [31:0] _RANDOM_557;
    logic [31:0] _RANDOM_558;
    logic [31:0] _RANDOM_559;
    logic [31:0] _RANDOM_560;
    logic [31:0] _RANDOM_561;
    logic [31:0] _RANDOM_562;
    logic [31:0] _RANDOM_563;
    logic [31:0] _RANDOM_564;
    logic [31:0] _RANDOM_565;
    logic [31:0] _RANDOM_566;
    logic [31:0] _RANDOM_567;
    logic [31:0] _RANDOM_568;
    logic [31:0] _RANDOM_569;
    logic [31:0] _RANDOM_570;
    logic [31:0] _RANDOM_571;
    logic [31:0] _RANDOM_572;
    logic [31:0] _RANDOM_573;
    logic [31:0] _RANDOM_574;
    logic [31:0] _RANDOM_575;
    logic [31:0] _RANDOM_576;
    logic [31:0] _RANDOM_577;
    logic [31:0] _RANDOM_578;
    logic [31:0] _RANDOM_579;
    logic [31:0] _RANDOM_580;
    logic [31:0] _RANDOM_581;
    logic [31:0] _RANDOM_582;
    logic [31:0] _RANDOM_583;
    logic [31:0] _RANDOM_584;
    logic [31:0] _RANDOM_585;
    logic [31:0] _RANDOM_586;
    logic [31:0] _RANDOM_587;
    logic [31:0] _RANDOM_588;
    logic [31:0] _RANDOM_589;
    logic [31:0] _RANDOM_590;
    logic [31:0] _RANDOM_591;
    logic [31:0] _RANDOM_592;
    logic [31:0] _RANDOM_593;
    logic [31:0] _RANDOM_594;
    logic [31:0] _RANDOM_595;
    logic [31:0] _RANDOM_596;
    logic [31:0] _RANDOM_597;
    logic [31:0] _RANDOM_598;
    logic [31:0] _RANDOM_599;
    logic [31:0] _RANDOM_600;
    logic [31:0] _RANDOM_601;
    logic [31:0] _RANDOM_602;
    logic [31:0] _RANDOM_603;
    logic [31:0] _RANDOM_604;
    logic [31:0] _RANDOM_605;
    logic [31:0] _RANDOM_606;
    logic [31:0] _RANDOM_607;
    logic [31:0] _RANDOM_608;
    logic [31:0] _RANDOM_609;
    logic [31:0] _RANDOM_610;
    logic [31:0] _RANDOM_611;
    logic [31:0] _RANDOM_612;
    logic [31:0] _RANDOM_613;
    logic [31:0] _RANDOM_614;
    logic [31:0] _RANDOM_615;
    logic [31:0] _RANDOM_616;
    logic [31:0] _RANDOM_617;
    logic [31:0] _RANDOM_618;
    logic [31:0] _RANDOM_619;
    logic [31:0] _RANDOM_620;
    logic [31:0] _RANDOM_621;
    logic [31:0] _RANDOM_622;
    logic [31:0] _RANDOM_623;
    logic [31:0] _RANDOM_624;
    logic [31:0] _RANDOM_625;
    logic [31:0] _RANDOM_626;
    logic [31:0] _RANDOM_627;
    logic [31:0] _RANDOM_628;
    logic [31:0] _RANDOM_629;
    logic [31:0] _RANDOM_630;
    logic [31:0] _RANDOM_631;
    logic [31:0] _RANDOM_632;
    logic [31:0] _RANDOM_633;
    logic [31:0] _RANDOM_634;
    logic [31:0] _RANDOM_635;
    logic [31:0] _RANDOM_636;
    logic [31:0] _RANDOM_637;
    logic [31:0] _RANDOM_638;
    logic [31:0] _RANDOM_639;
    logic [31:0] _RANDOM_640;
    logic [31:0] _RANDOM_641;
    logic [31:0] _RANDOM_642;
    logic [31:0] _RANDOM_643;
    logic [31:0] _RANDOM_644;
    logic [31:0] _RANDOM_645;
    logic [31:0] _RANDOM_646;
    logic [31:0] _RANDOM_647;
    logic [31:0] _RANDOM_648;
    logic [31:0] _RANDOM_649;
    logic [31:0] _RANDOM_650;
    logic [31:0] _RANDOM_651;
    logic [31:0] _RANDOM_652;
    logic [31:0] _RANDOM_653;
    logic [31:0] _RANDOM_654;
    logic [31:0] _RANDOM_655;
    logic [31:0] _RANDOM_656;
    logic [31:0] _RANDOM_657;
    logic [31:0] _RANDOM_658;
    logic [31:0] _RANDOM_659;
    logic [31:0] _RANDOM_660;
    logic [31:0] _RANDOM_661;
    logic [31:0] _RANDOM_662;
    logic [31:0] _RANDOM_663;
    logic [31:0] _RANDOM_664;
    logic [31:0] _RANDOM_665;
    logic [31:0] _RANDOM_666;
    logic [31:0] _RANDOM_667;
    logic [31:0] _RANDOM_668;
    logic [31:0] _RANDOM_669;
    logic [31:0] _RANDOM_670;
    logic [31:0] _RANDOM_671;
    logic [31:0] _RANDOM_672;
    logic [31:0] _RANDOM_673;
    logic [31:0] _RANDOM_674;
    logic [31:0] _RANDOM_675;
    logic [31:0] _RANDOM_676;
    logic [31:0] _RANDOM_677;
    logic [31:0] _RANDOM_678;
    logic [31:0] _RANDOM_679;
    logic [31:0] _RANDOM_680;
    logic [31:0] _RANDOM_681;
    logic [31:0] _RANDOM_682;
    logic [31:0] _RANDOM_683;
    logic [31:0] _RANDOM_684;
    logic [31:0] _RANDOM_685;
    logic [31:0] _RANDOM_686;
    logic [31:0] _RANDOM_687;
    logic [31:0] _RANDOM_688;
    logic [31:0] _RANDOM_689;
    logic [31:0] _RANDOM_690;
    logic [31:0] _RANDOM_691;
    logic [31:0] _RANDOM_692;
    logic [31:0] _RANDOM_693;
    logic [31:0] _RANDOM_694;
    logic [31:0] _RANDOM_695;
    logic [31:0] _RANDOM_696;
    logic [31:0] _RANDOM_697;
    logic [31:0] _RANDOM_698;
    logic [31:0] _RANDOM_699;
    logic [31:0] _RANDOM_700;
    logic [31:0] _RANDOM_701;
    logic [31:0] _RANDOM_702;
    logic [31:0] _RANDOM_703;
    logic [31:0] _RANDOM_704;
    logic [31:0] _RANDOM_705;
    logic [31:0] _RANDOM_706;
    logic [31:0] _RANDOM_707;
    logic [31:0] _RANDOM_708;
    logic [31:0] _RANDOM_709;
    logic [31:0] _RANDOM_710;
    logic [31:0] _RANDOM_711;
    logic [31:0] _RANDOM_712;
    logic [31:0] _RANDOM_713;
    logic [31:0] _RANDOM_714;
    logic [31:0] _RANDOM_715;
    logic [31:0] _RANDOM_716;
    logic [31:0] _RANDOM_717;
    logic [31:0] _RANDOM_718;
    logic [31:0] _RANDOM_719;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        _RANDOM_80 = `RANDOM;
        _RANDOM_81 = `RANDOM;
        _RANDOM_82 = `RANDOM;
        _RANDOM_83 = `RANDOM;
        _RANDOM_84 = `RANDOM;
        _RANDOM_85 = `RANDOM;
        _RANDOM_86 = `RANDOM;
        _RANDOM_87 = `RANDOM;
        _RANDOM_88 = `RANDOM;
        _RANDOM_89 = `RANDOM;
        _RANDOM_90 = `RANDOM;
        _RANDOM_91 = `RANDOM;
        _RANDOM_92 = `RANDOM;
        _RANDOM_93 = `RANDOM;
        _RANDOM_94 = `RANDOM;
        _RANDOM_95 = `RANDOM;
        _RANDOM_96 = `RANDOM;
        _RANDOM_97 = `RANDOM;
        _RANDOM_98 = `RANDOM;
        _RANDOM_99 = `RANDOM;
        _RANDOM_100 = `RANDOM;
        _RANDOM_101 = `RANDOM;
        _RANDOM_102 = `RANDOM;
        _RANDOM_103 = `RANDOM;
        _RANDOM_104 = `RANDOM;
        _RANDOM_105 = `RANDOM;
        _RANDOM_106 = `RANDOM;
        _RANDOM_107 = `RANDOM;
        _RANDOM_108 = `RANDOM;
        _RANDOM_109 = `RANDOM;
        _RANDOM_110 = `RANDOM;
        _RANDOM_111 = `RANDOM;
        _RANDOM_112 = `RANDOM;
        _RANDOM_113 = `RANDOM;
        _RANDOM_114 = `RANDOM;
        _RANDOM_115 = `RANDOM;
        _RANDOM_116 = `RANDOM;
        _RANDOM_117 = `RANDOM;
        _RANDOM_118 = `RANDOM;
        _RANDOM_119 = `RANDOM;
        _RANDOM_120 = `RANDOM;
        _RANDOM_121 = `RANDOM;
        _RANDOM_122 = `RANDOM;
        _RANDOM_123 = `RANDOM;
        _RANDOM_124 = `RANDOM;
        _RANDOM_125 = `RANDOM;
        _RANDOM_126 = `RANDOM;
        _RANDOM_127 = `RANDOM;
        _RANDOM_128 = `RANDOM;
        _RANDOM_129 = `RANDOM;
        _RANDOM_130 = `RANDOM;
        _RANDOM_131 = `RANDOM;
        _RANDOM_132 = `RANDOM;
        _RANDOM_133 = `RANDOM;
        _RANDOM_134 = `RANDOM;
        _RANDOM_135 = `RANDOM;
        _RANDOM_136 = `RANDOM;
        _RANDOM_137 = `RANDOM;
        _RANDOM_138 = `RANDOM;
        _RANDOM_139 = `RANDOM;
        _RANDOM_140 = `RANDOM;
        _RANDOM_141 = `RANDOM;
        _RANDOM_142 = `RANDOM;
        _RANDOM_143 = `RANDOM;
        _RANDOM_144 = `RANDOM;
        _RANDOM_145 = `RANDOM;
        _RANDOM_146 = `RANDOM;
        _RANDOM_147 = `RANDOM;
        _RANDOM_148 = `RANDOM;
        _RANDOM_149 = `RANDOM;
        _RANDOM_150 = `RANDOM;
        _RANDOM_151 = `RANDOM;
        _RANDOM_152 = `RANDOM;
        _RANDOM_153 = `RANDOM;
        _RANDOM_154 = `RANDOM;
        _RANDOM_155 = `RANDOM;
        _RANDOM_156 = `RANDOM;
        _RANDOM_157 = `RANDOM;
        _RANDOM_158 = `RANDOM;
        _RANDOM_159 = `RANDOM;
        _RANDOM_160 = `RANDOM;
        _RANDOM_161 = `RANDOM;
        _RANDOM_162 = `RANDOM;
        _RANDOM_163 = `RANDOM;
        _RANDOM_164 = `RANDOM;
        _RANDOM_165 = `RANDOM;
        _RANDOM_166 = `RANDOM;
        _RANDOM_167 = `RANDOM;
        _RANDOM_168 = `RANDOM;
        _RANDOM_169 = `RANDOM;
        _RANDOM_170 = `RANDOM;
        _RANDOM_171 = `RANDOM;
        _RANDOM_172 = `RANDOM;
        _RANDOM_173 = `RANDOM;
        _RANDOM_174 = `RANDOM;
        _RANDOM_175 = `RANDOM;
        _RANDOM_176 = `RANDOM;
        _RANDOM_177 = `RANDOM;
        _RANDOM_178 = `RANDOM;
        _RANDOM_179 = `RANDOM;
        _RANDOM_180 = `RANDOM;
        _RANDOM_181 = `RANDOM;
        _RANDOM_182 = `RANDOM;
        _RANDOM_183 = `RANDOM;
        _RANDOM_184 = `RANDOM;
        _RANDOM_185 = `RANDOM;
        _RANDOM_186 = `RANDOM;
        _RANDOM_187 = `RANDOM;
        _RANDOM_188 = `RANDOM;
        _RANDOM_189 = `RANDOM;
        _RANDOM_190 = `RANDOM;
        _RANDOM_191 = `RANDOM;
        _RANDOM_192 = `RANDOM;
        _RANDOM_193 = `RANDOM;
        _RANDOM_194 = `RANDOM;
        _RANDOM_195 = `RANDOM;
        _RANDOM_196 = `RANDOM;
        _RANDOM_197 = `RANDOM;
        _RANDOM_198 = `RANDOM;
        _RANDOM_199 = `RANDOM;
        _RANDOM_200 = `RANDOM;
        _RANDOM_201 = `RANDOM;
        _RANDOM_202 = `RANDOM;
        _RANDOM_203 = `RANDOM;
        _RANDOM_204 = `RANDOM;
        _RANDOM_205 = `RANDOM;
        _RANDOM_206 = `RANDOM;
        _RANDOM_207 = `RANDOM;
        _RANDOM_208 = `RANDOM;
        _RANDOM_209 = `RANDOM;
        _RANDOM_210 = `RANDOM;
        _RANDOM_211 = `RANDOM;
        _RANDOM_212 = `RANDOM;
        _RANDOM_213 = `RANDOM;
        _RANDOM_214 = `RANDOM;
        _RANDOM_215 = `RANDOM;
        _RANDOM_216 = `RANDOM;
        _RANDOM_217 = `RANDOM;
        _RANDOM_218 = `RANDOM;
        _RANDOM_219 = `RANDOM;
        _RANDOM_220 = `RANDOM;
        _RANDOM_221 = `RANDOM;
        _RANDOM_222 = `RANDOM;
        _RANDOM_223 = `RANDOM;
        _RANDOM_224 = `RANDOM;
        _RANDOM_225 = `RANDOM;
        _RANDOM_226 = `RANDOM;
        _RANDOM_227 = `RANDOM;
        _RANDOM_228 = `RANDOM;
        _RANDOM_229 = `RANDOM;
        _RANDOM_230 = `RANDOM;
        _RANDOM_231 = `RANDOM;
        _RANDOM_232 = `RANDOM;
        _RANDOM_233 = `RANDOM;
        _RANDOM_234 = `RANDOM;
        _RANDOM_235 = `RANDOM;
        _RANDOM_236 = `RANDOM;
        _RANDOM_237 = `RANDOM;
        _RANDOM_238 = `RANDOM;
        _RANDOM_239 = `RANDOM;
        _RANDOM_240 = `RANDOM;
        _RANDOM_241 = `RANDOM;
        _RANDOM_242 = `RANDOM;
        _RANDOM_243 = `RANDOM;
        _RANDOM_244 = `RANDOM;
        _RANDOM_245 = `RANDOM;
        _RANDOM_246 = `RANDOM;
        _RANDOM_247 = `RANDOM;
        _RANDOM_248 = `RANDOM;
        _RANDOM_249 = `RANDOM;
        _RANDOM_250 = `RANDOM;
        _RANDOM_251 = `RANDOM;
        _RANDOM_252 = `RANDOM;
        _RANDOM_253 = `RANDOM;
        _RANDOM_254 = `RANDOM;
        _RANDOM_255 = `RANDOM;
        _RANDOM_256 = `RANDOM;
        _RANDOM_257 = `RANDOM;
        _RANDOM_258 = `RANDOM;
        _RANDOM_259 = `RANDOM;
        _RANDOM_260 = `RANDOM;
        _RANDOM_261 = `RANDOM;
        _RANDOM_262 = `RANDOM;
        _RANDOM_263 = `RANDOM;
        _RANDOM_264 = `RANDOM;
        _RANDOM_265 = `RANDOM;
        _RANDOM_266 = `RANDOM;
        _RANDOM_267 = `RANDOM;
        _RANDOM_268 = `RANDOM;
        _RANDOM_269 = `RANDOM;
        _RANDOM_270 = `RANDOM;
        _RANDOM_271 = `RANDOM;
        _RANDOM_272 = `RANDOM;
        _RANDOM_273 = `RANDOM;
        _RANDOM_274 = `RANDOM;
        _RANDOM_275 = `RANDOM;
        _RANDOM_276 = `RANDOM;
        _RANDOM_277 = `RANDOM;
        _RANDOM_278 = `RANDOM;
        _RANDOM_279 = `RANDOM;
        _RANDOM_280 = `RANDOM;
        _RANDOM_281 = `RANDOM;
        _RANDOM_282 = `RANDOM;
        _RANDOM_283 = `RANDOM;
        _RANDOM_284 = `RANDOM;
        _RANDOM_285 = `RANDOM;
        _RANDOM_286 = `RANDOM;
        _RANDOM_287 = `RANDOM;
        _RANDOM_288 = `RANDOM;
        _RANDOM_289 = `RANDOM;
        _RANDOM_290 = `RANDOM;
        _RANDOM_291 = `RANDOM;
        _RANDOM_292 = `RANDOM;
        _RANDOM_293 = `RANDOM;
        _RANDOM_294 = `RANDOM;
        _RANDOM_295 = `RANDOM;
        _RANDOM_296 = `RANDOM;
        _RANDOM_297 = `RANDOM;
        _RANDOM_298 = `RANDOM;
        _RANDOM_299 = `RANDOM;
        _RANDOM_300 = `RANDOM;
        _RANDOM_301 = `RANDOM;
        _RANDOM_302 = `RANDOM;
        _RANDOM_303 = `RANDOM;
        _RANDOM_304 = `RANDOM;
        _RANDOM_305 = `RANDOM;
        _RANDOM_306 = `RANDOM;
        _RANDOM_307 = `RANDOM;
        _RANDOM_308 = `RANDOM;
        _RANDOM_309 = `RANDOM;
        _RANDOM_310 = `RANDOM;
        _RANDOM_311 = `RANDOM;
        _RANDOM_312 = `RANDOM;
        _RANDOM_313 = `RANDOM;
        _RANDOM_314 = `RANDOM;
        _RANDOM_315 = `RANDOM;
        _RANDOM_316 = `RANDOM;
        _RANDOM_317 = `RANDOM;
        _RANDOM_318 = `RANDOM;
        _RANDOM_319 = `RANDOM;
        _RANDOM_320 = `RANDOM;
        _RANDOM_321 = `RANDOM;
        _RANDOM_322 = `RANDOM;
        _RANDOM_323 = `RANDOM;
        _RANDOM_324 = `RANDOM;
        _RANDOM_325 = `RANDOM;
        _RANDOM_326 = `RANDOM;
        _RANDOM_327 = `RANDOM;
        _RANDOM_328 = `RANDOM;
        _RANDOM_329 = `RANDOM;
        _RANDOM_330 = `RANDOM;
        _RANDOM_331 = `RANDOM;
        _RANDOM_332 = `RANDOM;
        _RANDOM_333 = `RANDOM;
        _RANDOM_334 = `RANDOM;
        _RANDOM_335 = `RANDOM;
        _RANDOM_336 = `RANDOM;
        _RANDOM_337 = `RANDOM;
        _RANDOM_338 = `RANDOM;
        _RANDOM_339 = `RANDOM;
        _RANDOM_340 = `RANDOM;
        _RANDOM_341 = `RANDOM;
        _RANDOM_342 = `RANDOM;
        _RANDOM_343 = `RANDOM;
        _RANDOM_344 = `RANDOM;
        _RANDOM_345 = `RANDOM;
        _RANDOM_346 = `RANDOM;
        _RANDOM_347 = `RANDOM;
        _RANDOM_348 = `RANDOM;
        _RANDOM_349 = `RANDOM;
        _RANDOM_350 = `RANDOM;
        _RANDOM_351 = `RANDOM;
        _RANDOM_352 = `RANDOM;
        _RANDOM_353 = `RANDOM;
        _RANDOM_354 = `RANDOM;
        _RANDOM_355 = `RANDOM;
        _RANDOM_356 = `RANDOM;
        _RANDOM_357 = `RANDOM;
        _RANDOM_358 = `RANDOM;
        _RANDOM_359 = `RANDOM;
        _RANDOM_360 = `RANDOM;
        _RANDOM_361 = `RANDOM;
        _RANDOM_362 = `RANDOM;
        _RANDOM_363 = `RANDOM;
        _RANDOM_364 = `RANDOM;
        _RANDOM_365 = `RANDOM;
        _RANDOM_366 = `RANDOM;
        _RANDOM_367 = `RANDOM;
        _RANDOM_368 = `RANDOM;
        _RANDOM_369 = `RANDOM;
        _RANDOM_370 = `RANDOM;
        _RANDOM_371 = `RANDOM;
        _RANDOM_372 = `RANDOM;
        _RANDOM_373 = `RANDOM;
        _RANDOM_374 = `RANDOM;
        _RANDOM_375 = `RANDOM;
        _RANDOM_376 = `RANDOM;
        _RANDOM_377 = `RANDOM;
        _RANDOM_378 = `RANDOM;
        _RANDOM_379 = `RANDOM;
        _RANDOM_380 = `RANDOM;
        _RANDOM_381 = `RANDOM;
        _RANDOM_382 = `RANDOM;
        _RANDOM_383 = `RANDOM;
        _RANDOM_384 = `RANDOM;
        _RANDOM_385 = `RANDOM;
        _RANDOM_386 = `RANDOM;
        _RANDOM_387 = `RANDOM;
        _RANDOM_388 = `RANDOM;
        _RANDOM_389 = `RANDOM;
        _RANDOM_390 = `RANDOM;
        _RANDOM_391 = `RANDOM;
        _RANDOM_392 = `RANDOM;
        _RANDOM_393 = `RANDOM;
        _RANDOM_394 = `RANDOM;
        _RANDOM_395 = `RANDOM;
        _RANDOM_396 = `RANDOM;
        _RANDOM_397 = `RANDOM;
        _RANDOM_398 = `RANDOM;
        _RANDOM_399 = `RANDOM;
        _RANDOM_400 = `RANDOM;
        _RANDOM_401 = `RANDOM;
        _RANDOM_402 = `RANDOM;
        _RANDOM_403 = `RANDOM;
        _RANDOM_404 = `RANDOM;
        _RANDOM_405 = `RANDOM;
        _RANDOM_406 = `RANDOM;
        _RANDOM_407 = `RANDOM;
        _RANDOM_408 = `RANDOM;
        _RANDOM_409 = `RANDOM;
        _RANDOM_410 = `RANDOM;
        _RANDOM_411 = `RANDOM;
        _RANDOM_412 = `RANDOM;
        _RANDOM_413 = `RANDOM;
        _RANDOM_414 = `RANDOM;
        _RANDOM_415 = `RANDOM;
        _RANDOM_416 = `RANDOM;
        _RANDOM_417 = `RANDOM;
        _RANDOM_418 = `RANDOM;
        _RANDOM_419 = `RANDOM;
        _RANDOM_420 = `RANDOM;
        _RANDOM_421 = `RANDOM;
        _RANDOM_422 = `RANDOM;
        _RANDOM_423 = `RANDOM;
        _RANDOM_424 = `RANDOM;
        _RANDOM_425 = `RANDOM;
        _RANDOM_426 = `RANDOM;
        _RANDOM_427 = `RANDOM;
        _RANDOM_428 = `RANDOM;
        _RANDOM_429 = `RANDOM;
        _RANDOM_430 = `RANDOM;
        _RANDOM_431 = `RANDOM;
        _RANDOM_432 = `RANDOM;
        _RANDOM_433 = `RANDOM;
        _RANDOM_434 = `RANDOM;
        _RANDOM_435 = `RANDOM;
        _RANDOM_436 = `RANDOM;
        _RANDOM_437 = `RANDOM;
        _RANDOM_438 = `RANDOM;
        _RANDOM_439 = `RANDOM;
        _RANDOM_440 = `RANDOM;
        _RANDOM_441 = `RANDOM;
        _RANDOM_442 = `RANDOM;
        _RANDOM_443 = `RANDOM;
        _RANDOM_444 = `RANDOM;
        _RANDOM_445 = `RANDOM;
        _RANDOM_446 = `RANDOM;
        _RANDOM_447 = `RANDOM;
        _RANDOM_448 = `RANDOM;
        _RANDOM_449 = `RANDOM;
        _RANDOM_450 = `RANDOM;
        _RANDOM_451 = `RANDOM;
        _RANDOM_452 = `RANDOM;
        _RANDOM_453 = `RANDOM;
        _RANDOM_454 = `RANDOM;
        _RANDOM_455 = `RANDOM;
        _RANDOM_456 = `RANDOM;
        _RANDOM_457 = `RANDOM;
        _RANDOM_458 = `RANDOM;
        _RANDOM_459 = `RANDOM;
        _RANDOM_460 = `RANDOM;
        _RANDOM_461 = `RANDOM;
        _RANDOM_462 = `RANDOM;
        _RANDOM_463 = `RANDOM;
        _RANDOM_464 = `RANDOM;
        _RANDOM_465 = `RANDOM;
        _RANDOM_466 = `RANDOM;
        _RANDOM_467 = `RANDOM;
        _RANDOM_468 = `RANDOM;
        _RANDOM_469 = `RANDOM;
        _RANDOM_470 = `RANDOM;
        _RANDOM_471 = `RANDOM;
        _RANDOM_472 = `RANDOM;
        _RANDOM_473 = `RANDOM;
        _RANDOM_474 = `RANDOM;
        _RANDOM_475 = `RANDOM;
        _RANDOM_476 = `RANDOM;
        _RANDOM_477 = `RANDOM;
        _RANDOM_478 = `RANDOM;
        _RANDOM_479 = `RANDOM;
        _RANDOM_480 = `RANDOM;
        _RANDOM_481 = `RANDOM;
        _RANDOM_482 = `RANDOM;
        _RANDOM_483 = `RANDOM;
        _RANDOM_484 = `RANDOM;
        _RANDOM_485 = `RANDOM;
        _RANDOM_486 = `RANDOM;
        _RANDOM_487 = `RANDOM;
        _RANDOM_488 = `RANDOM;
        _RANDOM_489 = `RANDOM;
        _RANDOM_490 = `RANDOM;
        _RANDOM_491 = `RANDOM;
        _RANDOM_492 = `RANDOM;
        _RANDOM_493 = `RANDOM;
        _RANDOM_494 = `RANDOM;
        _RANDOM_495 = `RANDOM;
        _RANDOM_496 = `RANDOM;
        _RANDOM_497 = `RANDOM;
        _RANDOM_498 = `RANDOM;
        _RANDOM_499 = `RANDOM;
        _RANDOM_500 = `RANDOM;
        _RANDOM_501 = `RANDOM;
        _RANDOM_502 = `RANDOM;
        _RANDOM_503 = `RANDOM;
        _RANDOM_504 = `RANDOM;
        _RANDOM_505 = `RANDOM;
        _RANDOM_506 = `RANDOM;
        _RANDOM_507 = `RANDOM;
        _RANDOM_508 = `RANDOM;
        _RANDOM_509 = `RANDOM;
        _RANDOM_510 = `RANDOM;
        _RANDOM_511 = `RANDOM;
        _RANDOM_512 = `RANDOM;
        _RANDOM_513 = `RANDOM;
        _RANDOM_514 = `RANDOM;
        _RANDOM_515 = `RANDOM;
        _RANDOM_516 = `RANDOM;
        _RANDOM_517 = `RANDOM;
        _RANDOM_518 = `RANDOM;
        _RANDOM_519 = `RANDOM;
        _RANDOM_520 = `RANDOM;
        _RANDOM_521 = `RANDOM;
        _RANDOM_522 = `RANDOM;
        _RANDOM_523 = `RANDOM;
        _RANDOM_524 = `RANDOM;
        _RANDOM_525 = `RANDOM;
        _RANDOM_526 = `RANDOM;
        _RANDOM_527 = `RANDOM;
        _RANDOM_528 = `RANDOM;
        _RANDOM_529 = `RANDOM;
        _RANDOM_530 = `RANDOM;
        _RANDOM_531 = `RANDOM;
        _RANDOM_532 = `RANDOM;
        _RANDOM_533 = `RANDOM;
        _RANDOM_534 = `RANDOM;
        _RANDOM_535 = `RANDOM;
        _RANDOM_536 = `RANDOM;
        _RANDOM_537 = `RANDOM;
        _RANDOM_538 = `RANDOM;
        _RANDOM_539 = `RANDOM;
        _RANDOM_540 = `RANDOM;
        _RANDOM_541 = `RANDOM;
        _RANDOM_542 = `RANDOM;
        _RANDOM_543 = `RANDOM;
        _RANDOM_544 = `RANDOM;
        _RANDOM_545 = `RANDOM;
        _RANDOM_546 = `RANDOM;
        _RANDOM_547 = `RANDOM;
        _RANDOM_548 = `RANDOM;
        _RANDOM_549 = `RANDOM;
        _RANDOM_550 = `RANDOM;
        _RANDOM_551 = `RANDOM;
        _RANDOM_552 = `RANDOM;
        _RANDOM_553 = `RANDOM;
        _RANDOM_554 = `RANDOM;
        _RANDOM_555 = `RANDOM;
        _RANDOM_556 = `RANDOM;
        _RANDOM_557 = `RANDOM;
        _RANDOM_558 = `RANDOM;
        _RANDOM_559 = `RANDOM;
        _RANDOM_560 = `RANDOM;
        _RANDOM_561 = `RANDOM;
        _RANDOM_562 = `RANDOM;
        _RANDOM_563 = `RANDOM;
        _RANDOM_564 = `RANDOM;
        _RANDOM_565 = `RANDOM;
        _RANDOM_566 = `RANDOM;
        _RANDOM_567 = `RANDOM;
        _RANDOM_568 = `RANDOM;
        _RANDOM_569 = `RANDOM;
        _RANDOM_570 = `RANDOM;
        _RANDOM_571 = `RANDOM;
        _RANDOM_572 = `RANDOM;
        _RANDOM_573 = `RANDOM;
        _RANDOM_574 = `RANDOM;
        _RANDOM_575 = `RANDOM;
        _RANDOM_576 = `RANDOM;
        _RANDOM_577 = `RANDOM;
        _RANDOM_578 = `RANDOM;
        _RANDOM_579 = `RANDOM;
        _RANDOM_580 = `RANDOM;
        _RANDOM_581 = `RANDOM;
        _RANDOM_582 = `RANDOM;
        _RANDOM_583 = `RANDOM;
        _RANDOM_584 = `RANDOM;
        _RANDOM_585 = `RANDOM;
        _RANDOM_586 = `RANDOM;
        _RANDOM_587 = `RANDOM;
        _RANDOM_588 = `RANDOM;
        _RANDOM_589 = `RANDOM;
        _RANDOM_590 = `RANDOM;
        _RANDOM_591 = `RANDOM;
        _RANDOM_592 = `RANDOM;
        _RANDOM_593 = `RANDOM;
        _RANDOM_594 = `RANDOM;
        _RANDOM_595 = `RANDOM;
        _RANDOM_596 = `RANDOM;
        _RANDOM_597 = `RANDOM;
        _RANDOM_598 = `RANDOM;
        _RANDOM_599 = `RANDOM;
        _RANDOM_600 = `RANDOM;
        _RANDOM_601 = `RANDOM;
        _RANDOM_602 = `RANDOM;
        _RANDOM_603 = `RANDOM;
        _RANDOM_604 = `RANDOM;
        _RANDOM_605 = `RANDOM;
        _RANDOM_606 = `RANDOM;
        _RANDOM_607 = `RANDOM;
        _RANDOM_608 = `RANDOM;
        _RANDOM_609 = `RANDOM;
        _RANDOM_610 = `RANDOM;
        _RANDOM_611 = `RANDOM;
        _RANDOM_612 = `RANDOM;
        _RANDOM_613 = `RANDOM;
        _RANDOM_614 = `RANDOM;
        _RANDOM_615 = `RANDOM;
        _RANDOM_616 = `RANDOM;
        _RANDOM_617 = `RANDOM;
        _RANDOM_618 = `RANDOM;
        _RANDOM_619 = `RANDOM;
        _RANDOM_620 = `RANDOM;
        _RANDOM_621 = `RANDOM;
        _RANDOM_622 = `RANDOM;
        _RANDOM_623 = `RANDOM;
        _RANDOM_624 = `RANDOM;
        _RANDOM_625 = `RANDOM;
        _RANDOM_626 = `RANDOM;
        _RANDOM_627 = `RANDOM;
        _RANDOM_628 = `RANDOM;
        _RANDOM_629 = `RANDOM;
        _RANDOM_630 = `RANDOM;
        _RANDOM_631 = `RANDOM;
        _RANDOM_632 = `RANDOM;
        _RANDOM_633 = `RANDOM;
        _RANDOM_634 = `RANDOM;
        _RANDOM_635 = `RANDOM;
        _RANDOM_636 = `RANDOM;
        _RANDOM_637 = `RANDOM;
        _RANDOM_638 = `RANDOM;
        _RANDOM_639 = `RANDOM;
        _RANDOM_640 = `RANDOM;
        _RANDOM_641 = `RANDOM;
        _RANDOM_642 = `RANDOM;
        _RANDOM_643 = `RANDOM;
        _RANDOM_644 = `RANDOM;
        _RANDOM_645 = `RANDOM;
        _RANDOM_646 = `RANDOM;
        _RANDOM_647 = `RANDOM;
        _RANDOM_648 = `RANDOM;
        _RANDOM_649 = `RANDOM;
        _RANDOM_650 = `RANDOM;
        _RANDOM_651 = `RANDOM;
        _RANDOM_652 = `RANDOM;
        _RANDOM_653 = `RANDOM;
        _RANDOM_654 = `RANDOM;
        _RANDOM_655 = `RANDOM;
        _RANDOM_656 = `RANDOM;
        _RANDOM_657 = `RANDOM;
        _RANDOM_658 = `RANDOM;
        _RANDOM_659 = `RANDOM;
        _RANDOM_660 = `RANDOM;
        _RANDOM_661 = `RANDOM;
        _RANDOM_662 = `RANDOM;
        _RANDOM_663 = `RANDOM;
        _RANDOM_664 = `RANDOM;
        _RANDOM_665 = `RANDOM;
        _RANDOM_666 = `RANDOM;
        _RANDOM_667 = `RANDOM;
        _RANDOM_668 = `RANDOM;
        _RANDOM_669 = `RANDOM;
        _RANDOM_670 = `RANDOM;
        _RANDOM_671 = `RANDOM;
        _RANDOM_672 = `RANDOM;
        _RANDOM_673 = `RANDOM;
        _RANDOM_674 = `RANDOM;
        _RANDOM_675 = `RANDOM;
        _RANDOM_676 = `RANDOM;
        _RANDOM_677 = `RANDOM;
        _RANDOM_678 = `RANDOM;
        _RANDOM_679 = `RANDOM;
        _RANDOM_680 = `RANDOM;
        _RANDOM_681 = `RANDOM;
        _RANDOM_682 = `RANDOM;
        _RANDOM_683 = `RANDOM;
        _RANDOM_684 = `RANDOM;
        _RANDOM_685 = `RANDOM;
        _RANDOM_686 = `RANDOM;
        _RANDOM_687 = `RANDOM;
        _RANDOM_688 = `RANDOM;
        _RANDOM_689 = `RANDOM;
        _RANDOM_690 = `RANDOM;
        _RANDOM_691 = `RANDOM;
        _RANDOM_692 = `RANDOM;
        _RANDOM_693 = `RANDOM;
        _RANDOM_694 = `RANDOM;
        _RANDOM_695 = `RANDOM;
        _RANDOM_696 = `RANDOM;
        _RANDOM_697 = `RANDOM;
        _RANDOM_698 = `RANDOM;
        _RANDOM_699 = `RANDOM;
        _RANDOM_700 = `RANDOM;
        _RANDOM_701 = `RANDOM;
        _RANDOM_702 = `RANDOM;
        _RANDOM_703 = `RANDOM;
        _RANDOM_704 = `RANDOM;
        _RANDOM_705 = `RANDOM;
        _RANDOM_706 = `RANDOM;
        _RANDOM_707 = `RANDOM;
        _RANDOM_708 = `RANDOM;
        _RANDOM_709 = `RANDOM;
        _RANDOM_710 = `RANDOM;
        _RANDOM_711 = `RANDOM;
        _RANDOM_712 = `RANDOM;
        _RANDOM_713 = `RANDOM;
        _RANDOM_714 = `RANDOM;
        _RANDOM_715 = `RANDOM;
        _RANDOM_716 = `RANDOM;
        _RANDOM_717 = `RANDOM;
        _RANDOM_718 = `RANDOM;
        _RANDOM_719 = `RANDOM;
        ldq_0_valid = _RANDOM_0[0];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_uopc = _RANDOM_0[7:1];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_inst = {_RANDOM_0[31:8], _RANDOM_1[7:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_inst = {_RANDOM_1[31:8], _RANDOM_2[7:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_rvc = _RANDOM_2[8];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_pc = {_RANDOM_2[31:9], _RANDOM_3[16:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iq_type = _RANDOM_3[19:17];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_fu_code = _RANDOM_3[29:20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_br_type = {_RANDOM_3[31:30], _RANDOM_4[1:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_op1_sel = _RANDOM_4[3:2];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_op2_sel = _RANDOM_4[6:4];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_imm_sel = _RANDOM_4[9:7];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_op_fcn = _RANDOM_4[13:10];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_fcn_dw = _RANDOM_4[14];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_csr_cmd = _RANDOM_4[17:15];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_is_load = _RANDOM_4[18];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_is_sta = _RANDOM_4[19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_is_std = _RANDOM_4[20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iw_state = _RANDOM_4[22:21];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iw_p1_poisoned = _RANDOM_4[23];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iw_p2_poisoned = _RANDOM_4[24];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_br = _RANDOM_4[25];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_jalr = _RANDOM_4[26];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_jal = _RANDOM_4[27];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_sfb = _RANDOM_4[28];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_br_mask = {_RANDOM_4[31:29], _RANDOM_5[8:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_br_tag = _RANDOM_5[12:9];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ftq_idx = _RANDOM_5[17:13];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_edge_inst = _RANDOM_5[18];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_pc_lob = _RANDOM_5[24:19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_taken = _RANDOM_5[25];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_imm_packed = {_RANDOM_5[31:26], _RANDOM_6[13:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_csr_addr = _RANDOM_6[25:14];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_rob_idx = _RANDOM_6[31:26];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldq_idx = _RANDOM_7[3:0];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_stq_idx = _RANDOM_7[7:4];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_rxq_idx = _RANDOM_7[9:8];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_pdst = _RANDOM_7[16:10];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs1 = _RANDOM_7[23:17];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs2 = _RANDOM_7[30:24];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs3 = {_RANDOM_7[31], _RANDOM_8[5:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ppred = _RANDOM_8[10:6];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs1_busy = _RANDOM_8[11];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs2_busy = _RANDOM_8[12];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs3_busy = _RANDOM_8[13];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ppred_busy = _RANDOM_8[14];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_stale_pdst = _RANDOM_8[21:15];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_exception = _RANDOM_8[22];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_exc_cause = {_RANDOM_8[31:23], _RANDOM_9, _RANDOM_10[22:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_bypassable = _RANDOM_10[23];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_mem_cmd = _RANDOM_10[28:24];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_mem_size = _RANDOM_10[30:29];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_mem_signed = _RANDOM_10[31];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_fence = _RANDOM_11[0];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_fencei = _RANDOM_11[1];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_amo = _RANDOM_11[2];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_uses_ldq = _RANDOM_11[3];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_uses_stq = _RANDOM_11[4];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_sys_pc2epc = _RANDOM_11[5];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_unique = _RANDOM_11[6];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_flush_on_commit = _RANDOM_11[7];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldst_is_rs1 = _RANDOM_11[8];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldst = _RANDOM_11[14:9];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs1 = _RANDOM_11[20:15];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs2 = _RANDOM_11[26:21];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs3 = {_RANDOM_11[31:27], _RANDOM_12[0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldst_val = _RANDOM_12[1];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_dst_rtype = _RANDOM_12[3:2];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs1_rtype = _RANDOM_12[5:4];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs2_rtype = _RANDOM_12[7:6];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_frs3_en = _RANDOM_12[8];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_fp_val = _RANDOM_12[9];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_fp_single = _RANDOM_12[10];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_xcpt_pf_if = _RANDOM_12[11];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_xcpt_ae_if = _RANDOM_12[12];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_xcpt_ma_if = _RANDOM_12[13];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_bp_debug_if = _RANDOM_12[14];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_bp_xcpt_if = _RANDOM_12[15];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_fsrc = _RANDOM_12[17:16];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_tsrc = _RANDOM_12[19:18];	// @[lsu.scala:209:16]
        ldq_0_bits_addr_valid = _RANDOM_12[20];	// @[lsu.scala:209:16]
        ldq_0_bits_addr_bits = {_RANDOM_12[31:21], _RANDOM_13[28:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_addr_is_virtual = _RANDOM_13[29];	// @[lsu.scala:209:16]
        ldq_0_bits_addr_is_uncacheable = _RANDOM_13[30];	// @[lsu.scala:209:16]
        ldq_0_bits_executed = _RANDOM_13[31];	// @[lsu.scala:209:16]
        ldq_0_bits_succeeded = _RANDOM_14[0];	// @[lsu.scala:209:16]
        ldq_0_bits_order_fail = _RANDOM_14[1];	// @[lsu.scala:209:16]
        ldq_0_bits_observed = _RANDOM_14[2];	// @[lsu.scala:209:16]
        ldq_0_bits_st_dep_mask = _RANDOM_14[18:3];	// @[lsu.scala:209:16]
        ldq_0_bits_youngest_stq_idx = _RANDOM_14[22:19];	// @[lsu.scala:209:16]
        ldq_0_bits_forward_std_val = _RANDOM_14[23];	// @[lsu.scala:209:16]
        ldq_0_bits_forward_stq_idx = _RANDOM_14[27:24];	// @[lsu.scala:209:16]
        ldq_1_valid = _RANDOM_16[28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_uopc = {_RANDOM_16[31:29], _RANDOM_17[3:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_inst = {_RANDOM_17[31:4], _RANDOM_18[3:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_inst = {_RANDOM_18[31:4], _RANDOM_19[3:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_rvc = _RANDOM_19[4];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_pc = {_RANDOM_19[31:5], _RANDOM_20[12:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iq_type = _RANDOM_20[15:13];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_fu_code = _RANDOM_20[25:16];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_br_type = _RANDOM_20[29:26];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_op1_sel = _RANDOM_20[31:30];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_op2_sel = _RANDOM_21[2:0];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_imm_sel = _RANDOM_21[5:3];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_op_fcn = _RANDOM_21[9:6];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_fcn_dw = _RANDOM_21[10];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_csr_cmd = _RANDOM_21[13:11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_is_load = _RANDOM_21[14];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_is_sta = _RANDOM_21[15];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_is_std = _RANDOM_21[16];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iw_state = _RANDOM_21[18:17];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iw_p1_poisoned = _RANDOM_21[19];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iw_p2_poisoned = _RANDOM_21[20];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_br = _RANDOM_21[21];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_jalr = _RANDOM_21[22];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_jal = _RANDOM_21[23];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_sfb = _RANDOM_21[24];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_br_mask = {_RANDOM_21[31:25], _RANDOM_22[4:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_br_tag = _RANDOM_22[8:5];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ftq_idx = _RANDOM_22[13:9];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_edge_inst = _RANDOM_22[14];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_pc_lob = _RANDOM_22[20:15];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_taken = _RANDOM_22[21];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_imm_packed = {_RANDOM_22[31:22], _RANDOM_23[9:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_csr_addr = _RANDOM_23[21:10];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_rob_idx = _RANDOM_23[27:22];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldq_idx = _RANDOM_23[31:28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_stq_idx = _RANDOM_24[3:0];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_rxq_idx = _RANDOM_24[5:4];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_pdst = _RANDOM_24[12:6];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs1 = _RANDOM_24[19:13];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs2 = _RANDOM_24[26:20];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs3 = {_RANDOM_24[31:27], _RANDOM_25[1:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ppred = _RANDOM_25[6:2];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs1_busy = _RANDOM_25[7];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs2_busy = _RANDOM_25[8];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs3_busy = _RANDOM_25[9];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ppred_busy = _RANDOM_25[10];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_stale_pdst = _RANDOM_25[17:11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_exception = _RANDOM_25[18];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_exc_cause = {_RANDOM_25[31:19], _RANDOM_26, _RANDOM_27[18:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_bypassable = _RANDOM_27[19];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_mem_cmd = _RANDOM_27[24:20];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_mem_size = _RANDOM_27[26:25];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_mem_signed = _RANDOM_27[27];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_fence = _RANDOM_27[28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_fencei = _RANDOM_27[29];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_amo = _RANDOM_27[30];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_uses_ldq = _RANDOM_27[31];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_uses_stq = _RANDOM_28[0];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_sys_pc2epc = _RANDOM_28[1];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_unique = _RANDOM_28[2];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_flush_on_commit = _RANDOM_28[3];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldst_is_rs1 = _RANDOM_28[4];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldst = _RANDOM_28[10:5];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs1 = _RANDOM_28[16:11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs2 = _RANDOM_28[22:17];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs3 = _RANDOM_28[28:23];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldst_val = _RANDOM_28[29];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_dst_rtype = _RANDOM_28[31:30];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs1_rtype = _RANDOM_29[1:0];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs2_rtype = _RANDOM_29[3:2];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_frs3_en = _RANDOM_29[4];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_fp_val = _RANDOM_29[5];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_fp_single = _RANDOM_29[6];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_xcpt_pf_if = _RANDOM_29[7];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_xcpt_ae_if = _RANDOM_29[8];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_xcpt_ma_if = _RANDOM_29[9];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_bp_debug_if = _RANDOM_29[10];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_bp_xcpt_if = _RANDOM_29[11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_fsrc = _RANDOM_29[13:12];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_tsrc = _RANDOM_29[15:14];	// @[lsu.scala:209:16]
        ldq_1_bits_addr_valid = _RANDOM_29[16];	// @[lsu.scala:209:16]
        ldq_1_bits_addr_bits = {_RANDOM_29[31:17], _RANDOM_30[24:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_addr_is_virtual = _RANDOM_30[25];	// @[lsu.scala:209:16]
        ldq_1_bits_addr_is_uncacheable = _RANDOM_30[26];	// @[lsu.scala:209:16]
        ldq_1_bits_executed = _RANDOM_30[27];	// @[lsu.scala:209:16]
        ldq_1_bits_succeeded = _RANDOM_30[28];	// @[lsu.scala:209:16]
        ldq_1_bits_order_fail = _RANDOM_30[29];	// @[lsu.scala:209:16]
        ldq_1_bits_observed = _RANDOM_30[30];	// @[lsu.scala:209:16]
        ldq_1_bits_st_dep_mask = {_RANDOM_30[31], _RANDOM_31[14:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_youngest_stq_idx = _RANDOM_31[18:15];	// @[lsu.scala:209:16]
        ldq_1_bits_forward_std_val = _RANDOM_31[19];	// @[lsu.scala:209:16]
        ldq_1_bits_forward_stq_idx = _RANDOM_31[23:20];	// @[lsu.scala:209:16]
        ldq_2_valid = _RANDOM_33[24];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_uopc = _RANDOM_33[31:25];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_inst = _RANDOM_34;	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_inst = _RANDOM_35;	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_rvc = _RANDOM_36[0];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_pc = {_RANDOM_36[31:1], _RANDOM_37[8:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iq_type = _RANDOM_37[11:9];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_fu_code = _RANDOM_37[21:12];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_br_type = _RANDOM_37[25:22];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_op1_sel = _RANDOM_37[27:26];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_op2_sel = _RANDOM_37[30:28];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_imm_sel = {_RANDOM_37[31], _RANDOM_38[1:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_op_fcn = _RANDOM_38[5:2];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_fcn_dw = _RANDOM_38[6];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_csr_cmd = _RANDOM_38[9:7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_is_load = _RANDOM_38[10];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_is_sta = _RANDOM_38[11];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_is_std = _RANDOM_38[12];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iw_state = _RANDOM_38[14:13];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iw_p1_poisoned = _RANDOM_38[15];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iw_p2_poisoned = _RANDOM_38[16];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_br = _RANDOM_38[17];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_jalr = _RANDOM_38[18];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_jal = _RANDOM_38[19];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_sfb = _RANDOM_38[20];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_br_mask = {_RANDOM_38[31:21], _RANDOM_39[0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_br_tag = _RANDOM_39[4:1];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ftq_idx = _RANDOM_39[9:5];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_edge_inst = _RANDOM_39[10];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_pc_lob = _RANDOM_39[16:11];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_taken = _RANDOM_39[17];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_imm_packed = {_RANDOM_39[31:18], _RANDOM_40[5:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_csr_addr = _RANDOM_40[17:6];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_rob_idx = _RANDOM_40[23:18];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldq_idx = _RANDOM_40[27:24];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_stq_idx = _RANDOM_40[31:28];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_rxq_idx = _RANDOM_41[1:0];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_pdst = _RANDOM_41[8:2];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs1 = _RANDOM_41[15:9];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs2 = _RANDOM_41[22:16];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs3 = _RANDOM_41[29:23];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ppred = {_RANDOM_41[31:30], _RANDOM_42[2:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs1_busy = _RANDOM_42[3];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs2_busy = _RANDOM_42[4];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs3_busy = _RANDOM_42[5];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ppred_busy = _RANDOM_42[6];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_stale_pdst = _RANDOM_42[13:7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_exception = _RANDOM_42[14];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_exc_cause = {_RANDOM_42[31:15], _RANDOM_43, _RANDOM_44[14:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_bypassable = _RANDOM_44[15];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_mem_cmd = _RANDOM_44[20:16];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_mem_size = _RANDOM_44[22:21];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_mem_signed = _RANDOM_44[23];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_fence = _RANDOM_44[24];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_fencei = _RANDOM_44[25];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_amo = _RANDOM_44[26];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_uses_ldq = _RANDOM_44[27];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_uses_stq = _RANDOM_44[28];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_sys_pc2epc = _RANDOM_44[29];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_unique = _RANDOM_44[30];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_flush_on_commit = _RANDOM_44[31];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldst_is_rs1 = _RANDOM_45[0];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldst = _RANDOM_45[6:1];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs1 = _RANDOM_45[12:7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs2 = _RANDOM_45[18:13];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs3 = _RANDOM_45[24:19];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldst_val = _RANDOM_45[25];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_dst_rtype = _RANDOM_45[27:26];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs1_rtype = _RANDOM_45[29:28];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs2_rtype = _RANDOM_45[31:30];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_frs3_en = _RANDOM_46[0];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_fp_val = _RANDOM_46[1];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_fp_single = _RANDOM_46[2];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_xcpt_pf_if = _RANDOM_46[3];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_xcpt_ae_if = _RANDOM_46[4];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_xcpt_ma_if = _RANDOM_46[5];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_bp_debug_if = _RANDOM_46[6];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_bp_xcpt_if = _RANDOM_46[7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_fsrc = _RANDOM_46[9:8];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_tsrc = _RANDOM_46[11:10];	// @[lsu.scala:209:16]
        ldq_2_bits_addr_valid = _RANDOM_46[12];	// @[lsu.scala:209:16]
        ldq_2_bits_addr_bits = {_RANDOM_46[31:13], _RANDOM_47[20:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_addr_is_virtual = _RANDOM_47[21];	// @[lsu.scala:209:16]
        ldq_2_bits_addr_is_uncacheable = _RANDOM_47[22];	// @[lsu.scala:209:16]
        ldq_2_bits_executed = _RANDOM_47[23];	// @[lsu.scala:209:16]
        ldq_2_bits_succeeded = _RANDOM_47[24];	// @[lsu.scala:209:16]
        ldq_2_bits_order_fail = _RANDOM_47[25];	// @[lsu.scala:209:16]
        ldq_2_bits_observed = _RANDOM_47[26];	// @[lsu.scala:209:16]
        ldq_2_bits_st_dep_mask = {_RANDOM_47[31:27], _RANDOM_48[10:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_youngest_stq_idx = _RANDOM_48[14:11];	// @[lsu.scala:209:16]
        ldq_2_bits_forward_std_val = _RANDOM_48[15];	// @[lsu.scala:209:16]
        ldq_2_bits_forward_stq_idx = _RANDOM_48[19:16];	// @[lsu.scala:209:16]
        ldq_3_valid = _RANDOM_50[20];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_uopc = _RANDOM_50[27:21];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_inst = {_RANDOM_50[31:28], _RANDOM_51[27:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_inst = {_RANDOM_51[31:28], _RANDOM_52[27:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_rvc = _RANDOM_52[28];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_pc = {_RANDOM_52[31:29], _RANDOM_53, _RANDOM_54[4:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iq_type = _RANDOM_54[7:5];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_fu_code = _RANDOM_54[17:8];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_br_type = _RANDOM_54[21:18];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_op1_sel = _RANDOM_54[23:22];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_op2_sel = _RANDOM_54[26:24];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_imm_sel = _RANDOM_54[29:27];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_op_fcn = {_RANDOM_54[31:30], _RANDOM_55[1:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_fcn_dw = _RANDOM_55[2];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_csr_cmd = _RANDOM_55[5:3];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_is_load = _RANDOM_55[6];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_is_sta = _RANDOM_55[7];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_is_std = _RANDOM_55[8];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iw_state = _RANDOM_55[10:9];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iw_p1_poisoned = _RANDOM_55[11];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iw_p2_poisoned = _RANDOM_55[12];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_br = _RANDOM_55[13];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_jalr = _RANDOM_55[14];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_jal = _RANDOM_55[15];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_sfb = _RANDOM_55[16];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_br_mask = _RANDOM_55[28:17];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_br_tag = {_RANDOM_55[31:29], _RANDOM_56[0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ftq_idx = _RANDOM_56[5:1];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_edge_inst = _RANDOM_56[6];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_pc_lob = _RANDOM_56[12:7];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_taken = _RANDOM_56[13];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_imm_packed = {_RANDOM_56[31:14], _RANDOM_57[1:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_csr_addr = _RANDOM_57[13:2];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_rob_idx = _RANDOM_57[19:14];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldq_idx = _RANDOM_57[23:20];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_stq_idx = _RANDOM_57[27:24];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_rxq_idx = _RANDOM_57[29:28];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_pdst = {_RANDOM_57[31:30], _RANDOM_58[4:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs1 = _RANDOM_58[11:5];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs2 = _RANDOM_58[18:12];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs3 = _RANDOM_58[25:19];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ppred = _RANDOM_58[30:26];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs1_busy = _RANDOM_58[31];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs2_busy = _RANDOM_59[0];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs3_busy = _RANDOM_59[1];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ppred_busy = _RANDOM_59[2];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_stale_pdst = _RANDOM_59[9:3];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_exception = _RANDOM_59[10];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_exc_cause = {_RANDOM_59[31:11], _RANDOM_60, _RANDOM_61[10:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_bypassable = _RANDOM_61[11];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_mem_cmd = _RANDOM_61[16:12];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_mem_size = _RANDOM_61[18:17];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_mem_signed = _RANDOM_61[19];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_fence = _RANDOM_61[20];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_fencei = _RANDOM_61[21];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_amo = _RANDOM_61[22];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_uses_ldq = _RANDOM_61[23];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_uses_stq = _RANDOM_61[24];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_sys_pc2epc = _RANDOM_61[25];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_unique = _RANDOM_61[26];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_flush_on_commit = _RANDOM_61[27];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldst_is_rs1 = _RANDOM_61[28];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldst = {_RANDOM_61[31:29], _RANDOM_62[2:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs1 = _RANDOM_62[8:3];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs2 = _RANDOM_62[14:9];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs3 = _RANDOM_62[20:15];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldst_val = _RANDOM_62[21];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_dst_rtype = _RANDOM_62[23:22];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs1_rtype = _RANDOM_62[25:24];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs2_rtype = _RANDOM_62[27:26];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_frs3_en = _RANDOM_62[28];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_fp_val = _RANDOM_62[29];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_fp_single = _RANDOM_62[30];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_xcpt_pf_if = _RANDOM_62[31];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_xcpt_ae_if = _RANDOM_63[0];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_xcpt_ma_if = _RANDOM_63[1];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_bp_debug_if = _RANDOM_63[2];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_bp_xcpt_if = _RANDOM_63[3];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_fsrc = _RANDOM_63[5:4];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_tsrc = _RANDOM_63[7:6];	// @[lsu.scala:209:16]
        ldq_3_bits_addr_valid = _RANDOM_63[8];	// @[lsu.scala:209:16]
        ldq_3_bits_addr_bits = {_RANDOM_63[31:9], _RANDOM_64[16:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_addr_is_virtual = _RANDOM_64[17];	// @[lsu.scala:209:16]
        ldq_3_bits_addr_is_uncacheable = _RANDOM_64[18];	// @[lsu.scala:209:16]
        ldq_3_bits_executed = _RANDOM_64[19];	// @[lsu.scala:209:16]
        ldq_3_bits_succeeded = _RANDOM_64[20];	// @[lsu.scala:209:16]
        ldq_3_bits_order_fail = _RANDOM_64[21];	// @[lsu.scala:209:16]
        ldq_3_bits_observed = _RANDOM_64[22];	// @[lsu.scala:209:16]
        ldq_3_bits_st_dep_mask = {_RANDOM_64[31:23], _RANDOM_65[6:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_youngest_stq_idx = _RANDOM_65[10:7];	// @[lsu.scala:209:16]
        ldq_3_bits_forward_std_val = _RANDOM_65[11];	// @[lsu.scala:209:16]
        ldq_3_bits_forward_stq_idx = _RANDOM_65[15:12];	// @[lsu.scala:209:16]
        ldq_4_valid = _RANDOM_67[16];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_uopc = _RANDOM_67[23:17];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_inst = {_RANDOM_67[31:24], _RANDOM_68[23:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_inst = {_RANDOM_68[31:24], _RANDOM_69[23:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_rvc = _RANDOM_69[24];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_pc = {_RANDOM_69[31:25], _RANDOM_70, _RANDOM_71[0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iq_type = _RANDOM_71[3:1];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_fu_code = _RANDOM_71[13:4];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_br_type = _RANDOM_71[17:14];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_op1_sel = _RANDOM_71[19:18];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_op2_sel = _RANDOM_71[22:20];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_imm_sel = _RANDOM_71[25:23];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_op_fcn = _RANDOM_71[29:26];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_fcn_dw = _RANDOM_71[30];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_csr_cmd = {_RANDOM_71[31], _RANDOM_72[1:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_is_load = _RANDOM_72[2];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_is_sta = _RANDOM_72[3];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_is_std = _RANDOM_72[4];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iw_state = _RANDOM_72[6:5];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iw_p1_poisoned = _RANDOM_72[7];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iw_p2_poisoned = _RANDOM_72[8];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_br = _RANDOM_72[9];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_jalr = _RANDOM_72[10];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_jal = _RANDOM_72[11];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_sfb = _RANDOM_72[12];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_br_mask = _RANDOM_72[24:13];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_br_tag = _RANDOM_72[28:25];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ftq_idx = {_RANDOM_72[31:29], _RANDOM_73[1:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_edge_inst = _RANDOM_73[2];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_pc_lob = _RANDOM_73[8:3];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_taken = _RANDOM_73[9];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_imm_packed = _RANDOM_73[29:10];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_csr_addr = {_RANDOM_73[31:30], _RANDOM_74[9:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_rob_idx = _RANDOM_74[15:10];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldq_idx = _RANDOM_74[19:16];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_stq_idx = _RANDOM_74[23:20];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_rxq_idx = _RANDOM_74[25:24];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_pdst = {_RANDOM_74[31:26], _RANDOM_75[0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs1 = _RANDOM_75[7:1];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs2 = _RANDOM_75[14:8];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs3 = _RANDOM_75[21:15];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ppred = _RANDOM_75[26:22];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs1_busy = _RANDOM_75[27];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs2_busy = _RANDOM_75[28];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs3_busy = _RANDOM_75[29];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ppred_busy = _RANDOM_75[30];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_stale_pdst = {_RANDOM_75[31], _RANDOM_76[5:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_exception = _RANDOM_76[6];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_exc_cause = {_RANDOM_76[31:7], _RANDOM_77, _RANDOM_78[6:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_bypassable = _RANDOM_78[7];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_mem_cmd = _RANDOM_78[12:8];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_mem_size = _RANDOM_78[14:13];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_mem_signed = _RANDOM_78[15];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_fence = _RANDOM_78[16];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_fencei = _RANDOM_78[17];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_amo = _RANDOM_78[18];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_uses_ldq = _RANDOM_78[19];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_uses_stq = _RANDOM_78[20];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_sys_pc2epc = _RANDOM_78[21];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_unique = _RANDOM_78[22];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_flush_on_commit = _RANDOM_78[23];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldst_is_rs1 = _RANDOM_78[24];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldst = _RANDOM_78[30:25];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs1 = {_RANDOM_78[31], _RANDOM_79[4:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs2 = _RANDOM_79[10:5];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs3 = _RANDOM_79[16:11];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldst_val = _RANDOM_79[17];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_dst_rtype = _RANDOM_79[19:18];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs1_rtype = _RANDOM_79[21:20];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs2_rtype = _RANDOM_79[23:22];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_frs3_en = _RANDOM_79[24];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_fp_val = _RANDOM_79[25];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_fp_single = _RANDOM_79[26];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_xcpt_pf_if = _RANDOM_79[27];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_xcpt_ae_if = _RANDOM_79[28];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_xcpt_ma_if = _RANDOM_79[29];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_bp_debug_if = _RANDOM_79[30];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_bp_xcpt_if = _RANDOM_79[31];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_fsrc = _RANDOM_80[1:0];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_tsrc = _RANDOM_80[3:2];	// @[lsu.scala:209:16]
        ldq_4_bits_addr_valid = _RANDOM_80[4];	// @[lsu.scala:209:16]
        ldq_4_bits_addr_bits = {_RANDOM_80[31:5], _RANDOM_81[12:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_addr_is_virtual = _RANDOM_81[13];	// @[lsu.scala:209:16]
        ldq_4_bits_addr_is_uncacheable = _RANDOM_81[14];	// @[lsu.scala:209:16]
        ldq_4_bits_executed = _RANDOM_81[15];	// @[lsu.scala:209:16]
        ldq_4_bits_succeeded = _RANDOM_81[16];	// @[lsu.scala:209:16]
        ldq_4_bits_order_fail = _RANDOM_81[17];	// @[lsu.scala:209:16]
        ldq_4_bits_observed = _RANDOM_81[18];	// @[lsu.scala:209:16]
        ldq_4_bits_st_dep_mask = {_RANDOM_81[31:19], _RANDOM_82[2:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_youngest_stq_idx = _RANDOM_82[6:3];	// @[lsu.scala:209:16]
        ldq_4_bits_forward_std_val = _RANDOM_82[7];	// @[lsu.scala:209:16]
        ldq_4_bits_forward_stq_idx = _RANDOM_82[11:8];	// @[lsu.scala:209:16]
        ldq_5_valid = _RANDOM_84[12];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_uopc = _RANDOM_84[19:13];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_inst = {_RANDOM_84[31:20], _RANDOM_85[19:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_inst = {_RANDOM_85[31:20], _RANDOM_86[19:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_rvc = _RANDOM_86[20];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_pc = {_RANDOM_86[31:21], _RANDOM_87[28:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iq_type = _RANDOM_87[31:29];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_fu_code = _RANDOM_88[9:0];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_br_type = _RANDOM_88[13:10];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_op1_sel = _RANDOM_88[15:14];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_op2_sel = _RANDOM_88[18:16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_imm_sel = _RANDOM_88[21:19];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_op_fcn = _RANDOM_88[25:22];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_fcn_dw = _RANDOM_88[26];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_csr_cmd = _RANDOM_88[29:27];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_is_load = _RANDOM_88[30];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_is_sta = _RANDOM_88[31];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_is_std = _RANDOM_89[0];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iw_state = _RANDOM_89[2:1];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iw_p1_poisoned = _RANDOM_89[3];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iw_p2_poisoned = _RANDOM_89[4];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_br = _RANDOM_89[5];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_jalr = _RANDOM_89[6];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_jal = _RANDOM_89[7];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_sfb = _RANDOM_89[8];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_br_mask = _RANDOM_89[20:9];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_br_tag = _RANDOM_89[24:21];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ftq_idx = _RANDOM_89[29:25];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_edge_inst = _RANDOM_89[30];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_pc_lob = {_RANDOM_89[31], _RANDOM_90[4:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_taken = _RANDOM_90[5];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_imm_packed = _RANDOM_90[25:6];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_csr_addr = {_RANDOM_90[31:26], _RANDOM_91[5:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_rob_idx = _RANDOM_91[11:6];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldq_idx = _RANDOM_91[15:12];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_stq_idx = _RANDOM_91[19:16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_rxq_idx = _RANDOM_91[21:20];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_pdst = _RANDOM_91[28:22];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs1 = {_RANDOM_91[31:29], _RANDOM_92[3:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs2 = _RANDOM_92[10:4];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs3 = _RANDOM_92[17:11];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ppred = _RANDOM_92[22:18];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs1_busy = _RANDOM_92[23];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs2_busy = _RANDOM_92[24];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs3_busy = _RANDOM_92[25];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ppred_busy = _RANDOM_92[26];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_stale_pdst = {_RANDOM_92[31:27], _RANDOM_93[1:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_exception = _RANDOM_93[2];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_exc_cause = {_RANDOM_93[31:3], _RANDOM_94, _RANDOM_95[2:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_bypassable = _RANDOM_95[3];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_mem_cmd = _RANDOM_95[8:4];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_mem_size = _RANDOM_95[10:9];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_mem_signed = _RANDOM_95[11];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_fence = _RANDOM_95[12];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_fencei = _RANDOM_95[13];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_amo = _RANDOM_95[14];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_uses_ldq = _RANDOM_95[15];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_uses_stq = _RANDOM_95[16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_sys_pc2epc = _RANDOM_95[17];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_unique = _RANDOM_95[18];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_flush_on_commit = _RANDOM_95[19];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldst_is_rs1 = _RANDOM_95[20];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldst = _RANDOM_95[26:21];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs1 = {_RANDOM_95[31:27], _RANDOM_96[0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs2 = _RANDOM_96[6:1];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs3 = _RANDOM_96[12:7];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldst_val = _RANDOM_96[13];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_dst_rtype = _RANDOM_96[15:14];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs1_rtype = _RANDOM_96[17:16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs2_rtype = _RANDOM_96[19:18];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_frs3_en = _RANDOM_96[20];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_fp_val = _RANDOM_96[21];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_fp_single = _RANDOM_96[22];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_xcpt_pf_if = _RANDOM_96[23];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_xcpt_ae_if = _RANDOM_96[24];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_xcpt_ma_if = _RANDOM_96[25];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_bp_debug_if = _RANDOM_96[26];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_bp_xcpt_if = _RANDOM_96[27];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_fsrc = _RANDOM_96[29:28];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_tsrc = _RANDOM_96[31:30];	// @[lsu.scala:209:16]
        ldq_5_bits_addr_valid = _RANDOM_97[0];	// @[lsu.scala:209:16]
        ldq_5_bits_addr_bits = {_RANDOM_97[31:1], _RANDOM_98[8:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_addr_is_virtual = _RANDOM_98[9];	// @[lsu.scala:209:16]
        ldq_5_bits_addr_is_uncacheable = _RANDOM_98[10];	// @[lsu.scala:209:16]
        ldq_5_bits_executed = _RANDOM_98[11];	// @[lsu.scala:209:16]
        ldq_5_bits_succeeded = _RANDOM_98[12];	// @[lsu.scala:209:16]
        ldq_5_bits_order_fail = _RANDOM_98[13];	// @[lsu.scala:209:16]
        ldq_5_bits_observed = _RANDOM_98[14];	// @[lsu.scala:209:16]
        ldq_5_bits_st_dep_mask = _RANDOM_98[30:15];	// @[lsu.scala:209:16]
        ldq_5_bits_youngest_stq_idx = {_RANDOM_98[31], _RANDOM_99[2:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_forward_std_val = _RANDOM_99[3];	// @[lsu.scala:209:16]
        ldq_5_bits_forward_stq_idx = _RANDOM_99[7:4];	// @[lsu.scala:209:16]
        ldq_6_valid = _RANDOM_101[8];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_uopc = _RANDOM_101[15:9];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_inst = {_RANDOM_101[31:16], _RANDOM_102[15:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_inst = {_RANDOM_102[31:16], _RANDOM_103[15:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_rvc = _RANDOM_103[16];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_pc = {_RANDOM_103[31:17], _RANDOM_104[24:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iq_type = _RANDOM_104[27:25];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_fu_code = {_RANDOM_104[31:28], _RANDOM_105[5:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_br_type = _RANDOM_105[9:6];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_op1_sel = _RANDOM_105[11:10];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_op2_sel = _RANDOM_105[14:12];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_imm_sel = _RANDOM_105[17:15];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_op_fcn = _RANDOM_105[21:18];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_fcn_dw = _RANDOM_105[22];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_csr_cmd = _RANDOM_105[25:23];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_is_load = _RANDOM_105[26];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_is_sta = _RANDOM_105[27];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_is_std = _RANDOM_105[28];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iw_state = _RANDOM_105[30:29];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iw_p1_poisoned = _RANDOM_105[31];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iw_p2_poisoned = _RANDOM_106[0];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_br = _RANDOM_106[1];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_jalr = _RANDOM_106[2];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_jal = _RANDOM_106[3];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_sfb = _RANDOM_106[4];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_br_mask = _RANDOM_106[16:5];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_br_tag = _RANDOM_106[20:17];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ftq_idx = _RANDOM_106[25:21];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_edge_inst = _RANDOM_106[26];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_pc_lob = {_RANDOM_106[31:27], _RANDOM_107[0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_taken = _RANDOM_107[1];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_imm_packed = _RANDOM_107[21:2];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_csr_addr = {_RANDOM_107[31:22], _RANDOM_108[1:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_rob_idx = _RANDOM_108[7:2];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldq_idx = _RANDOM_108[11:8];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_stq_idx = _RANDOM_108[15:12];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_rxq_idx = _RANDOM_108[17:16];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_pdst = _RANDOM_108[24:18];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs1 = _RANDOM_108[31:25];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs2 = _RANDOM_109[6:0];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs3 = _RANDOM_109[13:7];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ppred = _RANDOM_109[18:14];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs1_busy = _RANDOM_109[19];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs2_busy = _RANDOM_109[20];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs3_busy = _RANDOM_109[21];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ppred_busy = _RANDOM_109[22];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_stale_pdst = _RANDOM_109[29:23];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_exception = _RANDOM_109[30];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_exc_cause = {_RANDOM_109[31], _RANDOM_110, _RANDOM_111[30:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_bypassable = _RANDOM_111[31];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_mem_cmd = _RANDOM_112[4:0];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_mem_size = _RANDOM_112[6:5];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_mem_signed = _RANDOM_112[7];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_fence = _RANDOM_112[8];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_fencei = _RANDOM_112[9];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_amo = _RANDOM_112[10];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_uses_ldq = _RANDOM_112[11];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_uses_stq = _RANDOM_112[12];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_sys_pc2epc = _RANDOM_112[13];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_unique = _RANDOM_112[14];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_flush_on_commit = _RANDOM_112[15];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldst_is_rs1 = _RANDOM_112[16];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldst = _RANDOM_112[22:17];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs1 = _RANDOM_112[28:23];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs2 = {_RANDOM_112[31:29], _RANDOM_113[2:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs3 = _RANDOM_113[8:3];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldst_val = _RANDOM_113[9];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_dst_rtype = _RANDOM_113[11:10];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs1_rtype = _RANDOM_113[13:12];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs2_rtype = _RANDOM_113[15:14];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_frs3_en = _RANDOM_113[16];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_fp_val = _RANDOM_113[17];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_fp_single = _RANDOM_113[18];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_xcpt_pf_if = _RANDOM_113[19];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_xcpt_ae_if = _RANDOM_113[20];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_xcpt_ma_if = _RANDOM_113[21];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_bp_debug_if = _RANDOM_113[22];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_bp_xcpt_if = _RANDOM_113[23];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_fsrc = _RANDOM_113[25:24];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_tsrc = _RANDOM_113[27:26];	// @[lsu.scala:209:16]
        ldq_6_bits_addr_valid = _RANDOM_113[28];	// @[lsu.scala:209:16]
        ldq_6_bits_addr_bits = {_RANDOM_113[31:29], _RANDOM_114, _RANDOM_115[4:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_addr_is_virtual = _RANDOM_115[5];	// @[lsu.scala:209:16]
        ldq_6_bits_addr_is_uncacheable = _RANDOM_115[6];	// @[lsu.scala:209:16]
        ldq_6_bits_executed = _RANDOM_115[7];	// @[lsu.scala:209:16]
        ldq_6_bits_succeeded = _RANDOM_115[8];	// @[lsu.scala:209:16]
        ldq_6_bits_order_fail = _RANDOM_115[9];	// @[lsu.scala:209:16]
        ldq_6_bits_observed = _RANDOM_115[10];	// @[lsu.scala:209:16]
        ldq_6_bits_st_dep_mask = _RANDOM_115[26:11];	// @[lsu.scala:209:16]
        ldq_6_bits_youngest_stq_idx = _RANDOM_115[30:27];	// @[lsu.scala:209:16]
        ldq_6_bits_forward_std_val = _RANDOM_115[31];	// @[lsu.scala:209:16]
        ldq_6_bits_forward_stq_idx = _RANDOM_116[3:0];	// @[lsu.scala:209:16]
        ldq_7_valid = _RANDOM_118[4];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_uopc = _RANDOM_118[11:5];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_inst = {_RANDOM_118[31:12], _RANDOM_119[11:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_inst = {_RANDOM_119[31:12], _RANDOM_120[11:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_rvc = _RANDOM_120[12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_pc = {_RANDOM_120[31:13], _RANDOM_121[20:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iq_type = _RANDOM_121[23:21];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_fu_code = {_RANDOM_121[31:24], _RANDOM_122[1:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_br_type = _RANDOM_122[5:2];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_op1_sel = _RANDOM_122[7:6];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_op2_sel = _RANDOM_122[10:8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_imm_sel = _RANDOM_122[13:11];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_op_fcn = _RANDOM_122[17:14];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_fcn_dw = _RANDOM_122[18];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_csr_cmd = _RANDOM_122[21:19];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_is_load = _RANDOM_122[22];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_is_sta = _RANDOM_122[23];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_is_std = _RANDOM_122[24];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iw_state = _RANDOM_122[26:25];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iw_p1_poisoned = _RANDOM_122[27];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iw_p2_poisoned = _RANDOM_122[28];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_br = _RANDOM_122[29];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_jalr = _RANDOM_122[30];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_jal = _RANDOM_122[31];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_sfb = _RANDOM_123[0];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_br_mask = _RANDOM_123[12:1];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_br_tag = _RANDOM_123[16:13];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ftq_idx = _RANDOM_123[21:17];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_edge_inst = _RANDOM_123[22];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_pc_lob = _RANDOM_123[28:23];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_taken = _RANDOM_123[29];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_imm_packed = {_RANDOM_123[31:30], _RANDOM_124[17:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_csr_addr = _RANDOM_124[29:18];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_rob_idx = {_RANDOM_124[31:30], _RANDOM_125[3:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldq_idx = _RANDOM_125[7:4];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_stq_idx = _RANDOM_125[11:8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_rxq_idx = _RANDOM_125[13:12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_pdst = _RANDOM_125[20:14];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs1 = _RANDOM_125[27:21];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs2 = {_RANDOM_125[31:28], _RANDOM_126[2:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs3 = _RANDOM_126[9:3];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ppred = _RANDOM_126[14:10];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs1_busy = _RANDOM_126[15];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs2_busy = _RANDOM_126[16];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs3_busy = _RANDOM_126[17];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ppred_busy = _RANDOM_126[18];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_stale_pdst = _RANDOM_126[25:19];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_exception = _RANDOM_126[26];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_exc_cause = {_RANDOM_126[31:27], _RANDOM_127, _RANDOM_128[26:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_bypassable = _RANDOM_128[27];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_mem_cmd = {_RANDOM_128[31:28], _RANDOM_129[0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_mem_size = _RANDOM_129[2:1];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_mem_signed = _RANDOM_129[3];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_fence = _RANDOM_129[4];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_fencei = _RANDOM_129[5];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_amo = _RANDOM_129[6];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_uses_ldq = _RANDOM_129[7];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_uses_stq = _RANDOM_129[8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_sys_pc2epc = _RANDOM_129[9];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_unique = _RANDOM_129[10];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_flush_on_commit = _RANDOM_129[11];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldst_is_rs1 = _RANDOM_129[12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldst = _RANDOM_129[18:13];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs1 = _RANDOM_129[24:19];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs2 = _RANDOM_129[30:25];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs3 = {_RANDOM_129[31], _RANDOM_130[4:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldst_val = _RANDOM_130[5];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_dst_rtype = _RANDOM_130[7:6];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs1_rtype = _RANDOM_130[9:8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs2_rtype = _RANDOM_130[11:10];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_frs3_en = _RANDOM_130[12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_fp_val = _RANDOM_130[13];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_fp_single = _RANDOM_130[14];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_xcpt_pf_if = _RANDOM_130[15];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_xcpt_ae_if = _RANDOM_130[16];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_xcpt_ma_if = _RANDOM_130[17];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_bp_debug_if = _RANDOM_130[18];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_bp_xcpt_if = _RANDOM_130[19];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_fsrc = _RANDOM_130[21:20];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_tsrc = _RANDOM_130[23:22];	// @[lsu.scala:209:16]
        ldq_7_bits_addr_valid = _RANDOM_130[24];	// @[lsu.scala:209:16]
        ldq_7_bits_addr_bits = {_RANDOM_130[31:25], _RANDOM_131, _RANDOM_132[0]};	// @[lsu.scala:209:16]
        ldq_7_bits_addr_is_virtual = _RANDOM_132[1];	// @[lsu.scala:209:16]
        ldq_7_bits_addr_is_uncacheable = _RANDOM_132[2];	// @[lsu.scala:209:16]
        ldq_7_bits_executed = _RANDOM_132[3];	// @[lsu.scala:209:16]
        ldq_7_bits_succeeded = _RANDOM_132[4];	// @[lsu.scala:209:16]
        ldq_7_bits_order_fail = _RANDOM_132[5];	// @[lsu.scala:209:16]
        ldq_7_bits_observed = _RANDOM_132[6];	// @[lsu.scala:209:16]
        ldq_7_bits_st_dep_mask = _RANDOM_132[22:7];	// @[lsu.scala:209:16]
        ldq_7_bits_youngest_stq_idx = _RANDOM_132[26:23];	// @[lsu.scala:209:16]
        ldq_7_bits_forward_std_val = _RANDOM_132[27];	// @[lsu.scala:209:16]
        ldq_7_bits_forward_stq_idx = _RANDOM_132[31:28];	// @[lsu.scala:209:16]
        ldq_8_valid = _RANDOM_135[0];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_uopc = _RANDOM_135[7:1];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_inst = {_RANDOM_135[31:8], _RANDOM_136[7:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_debug_inst = {_RANDOM_136[31:8], _RANDOM_137[7:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_rvc = _RANDOM_137[8];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_debug_pc = {_RANDOM_137[31:9], _RANDOM_138[16:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_iq_type = _RANDOM_138[19:17];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_fu_code = _RANDOM_138[29:20];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_br_type = {_RANDOM_138[31:30], _RANDOM_139[1:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_op1_sel = _RANDOM_139[3:2];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_op2_sel = _RANDOM_139[6:4];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_imm_sel = _RANDOM_139[9:7];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_op_fcn = _RANDOM_139[13:10];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_fcn_dw = _RANDOM_139[14];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_csr_cmd = _RANDOM_139[17:15];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_is_load = _RANDOM_139[18];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_is_sta = _RANDOM_139[19];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_is_std = _RANDOM_139[20];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_iw_state = _RANDOM_139[22:21];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_iw_p1_poisoned = _RANDOM_139[23];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_iw_p2_poisoned = _RANDOM_139[24];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_br = _RANDOM_139[25];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_jalr = _RANDOM_139[26];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_jal = _RANDOM_139[27];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_sfb = _RANDOM_139[28];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_br_mask = {_RANDOM_139[31:29], _RANDOM_140[8:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_br_tag = _RANDOM_140[12:9];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ftq_idx = _RANDOM_140[17:13];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_edge_inst = _RANDOM_140[18];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_pc_lob = _RANDOM_140[24:19];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_taken = _RANDOM_140[25];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_imm_packed = {_RANDOM_140[31:26], _RANDOM_141[13:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_csr_addr = _RANDOM_141[25:14];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_rob_idx = _RANDOM_141[31:26];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ldq_idx = _RANDOM_142[3:0];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_stq_idx = _RANDOM_142[7:4];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_rxq_idx = _RANDOM_142[9:8];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_pdst = _RANDOM_142[16:10];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs1 = _RANDOM_142[23:17];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs2 = _RANDOM_142[30:24];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs3 = {_RANDOM_142[31], _RANDOM_143[5:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ppred = _RANDOM_143[10:6];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs1_busy = _RANDOM_143[11];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs2_busy = _RANDOM_143[12];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs3_busy = _RANDOM_143[13];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ppred_busy = _RANDOM_143[14];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_stale_pdst = _RANDOM_143[21:15];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_exception = _RANDOM_143[22];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_exc_cause = {_RANDOM_143[31:23], _RANDOM_144, _RANDOM_145[22:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_bypassable = _RANDOM_145[23];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_mem_cmd = _RANDOM_145[28:24];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_mem_size = _RANDOM_145[30:29];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_mem_signed = _RANDOM_145[31];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_fence = _RANDOM_146[0];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_fencei = _RANDOM_146[1];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_amo = _RANDOM_146[2];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_uses_ldq = _RANDOM_146[3];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_uses_stq = _RANDOM_146[4];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_sys_pc2epc = _RANDOM_146[5];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_unique = _RANDOM_146[6];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_flush_on_commit = _RANDOM_146[7];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ldst_is_rs1 = _RANDOM_146[8];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ldst = _RANDOM_146[14:9];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs1 = _RANDOM_146[20:15];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs2 = _RANDOM_146[26:21];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs3 = {_RANDOM_146[31:27], _RANDOM_147[0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ldst_val = _RANDOM_147[1];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_dst_rtype = _RANDOM_147[3:2];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs1_rtype = _RANDOM_147[5:4];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs2_rtype = _RANDOM_147[7:6];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_frs3_en = _RANDOM_147[8];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_fp_val = _RANDOM_147[9];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_fp_single = _RANDOM_147[10];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_xcpt_pf_if = _RANDOM_147[11];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_xcpt_ae_if = _RANDOM_147[12];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_xcpt_ma_if = _RANDOM_147[13];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_bp_debug_if = _RANDOM_147[14];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_bp_xcpt_if = _RANDOM_147[15];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_debug_fsrc = _RANDOM_147[17:16];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_debug_tsrc = _RANDOM_147[19:18];	// @[lsu.scala:209:16]
        ldq_8_bits_addr_valid = _RANDOM_147[20];	// @[lsu.scala:209:16]
        ldq_8_bits_addr_bits = {_RANDOM_147[31:21], _RANDOM_148[28:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_addr_is_virtual = _RANDOM_148[29];	// @[lsu.scala:209:16]
        ldq_8_bits_addr_is_uncacheable = _RANDOM_148[30];	// @[lsu.scala:209:16]
        ldq_8_bits_executed = _RANDOM_148[31];	// @[lsu.scala:209:16]
        ldq_8_bits_succeeded = _RANDOM_149[0];	// @[lsu.scala:209:16]
        ldq_8_bits_order_fail = _RANDOM_149[1];	// @[lsu.scala:209:16]
        ldq_8_bits_observed = _RANDOM_149[2];	// @[lsu.scala:209:16]
        ldq_8_bits_st_dep_mask = _RANDOM_149[18:3];	// @[lsu.scala:209:16]
        ldq_8_bits_youngest_stq_idx = _RANDOM_149[22:19];	// @[lsu.scala:209:16]
        ldq_8_bits_forward_std_val = _RANDOM_149[23];	// @[lsu.scala:209:16]
        ldq_8_bits_forward_stq_idx = _RANDOM_149[27:24];	// @[lsu.scala:209:16]
        ldq_9_valid = _RANDOM_151[28];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_uopc = {_RANDOM_151[31:29], _RANDOM_152[3:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_inst = {_RANDOM_152[31:4], _RANDOM_153[3:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_debug_inst = {_RANDOM_153[31:4], _RANDOM_154[3:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_rvc = _RANDOM_154[4];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_debug_pc = {_RANDOM_154[31:5], _RANDOM_155[12:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_iq_type = _RANDOM_155[15:13];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_fu_code = _RANDOM_155[25:16];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_br_type = _RANDOM_155[29:26];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_op1_sel = _RANDOM_155[31:30];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_op2_sel = _RANDOM_156[2:0];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_imm_sel = _RANDOM_156[5:3];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_op_fcn = _RANDOM_156[9:6];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_fcn_dw = _RANDOM_156[10];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_csr_cmd = _RANDOM_156[13:11];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_is_load = _RANDOM_156[14];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_is_sta = _RANDOM_156[15];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_is_std = _RANDOM_156[16];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_iw_state = _RANDOM_156[18:17];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_iw_p1_poisoned = _RANDOM_156[19];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_iw_p2_poisoned = _RANDOM_156[20];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_br = _RANDOM_156[21];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_jalr = _RANDOM_156[22];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_jal = _RANDOM_156[23];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_sfb = _RANDOM_156[24];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_br_mask = {_RANDOM_156[31:25], _RANDOM_157[4:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_br_tag = _RANDOM_157[8:5];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ftq_idx = _RANDOM_157[13:9];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_edge_inst = _RANDOM_157[14];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_pc_lob = _RANDOM_157[20:15];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_taken = _RANDOM_157[21];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_imm_packed = {_RANDOM_157[31:22], _RANDOM_158[9:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_csr_addr = _RANDOM_158[21:10];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_rob_idx = _RANDOM_158[27:22];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ldq_idx = _RANDOM_158[31:28];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_stq_idx = _RANDOM_159[3:0];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_rxq_idx = _RANDOM_159[5:4];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_pdst = _RANDOM_159[12:6];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs1 = _RANDOM_159[19:13];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs2 = _RANDOM_159[26:20];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs3 = {_RANDOM_159[31:27], _RANDOM_160[1:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ppred = _RANDOM_160[6:2];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs1_busy = _RANDOM_160[7];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs2_busy = _RANDOM_160[8];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs3_busy = _RANDOM_160[9];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ppred_busy = _RANDOM_160[10];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_stale_pdst = _RANDOM_160[17:11];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_exception = _RANDOM_160[18];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_exc_cause = {_RANDOM_160[31:19], _RANDOM_161, _RANDOM_162[18:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_bypassable = _RANDOM_162[19];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_mem_cmd = _RANDOM_162[24:20];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_mem_size = _RANDOM_162[26:25];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_mem_signed = _RANDOM_162[27];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_fence = _RANDOM_162[28];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_fencei = _RANDOM_162[29];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_amo = _RANDOM_162[30];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_uses_ldq = _RANDOM_162[31];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_uses_stq = _RANDOM_163[0];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_sys_pc2epc = _RANDOM_163[1];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_unique = _RANDOM_163[2];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_flush_on_commit = _RANDOM_163[3];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ldst_is_rs1 = _RANDOM_163[4];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ldst = _RANDOM_163[10:5];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs1 = _RANDOM_163[16:11];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs2 = _RANDOM_163[22:17];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs3 = _RANDOM_163[28:23];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ldst_val = _RANDOM_163[29];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_dst_rtype = _RANDOM_163[31:30];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs1_rtype = _RANDOM_164[1:0];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs2_rtype = _RANDOM_164[3:2];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_frs3_en = _RANDOM_164[4];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_fp_val = _RANDOM_164[5];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_fp_single = _RANDOM_164[6];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_xcpt_pf_if = _RANDOM_164[7];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_xcpt_ae_if = _RANDOM_164[8];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_xcpt_ma_if = _RANDOM_164[9];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_bp_debug_if = _RANDOM_164[10];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_bp_xcpt_if = _RANDOM_164[11];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_debug_fsrc = _RANDOM_164[13:12];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_debug_tsrc = _RANDOM_164[15:14];	// @[lsu.scala:209:16]
        ldq_9_bits_addr_valid = _RANDOM_164[16];	// @[lsu.scala:209:16]
        ldq_9_bits_addr_bits = {_RANDOM_164[31:17], _RANDOM_165[24:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_addr_is_virtual = _RANDOM_165[25];	// @[lsu.scala:209:16]
        ldq_9_bits_addr_is_uncacheable = _RANDOM_165[26];	// @[lsu.scala:209:16]
        ldq_9_bits_executed = _RANDOM_165[27];	// @[lsu.scala:209:16]
        ldq_9_bits_succeeded = _RANDOM_165[28];	// @[lsu.scala:209:16]
        ldq_9_bits_order_fail = _RANDOM_165[29];	// @[lsu.scala:209:16]
        ldq_9_bits_observed = _RANDOM_165[30];	// @[lsu.scala:209:16]
        ldq_9_bits_st_dep_mask = {_RANDOM_165[31], _RANDOM_166[14:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_youngest_stq_idx = _RANDOM_166[18:15];	// @[lsu.scala:209:16]
        ldq_9_bits_forward_std_val = _RANDOM_166[19];	// @[lsu.scala:209:16]
        ldq_9_bits_forward_stq_idx = _RANDOM_166[23:20];	// @[lsu.scala:209:16]
        ldq_10_valid = _RANDOM_168[24];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_uopc = _RANDOM_168[31:25];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_inst = _RANDOM_169;	// @[lsu.scala:209:16]
        ldq_10_bits_uop_debug_inst = _RANDOM_170;	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_rvc = _RANDOM_171[0];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_debug_pc = {_RANDOM_171[31:1], _RANDOM_172[8:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_iq_type = _RANDOM_172[11:9];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_fu_code = _RANDOM_172[21:12];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_br_type = _RANDOM_172[25:22];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_op1_sel = _RANDOM_172[27:26];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_op2_sel = _RANDOM_172[30:28];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_imm_sel = {_RANDOM_172[31], _RANDOM_173[1:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_op_fcn = _RANDOM_173[5:2];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_fcn_dw = _RANDOM_173[6];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_csr_cmd = _RANDOM_173[9:7];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_is_load = _RANDOM_173[10];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_is_sta = _RANDOM_173[11];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_is_std = _RANDOM_173[12];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_iw_state = _RANDOM_173[14:13];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_iw_p1_poisoned = _RANDOM_173[15];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_iw_p2_poisoned = _RANDOM_173[16];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_br = _RANDOM_173[17];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_jalr = _RANDOM_173[18];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_jal = _RANDOM_173[19];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_sfb = _RANDOM_173[20];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_br_mask = {_RANDOM_173[31:21], _RANDOM_174[0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_br_tag = _RANDOM_174[4:1];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ftq_idx = _RANDOM_174[9:5];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_edge_inst = _RANDOM_174[10];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_pc_lob = _RANDOM_174[16:11];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_taken = _RANDOM_174[17];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_imm_packed = {_RANDOM_174[31:18], _RANDOM_175[5:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_csr_addr = _RANDOM_175[17:6];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_rob_idx = _RANDOM_175[23:18];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ldq_idx = _RANDOM_175[27:24];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_stq_idx = _RANDOM_175[31:28];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_rxq_idx = _RANDOM_176[1:0];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_pdst = _RANDOM_176[8:2];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs1 = _RANDOM_176[15:9];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs2 = _RANDOM_176[22:16];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs3 = _RANDOM_176[29:23];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ppred = {_RANDOM_176[31:30], _RANDOM_177[2:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs1_busy = _RANDOM_177[3];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs2_busy = _RANDOM_177[4];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs3_busy = _RANDOM_177[5];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ppred_busy = _RANDOM_177[6];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_stale_pdst = _RANDOM_177[13:7];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_exception = _RANDOM_177[14];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_exc_cause = {_RANDOM_177[31:15], _RANDOM_178, _RANDOM_179[14:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_bypassable = _RANDOM_179[15];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_mem_cmd = _RANDOM_179[20:16];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_mem_size = _RANDOM_179[22:21];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_mem_signed = _RANDOM_179[23];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_fence = _RANDOM_179[24];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_fencei = _RANDOM_179[25];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_amo = _RANDOM_179[26];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_uses_ldq = _RANDOM_179[27];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_uses_stq = _RANDOM_179[28];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_sys_pc2epc = _RANDOM_179[29];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_unique = _RANDOM_179[30];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_flush_on_commit = _RANDOM_179[31];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ldst_is_rs1 = _RANDOM_180[0];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ldst = _RANDOM_180[6:1];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs1 = _RANDOM_180[12:7];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs2 = _RANDOM_180[18:13];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs3 = _RANDOM_180[24:19];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ldst_val = _RANDOM_180[25];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_dst_rtype = _RANDOM_180[27:26];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs1_rtype = _RANDOM_180[29:28];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs2_rtype = _RANDOM_180[31:30];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_frs3_en = _RANDOM_181[0];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_fp_val = _RANDOM_181[1];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_fp_single = _RANDOM_181[2];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_xcpt_pf_if = _RANDOM_181[3];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_xcpt_ae_if = _RANDOM_181[4];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_xcpt_ma_if = _RANDOM_181[5];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_bp_debug_if = _RANDOM_181[6];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_bp_xcpt_if = _RANDOM_181[7];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_debug_fsrc = _RANDOM_181[9:8];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_debug_tsrc = _RANDOM_181[11:10];	// @[lsu.scala:209:16]
        ldq_10_bits_addr_valid = _RANDOM_181[12];	// @[lsu.scala:209:16]
        ldq_10_bits_addr_bits = {_RANDOM_181[31:13], _RANDOM_182[20:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_addr_is_virtual = _RANDOM_182[21];	// @[lsu.scala:209:16]
        ldq_10_bits_addr_is_uncacheable = _RANDOM_182[22];	// @[lsu.scala:209:16]
        ldq_10_bits_executed = _RANDOM_182[23];	// @[lsu.scala:209:16]
        ldq_10_bits_succeeded = _RANDOM_182[24];	// @[lsu.scala:209:16]
        ldq_10_bits_order_fail = _RANDOM_182[25];	// @[lsu.scala:209:16]
        ldq_10_bits_observed = _RANDOM_182[26];	// @[lsu.scala:209:16]
        ldq_10_bits_st_dep_mask = {_RANDOM_182[31:27], _RANDOM_183[10:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_youngest_stq_idx = _RANDOM_183[14:11];	// @[lsu.scala:209:16]
        ldq_10_bits_forward_std_val = _RANDOM_183[15];	// @[lsu.scala:209:16]
        ldq_10_bits_forward_stq_idx = _RANDOM_183[19:16];	// @[lsu.scala:209:16]
        ldq_11_valid = _RANDOM_185[20];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_uopc = _RANDOM_185[27:21];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_inst = {_RANDOM_185[31:28], _RANDOM_186[27:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_debug_inst = {_RANDOM_186[31:28], _RANDOM_187[27:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_rvc = _RANDOM_187[28];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_debug_pc = {_RANDOM_187[31:29], _RANDOM_188, _RANDOM_189[4:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_iq_type = _RANDOM_189[7:5];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_fu_code = _RANDOM_189[17:8];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_br_type = _RANDOM_189[21:18];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_op1_sel = _RANDOM_189[23:22];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_op2_sel = _RANDOM_189[26:24];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_imm_sel = _RANDOM_189[29:27];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_op_fcn = {_RANDOM_189[31:30], _RANDOM_190[1:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_fcn_dw = _RANDOM_190[2];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_csr_cmd = _RANDOM_190[5:3];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_is_load = _RANDOM_190[6];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_is_sta = _RANDOM_190[7];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_is_std = _RANDOM_190[8];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_iw_state = _RANDOM_190[10:9];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_iw_p1_poisoned = _RANDOM_190[11];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_iw_p2_poisoned = _RANDOM_190[12];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_br = _RANDOM_190[13];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_jalr = _RANDOM_190[14];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_jal = _RANDOM_190[15];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_sfb = _RANDOM_190[16];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_br_mask = _RANDOM_190[28:17];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_br_tag = {_RANDOM_190[31:29], _RANDOM_191[0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ftq_idx = _RANDOM_191[5:1];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_edge_inst = _RANDOM_191[6];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_pc_lob = _RANDOM_191[12:7];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_taken = _RANDOM_191[13];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_imm_packed = {_RANDOM_191[31:14], _RANDOM_192[1:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_csr_addr = _RANDOM_192[13:2];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_rob_idx = _RANDOM_192[19:14];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ldq_idx = _RANDOM_192[23:20];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_stq_idx = _RANDOM_192[27:24];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_rxq_idx = _RANDOM_192[29:28];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_pdst = {_RANDOM_192[31:30], _RANDOM_193[4:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs1 = _RANDOM_193[11:5];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs2 = _RANDOM_193[18:12];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs3 = _RANDOM_193[25:19];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ppred = _RANDOM_193[30:26];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs1_busy = _RANDOM_193[31];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs2_busy = _RANDOM_194[0];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs3_busy = _RANDOM_194[1];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ppred_busy = _RANDOM_194[2];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_stale_pdst = _RANDOM_194[9:3];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_exception = _RANDOM_194[10];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_exc_cause = {_RANDOM_194[31:11], _RANDOM_195, _RANDOM_196[10:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_bypassable = _RANDOM_196[11];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_mem_cmd = _RANDOM_196[16:12];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_mem_size = _RANDOM_196[18:17];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_mem_signed = _RANDOM_196[19];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_fence = _RANDOM_196[20];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_fencei = _RANDOM_196[21];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_amo = _RANDOM_196[22];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_uses_ldq = _RANDOM_196[23];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_uses_stq = _RANDOM_196[24];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_sys_pc2epc = _RANDOM_196[25];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_unique = _RANDOM_196[26];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_flush_on_commit = _RANDOM_196[27];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ldst_is_rs1 = _RANDOM_196[28];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ldst = {_RANDOM_196[31:29], _RANDOM_197[2:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs1 = _RANDOM_197[8:3];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs2 = _RANDOM_197[14:9];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs3 = _RANDOM_197[20:15];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ldst_val = _RANDOM_197[21];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_dst_rtype = _RANDOM_197[23:22];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs1_rtype = _RANDOM_197[25:24];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs2_rtype = _RANDOM_197[27:26];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_frs3_en = _RANDOM_197[28];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_fp_val = _RANDOM_197[29];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_fp_single = _RANDOM_197[30];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_xcpt_pf_if = _RANDOM_197[31];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_xcpt_ae_if = _RANDOM_198[0];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_xcpt_ma_if = _RANDOM_198[1];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_bp_debug_if = _RANDOM_198[2];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_bp_xcpt_if = _RANDOM_198[3];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_debug_fsrc = _RANDOM_198[5:4];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_debug_tsrc = _RANDOM_198[7:6];	// @[lsu.scala:209:16]
        ldq_11_bits_addr_valid = _RANDOM_198[8];	// @[lsu.scala:209:16]
        ldq_11_bits_addr_bits = {_RANDOM_198[31:9], _RANDOM_199[16:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_addr_is_virtual = _RANDOM_199[17];	// @[lsu.scala:209:16]
        ldq_11_bits_addr_is_uncacheable = _RANDOM_199[18];	// @[lsu.scala:209:16]
        ldq_11_bits_executed = _RANDOM_199[19];	// @[lsu.scala:209:16]
        ldq_11_bits_succeeded = _RANDOM_199[20];	// @[lsu.scala:209:16]
        ldq_11_bits_order_fail = _RANDOM_199[21];	// @[lsu.scala:209:16]
        ldq_11_bits_observed = _RANDOM_199[22];	// @[lsu.scala:209:16]
        ldq_11_bits_st_dep_mask = {_RANDOM_199[31:23], _RANDOM_200[6:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_youngest_stq_idx = _RANDOM_200[10:7];	// @[lsu.scala:209:16]
        ldq_11_bits_forward_std_val = _RANDOM_200[11];	// @[lsu.scala:209:16]
        ldq_11_bits_forward_stq_idx = _RANDOM_200[15:12];	// @[lsu.scala:209:16]
        ldq_12_valid = _RANDOM_202[16];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_uopc = _RANDOM_202[23:17];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_inst = {_RANDOM_202[31:24], _RANDOM_203[23:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_debug_inst = {_RANDOM_203[31:24], _RANDOM_204[23:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_rvc = _RANDOM_204[24];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_debug_pc = {_RANDOM_204[31:25], _RANDOM_205, _RANDOM_206[0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_iq_type = _RANDOM_206[3:1];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_fu_code = _RANDOM_206[13:4];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_br_type = _RANDOM_206[17:14];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_op1_sel = _RANDOM_206[19:18];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_op2_sel = _RANDOM_206[22:20];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_imm_sel = _RANDOM_206[25:23];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_op_fcn = _RANDOM_206[29:26];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_fcn_dw = _RANDOM_206[30];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_csr_cmd = {_RANDOM_206[31], _RANDOM_207[1:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_is_load = _RANDOM_207[2];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_is_sta = _RANDOM_207[3];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_is_std = _RANDOM_207[4];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_iw_state = _RANDOM_207[6:5];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_iw_p1_poisoned = _RANDOM_207[7];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_iw_p2_poisoned = _RANDOM_207[8];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_br = _RANDOM_207[9];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_jalr = _RANDOM_207[10];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_jal = _RANDOM_207[11];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_sfb = _RANDOM_207[12];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_br_mask = _RANDOM_207[24:13];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_br_tag = _RANDOM_207[28:25];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ftq_idx = {_RANDOM_207[31:29], _RANDOM_208[1:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_edge_inst = _RANDOM_208[2];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_pc_lob = _RANDOM_208[8:3];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_taken = _RANDOM_208[9];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_imm_packed = _RANDOM_208[29:10];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_csr_addr = {_RANDOM_208[31:30], _RANDOM_209[9:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_rob_idx = _RANDOM_209[15:10];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ldq_idx = _RANDOM_209[19:16];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_stq_idx = _RANDOM_209[23:20];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_rxq_idx = _RANDOM_209[25:24];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_pdst = {_RANDOM_209[31:26], _RANDOM_210[0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs1 = _RANDOM_210[7:1];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs2 = _RANDOM_210[14:8];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs3 = _RANDOM_210[21:15];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ppred = _RANDOM_210[26:22];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs1_busy = _RANDOM_210[27];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs2_busy = _RANDOM_210[28];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs3_busy = _RANDOM_210[29];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ppred_busy = _RANDOM_210[30];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_stale_pdst = {_RANDOM_210[31], _RANDOM_211[5:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_exception = _RANDOM_211[6];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_exc_cause = {_RANDOM_211[31:7], _RANDOM_212, _RANDOM_213[6:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_bypassable = _RANDOM_213[7];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_mem_cmd = _RANDOM_213[12:8];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_mem_size = _RANDOM_213[14:13];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_mem_signed = _RANDOM_213[15];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_fence = _RANDOM_213[16];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_fencei = _RANDOM_213[17];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_amo = _RANDOM_213[18];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_uses_ldq = _RANDOM_213[19];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_uses_stq = _RANDOM_213[20];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_sys_pc2epc = _RANDOM_213[21];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_unique = _RANDOM_213[22];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_flush_on_commit = _RANDOM_213[23];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ldst_is_rs1 = _RANDOM_213[24];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ldst = _RANDOM_213[30:25];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs1 = {_RANDOM_213[31], _RANDOM_214[4:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs2 = _RANDOM_214[10:5];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs3 = _RANDOM_214[16:11];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ldst_val = _RANDOM_214[17];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_dst_rtype = _RANDOM_214[19:18];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs1_rtype = _RANDOM_214[21:20];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs2_rtype = _RANDOM_214[23:22];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_frs3_en = _RANDOM_214[24];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_fp_val = _RANDOM_214[25];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_fp_single = _RANDOM_214[26];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_xcpt_pf_if = _RANDOM_214[27];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_xcpt_ae_if = _RANDOM_214[28];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_xcpt_ma_if = _RANDOM_214[29];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_bp_debug_if = _RANDOM_214[30];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_bp_xcpt_if = _RANDOM_214[31];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_debug_fsrc = _RANDOM_215[1:0];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_debug_tsrc = _RANDOM_215[3:2];	// @[lsu.scala:209:16]
        ldq_12_bits_addr_valid = _RANDOM_215[4];	// @[lsu.scala:209:16]
        ldq_12_bits_addr_bits = {_RANDOM_215[31:5], _RANDOM_216[12:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_addr_is_virtual = _RANDOM_216[13];	// @[lsu.scala:209:16]
        ldq_12_bits_addr_is_uncacheable = _RANDOM_216[14];	// @[lsu.scala:209:16]
        ldq_12_bits_executed = _RANDOM_216[15];	// @[lsu.scala:209:16]
        ldq_12_bits_succeeded = _RANDOM_216[16];	// @[lsu.scala:209:16]
        ldq_12_bits_order_fail = _RANDOM_216[17];	// @[lsu.scala:209:16]
        ldq_12_bits_observed = _RANDOM_216[18];	// @[lsu.scala:209:16]
        ldq_12_bits_st_dep_mask = {_RANDOM_216[31:19], _RANDOM_217[2:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_youngest_stq_idx = _RANDOM_217[6:3];	// @[lsu.scala:209:16]
        ldq_12_bits_forward_std_val = _RANDOM_217[7];	// @[lsu.scala:209:16]
        ldq_12_bits_forward_stq_idx = _RANDOM_217[11:8];	// @[lsu.scala:209:16]
        ldq_13_valid = _RANDOM_219[12];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_uopc = _RANDOM_219[19:13];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_inst = {_RANDOM_219[31:20], _RANDOM_220[19:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_debug_inst = {_RANDOM_220[31:20], _RANDOM_221[19:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_rvc = _RANDOM_221[20];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_debug_pc = {_RANDOM_221[31:21], _RANDOM_222[28:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_iq_type = _RANDOM_222[31:29];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_fu_code = _RANDOM_223[9:0];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_br_type = _RANDOM_223[13:10];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_op1_sel = _RANDOM_223[15:14];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_op2_sel = _RANDOM_223[18:16];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_imm_sel = _RANDOM_223[21:19];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_op_fcn = _RANDOM_223[25:22];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_fcn_dw = _RANDOM_223[26];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_csr_cmd = _RANDOM_223[29:27];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_is_load = _RANDOM_223[30];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_is_sta = _RANDOM_223[31];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_is_std = _RANDOM_224[0];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_iw_state = _RANDOM_224[2:1];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_iw_p1_poisoned = _RANDOM_224[3];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_iw_p2_poisoned = _RANDOM_224[4];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_br = _RANDOM_224[5];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_jalr = _RANDOM_224[6];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_jal = _RANDOM_224[7];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_sfb = _RANDOM_224[8];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_br_mask = _RANDOM_224[20:9];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_br_tag = _RANDOM_224[24:21];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ftq_idx = _RANDOM_224[29:25];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_edge_inst = _RANDOM_224[30];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_pc_lob = {_RANDOM_224[31], _RANDOM_225[4:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_taken = _RANDOM_225[5];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_imm_packed = _RANDOM_225[25:6];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_csr_addr = {_RANDOM_225[31:26], _RANDOM_226[5:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_rob_idx = _RANDOM_226[11:6];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ldq_idx = _RANDOM_226[15:12];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_stq_idx = _RANDOM_226[19:16];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_rxq_idx = _RANDOM_226[21:20];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_pdst = _RANDOM_226[28:22];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs1 = {_RANDOM_226[31:29], _RANDOM_227[3:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs2 = _RANDOM_227[10:4];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs3 = _RANDOM_227[17:11];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ppred = _RANDOM_227[22:18];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs1_busy = _RANDOM_227[23];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs2_busy = _RANDOM_227[24];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs3_busy = _RANDOM_227[25];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ppred_busy = _RANDOM_227[26];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_stale_pdst = {_RANDOM_227[31:27], _RANDOM_228[1:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_exception = _RANDOM_228[2];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_exc_cause = {_RANDOM_228[31:3], _RANDOM_229, _RANDOM_230[2:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_bypassable = _RANDOM_230[3];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_mem_cmd = _RANDOM_230[8:4];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_mem_size = _RANDOM_230[10:9];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_mem_signed = _RANDOM_230[11];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_fence = _RANDOM_230[12];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_fencei = _RANDOM_230[13];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_amo = _RANDOM_230[14];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_uses_ldq = _RANDOM_230[15];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_uses_stq = _RANDOM_230[16];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_sys_pc2epc = _RANDOM_230[17];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_unique = _RANDOM_230[18];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_flush_on_commit = _RANDOM_230[19];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ldst_is_rs1 = _RANDOM_230[20];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ldst = _RANDOM_230[26:21];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs1 = {_RANDOM_230[31:27], _RANDOM_231[0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs2 = _RANDOM_231[6:1];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs3 = _RANDOM_231[12:7];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ldst_val = _RANDOM_231[13];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_dst_rtype = _RANDOM_231[15:14];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs1_rtype = _RANDOM_231[17:16];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs2_rtype = _RANDOM_231[19:18];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_frs3_en = _RANDOM_231[20];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_fp_val = _RANDOM_231[21];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_fp_single = _RANDOM_231[22];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_xcpt_pf_if = _RANDOM_231[23];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_xcpt_ae_if = _RANDOM_231[24];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_xcpt_ma_if = _RANDOM_231[25];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_bp_debug_if = _RANDOM_231[26];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_bp_xcpt_if = _RANDOM_231[27];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_debug_fsrc = _RANDOM_231[29:28];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_debug_tsrc = _RANDOM_231[31:30];	// @[lsu.scala:209:16]
        ldq_13_bits_addr_valid = _RANDOM_232[0];	// @[lsu.scala:209:16]
        ldq_13_bits_addr_bits = {_RANDOM_232[31:1], _RANDOM_233[8:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_addr_is_virtual = _RANDOM_233[9];	// @[lsu.scala:209:16]
        ldq_13_bits_addr_is_uncacheable = _RANDOM_233[10];	// @[lsu.scala:209:16]
        ldq_13_bits_executed = _RANDOM_233[11];	// @[lsu.scala:209:16]
        ldq_13_bits_succeeded = _RANDOM_233[12];	// @[lsu.scala:209:16]
        ldq_13_bits_order_fail = _RANDOM_233[13];	// @[lsu.scala:209:16]
        ldq_13_bits_observed = _RANDOM_233[14];	// @[lsu.scala:209:16]
        ldq_13_bits_st_dep_mask = _RANDOM_233[30:15];	// @[lsu.scala:209:16]
        ldq_13_bits_youngest_stq_idx = {_RANDOM_233[31], _RANDOM_234[2:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_forward_std_val = _RANDOM_234[3];	// @[lsu.scala:209:16]
        ldq_13_bits_forward_stq_idx = _RANDOM_234[7:4];	// @[lsu.scala:209:16]
        ldq_14_valid = _RANDOM_236[8];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_uopc = _RANDOM_236[15:9];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_inst = {_RANDOM_236[31:16], _RANDOM_237[15:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_debug_inst = {_RANDOM_237[31:16], _RANDOM_238[15:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_rvc = _RANDOM_238[16];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_debug_pc = {_RANDOM_238[31:17], _RANDOM_239[24:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_iq_type = _RANDOM_239[27:25];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_fu_code = {_RANDOM_239[31:28], _RANDOM_240[5:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_br_type = _RANDOM_240[9:6];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_op1_sel = _RANDOM_240[11:10];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_op2_sel = _RANDOM_240[14:12];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_imm_sel = _RANDOM_240[17:15];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_op_fcn = _RANDOM_240[21:18];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_fcn_dw = _RANDOM_240[22];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_csr_cmd = _RANDOM_240[25:23];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_is_load = _RANDOM_240[26];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_is_sta = _RANDOM_240[27];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_is_std = _RANDOM_240[28];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_iw_state = _RANDOM_240[30:29];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_iw_p1_poisoned = _RANDOM_240[31];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_iw_p2_poisoned = _RANDOM_241[0];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_br = _RANDOM_241[1];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_jalr = _RANDOM_241[2];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_jal = _RANDOM_241[3];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_sfb = _RANDOM_241[4];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_br_mask = _RANDOM_241[16:5];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_br_tag = _RANDOM_241[20:17];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ftq_idx = _RANDOM_241[25:21];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_edge_inst = _RANDOM_241[26];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_pc_lob = {_RANDOM_241[31:27], _RANDOM_242[0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_taken = _RANDOM_242[1];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_imm_packed = _RANDOM_242[21:2];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_csr_addr = {_RANDOM_242[31:22], _RANDOM_243[1:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_rob_idx = _RANDOM_243[7:2];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ldq_idx = _RANDOM_243[11:8];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_stq_idx = _RANDOM_243[15:12];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_rxq_idx = _RANDOM_243[17:16];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_pdst = _RANDOM_243[24:18];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs1 = _RANDOM_243[31:25];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs2 = _RANDOM_244[6:0];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs3 = _RANDOM_244[13:7];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ppred = _RANDOM_244[18:14];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs1_busy = _RANDOM_244[19];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs2_busy = _RANDOM_244[20];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs3_busy = _RANDOM_244[21];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ppred_busy = _RANDOM_244[22];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_stale_pdst = _RANDOM_244[29:23];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_exception = _RANDOM_244[30];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_exc_cause = {_RANDOM_244[31], _RANDOM_245, _RANDOM_246[30:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_bypassable = _RANDOM_246[31];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_mem_cmd = _RANDOM_247[4:0];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_mem_size = _RANDOM_247[6:5];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_mem_signed = _RANDOM_247[7];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_fence = _RANDOM_247[8];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_fencei = _RANDOM_247[9];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_amo = _RANDOM_247[10];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_uses_ldq = _RANDOM_247[11];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_uses_stq = _RANDOM_247[12];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_sys_pc2epc = _RANDOM_247[13];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_unique = _RANDOM_247[14];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_flush_on_commit = _RANDOM_247[15];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ldst_is_rs1 = _RANDOM_247[16];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ldst = _RANDOM_247[22:17];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs1 = _RANDOM_247[28:23];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs2 = {_RANDOM_247[31:29], _RANDOM_248[2:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs3 = _RANDOM_248[8:3];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ldst_val = _RANDOM_248[9];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_dst_rtype = _RANDOM_248[11:10];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs1_rtype = _RANDOM_248[13:12];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs2_rtype = _RANDOM_248[15:14];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_frs3_en = _RANDOM_248[16];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_fp_val = _RANDOM_248[17];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_fp_single = _RANDOM_248[18];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_xcpt_pf_if = _RANDOM_248[19];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_xcpt_ae_if = _RANDOM_248[20];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_xcpt_ma_if = _RANDOM_248[21];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_bp_debug_if = _RANDOM_248[22];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_bp_xcpt_if = _RANDOM_248[23];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_debug_fsrc = _RANDOM_248[25:24];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_debug_tsrc = _RANDOM_248[27:26];	// @[lsu.scala:209:16]
        ldq_14_bits_addr_valid = _RANDOM_248[28];	// @[lsu.scala:209:16]
        ldq_14_bits_addr_bits = {_RANDOM_248[31:29], _RANDOM_249, _RANDOM_250[4:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_addr_is_virtual = _RANDOM_250[5];	// @[lsu.scala:209:16]
        ldq_14_bits_addr_is_uncacheable = _RANDOM_250[6];	// @[lsu.scala:209:16]
        ldq_14_bits_executed = _RANDOM_250[7];	// @[lsu.scala:209:16]
        ldq_14_bits_succeeded = _RANDOM_250[8];	// @[lsu.scala:209:16]
        ldq_14_bits_order_fail = _RANDOM_250[9];	// @[lsu.scala:209:16]
        ldq_14_bits_observed = _RANDOM_250[10];	// @[lsu.scala:209:16]
        ldq_14_bits_st_dep_mask = _RANDOM_250[26:11];	// @[lsu.scala:209:16]
        ldq_14_bits_youngest_stq_idx = _RANDOM_250[30:27];	// @[lsu.scala:209:16]
        ldq_14_bits_forward_std_val = _RANDOM_250[31];	// @[lsu.scala:209:16]
        ldq_14_bits_forward_stq_idx = _RANDOM_251[3:0];	// @[lsu.scala:209:16]
        ldq_15_valid = _RANDOM_253[4];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_uopc = _RANDOM_253[11:5];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_inst = {_RANDOM_253[31:12], _RANDOM_254[11:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_debug_inst = {_RANDOM_254[31:12], _RANDOM_255[11:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_rvc = _RANDOM_255[12];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_debug_pc = {_RANDOM_255[31:13], _RANDOM_256[20:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_iq_type = _RANDOM_256[23:21];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_fu_code = {_RANDOM_256[31:24], _RANDOM_257[1:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_br_type = _RANDOM_257[5:2];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_op1_sel = _RANDOM_257[7:6];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_op2_sel = _RANDOM_257[10:8];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_imm_sel = _RANDOM_257[13:11];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_op_fcn = _RANDOM_257[17:14];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_fcn_dw = _RANDOM_257[18];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_csr_cmd = _RANDOM_257[21:19];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_is_load = _RANDOM_257[22];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_is_sta = _RANDOM_257[23];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_is_std = _RANDOM_257[24];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_iw_state = _RANDOM_257[26:25];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_iw_p1_poisoned = _RANDOM_257[27];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_iw_p2_poisoned = _RANDOM_257[28];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_br = _RANDOM_257[29];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_jalr = _RANDOM_257[30];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_jal = _RANDOM_257[31];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_sfb = _RANDOM_258[0];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_br_mask = _RANDOM_258[12:1];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_br_tag = _RANDOM_258[16:13];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ftq_idx = _RANDOM_258[21:17];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_edge_inst = _RANDOM_258[22];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_pc_lob = _RANDOM_258[28:23];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_taken = _RANDOM_258[29];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_imm_packed = {_RANDOM_258[31:30], _RANDOM_259[17:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_csr_addr = _RANDOM_259[29:18];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_rob_idx = {_RANDOM_259[31:30], _RANDOM_260[3:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ldq_idx = _RANDOM_260[7:4];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_stq_idx = _RANDOM_260[11:8];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_rxq_idx = _RANDOM_260[13:12];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_pdst = _RANDOM_260[20:14];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs1 = _RANDOM_260[27:21];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs2 = {_RANDOM_260[31:28], _RANDOM_261[2:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs3 = _RANDOM_261[9:3];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ppred = _RANDOM_261[14:10];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs1_busy = _RANDOM_261[15];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs2_busy = _RANDOM_261[16];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs3_busy = _RANDOM_261[17];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ppred_busy = _RANDOM_261[18];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_stale_pdst = _RANDOM_261[25:19];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_exception = _RANDOM_261[26];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_exc_cause = {_RANDOM_261[31:27], _RANDOM_262, _RANDOM_263[26:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_bypassable = _RANDOM_263[27];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_mem_cmd = {_RANDOM_263[31:28], _RANDOM_264[0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_mem_size = _RANDOM_264[2:1];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_mem_signed = _RANDOM_264[3];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_fence = _RANDOM_264[4];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_fencei = _RANDOM_264[5];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_amo = _RANDOM_264[6];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_uses_ldq = _RANDOM_264[7];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_uses_stq = _RANDOM_264[8];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_sys_pc2epc = _RANDOM_264[9];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_unique = _RANDOM_264[10];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_flush_on_commit = _RANDOM_264[11];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ldst_is_rs1 = _RANDOM_264[12];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ldst = _RANDOM_264[18:13];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs1 = _RANDOM_264[24:19];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs2 = _RANDOM_264[30:25];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs3 = {_RANDOM_264[31], _RANDOM_265[4:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ldst_val = _RANDOM_265[5];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_dst_rtype = _RANDOM_265[7:6];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs1_rtype = _RANDOM_265[9:8];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs2_rtype = _RANDOM_265[11:10];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_frs3_en = _RANDOM_265[12];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_fp_val = _RANDOM_265[13];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_fp_single = _RANDOM_265[14];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_xcpt_pf_if = _RANDOM_265[15];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_xcpt_ae_if = _RANDOM_265[16];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_xcpt_ma_if = _RANDOM_265[17];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_bp_debug_if = _RANDOM_265[18];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_bp_xcpt_if = _RANDOM_265[19];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_debug_fsrc = _RANDOM_265[21:20];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_debug_tsrc = _RANDOM_265[23:22];	// @[lsu.scala:209:16]
        ldq_15_bits_addr_valid = _RANDOM_265[24];	// @[lsu.scala:209:16]
        ldq_15_bits_addr_bits = {_RANDOM_265[31:25], _RANDOM_266, _RANDOM_267[0]};	// @[lsu.scala:209:16]
        ldq_15_bits_addr_is_virtual = _RANDOM_267[1];	// @[lsu.scala:209:16]
        ldq_15_bits_addr_is_uncacheable = _RANDOM_267[2];	// @[lsu.scala:209:16]
        ldq_15_bits_executed = _RANDOM_267[3];	// @[lsu.scala:209:16]
        ldq_15_bits_succeeded = _RANDOM_267[4];	// @[lsu.scala:209:16]
        ldq_15_bits_order_fail = _RANDOM_267[5];	// @[lsu.scala:209:16]
        ldq_15_bits_observed = _RANDOM_267[6];	// @[lsu.scala:209:16]
        ldq_15_bits_st_dep_mask = _RANDOM_267[22:7];	// @[lsu.scala:209:16]
        ldq_15_bits_youngest_stq_idx = _RANDOM_267[26:23];	// @[lsu.scala:209:16]
        ldq_15_bits_forward_std_val = _RANDOM_267[27];	// @[lsu.scala:209:16]
        ldq_15_bits_forward_stq_idx = _RANDOM_267[31:28];	// @[lsu.scala:209:16]
        stq_0_valid = _RANDOM_270[0];	// @[lsu.scala:210:16]
        stq_0_bits_uop_uopc = _RANDOM_270[7:1];	// @[lsu.scala:210:16]
        stq_0_bits_uop_inst = {_RANDOM_270[31:8], _RANDOM_271[7:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_inst = {_RANDOM_271[31:8], _RANDOM_272[7:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_rvc = _RANDOM_272[8];	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_pc = {_RANDOM_272[31:9], _RANDOM_273[16:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_iq_type = _RANDOM_273[19:17];	// @[lsu.scala:210:16]
        stq_0_bits_uop_fu_code = _RANDOM_273[29:20];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_br_type = {_RANDOM_273[31:30], _RANDOM_274[1:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op1_sel = _RANDOM_274[3:2];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op2_sel = _RANDOM_274[6:4];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_imm_sel = _RANDOM_274[9:7];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op_fcn = _RANDOM_274[13:10];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_fcn_dw = _RANDOM_274[14];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_csr_cmd = _RANDOM_274[17:15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_is_load = _RANDOM_274[18];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_is_sta = _RANDOM_274[19];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_is_std = _RANDOM_274[20];	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_state = _RANDOM_274[22:21];	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_p1_poisoned = _RANDOM_274[23];	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_p2_poisoned = _RANDOM_274[24];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_br = _RANDOM_274[25];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_jalr = _RANDOM_274[26];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_jal = _RANDOM_274[27];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_sfb = _RANDOM_274[28];	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_mask = {_RANDOM_274[31:29], _RANDOM_275[8:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_tag = _RANDOM_275[12:9];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ftq_idx = _RANDOM_275[17:13];	// @[lsu.scala:210:16]
        stq_0_bits_uop_edge_inst = _RANDOM_275[18];	// @[lsu.scala:210:16]
        stq_0_bits_uop_pc_lob = _RANDOM_275[24:19];	// @[lsu.scala:210:16]
        stq_0_bits_uop_taken = _RANDOM_275[25];	// @[lsu.scala:210:16]
        stq_0_bits_uop_imm_packed = {_RANDOM_275[31:26], _RANDOM_276[13:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_csr_addr = _RANDOM_276[25:14];	// @[lsu.scala:210:16]
        stq_0_bits_uop_rob_idx = _RANDOM_276[31:26];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldq_idx = _RANDOM_277[3:0];	// @[lsu.scala:210:16]
        stq_0_bits_uop_stq_idx = _RANDOM_277[7:4];	// @[lsu.scala:210:16]
        stq_0_bits_uop_rxq_idx = _RANDOM_277[9:8];	// @[lsu.scala:210:16]
        stq_0_bits_uop_pdst = _RANDOM_277[16:10];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs1 = _RANDOM_277[23:17];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs2 = _RANDOM_277[30:24];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs3 = {_RANDOM_277[31], _RANDOM_278[5:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_ppred = _RANDOM_278[10:6];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs1_busy = _RANDOM_278[11];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs2_busy = _RANDOM_278[12];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs3_busy = _RANDOM_278[13];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ppred_busy = _RANDOM_278[14];	// @[lsu.scala:210:16]
        stq_0_bits_uop_stale_pdst = _RANDOM_278[21:15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_exception = _RANDOM_278[22];	// @[lsu.scala:210:16]
        stq_0_bits_uop_exc_cause = {_RANDOM_278[31:23], _RANDOM_279, _RANDOM_280[22:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_bypassable = _RANDOM_280[23];	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_cmd = _RANDOM_280[28:24];	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_size = _RANDOM_280[30:29];	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_signed = _RANDOM_280[31];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_fence = _RANDOM_281[0];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_fencei = _RANDOM_281[1];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_amo = _RANDOM_281[2];	// @[lsu.scala:210:16]
        stq_0_bits_uop_uses_ldq = _RANDOM_281[3];	// @[lsu.scala:210:16]
        stq_0_bits_uop_uses_stq = _RANDOM_281[4];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_sys_pc2epc = _RANDOM_281[5];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_unique = _RANDOM_281[6];	// @[lsu.scala:210:16]
        stq_0_bits_uop_flush_on_commit = _RANDOM_281[7];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst_is_rs1 = _RANDOM_281[8];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst = _RANDOM_281[14:9];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1 = _RANDOM_281[20:15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2 = _RANDOM_281[26:21];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs3 = {_RANDOM_281[31:27], _RANDOM_282[0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst_val = _RANDOM_282[1];	// @[lsu.scala:210:16]
        stq_0_bits_uop_dst_rtype = _RANDOM_282[3:2];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1_rtype = _RANDOM_282[5:4];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2_rtype = _RANDOM_282[7:6];	// @[lsu.scala:210:16]
        stq_0_bits_uop_frs3_en = _RANDOM_282[8];	// @[lsu.scala:210:16]
        stq_0_bits_uop_fp_val = _RANDOM_282[9];	// @[lsu.scala:210:16]
        stq_0_bits_uop_fp_single = _RANDOM_282[10];	// @[lsu.scala:210:16]
        stq_0_bits_uop_xcpt_pf_if = _RANDOM_282[11];	// @[lsu.scala:210:16]
        stq_0_bits_uop_xcpt_ae_if = _RANDOM_282[12];	// @[lsu.scala:210:16]
        stq_0_bits_uop_xcpt_ma_if = _RANDOM_282[13];	// @[lsu.scala:210:16]
        stq_0_bits_uop_bp_debug_if = _RANDOM_282[14];	// @[lsu.scala:210:16]
        stq_0_bits_uop_bp_xcpt_if = _RANDOM_282[15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_fsrc = _RANDOM_282[17:16];	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_tsrc = _RANDOM_282[19:18];	// @[lsu.scala:210:16]
        stq_0_bits_addr_valid = _RANDOM_282[20];	// @[lsu.scala:210:16]
        stq_0_bits_addr_bits = {_RANDOM_282[31:21], _RANDOM_283[28:0]};	// @[lsu.scala:210:16]
        stq_0_bits_addr_is_virtual = _RANDOM_283[29];	// @[lsu.scala:210:16]
        stq_0_bits_data_valid = _RANDOM_283[30];	// @[lsu.scala:210:16]
        stq_0_bits_data_bits = {_RANDOM_283[31], _RANDOM_284, _RANDOM_285[30:0]};	// @[lsu.scala:210:16]
        stq_0_bits_committed = _RANDOM_285[31];	// @[lsu.scala:210:16]
        stq_0_bits_succeeded = _RANDOM_286[0];	// @[lsu.scala:210:16]
        stq_1_valid = _RANDOM_288[1];	// @[lsu.scala:210:16]
        stq_1_bits_uop_uopc = _RANDOM_288[8:2];	// @[lsu.scala:210:16]
        stq_1_bits_uop_inst = {_RANDOM_288[31:9], _RANDOM_289[8:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_inst = {_RANDOM_289[31:9], _RANDOM_290[8:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_rvc = _RANDOM_290[9];	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_pc = {_RANDOM_290[31:10], _RANDOM_291[17:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_iq_type = _RANDOM_291[20:18];	// @[lsu.scala:210:16]
        stq_1_bits_uop_fu_code = _RANDOM_291[30:21];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_br_type = {_RANDOM_291[31], _RANDOM_292[2:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op1_sel = _RANDOM_292[4:3];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op2_sel = _RANDOM_292[7:5];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_imm_sel = _RANDOM_292[10:8];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op_fcn = _RANDOM_292[14:11];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_fcn_dw = _RANDOM_292[15];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_csr_cmd = _RANDOM_292[18:16];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_is_load = _RANDOM_292[19];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_is_sta = _RANDOM_292[20];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_is_std = _RANDOM_292[21];	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_state = _RANDOM_292[23:22];	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_p1_poisoned = _RANDOM_292[24];	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_p2_poisoned = _RANDOM_292[25];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_br = _RANDOM_292[26];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_jalr = _RANDOM_292[27];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_jal = _RANDOM_292[28];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_sfb = _RANDOM_292[29];	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_mask = {_RANDOM_292[31:30], _RANDOM_293[9:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_tag = _RANDOM_293[13:10];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ftq_idx = _RANDOM_293[18:14];	// @[lsu.scala:210:16]
        stq_1_bits_uop_edge_inst = _RANDOM_293[19];	// @[lsu.scala:210:16]
        stq_1_bits_uop_pc_lob = _RANDOM_293[25:20];	// @[lsu.scala:210:16]
        stq_1_bits_uop_taken = _RANDOM_293[26];	// @[lsu.scala:210:16]
        stq_1_bits_uop_imm_packed = {_RANDOM_293[31:27], _RANDOM_294[14:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_csr_addr = _RANDOM_294[26:15];	// @[lsu.scala:210:16]
        stq_1_bits_uop_rob_idx = {_RANDOM_294[31:27], _RANDOM_295[0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldq_idx = _RANDOM_295[4:1];	// @[lsu.scala:210:16]
        stq_1_bits_uop_stq_idx = _RANDOM_295[8:5];	// @[lsu.scala:210:16]
        stq_1_bits_uop_rxq_idx = _RANDOM_295[10:9];	// @[lsu.scala:210:16]
        stq_1_bits_uop_pdst = _RANDOM_295[17:11];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs1 = _RANDOM_295[24:18];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs2 = _RANDOM_295[31:25];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs3 = _RANDOM_296[6:0];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ppred = _RANDOM_296[11:7];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs1_busy = _RANDOM_296[12];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs2_busy = _RANDOM_296[13];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs3_busy = _RANDOM_296[14];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ppred_busy = _RANDOM_296[15];	// @[lsu.scala:210:16]
        stq_1_bits_uop_stale_pdst = _RANDOM_296[22:16];	// @[lsu.scala:210:16]
        stq_1_bits_uop_exception = _RANDOM_296[23];	// @[lsu.scala:210:16]
        stq_1_bits_uop_exc_cause = {_RANDOM_296[31:24], _RANDOM_297, _RANDOM_298[23:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_bypassable = _RANDOM_298[24];	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_cmd = _RANDOM_298[29:25];	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_size = _RANDOM_298[31:30];	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_signed = _RANDOM_299[0];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_fence = _RANDOM_299[1];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_fencei = _RANDOM_299[2];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_amo = _RANDOM_299[3];	// @[lsu.scala:210:16]
        stq_1_bits_uop_uses_ldq = _RANDOM_299[4];	// @[lsu.scala:210:16]
        stq_1_bits_uop_uses_stq = _RANDOM_299[5];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_sys_pc2epc = _RANDOM_299[6];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_unique = _RANDOM_299[7];	// @[lsu.scala:210:16]
        stq_1_bits_uop_flush_on_commit = _RANDOM_299[8];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst_is_rs1 = _RANDOM_299[9];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst = _RANDOM_299[15:10];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1 = _RANDOM_299[21:16];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2 = _RANDOM_299[27:22];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs3 = {_RANDOM_299[31:28], _RANDOM_300[1:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst_val = _RANDOM_300[2];	// @[lsu.scala:210:16]
        stq_1_bits_uop_dst_rtype = _RANDOM_300[4:3];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1_rtype = _RANDOM_300[6:5];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2_rtype = _RANDOM_300[8:7];	// @[lsu.scala:210:16]
        stq_1_bits_uop_frs3_en = _RANDOM_300[9];	// @[lsu.scala:210:16]
        stq_1_bits_uop_fp_val = _RANDOM_300[10];	// @[lsu.scala:210:16]
        stq_1_bits_uop_fp_single = _RANDOM_300[11];	// @[lsu.scala:210:16]
        stq_1_bits_uop_xcpt_pf_if = _RANDOM_300[12];	// @[lsu.scala:210:16]
        stq_1_bits_uop_xcpt_ae_if = _RANDOM_300[13];	// @[lsu.scala:210:16]
        stq_1_bits_uop_xcpt_ma_if = _RANDOM_300[14];	// @[lsu.scala:210:16]
        stq_1_bits_uop_bp_debug_if = _RANDOM_300[15];	// @[lsu.scala:210:16]
        stq_1_bits_uop_bp_xcpt_if = _RANDOM_300[16];	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_fsrc = _RANDOM_300[18:17];	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_tsrc = _RANDOM_300[20:19];	// @[lsu.scala:210:16]
        stq_1_bits_addr_valid = _RANDOM_300[21];	// @[lsu.scala:210:16]
        stq_1_bits_addr_bits = {_RANDOM_300[31:22], _RANDOM_301[29:0]};	// @[lsu.scala:210:16]
        stq_1_bits_addr_is_virtual = _RANDOM_301[30];	// @[lsu.scala:210:16]
        stq_1_bits_data_valid = _RANDOM_301[31];	// @[lsu.scala:210:16]
        stq_1_bits_data_bits = {_RANDOM_302, _RANDOM_303};	// @[lsu.scala:210:16]
        stq_1_bits_committed = _RANDOM_304[0];	// @[lsu.scala:210:16]
        stq_1_bits_succeeded = _RANDOM_304[1];	// @[lsu.scala:210:16]
        stq_2_valid = _RANDOM_306[2];	// @[lsu.scala:210:16]
        stq_2_bits_uop_uopc = _RANDOM_306[9:3];	// @[lsu.scala:210:16]
        stq_2_bits_uop_inst = {_RANDOM_306[31:10], _RANDOM_307[9:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_inst = {_RANDOM_307[31:10], _RANDOM_308[9:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_rvc = _RANDOM_308[10];	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_pc = {_RANDOM_308[31:11], _RANDOM_309[18:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_iq_type = _RANDOM_309[21:19];	// @[lsu.scala:210:16]
        stq_2_bits_uop_fu_code = _RANDOM_309[31:22];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_br_type = _RANDOM_310[3:0];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op1_sel = _RANDOM_310[5:4];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op2_sel = _RANDOM_310[8:6];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_imm_sel = _RANDOM_310[11:9];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op_fcn = _RANDOM_310[15:12];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_fcn_dw = _RANDOM_310[16];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_csr_cmd = _RANDOM_310[19:17];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_is_load = _RANDOM_310[20];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_is_sta = _RANDOM_310[21];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_is_std = _RANDOM_310[22];	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_state = _RANDOM_310[24:23];	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_p1_poisoned = _RANDOM_310[25];	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_p2_poisoned = _RANDOM_310[26];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_br = _RANDOM_310[27];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_jalr = _RANDOM_310[28];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_jal = _RANDOM_310[29];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_sfb = _RANDOM_310[30];	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_mask = {_RANDOM_310[31], _RANDOM_311[10:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_tag = _RANDOM_311[14:11];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ftq_idx = _RANDOM_311[19:15];	// @[lsu.scala:210:16]
        stq_2_bits_uop_edge_inst = _RANDOM_311[20];	// @[lsu.scala:210:16]
        stq_2_bits_uop_pc_lob = _RANDOM_311[26:21];	// @[lsu.scala:210:16]
        stq_2_bits_uop_taken = _RANDOM_311[27];	// @[lsu.scala:210:16]
        stq_2_bits_uop_imm_packed = {_RANDOM_311[31:28], _RANDOM_312[15:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_csr_addr = _RANDOM_312[27:16];	// @[lsu.scala:210:16]
        stq_2_bits_uop_rob_idx = {_RANDOM_312[31:28], _RANDOM_313[1:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldq_idx = _RANDOM_313[5:2];	// @[lsu.scala:210:16]
        stq_2_bits_uop_stq_idx = _RANDOM_313[9:6];	// @[lsu.scala:210:16]
        stq_2_bits_uop_rxq_idx = _RANDOM_313[11:10];	// @[lsu.scala:210:16]
        stq_2_bits_uop_pdst = _RANDOM_313[18:12];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs1 = _RANDOM_313[25:19];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs2 = {_RANDOM_313[31:26], _RANDOM_314[0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs3 = _RANDOM_314[7:1];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ppred = _RANDOM_314[12:8];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs1_busy = _RANDOM_314[13];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs2_busy = _RANDOM_314[14];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs3_busy = _RANDOM_314[15];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ppred_busy = _RANDOM_314[16];	// @[lsu.scala:210:16]
        stq_2_bits_uop_stale_pdst = _RANDOM_314[23:17];	// @[lsu.scala:210:16]
        stq_2_bits_uop_exception = _RANDOM_314[24];	// @[lsu.scala:210:16]
        stq_2_bits_uop_exc_cause = {_RANDOM_314[31:25], _RANDOM_315, _RANDOM_316[24:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_bypassable = _RANDOM_316[25];	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_cmd = _RANDOM_316[30:26];	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_size = {_RANDOM_316[31], _RANDOM_317[0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_signed = _RANDOM_317[1];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_fence = _RANDOM_317[2];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_fencei = _RANDOM_317[3];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_amo = _RANDOM_317[4];	// @[lsu.scala:210:16]
        stq_2_bits_uop_uses_ldq = _RANDOM_317[5];	// @[lsu.scala:210:16]
        stq_2_bits_uop_uses_stq = _RANDOM_317[6];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_sys_pc2epc = _RANDOM_317[7];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_unique = _RANDOM_317[8];	// @[lsu.scala:210:16]
        stq_2_bits_uop_flush_on_commit = _RANDOM_317[9];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst_is_rs1 = _RANDOM_317[10];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst = _RANDOM_317[16:11];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1 = _RANDOM_317[22:17];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2 = _RANDOM_317[28:23];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs3 = {_RANDOM_317[31:29], _RANDOM_318[2:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst_val = _RANDOM_318[3];	// @[lsu.scala:210:16]
        stq_2_bits_uop_dst_rtype = _RANDOM_318[5:4];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1_rtype = _RANDOM_318[7:6];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2_rtype = _RANDOM_318[9:8];	// @[lsu.scala:210:16]
        stq_2_bits_uop_frs3_en = _RANDOM_318[10];	// @[lsu.scala:210:16]
        stq_2_bits_uop_fp_val = _RANDOM_318[11];	// @[lsu.scala:210:16]
        stq_2_bits_uop_fp_single = _RANDOM_318[12];	// @[lsu.scala:210:16]
        stq_2_bits_uop_xcpt_pf_if = _RANDOM_318[13];	// @[lsu.scala:210:16]
        stq_2_bits_uop_xcpt_ae_if = _RANDOM_318[14];	// @[lsu.scala:210:16]
        stq_2_bits_uop_xcpt_ma_if = _RANDOM_318[15];	// @[lsu.scala:210:16]
        stq_2_bits_uop_bp_debug_if = _RANDOM_318[16];	// @[lsu.scala:210:16]
        stq_2_bits_uop_bp_xcpt_if = _RANDOM_318[17];	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_fsrc = _RANDOM_318[19:18];	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_tsrc = _RANDOM_318[21:20];	// @[lsu.scala:210:16]
        stq_2_bits_addr_valid = _RANDOM_318[22];	// @[lsu.scala:210:16]
        stq_2_bits_addr_bits = {_RANDOM_318[31:23], _RANDOM_319[30:0]};	// @[lsu.scala:210:16]
        stq_2_bits_addr_is_virtual = _RANDOM_319[31];	// @[lsu.scala:210:16]
        stq_2_bits_data_valid = _RANDOM_320[0];	// @[lsu.scala:210:16]
        stq_2_bits_data_bits = {_RANDOM_320[31:1], _RANDOM_321, _RANDOM_322[0]};	// @[lsu.scala:210:16]
        stq_2_bits_committed = _RANDOM_322[1];	// @[lsu.scala:210:16]
        stq_2_bits_succeeded = _RANDOM_322[2];	// @[lsu.scala:210:16]
        stq_3_valid = _RANDOM_324[3];	// @[lsu.scala:210:16]
        stq_3_bits_uop_uopc = _RANDOM_324[10:4];	// @[lsu.scala:210:16]
        stq_3_bits_uop_inst = {_RANDOM_324[31:11], _RANDOM_325[10:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_inst = {_RANDOM_325[31:11], _RANDOM_326[10:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_rvc = _RANDOM_326[11];	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_pc = {_RANDOM_326[31:12], _RANDOM_327[19:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_iq_type = _RANDOM_327[22:20];	// @[lsu.scala:210:16]
        stq_3_bits_uop_fu_code = {_RANDOM_327[31:23], _RANDOM_328[0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_br_type = _RANDOM_328[4:1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op1_sel = _RANDOM_328[6:5];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op2_sel = _RANDOM_328[9:7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_imm_sel = _RANDOM_328[12:10];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op_fcn = _RANDOM_328[16:13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_fcn_dw = _RANDOM_328[17];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_csr_cmd = _RANDOM_328[20:18];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_is_load = _RANDOM_328[21];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_is_sta = _RANDOM_328[22];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_is_std = _RANDOM_328[23];	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_state = _RANDOM_328[25:24];	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_p1_poisoned = _RANDOM_328[26];	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_p2_poisoned = _RANDOM_328[27];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_br = _RANDOM_328[28];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_jalr = _RANDOM_328[29];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_jal = _RANDOM_328[30];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_sfb = _RANDOM_328[31];	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_mask = _RANDOM_329[11:0];	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_tag = _RANDOM_329[15:12];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ftq_idx = _RANDOM_329[20:16];	// @[lsu.scala:210:16]
        stq_3_bits_uop_edge_inst = _RANDOM_329[21];	// @[lsu.scala:210:16]
        stq_3_bits_uop_pc_lob = _RANDOM_329[27:22];	// @[lsu.scala:210:16]
        stq_3_bits_uop_taken = _RANDOM_329[28];	// @[lsu.scala:210:16]
        stq_3_bits_uop_imm_packed = {_RANDOM_329[31:29], _RANDOM_330[16:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_csr_addr = _RANDOM_330[28:17];	// @[lsu.scala:210:16]
        stq_3_bits_uop_rob_idx = {_RANDOM_330[31:29], _RANDOM_331[2:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldq_idx = _RANDOM_331[6:3];	// @[lsu.scala:210:16]
        stq_3_bits_uop_stq_idx = _RANDOM_331[10:7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_rxq_idx = _RANDOM_331[12:11];	// @[lsu.scala:210:16]
        stq_3_bits_uop_pdst = _RANDOM_331[19:13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs1 = _RANDOM_331[26:20];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs2 = {_RANDOM_331[31:27], _RANDOM_332[1:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs3 = _RANDOM_332[8:2];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ppred = _RANDOM_332[13:9];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs1_busy = _RANDOM_332[14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs2_busy = _RANDOM_332[15];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs3_busy = _RANDOM_332[16];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ppred_busy = _RANDOM_332[17];	// @[lsu.scala:210:16]
        stq_3_bits_uop_stale_pdst = _RANDOM_332[24:18];	// @[lsu.scala:210:16]
        stq_3_bits_uop_exception = _RANDOM_332[25];	// @[lsu.scala:210:16]
        stq_3_bits_uop_exc_cause = {_RANDOM_332[31:26], _RANDOM_333, _RANDOM_334[25:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_bypassable = _RANDOM_334[26];	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_cmd = _RANDOM_334[31:27];	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_size = _RANDOM_335[1:0];	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_signed = _RANDOM_335[2];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_fence = _RANDOM_335[3];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_fencei = _RANDOM_335[4];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_amo = _RANDOM_335[5];	// @[lsu.scala:210:16]
        stq_3_bits_uop_uses_ldq = _RANDOM_335[6];	// @[lsu.scala:210:16]
        stq_3_bits_uop_uses_stq = _RANDOM_335[7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_sys_pc2epc = _RANDOM_335[8];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_unique = _RANDOM_335[9];	// @[lsu.scala:210:16]
        stq_3_bits_uop_flush_on_commit = _RANDOM_335[10];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst_is_rs1 = _RANDOM_335[11];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst = _RANDOM_335[17:12];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1 = _RANDOM_335[23:18];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2 = _RANDOM_335[29:24];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs3 = {_RANDOM_335[31:30], _RANDOM_336[3:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst_val = _RANDOM_336[4];	// @[lsu.scala:210:16]
        stq_3_bits_uop_dst_rtype = _RANDOM_336[6:5];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1_rtype = _RANDOM_336[8:7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2_rtype = _RANDOM_336[10:9];	// @[lsu.scala:210:16]
        stq_3_bits_uop_frs3_en = _RANDOM_336[11];	// @[lsu.scala:210:16]
        stq_3_bits_uop_fp_val = _RANDOM_336[12];	// @[lsu.scala:210:16]
        stq_3_bits_uop_fp_single = _RANDOM_336[13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_xcpt_pf_if = _RANDOM_336[14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_xcpt_ae_if = _RANDOM_336[15];	// @[lsu.scala:210:16]
        stq_3_bits_uop_xcpt_ma_if = _RANDOM_336[16];	// @[lsu.scala:210:16]
        stq_3_bits_uop_bp_debug_if = _RANDOM_336[17];	// @[lsu.scala:210:16]
        stq_3_bits_uop_bp_xcpt_if = _RANDOM_336[18];	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_fsrc = _RANDOM_336[20:19];	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_tsrc = _RANDOM_336[22:21];	// @[lsu.scala:210:16]
        stq_3_bits_addr_valid = _RANDOM_336[23];	// @[lsu.scala:210:16]
        stq_3_bits_addr_bits = {_RANDOM_336[31:24], _RANDOM_337};	// @[lsu.scala:210:16]
        stq_3_bits_addr_is_virtual = _RANDOM_338[0];	// @[lsu.scala:210:16]
        stq_3_bits_data_valid = _RANDOM_338[1];	// @[lsu.scala:210:16]
        stq_3_bits_data_bits = {_RANDOM_338[31:2], _RANDOM_339, _RANDOM_340[1:0]};	// @[lsu.scala:210:16]
        stq_3_bits_committed = _RANDOM_340[2];	// @[lsu.scala:210:16]
        stq_3_bits_succeeded = _RANDOM_340[3];	// @[lsu.scala:210:16]
        stq_4_valid = _RANDOM_342[4];	// @[lsu.scala:210:16]
        stq_4_bits_uop_uopc = _RANDOM_342[11:5];	// @[lsu.scala:210:16]
        stq_4_bits_uop_inst = {_RANDOM_342[31:12], _RANDOM_343[11:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_inst = {_RANDOM_343[31:12], _RANDOM_344[11:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_rvc = _RANDOM_344[12];	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_pc = {_RANDOM_344[31:13], _RANDOM_345[20:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_iq_type = _RANDOM_345[23:21];	// @[lsu.scala:210:16]
        stq_4_bits_uop_fu_code = {_RANDOM_345[31:24], _RANDOM_346[1:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_br_type = _RANDOM_346[5:2];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op1_sel = _RANDOM_346[7:6];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op2_sel = _RANDOM_346[10:8];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_imm_sel = _RANDOM_346[13:11];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op_fcn = _RANDOM_346[17:14];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_fcn_dw = _RANDOM_346[18];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_csr_cmd = _RANDOM_346[21:19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_is_load = _RANDOM_346[22];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_is_sta = _RANDOM_346[23];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_is_std = _RANDOM_346[24];	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_state = _RANDOM_346[26:25];	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_p1_poisoned = _RANDOM_346[27];	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_p2_poisoned = _RANDOM_346[28];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_br = _RANDOM_346[29];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_jalr = _RANDOM_346[30];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_jal = _RANDOM_346[31];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_sfb = _RANDOM_347[0];	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_mask = _RANDOM_347[12:1];	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_tag = _RANDOM_347[16:13];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ftq_idx = _RANDOM_347[21:17];	// @[lsu.scala:210:16]
        stq_4_bits_uop_edge_inst = _RANDOM_347[22];	// @[lsu.scala:210:16]
        stq_4_bits_uop_pc_lob = _RANDOM_347[28:23];	// @[lsu.scala:210:16]
        stq_4_bits_uop_taken = _RANDOM_347[29];	// @[lsu.scala:210:16]
        stq_4_bits_uop_imm_packed = {_RANDOM_347[31:30], _RANDOM_348[17:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_csr_addr = _RANDOM_348[29:18];	// @[lsu.scala:210:16]
        stq_4_bits_uop_rob_idx = {_RANDOM_348[31:30], _RANDOM_349[3:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldq_idx = _RANDOM_349[7:4];	// @[lsu.scala:210:16]
        stq_4_bits_uop_stq_idx = _RANDOM_349[11:8];	// @[lsu.scala:210:16]
        stq_4_bits_uop_rxq_idx = _RANDOM_349[13:12];	// @[lsu.scala:210:16]
        stq_4_bits_uop_pdst = _RANDOM_349[20:14];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs1 = _RANDOM_349[27:21];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs2 = {_RANDOM_349[31:28], _RANDOM_350[2:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs3 = _RANDOM_350[9:3];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ppred = _RANDOM_350[14:10];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs1_busy = _RANDOM_350[15];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs2_busy = _RANDOM_350[16];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs3_busy = _RANDOM_350[17];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ppred_busy = _RANDOM_350[18];	// @[lsu.scala:210:16]
        stq_4_bits_uop_stale_pdst = _RANDOM_350[25:19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_exception = _RANDOM_350[26];	// @[lsu.scala:210:16]
        stq_4_bits_uop_exc_cause = {_RANDOM_350[31:27], _RANDOM_351, _RANDOM_352[26:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_bypassable = _RANDOM_352[27];	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_cmd = {_RANDOM_352[31:28], _RANDOM_353[0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_size = _RANDOM_353[2:1];	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_signed = _RANDOM_353[3];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_fence = _RANDOM_353[4];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_fencei = _RANDOM_353[5];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_amo = _RANDOM_353[6];	// @[lsu.scala:210:16]
        stq_4_bits_uop_uses_ldq = _RANDOM_353[7];	// @[lsu.scala:210:16]
        stq_4_bits_uop_uses_stq = _RANDOM_353[8];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_sys_pc2epc = _RANDOM_353[9];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_unique = _RANDOM_353[10];	// @[lsu.scala:210:16]
        stq_4_bits_uop_flush_on_commit = _RANDOM_353[11];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst_is_rs1 = _RANDOM_353[12];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst = _RANDOM_353[18:13];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1 = _RANDOM_353[24:19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2 = _RANDOM_353[30:25];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs3 = {_RANDOM_353[31], _RANDOM_354[4:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst_val = _RANDOM_354[5];	// @[lsu.scala:210:16]
        stq_4_bits_uop_dst_rtype = _RANDOM_354[7:6];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1_rtype = _RANDOM_354[9:8];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2_rtype = _RANDOM_354[11:10];	// @[lsu.scala:210:16]
        stq_4_bits_uop_frs3_en = _RANDOM_354[12];	// @[lsu.scala:210:16]
        stq_4_bits_uop_fp_val = _RANDOM_354[13];	// @[lsu.scala:210:16]
        stq_4_bits_uop_fp_single = _RANDOM_354[14];	// @[lsu.scala:210:16]
        stq_4_bits_uop_xcpt_pf_if = _RANDOM_354[15];	// @[lsu.scala:210:16]
        stq_4_bits_uop_xcpt_ae_if = _RANDOM_354[16];	// @[lsu.scala:210:16]
        stq_4_bits_uop_xcpt_ma_if = _RANDOM_354[17];	// @[lsu.scala:210:16]
        stq_4_bits_uop_bp_debug_if = _RANDOM_354[18];	// @[lsu.scala:210:16]
        stq_4_bits_uop_bp_xcpt_if = _RANDOM_354[19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_fsrc = _RANDOM_354[21:20];	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_tsrc = _RANDOM_354[23:22];	// @[lsu.scala:210:16]
        stq_4_bits_addr_valid = _RANDOM_354[24];	// @[lsu.scala:210:16]
        stq_4_bits_addr_bits = {_RANDOM_354[31:25], _RANDOM_355, _RANDOM_356[0]};	// @[lsu.scala:210:16]
        stq_4_bits_addr_is_virtual = _RANDOM_356[1];	// @[lsu.scala:210:16]
        stq_4_bits_data_valid = _RANDOM_356[2];	// @[lsu.scala:210:16]
        stq_4_bits_data_bits = {_RANDOM_356[31:3], _RANDOM_357, _RANDOM_358[2:0]};	// @[lsu.scala:210:16]
        stq_4_bits_committed = _RANDOM_358[3];	// @[lsu.scala:210:16]
        stq_4_bits_succeeded = _RANDOM_358[4];	// @[lsu.scala:210:16]
        stq_5_valid = _RANDOM_360[5];	// @[lsu.scala:210:16]
        stq_5_bits_uop_uopc = _RANDOM_360[12:6];	// @[lsu.scala:210:16]
        stq_5_bits_uop_inst = {_RANDOM_360[31:13], _RANDOM_361[12:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_inst = {_RANDOM_361[31:13], _RANDOM_362[12:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_rvc = _RANDOM_362[13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_pc = {_RANDOM_362[31:14], _RANDOM_363[21:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_iq_type = _RANDOM_363[24:22];	// @[lsu.scala:210:16]
        stq_5_bits_uop_fu_code = {_RANDOM_363[31:25], _RANDOM_364[2:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_br_type = _RANDOM_364[6:3];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op1_sel = _RANDOM_364[8:7];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op2_sel = _RANDOM_364[11:9];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_imm_sel = _RANDOM_364[14:12];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op_fcn = _RANDOM_364[18:15];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_fcn_dw = _RANDOM_364[19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_csr_cmd = _RANDOM_364[22:20];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_is_load = _RANDOM_364[23];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_is_sta = _RANDOM_364[24];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_is_std = _RANDOM_364[25];	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_state = _RANDOM_364[27:26];	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_p1_poisoned = _RANDOM_364[28];	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_p2_poisoned = _RANDOM_364[29];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_br = _RANDOM_364[30];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_jalr = _RANDOM_364[31];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_jal = _RANDOM_365[0];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_sfb = _RANDOM_365[1];	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_mask = _RANDOM_365[13:2];	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_tag = _RANDOM_365[17:14];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ftq_idx = _RANDOM_365[22:18];	// @[lsu.scala:210:16]
        stq_5_bits_uop_edge_inst = _RANDOM_365[23];	// @[lsu.scala:210:16]
        stq_5_bits_uop_pc_lob = _RANDOM_365[29:24];	// @[lsu.scala:210:16]
        stq_5_bits_uop_taken = _RANDOM_365[30];	// @[lsu.scala:210:16]
        stq_5_bits_uop_imm_packed = {_RANDOM_365[31], _RANDOM_366[18:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_csr_addr = _RANDOM_366[30:19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_rob_idx = {_RANDOM_366[31], _RANDOM_367[4:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldq_idx = _RANDOM_367[8:5];	// @[lsu.scala:210:16]
        stq_5_bits_uop_stq_idx = _RANDOM_367[12:9];	// @[lsu.scala:210:16]
        stq_5_bits_uop_rxq_idx = _RANDOM_367[14:13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_pdst = _RANDOM_367[21:15];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs1 = _RANDOM_367[28:22];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs2 = {_RANDOM_367[31:29], _RANDOM_368[3:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs3 = _RANDOM_368[10:4];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ppred = _RANDOM_368[15:11];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs1_busy = _RANDOM_368[16];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs2_busy = _RANDOM_368[17];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs3_busy = _RANDOM_368[18];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ppred_busy = _RANDOM_368[19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_stale_pdst = _RANDOM_368[26:20];	// @[lsu.scala:210:16]
        stq_5_bits_uop_exception = _RANDOM_368[27];	// @[lsu.scala:210:16]
        stq_5_bits_uop_exc_cause = {_RANDOM_368[31:28], _RANDOM_369, _RANDOM_370[27:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_bypassable = _RANDOM_370[28];	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_cmd = {_RANDOM_370[31:29], _RANDOM_371[1:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_size = _RANDOM_371[3:2];	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_signed = _RANDOM_371[4];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_fence = _RANDOM_371[5];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_fencei = _RANDOM_371[6];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_amo = _RANDOM_371[7];	// @[lsu.scala:210:16]
        stq_5_bits_uop_uses_ldq = _RANDOM_371[8];	// @[lsu.scala:210:16]
        stq_5_bits_uop_uses_stq = _RANDOM_371[9];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_sys_pc2epc = _RANDOM_371[10];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_unique = _RANDOM_371[11];	// @[lsu.scala:210:16]
        stq_5_bits_uop_flush_on_commit = _RANDOM_371[12];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst_is_rs1 = _RANDOM_371[13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst = _RANDOM_371[19:14];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1 = _RANDOM_371[25:20];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2 = _RANDOM_371[31:26];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs3 = _RANDOM_372[5:0];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst_val = _RANDOM_372[6];	// @[lsu.scala:210:16]
        stq_5_bits_uop_dst_rtype = _RANDOM_372[8:7];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1_rtype = _RANDOM_372[10:9];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2_rtype = _RANDOM_372[12:11];	// @[lsu.scala:210:16]
        stq_5_bits_uop_frs3_en = _RANDOM_372[13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_fp_val = _RANDOM_372[14];	// @[lsu.scala:210:16]
        stq_5_bits_uop_fp_single = _RANDOM_372[15];	// @[lsu.scala:210:16]
        stq_5_bits_uop_xcpt_pf_if = _RANDOM_372[16];	// @[lsu.scala:210:16]
        stq_5_bits_uop_xcpt_ae_if = _RANDOM_372[17];	// @[lsu.scala:210:16]
        stq_5_bits_uop_xcpt_ma_if = _RANDOM_372[18];	// @[lsu.scala:210:16]
        stq_5_bits_uop_bp_debug_if = _RANDOM_372[19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_bp_xcpt_if = _RANDOM_372[20];	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_fsrc = _RANDOM_372[22:21];	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_tsrc = _RANDOM_372[24:23];	// @[lsu.scala:210:16]
        stq_5_bits_addr_valid = _RANDOM_372[25];	// @[lsu.scala:210:16]
        stq_5_bits_addr_bits = {_RANDOM_372[31:26], _RANDOM_373, _RANDOM_374[1:0]};	// @[lsu.scala:210:16]
        stq_5_bits_addr_is_virtual = _RANDOM_374[2];	// @[lsu.scala:210:16]
        stq_5_bits_data_valid = _RANDOM_374[3];	// @[lsu.scala:210:16]
        stq_5_bits_data_bits = {_RANDOM_374[31:4], _RANDOM_375, _RANDOM_376[3:0]};	// @[lsu.scala:210:16]
        stq_5_bits_committed = _RANDOM_376[4];	// @[lsu.scala:210:16]
        stq_5_bits_succeeded = _RANDOM_376[5];	// @[lsu.scala:210:16]
        stq_6_valid = _RANDOM_378[6];	// @[lsu.scala:210:16]
        stq_6_bits_uop_uopc = _RANDOM_378[13:7];	// @[lsu.scala:210:16]
        stq_6_bits_uop_inst = {_RANDOM_378[31:14], _RANDOM_379[13:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_inst = {_RANDOM_379[31:14], _RANDOM_380[13:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_rvc = _RANDOM_380[14];	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_pc = {_RANDOM_380[31:15], _RANDOM_381[22:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_iq_type = _RANDOM_381[25:23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_fu_code = {_RANDOM_381[31:26], _RANDOM_382[3:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_br_type = _RANDOM_382[7:4];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op1_sel = _RANDOM_382[9:8];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op2_sel = _RANDOM_382[12:10];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_imm_sel = _RANDOM_382[15:13];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op_fcn = _RANDOM_382[19:16];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_fcn_dw = _RANDOM_382[20];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_csr_cmd = _RANDOM_382[23:21];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_is_load = _RANDOM_382[24];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_is_sta = _RANDOM_382[25];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_is_std = _RANDOM_382[26];	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_state = _RANDOM_382[28:27];	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_p1_poisoned = _RANDOM_382[29];	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_p2_poisoned = _RANDOM_382[30];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_br = _RANDOM_382[31];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_jalr = _RANDOM_383[0];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_jal = _RANDOM_383[1];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_sfb = _RANDOM_383[2];	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_mask = _RANDOM_383[14:3];	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_tag = _RANDOM_383[18:15];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ftq_idx = _RANDOM_383[23:19];	// @[lsu.scala:210:16]
        stq_6_bits_uop_edge_inst = _RANDOM_383[24];	// @[lsu.scala:210:16]
        stq_6_bits_uop_pc_lob = _RANDOM_383[30:25];	// @[lsu.scala:210:16]
        stq_6_bits_uop_taken = _RANDOM_383[31];	// @[lsu.scala:210:16]
        stq_6_bits_uop_imm_packed = _RANDOM_384[19:0];	// @[lsu.scala:210:16]
        stq_6_bits_uop_csr_addr = _RANDOM_384[31:20];	// @[lsu.scala:210:16]
        stq_6_bits_uop_rob_idx = _RANDOM_385[5:0];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldq_idx = _RANDOM_385[9:6];	// @[lsu.scala:210:16]
        stq_6_bits_uop_stq_idx = _RANDOM_385[13:10];	// @[lsu.scala:210:16]
        stq_6_bits_uop_rxq_idx = _RANDOM_385[15:14];	// @[lsu.scala:210:16]
        stq_6_bits_uop_pdst = _RANDOM_385[22:16];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs1 = _RANDOM_385[29:23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs2 = {_RANDOM_385[31:30], _RANDOM_386[4:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs3 = _RANDOM_386[11:5];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ppred = _RANDOM_386[16:12];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs1_busy = _RANDOM_386[17];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs2_busy = _RANDOM_386[18];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs3_busy = _RANDOM_386[19];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ppred_busy = _RANDOM_386[20];	// @[lsu.scala:210:16]
        stq_6_bits_uop_stale_pdst = _RANDOM_386[27:21];	// @[lsu.scala:210:16]
        stq_6_bits_uop_exception = _RANDOM_386[28];	// @[lsu.scala:210:16]
        stq_6_bits_uop_exc_cause = {_RANDOM_386[31:29], _RANDOM_387, _RANDOM_388[28:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_bypassable = _RANDOM_388[29];	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_cmd = {_RANDOM_388[31:30], _RANDOM_389[2:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_size = _RANDOM_389[4:3];	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_signed = _RANDOM_389[5];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_fence = _RANDOM_389[6];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_fencei = _RANDOM_389[7];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_amo = _RANDOM_389[8];	// @[lsu.scala:210:16]
        stq_6_bits_uop_uses_ldq = _RANDOM_389[9];	// @[lsu.scala:210:16]
        stq_6_bits_uop_uses_stq = _RANDOM_389[10];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_sys_pc2epc = _RANDOM_389[11];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_unique = _RANDOM_389[12];	// @[lsu.scala:210:16]
        stq_6_bits_uop_flush_on_commit = _RANDOM_389[13];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst_is_rs1 = _RANDOM_389[14];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst = _RANDOM_389[20:15];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1 = _RANDOM_389[26:21];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2 = {_RANDOM_389[31:27], _RANDOM_390[0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs3 = _RANDOM_390[6:1];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst_val = _RANDOM_390[7];	// @[lsu.scala:210:16]
        stq_6_bits_uop_dst_rtype = _RANDOM_390[9:8];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1_rtype = _RANDOM_390[11:10];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2_rtype = _RANDOM_390[13:12];	// @[lsu.scala:210:16]
        stq_6_bits_uop_frs3_en = _RANDOM_390[14];	// @[lsu.scala:210:16]
        stq_6_bits_uop_fp_val = _RANDOM_390[15];	// @[lsu.scala:210:16]
        stq_6_bits_uop_fp_single = _RANDOM_390[16];	// @[lsu.scala:210:16]
        stq_6_bits_uop_xcpt_pf_if = _RANDOM_390[17];	// @[lsu.scala:210:16]
        stq_6_bits_uop_xcpt_ae_if = _RANDOM_390[18];	// @[lsu.scala:210:16]
        stq_6_bits_uop_xcpt_ma_if = _RANDOM_390[19];	// @[lsu.scala:210:16]
        stq_6_bits_uop_bp_debug_if = _RANDOM_390[20];	// @[lsu.scala:210:16]
        stq_6_bits_uop_bp_xcpt_if = _RANDOM_390[21];	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_fsrc = _RANDOM_390[23:22];	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_tsrc = _RANDOM_390[25:24];	// @[lsu.scala:210:16]
        stq_6_bits_addr_valid = _RANDOM_390[26];	// @[lsu.scala:210:16]
        stq_6_bits_addr_bits = {_RANDOM_390[31:27], _RANDOM_391, _RANDOM_392[2:0]};	// @[lsu.scala:210:16]
        stq_6_bits_addr_is_virtual = _RANDOM_392[3];	// @[lsu.scala:210:16]
        stq_6_bits_data_valid = _RANDOM_392[4];	// @[lsu.scala:210:16]
        stq_6_bits_data_bits = {_RANDOM_392[31:5], _RANDOM_393, _RANDOM_394[4:0]};	// @[lsu.scala:210:16]
        stq_6_bits_committed = _RANDOM_394[5];	// @[lsu.scala:210:16]
        stq_6_bits_succeeded = _RANDOM_394[6];	// @[lsu.scala:210:16]
        stq_7_valid = _RANDOM_396[7];	// @[lsu.scala:210:16]
        stq_7_bits_uop_uopc = _RANDOM_396[14:8];	// @[lsu.scala:210:16]
        stq_7_bits_uop_inst = {_RANDOM_396[31:15], _RANDOM_397[14:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_inst = {_RANDOM_397[31:15], _RANDOM_398[14:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_rvc = _RANDOM_398[15];	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_pc = {_RANDOM_398[31:16], _RANDOM_399[23:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_iq_type = _RANDOM_399[26:24];	// @[lsu.scala:210:16]
        stq_7_bits_uop_fu_code = {_RANDOM_399[31:27], _RANDOM_400[4:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_br_type = _RANDOM_400[8:5];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op1_sel = _RANDOM_400[10:9];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op2_sel = _RANDOM_400[13:11];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_imm_sel = _RANDOM_400[16:14];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op_fcn = _RANDOM_400[20:17];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_fcn_dw = _RANDOM_400[21];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_csr_cmd = _RANDOM_400[24:22];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_is_load = _RANDOM_400[25];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_is_sta = _RANDOM_400[26];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_is_std = _RANDOM_400[27];	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_state = _RANDOM_400[29:28];	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_p1_poisoned = _RANDOM_400[30];	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_p2_poisoned = _RANDOM_400[31];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_br = _RANDOM_401[0];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_jalr = _RANDOM_401[1];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_jal = _RANDOM_401[2];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_sfb = _RANDOM_401[3];	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_mask = _RANDOM_401[15:4];	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_tag = _RANDOM_401[19:16];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ftq_idx = _RANDOM_401[24:20];	// @[lsu.scala:210:16]
        stq_7_bits_uop_edge_inst = _RANDOM_401[25];	// @[lsu.scala:210:16]
        stq_7_bits_uop_pc_lob = _RANDOM_401[31:26];	// @[lsu.scala:210:16]
        stq_7_bits_uop_taken = _RANDOM_402[0];	// @[lsu.scala:210:16]
        stq_7_bits_uop_imm_packed = _RANDOM_402[20:1];	// @[lsu.scala:210:16]
        stq_7_bits_uop_csr_addr = {_RANDOM_402[31:21], _RANDOM_403[0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_rob_idx = _RANDOM_403[6:1];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldq_idx = _RANDOM_403[10:7];	// @[lsu.scala:210:16]
        stq_7_bits_uop_stq_idx = _RANDOM_403[14:11];	// @[lsu.scala:210:16]
        stq_7_bits_uop_rxq_idx = _RANDOM_403[16:15];	// @[lsu.scala:210:16]
        stq_7_bits_uop_pdst = _RANDOM_403[23:17];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs1 = _RANDOM_403[30:24];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs2 = {_RANDOM_403[31], _RANDOM_404[5:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs3 = _RANDOM_404[12:6];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ppred = _RANDOM_404[17:13];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs1_busy = _RANDOM_404[18];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs2_busy = _RANDOM_404[19];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs3_busy = _RANDOM_404[20];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ppred_busy = _RANDOM_404[21];	// @[lsu.scala:210:16]
        stq_7_bits_uop_stale_pdst = _RANDOM_404[28:22];	// @[lsu.scala:210:16]
        stq_7_bits_uop_exception = _RANDOM_404[29];	// @[lsu.scala:210:16]
        stq_7_bits_uop_exc_cause = {_RANDOM_404[31:30], _RANDOM_405, _RANDOM_406[29:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_bypassable = _RANDOM_406[30];	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_cmd = {_RANDOM_406[31], _RANDOM_407[3:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_size = _RANDOM_407[5:4];	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_signed = _RANDOM_407[6];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_fence = _RANDOM_407[7];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_fencei = _RANDOM_407[8];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_amo = _RANDOM_407[9];	// @[lsu.scala:210:16]
        stq_7_bits_uop_uses_ldq = _RANDOM_407[10];	// @[lsu.scala:210:16]
        stq_7_bits_uop_uses_stq = _RANDOM_407[11];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_sys_pc2epc = _RANDOM_407[12];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_unique = _RANDOM_407[13];	// @[lsu.scala:210:16]
        stq_7_bits_uop_flush_on_commit = _RANDOM_407[14];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst_is_rs1 = _RANDOM_407[15];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst = _RANDOM_407[21:16];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1 = _RANDOM_407[27:22];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2 = {_RANDOM_407[31:28], _RANDOM_408[1:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs3 = _RANDOM_408[7:2];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst_val = _RANDOM_408[8];	// @[lsu.scala:210:16]
        stq_7_bits_uop_dst_rtype = _RANDOM_408[10:9];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1_rtype = _RANDOM_408[12:11];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2_rtype = _RANDOM_408[14:13];	// @[lsu.scala:210:16]
        stq_7_bits_uop_frs3_en = _RANDOM_408[15];	// @[lsu.scala:210:16]
        stq_7_bits_uop_fp_val = _RANDOM_408[16];	// @[lsu.scala:210:16]
        stq_7_bits_uop_fp_single = _RANDOM_408[17];	// @[lsu.scala:210:16]
        stq_7_bits_uop_xcpt_pf_if = _RANDOM_408[18];	// @[lsu.scala:210:16]
        stq_7_bits_uop_xcpt_ae_if = _RANDOM_408[19];	// @[lsu.scala:210:16]
        stq_7_bits_uop_xcpt_ma_if = _RANDOM_408[20];	// @[lsu.scala:210:16]
        stq_7_bits_uop_bp_debug_if = _RANDOM_408[21];	// @[lsu.scala:210:16]
        stq_7_bits_uop_bp_xcpt_if = _RANDOM_408[22];	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_fsrc = _RANDOM_408[24:23];	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_tsrc = _RANDOM_408[26:25];	// @[lsu.scala:210:16]
        stq_7_bits_addr_valid = _RANDOM_408[27];	// @[lsu.scala:210:16]
        stq_7_bits_addr_bits = {_RANDOM_408[31:28], _RANDOM_409, _RANDOM_410[3:0]};	// @[lsu.scala:210:16]
        stq_7_bits_addr_is_virtual = _RANDOM_410[4];	// @[lsu.scala:210:16]
        stq_7_bits_data_valid = _RANDOM_410[5];	// @[lsu.scala:210:16]
        stq_7_bits_data_bits = {_RANDOM_410[31:6], _RANDOM_411, _RANDOM_412[5:0]};	// @[lsu.scala:210:16]
        stq_7_bits_committed = _RANDOM_412[6];	// @[lsu.scala:210:16]
        stq_7_bits_succeeded = _RANDOM_412[7];	// @[lsu.scala:210:16]
        stq_8_valid = _RANDOM_414[8];	// @[lsu.scala:210:16]
        stq_8_bits_uop_uopc = _RANDOM_414[15:9];	// @[lsu.scala:210:16]
        stq_8_bits_uop_inst = {_RANDOM_414[31:16], _RANDOM_415[15:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_inst = {_RANDOM_415[31:16], _RANDOM_416[15:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_rvc = _RANDOM_416[16];	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_pc = {_RANDOM_416[31:17], _RANDOM_417[24:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_iq_type = _RANDOM_417[27:25];	// @[lsu.scala:210:16]
        stq_8_bits_uop_fu_code = {_RANDOM_417[31:28], _RANDOM_418[5:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_br_type = _RANDOM_418[9:6];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op1_sel = _RANDOM_418[11:10];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op2_sel = _RANDOM_418[14:12];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_imm_sel = _RANDOM_418[17:15];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op_fcn = _RANDOM_418[21:18];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_fcn_dw = _RANDOM_418[22];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_csr_cmd = _RANDOM_418[25:23];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_is_load = _RANDOM_418[26];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_is_sta = _RANDOM_418[27];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_is_std = _RANDOM_418[28];	// @[lsu.scala:210:16]
        stq_8_bits_uop_iw_state = _RANDOM_418[30:29];	// @[lsu.scala:210:16]
        stq_8_bits_uop_iw_p1_poisoned = _RANDOM_418[31];	// @[lsu.scala:210:16]
        stq_8_bits_uop_iw_p2_poisoned = _RANDOM_419[0];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_br = _RANDOM_419[1];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_jalr = _RANDOM_419[2];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_jal = _RANDOM_419[3];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_sfb = _RANDOM_419[4];	// @[lsu.scala:210:16]
        stq_8_bits_uop_br_mask = _RANDOM_419[16:5];	// @[lsu.scala:210:16]
        stq_8_bits_uop_br_tag = _RANDOM_419[20:17];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ftq_idx = _RANDOM_419[25:21];	// @[lsu.scala:210:16]
        stq_8_bits_uop_edge_inst = _RANDOM_419[26];	// @[lsu.scala:210:16]
        stq_8_bits_uop_pc_lob = {_RANDOM_419[31:27], _RANDOM_420[0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_taken = _RANDOM_420[1];	// @[lsu.scala:210:16]
        stq_8_bits_uop_imm_packed = _RANDOM_420[21:2];	// @[lsu.scala:210:16]
        stq_8_bits_uop_csr_addr = {_RANDOM_420[31:22], _RANDOM_421[1:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_rob_idx = _RANDOM_421[7:2];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldq_idx = _RANDOM_421[11:8];	// @[lsu.scala:210:16]
        stq_8_bits_uop_stq_idx = _RANDOM_421[15:12];	// @[lsu.scala:210:16]
        stq_8_bits_uop_rxq_idx = _RANDOM_421[17:16];	// @[lsu.scala:210:16]
        stq_8_bits_uop_pdst = _RANDOM_421[24:18];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs1 = _RANDOM_421[31:25];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs2 = _RANDOM_422[6:0];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs3 = _RANDOM_422[13:7];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ppred = _RANDOM_422[18:14];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs1_busy = _RANDOM_422[19];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs2_busy = _RANDOM_422[20];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs3_busy = _RANDOM_422[21];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ppred_busy = _RANDOM_422[22];	// @[lsu.scala:210:16]
        stq_8_bits_uop_stale_pdst = _RANDOM_422[29:23];	// @[lsu.scala:210:16]
        stq_8_bits_uop_exception = _RANDOM_422[30];	// @[lsu.scala:210:16]
        stq_8_bits_uop_exc_cause = {_RANDOM_422[31], _RANDOM_423, _RANDOM_424[30:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_bypassable = _RANDOM_424[31];	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_cmd = _RANDOM_425[4:0];	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_size = _RANDOM_425[6:5];	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_signed = _RANDOM_425[7];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_fence = _RANDOM_425[8];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_fencei = _RANDOM_425[9];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_amo = _RANDOM_425[10];	// @[lsu.scala:210:16]
        stq_8_bits_uop_uses_ldq = _RANDOM_425[11];	// @[lsu.scala:210:16]
        stq_8_bits_uop_uses_stq = _RANDOM_425[12];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_sys_pc2epc = _RANDOM_425[13];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_unique = _RANDOM_425[14];	// @[lsu.scala:210:16]
        stq_8_bits_uop_flush_on_commit = _RANDOM_425[15];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldst_is_rs1 = _RANDOM_425[16];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldst = _RANDOM_425[22:17];	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs1 = _RANDOM_425[28:23];	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs2 = {_RANDOM_425[31:29], _RANDOM_426[2:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs3 = _RANDOM_426[8:3];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldst_val = _RANDOM_426[9];	// @[lsu.scala:210:16]
        stq_8_bits_uop_dst_rtype = _RANDOM_426[11:10];	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs1_rtype = _RANDOM_426[13:12];	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs2_rtype = _RANDOM_426[15:14];	// @[lsu.scala:210:16]
        stq_8_bits_uop_frs3_en = _RANDOM_426[16];	// @[lsu.scala:210:16]
        stq_8_bits_uop_fp_val = _RANDOM_426[17];	// @[lsu.scala:210:16]
        stq_8_bits_uop_fp_single = _RANDOM_426[18];	// @[lsu.scala:210:16]
        stq_8_bits_uop_xcpt_pf_if = _RANDOM_426[19];	// @[lsu.scala:210:16]
        stq_8_bits_uop_xcpt_ae_if = _RANDOM_426[20];	// @[lsu.scala:210:16]
        stq_8_bits_uop_xcpt_ma_if = _RANDOM_426[21];	// @[lsu.scala:210:16]
        stq_8_bits_uop_bp_debug_if = _RANDOM_426[22];	// @[lsu.scala:210:16]
        stq_8_bits_uop_bp_xcpt_if = _RANDOM_426[23];	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_fsrc = _RANDOM_426[25:24];	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_tsrc = _RANDOM_426[27:26];	// @[lsu.scala:210:16]
        stq_8_bits_addr_valid = _RANDOM_426[28];	// @[lsu.scala:210:16]
        stq_8_bits_addr_bits = {_RANDOM_426[31:29], _RANDOM_427, _RANDOM_428[4:0]};	// @[lsu.scala:210:16]
        stq_8_bits_addr_is_virtual = _RANDOM_428[5];	// @[lsu.scala:210:16]
        stq_8_bits_data_valid = _RANDOM_428[6];	// @[lsu.scala:210:16]
        stq_8_bits_data_bits = {_RANDOM_428[31:7], _RANDOM_429, _RANDOM_430[6:0]};	// @[lsu.scala:210:16]
        stq_8_bits_committed = _RANDOM_430[7];	// @[lsu.scala:210:16]
        stq_8_bits_succeeded = _RANDOM_430[8];	// @[lsu.scala:210:16]
        stq_9_valid = _RANDOM_432[9];	// @[lsu.scala:210:16]
        stq_9_bits_uop_uopc = _RANDOM_432[16:10];	// @[lsu.scala:210:16]
        stq_9_bits_uop_inst = {_RANDOM_432[31:17], _RANDOM_433[16:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_inst = {_RANDOM_433[31:17], _RANDOM_434[16:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_rvc = _RANDOM_434[17];	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_pc = {_RANDOM_434[31:18], _RANDOM_435[25:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_iq_type = _RANDOM_435[28:26];	// @[lsu.scala:210:16]
        stq_9_bits_uop_fu_code = {_RANDOM_435[31:29], _RANDOM_436[6:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_br_type = _RANDOM_436[10:7];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op1_sel = _RANDOM_436[12:11];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op2_sel = _RANDOM_436[15:13];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_imm_sel = _RANDOM_436[18:16];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op_fcn = _RANDOM_436[22:19];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_fcn_dw = _RANDOM_436[23];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_csr_cmd = _RANDOM_436[26:24];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_is_load = _RANDOM_436[27];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_is_sta = _RANDOM_436[28];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_is_std = _RANDOM_436[29];	// @[lsu.scala:210:16]
        stq_9_bits_uop_iw_state = _RANDOM_436[31:30];	// @[lsu.scala:210:16]
        stq_9_bits_uop_iw_p1_poisoned = _RANDOM_437[0];	// @[lsu.scala:210:16]
        stq_9_bits_uop_iw_p2_poisoned = _RANDOM_437[1];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_br = _RANDOM_437[2];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_jalr = _RANDOM_437[3];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_jal = _RANDOM_437[4];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_sfb = _RANDOM_437[5];	// @[lsu.scala:210:16]
        stq_9_bits_uop_br_mask = _RANDOM_437[17:6];	// @[lsu.scala:210:16]
        stq_9_bits_uop_br_tag = _RANDOM_437[21:18];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ftq_idx = _RANDOM_437[26:22];	// @[lsu.scala:210:16]
        stq_9_bits_uop_edge_inst = _RANDOM_437[27];	// @[lsu.scala:210:16]
        stq_9_bits_uop_pc_lob = {_RANDOM_437[31:28], _RANDOM_438[1:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_taken = _RANDOM_438[2];	// @[lsu.scala:210:16]
        stq_9_bits_uop_imm_packed = _RANDOM_438[22:3];	// @[lsu.scala:210:16]
        stq_9_bits_uop_csr_addr = {_RANDOM_438[31:23], _RANDOM_439[2:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_rob_idx = _RANDOM_439[8:3];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldq_idx = _RANDOM_439[12:9];	// @[lsu.scala:210:16]
        stq_9_bits_uop_stq_idx = _RANDOM_439[16:13];	// @[lsu.scala:210:16]
        stq_9_bits_uop_rxq_idx = _RANDOM_439[18:17];	// @[lsu.scala:210:16]
        stq_9_bits_uop_pdst = _RANDOM_439[25:19];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs1 = {_RANDOM_439[31:26], _RANDOM_440[0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs2 = _RANDOM_440[7:1];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs3 = _RANDOM_440[14:8];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ppred = _RANDOM_440[19:15];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs1_busy = _RANDOM_440[20];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs2_busy = _RANDOM_440[21];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs3_busy = _RANDOM_440[22];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ppred_busy = _RANDOM_440[23];	// @[lsu.scala:210:16]
        stq_9_bits_uop_stale_pdst = _RANDOM_440[30:24];	// @[lsu.scala:210:16]
        stq_9_bits_uop_exception = _RANDOM_440[31];	// @[lsu.scala:210:16]
        stq_9_bits_uop_exc_cause = {_RANDOM_441, _RANDOM_442};	// @[lsu.scala:210:16]
        stq_9_bits_uop_bypassable = _RANDOM_443[0];	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_cmd = _RANDOM_443[5:1];	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_size = _RANDOM_443[7:6];	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_signed = _RANDOM_443[8];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_fence = _RANDOM_443[9];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_fencei = _RANDOM_443[10];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_amo = _RANDOM_443[11];	// @[lsu.scala:210:16]
        stq_9_bits_uop_uses_ldq = _RANDOM_443[12];	// @[lsu.scala:210:16]
        stq_9_bits_uop_uses_stq = _RANDOM_443[13];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_sys_pc2epc = _RANDOM_443[14];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_unique = _RANDOM_443[15];	// @[lsu.scala:210:16]
        stq_9_bits_uop_flush_on_commit = _RANDOM_443[16];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldst_is_rs1 = _RANDOM_443[17];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldst = _RANDOM_443[23:18];	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs1 = _RANDOM_443[29:24];	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs2 = {_RANDOM_443[31:30], _RANDOM_444[3:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs3 = _RANDOM_444[9:4];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldst_val = _RANDOM_444[10];	// @[lsu.scala:210:16]
        stq_9_bits_uop_dst_rtype = _RANDOM_444[12:11];	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs1_rtype = _RANDOM_444[14:13];	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs2_rtype = _RANDOM_444[16:15];	// @[lsu.scala:210:16]
        stq_9_bits_uop_frs3_en = _RANDOM_444[17];	// @[lsu.scala:210:16]
        stq_9_bits_uop_fp_val = _RANDOM_444[18];	// @[lsu.scala:210:16]
        stq_9_bits_uop_fp_single = _RANDOM_444[19];	// @[lsu.scala:210:16]
        stq_9_bits_uop_xcpt_pf_if = _RANDOM_444[20];	// @[lsu.scala:210:16]
        stq_9_bits_uop_xcpt_ae_if = _RANDOM_444[21];	// @[lsu.scala:210:16]
        stq_9_bits_uop_xcpt_ma_if = _RANDOM_444[22];	// @[lsu.scala:210:16]
        stq_9_bits_uop_bp_debug_if = _RANDOM_444[23];	// @[lsu.scala:210:16]
        stq_9_bits_uop_bp_xcpt_if = _RANDOM_444[24];	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_fsrc = _RANDOM_444[26:25];	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_tsrc = _RANDOM_444[28:27];	// @[lsu.scala:210:16]
        stq_9_bits_addr_valid = _RANDOM_444[29];	// @[lsu.scala:210:16]
        stq_9_bits_addr_bits = {_RANDOM_444[31:30], _RANDOM_445, _RANDOM_446[5:0]};	// @[lsu.scala:210:16]
        stq_9_bits_addr_is_virtual = _RANDOM_446[6];	// @[lsu.scala:210:16]
        stq_9_bits_data_valid = _RANDOM_446[7];	// @[lsu.scala:210:16]
        stq_9_bits_data_bits = {_RANDOM_446[31:8], _RANDOM_447, _RANDOM_448[7:0]};	// @[lsu.scala:210:16]
        stq_9_bits_committed = _RANDOM_448[8];	// @[lsu.scala:210:16]
        stq_9_bits_succeeded = _RANDOM_448[9];	// @[lsu.scala:210:16]
        stq_10_valid = _RANDOM_450[10];	// @[lsu.scala:210:16]
        stq_10_bits_uop_uopc = _RANDOM_450[17:11];	// @[lsu.scala:210:16]
        stq_10_bits_uop_inst = {_RANDOM_450[31:18], _RANDOM_451[17:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_inst = {_RANDOM_451[31:18], _RANDOM_452[17:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_rvc = _RANDOM_452[18];	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_pc = {_RANDOM_452[31:19], _RANDOM_453[26:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_iq_type = _RANDOM_453[29:27];	// @[lsu.scala:210:16]
        stq_10_bits_uop_fu_code = {_RANDOM_453[31:30], _RANDOM_454[7:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_br_type = _RANDOM_454[11:8];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op1_sel = _RANDOM_454[13:12];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op2_sel = _RANDOM_454[16:14];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_imm_sel = _RANDOM_454[19:17];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op_fcn = _RANDOM_454[23:20];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_fcn_dw = _RANDOM_454[24];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_csr_cmd = _RANDOM_454[27:25];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_is_load = _RANDOM_454[28];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_is_sta = _RANDOM_454[29];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_is_std = _RANDOM_454[30];	// @[lsu.scala:210:16]
        stq_10_bits_uop_iw_state = {_RANDOM_454[31], _RANDOM_455[0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_iw_p1_poisoned = _RANDOM_455[1];	// @[lsu.scala:210:16]
        stq_10_bits_uop_iw_p2_poisoned = _RANDOM_455[2];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_br = _RANDOM_455[3];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_jalr = _RANDOM_455[4];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_jal = _RANDOM_455[5];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_sfb = _RANDOM_455[6];	// @[lsu.scala:210:16]
        stq_10_bits_uop_br_mask = _RANDOM_455[18:7];	// @[lsu.scala:210:16]
        stq_10_bits_uop_br_tag = _RANDOM_455[22:19];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ftq_idx = _RANDOM_455[27:23];	// @[lsu.scala:210:16]
        stq_10_bits_uop_edge_inst = _RANDOM_455[28];	// @[lsu.scala:210:16]
        stq_10_bits_uop_pc_lob = {_RANDOM_455[31:29], _RANDOM_456[2:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_taken = _RANDOM_456[3];	// @[lsu.scala:210:16]
        stq_10_bits_uop_imm_packed = _RANDOM_456[23:4];	// @[lsu.scala:210:16]
        stq_10_bits_uop_csr_addr = {_RANDOM_456[31:24], _RANDOM_457[3:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_rob_idx = _RANDOM_457[9:4];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldq_idx = _RANDOM_457[13:10];	// @[lsu.scala:210:16]
        stq_10_bits_uop_stq_idx = _RANDOM_457[17:14];	// @[lsu.scala:210:16]
        stq_10_bits_uop_rxq_idx = _RANDOM_457[19:18];	// @[lsu.scala:210:16]
        stq_10_bits_uop_pdst = _RANDOM_457[26:20];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs1 = {_RANDOM_457[31:27], _RANDOM_458[1:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs2 = _RANDOM_458[8:2];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs3 = _RANDOM_458[15:9];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ppred = _RANDOM_458[20:16];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs1_busy = _RANDOM_458[21];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs2_busy = _RANDOM_458[22];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs3_busy = _RANDOM_458[23];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ppred_busy = _RANDOM_458[24];	// @[lsu.scala:210:16]
        stq_10_bits_uop_stale_pdst = _RANDOM_458[31:25];	// @[lsu.scala:210:16]
        stq_10_bits_uop_exception = _RANDOM_459[0];	// @[lsu.scala:210:16]
        stq_10_bits_uop_exc_cause = {_RANDOM_459[31:1], _RANDOM_460, _RANDOM_461[0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_bypassable = _RANDOM_461[1];	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_cmd = _RANDOM_461[6:2];	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_size = _RANDOM_461[8:7];	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_signed = _RANDOM_461[9];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_fence = _RANDOM_461[10];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_fencei = _RANDOM_461[11];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_amo = _RANDOM_461[12];	// @[lsu.scala:210:16]
        stq_10_bits_uop_uses_ldq = _RANDOM_461[13];	// @[lsu.scala:210:16]
        stq_10_bits_uop_uses_stq = _RANDOM_461[14];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_sys_pc2epc = _RANDOM_461[15];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_unique = _RANDOM_461[16];	// @[lsu.scala:210:16]
        stq_10_bits_uop_flush_on_commit = _RANDOM_461[17];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldst_is_rs1 = _RANDOM_461[18];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldst = _RANDOM_461[24:19];	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs1 = _RANDOM_461[30:25];	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs2 = {_RANDOM_461[31], _RANDOM_462[4:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs3 = _RANDOM_462[10:5];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldst_val = _RANDOM_462[11];	// @[lsu.scala:210:16]
        stq_10_bits_uop_dst_rtype = _RANDOM_462[13:12];	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs1_rtype = _RANDOM_462[15:14];	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs2_rtype = _RANDOM_462[17:16];	// @[lsu.scala:210:16]
        stq_10_bits_uop_frs3_en = _RANDOM_462[18];	// @[lsu.scala:210:16]
        stq_10_bits_uop_fp_val = _RANDOM_462[19];	// @[lsu.scala:210:16]
        stq_10_bits_uop_fp_single = _RANDOM_462[20];	// @[lsu.scala:210:16]
        stq_10_bits_uop_xcpt_pf_if = _RANDOM_462[21];	// @[lsu.scala:210:16]
        stq_10_bits_uop_xcpt_ae_if = _RANDOM_462[22];	// @[lsu.scala:210:16]
        stq_10_bits_uop_xcpt_ma_if = _RANDOM_462[23];	// @[lsu.scala:210:16]
        stq_10_bits_uop_bp_debug_if = _RANDOM_462[24];	// @[lsu.scala:210:16]
        stq_10_bits_uop_bp_xcpt_if = _RANDOM_462[25];	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_fsrc = _RANDOM_462[27:26];	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_tsrc = _RANDOM_462[29:28];	// @[lsu.scala:210:16]
        stq_10_bits_addr_valid = _RANDOM_462[30];	// @[lsu.scala:210:16]
        stq_10_bits_addr_bits = {_RANDOM_462[31], _RANDOM_463, _RANDOM_464[6:0]};	// @[lsu.scala:210:16]
        stq_10_bits_addr_is_virtual = _RANDOM_464[7];	// @[lsu.scala:210:16]
        stq_10_bits_data_valid = _RANDOM_464[8];	// @[lsu.scala:210:16]
        stq_10_bits_data_bits = {_RANDOM_464[31:9], _RANDOM_465, _RANDOM_466[8:0]};	// @[lsu.scala:210:16]
        stq_10_bits_committed = _RANDOM_466[9];	// @[lsu.scala:210:16]
        stq_10_bits_succeeded = _RANDOM_466[10];	// @[lsu.scala:210:16]
        stq_11_valid = _RANDOM_468[11];	// @[lsu.scala:210:16]
        stq_11_bits_uop_uopc = _RANDOM_468[18:12];	// @[lsu.scala:210:16]
        stq_11_bits_uop_inst = {_RANDOM_468[31:19], _RANDOM_469[18:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_inst = {_RANDOM_469[31:19], _RANDOM_470[18:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_rvc = _RANDOM_470[19];	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_pc = {_RANDOM_470[31:20], _RANDOM_471[27:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_iq_type = _RANDOM_471[30:28];	// @[lsu.scala:210:16]
        stq_11_bits_uop_fu_code = {_RANDOM_471[31], _RANDOM_472[8:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_br_type = _RANDOM_472[12:9];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op1_sel = _RANDOM_472[14:13];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op2_sel = _RANDOM_472[17:15];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_imm_sel = _RANDOM_472[20:18];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op_fcn = _RANDOM_472[24:21];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_fcn_dw = _RANDOM_472[25];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_csr_cmd = _RANDOM_472[28:26];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_is_load = _RANDOM_472[29];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_is_sta = _RANDOM_472[30];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_is_std = _RANDOM_472[31];	// @[lsu.scala:210:16]
        stq_11_bits_uop_iw_state = _RANDOM_473[1:0];	// @[lsu.scala:210:16]
        stq_11_bits_uop_iw_p1_poisoned = _RANDOM_473[2];	// @[lsu.scala:210:16]
        stq_11_bits_uop_iw_p2_poisoned = _RANDOM_473[3];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_br = _RANDOM_473[4];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_jalr = _RANDOM_473[5];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_jal = _RANDOM_473[6];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_sfb = _RANDOM_473[7];	// @[lsu.scala:210:16]
        stq_11_bits_uop_br_mask = _RANDOM_473[19:8];	// @[lsu.scala:210:16]
        stq_11_bits_uop_br_tag = _RANDOM_473[23:20];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ftq_idx = _RANDOM_473[28:24];	// @[lsu.scala:210:16]
        stq_11_bits_uop_edge_inst = _RANDOM_473[29];	// @[lsu.scala:210:16]
        stq_11_bits_uop_pc_lob = {_RANDOM_473[31:30], _RANDOM_474[3:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_taken = _RANDOM_474[4];	// @[lsu.scala:210:16]
        stq_11_bits_uop_imm_packed = _RANDOM_474[24:5];	// @[lsu.scala:210:16]
        stq_11_bits_uop_csr_addr = {_RANDOM_474[31:25], _RANDOM_475[4:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_rob_idx = _RANDOM_475[10:5];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldq_idx = _RANDOM_475[14:11];	// @[lsu.scala:210:16]
        stq_11_bits_uop_stq_idx = _RANDOM_475[18:15];	// @[lsu.scala:210:16]
        stq_11_bits_uop_rxq_idx = _RANDOM_475[20:19];	// @[lsu.scala:210:16]
        stq_11_bits_uop_pdst = _RANDOM_475[27:21];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs1 = {_RANDOM_475[31:28], _RANDOM_476[2:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs2 = _RANDOM_476[9:3];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs3 = _RANDOM_476[16:10];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ppred = _RANDOM_476[21:17];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs1_busy = _RANDOM_476[22];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs2_busy = _RANDOM_476[23];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs3_busy = _RANDOM_476[24];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ppred_busy = _RANDOM_476[25];	// @[lsu.scala:210:16]
        stq_11_bits_uop_stale_pdst = {_RANDOM_476[31:26], _RANDOM_477[0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_exception = _RANDOM_477[1];	// @[lsu.scala:210:16]
        stq_11_bits_uop_exc_cause = {_RANDOM_477[31:2], _RANDOM_478, _RANDOM_479[1:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_bypassable = _RANDOM_479[2];	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_cmd = _RANDOM_479[7:3];	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_size = _RANDOM_479[9:8];	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_signed = _RANDOM_479[10];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_fence = _RANDOM_479[11];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_fencei = _RANDOM_479[12];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_amo = _RANDOM_479[13];	// @[lsu.scala:210:16]
        stq_11_bits_uop_uses_ldq = _RANDOM_479[14];	// @[lsu.scala:210:16]
        stq_11_bits_uop_uses_stq = _RANDOM_479[15];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_sys_pc2epc = _RANDOM_479[16];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_unique = _RANDOM_479[17];	// @[lsu.scala:210:16]
        stq_11_bits_uop_flush_on_commit = _RANDOM_479[18];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldst_is_rs1 = _RANDOM_479[19];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldst = _RANDOM_479[25:20];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs1 = _RANDOM_479[31:26];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs2 = _RANDOM_480[5:0];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs3 = _RANDOM_480[11:6];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldst_val = _RANDOM_480[12];	// @[lsu.scala:210:16]
        stq_11_bits_uop_dst_rtype = _RANDOM_480[14:13];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs1_rtype = _RANDOM_480[16:15];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs2_rtype = _RANDOM_480[18:17];	// @[lsu.scala:210:16]
        stq_11_bits_uop_frs3_en = _RANDOM_480[19];	// @[lsu.scala:210:16]
        stq_11_bits_uop_fp_val = _RANDOM_480[20];	// @[lsu.scala:210:16]
        stq_11_bits_uop_fp_single = _RANDOM_480[21];	// @[lsu.scala:210:16]
        stq_11_bits_uop_xcpt_pf_if = _RANDOM_480[22];	// @[lsu.scala:210:16]
        stq_11_bits_uop_xcpt_ae_if = _RANDOM_480[23];	// @[lsu.scala:210:16]
        stq_11_bits_uop_xcpt_ma_if = _RANDOM_480[24];	// @[lsu.scala:210:16]
        stq_11_bits_uop_bp_debug_if = _RANDOM_480[25];	// @[lsu.scala:210:16]
        stq_11_bits_uop_bp_xcpt_if = _RANDOM_480[26];	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_fsrc = _RANDOM_480[28:27];	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_tsrc = _RANDOM_480[30:29];	// @[lsu.scala:210:16]
        stq_11_bits_addr_valid = _RANDOM_480[31];	// @[lsu.scala:210:16]
        stq_11_bits_addr_bits = {_RANDOM_481, _RANDOM_482[7:0]};	// @[lsu.scala:210:16]
        stq_11_bits_addr_is_virtual = _RANDOM_482[8];	// @[lsu.scala:210:16]
        stq_11_bits_data_valid = _RANDOM_482[9];	// @[lsu.scala:210:16]
        stq_11_bits_data_bits = {_RANDOM_482[31:10], _RANDOM_483, _RANDOM_484[9:0]};	// @[lsu.scala:210:16]
        stq_11_bits_committed = _RANDOM_484[10];	// @[lsu.scala:210:16]
        stq_11_bits_succeeded = _RANDOM_484[11];	// @[lsu.scala:210:16]
        stq_12_valid = _RANDOM_486[12];	// @[lsu.scala:210:16]
        stq_12_bits_uop_uopc = _RANDOM_486[19:13];	// @[lsu.scala:210:16]
        stq_12_bits_uop_inst = {_RANDOM_486[31:20], _RANDOM_487[19:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_inst = {_RANDOM_487[31:20], _RANDOM_488[19:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_rvc = _RANDOM_488[20];	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_pc = {_RANDOM_488[31:21], _RANDOM_489[28:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_iq_type = _RANDOM_489[31:29];	// @[lsu.scala:210:16]
        stq_12_bits_uop_fu_code = _RANDOM_490[9:0];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_br_type = _RANDOM_490[13:10];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op1_sel = _RANDOM_490[15:14];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op2_sel = _RANDOM_490[18:16];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_imm_sel = _RANDOM_490[21:19];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op_fcn = _RANDOM_490[25:22];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_fcn_dw = _RANDOM_490[26];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_csr_cmd = _RANDOM_490[29:27];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_is_load = _RANDOM_490[30];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_is_sta = _RANDOM_490[31];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_is_std = _RANDOM_491[0];	// @[lsu.scala:210:16]
        stq_12_bits_uop_iw_state = _RANDOM_491[2:1];	// @[lsu.scala:210:16]
        stq_12_bits_uop_iw_p1_poisoned = _RANDOM_491[3];	// @[lsu.scala:210:16]
        stq_12_bits_uop_iw_p2_poisoned = _RANDOM_491[4];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_br = _RANDOM_491[5];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_jalr = _RANDOM_491[6];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_jal = _RANDOM_491[7];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_sfb = _RANDOM_491[8];	// @[lsu.scala:210:16]
        stq_12_bits_uop_br_mask = _RANDOM_491[20:9];	// @[lsu.scala:210:16]
        stq_12_bits_uop_br_tag = _RANDOM_491[24:21];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ftq_idx = _RANDOM_491[29:25];	// @[lsu.scala:210:16]
        stq_12_bits_uop_edge_inst = _RANDOM_491[30];	// @[lsu.scala:210:16]
        stq_12_bits_uop_pc_lob = {_RANDOM_491[31], _RANDOM_492[4:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_taken = _RANDOM_492[5];	// @[lsu.scala:210:16]
        stq_12_bits_uop_imm_packed = _RANDOM_492[25:6];	// @[lsu.scala:210:16]
        stq_12_bits_uop_csr_addr = {_RANDOM_492[31:26], _RANDOM_493[5:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_rob_idx = _RANDOM_493[11:6];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldq_idx = _RANDOM_493[15:12];	// @[lsu.scala:210:16]
        stq_12_bits_uop_stq_idx = _RANDOM_493[19:16];	// @[lsu.scala:210:16]
        stq_12_bits_uop_rxq_idx = _RANDOM_493[21:20];	// @[lsu.scala:210:16]
        stq_12_bits_uop_pdst = _RANDOM_493[28:22];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs1 = {_RANDOM_493[31:29], _RANDOM_494[3:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs2 = _RANDOM_494[10:4];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs3 = _RANDOM_494[17:11];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ppred = _RANDOM_494[22:18];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs1_busy = _RANDOM_494[23];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs2_busy = _RANDOM_494[24];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs3_busy = _RANDOM_494[25];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ppred_busy = _RANDOM_494[26];	// @[lsu.scala:210:16]
        stq_12_bits_uop_stale_pdst = {_RANDOM_494[31:27], _RANDOM_495[1:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_exception = _RANDOM_495[2];	// @[lsu.scala:210:16]
        stq_12_bits_uop_exc_cause = {_RANDOM_495[31:3], _RANDOM_496, _RANDOM_497[2:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_bypassable = _RANDOM_497[3];	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_cmd = _RANDOM_497[8:4];	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_size = _RANDOM_497[10:9];	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_signed = _RANDOM_497[11];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_fence = _RANDOM_497[12];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_fencei = _RANDOM_497[13];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_amo = _RANDOM_497[14];	// @[lsu.scala:210:16]
        stq_12_bits_uop_uses_ldq = _RANDOM_497[15];	// @[lsu.scala:210:16]
        stq_12_bits_uop_uses_stq = _RANDOM_497[16];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_sys_pc2epc = _RANDOM_497[17];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_unique = _RANDOM_497[18];	// @[lsu.scala:210:16]
        stq_12_bits_uop_flush_on_commit = _RANDOM_497[19];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldst_is_rs1 = _RANDOM_497[20];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldst = _RANDOM_497[26:21];	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs1 = {_RANDOM_497[31:27], _RANDOM_498[0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs2 = _RANDOM_498[6:1];	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs3 = _RANDOM_498[12:7];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldst_val = _RANDOM_498[13];	// @[lsu.scala:210:16]
        stq_12_bits_uop_dst_rtype = _RANDOM_498[15:14];	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs1_rtype = _RANDOM_498[17:16];	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs2_rtype = _RANDOM_498[19:18];	// @[lsu.scala:210:16]
        stq_12_bits_uop_frs3_en = _RANDOM_498[20];	// @[lsu.scala:210:16]
        stq_12_bits_uop_fp_val = _RANDOM_498[21];	// @[lsu.scala:210:16]
        stq_12_bits_uop_fp_single = _RANDOM_498[22];	// @[lsu.scala:210:16]
        stq_12_bits_uop_xcpt_pf_if = _RANDOM_498[23];	// @[lsu.scala:210:16]
        stq_12_bits_uop_xcpt_ae_if = _RANDOM_498[24];	// @[lsu.scala:210:16]
        stq_12_bits_uop_xcpt_ma_if = _RANDOM_498[25];	// @[lsu.scala:210:16]
        stq_12_bits_uop_bp_debug_if = _RANDOM_498[26];	// @[lsu.scala:210:16]
        stq_12_bits_uop_bp_xcpt_if = _RANDOM_498[27];	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_fsrc = _RANDOM_498[29:28];	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_tsrc = _RANDOM_498[31:30];	// @[lsu.scala:210:16]
        stq_12_bits_addr_valid = _RANDOM_499[0];	// @[lsu.scala:210:16]
        stq_12_bits_addr_bits = {_RANDOM_499[31:1], _RANDOM_500[8:0]};	// @[lsu.scala:210:16]
        stq_12_bits_addr_is_virtual = _RANDOM_500[9];	// @[lsu.scala:210:16]
        stq_12_bits_data_valid = _RANDOM_500[10];	// @[lsu.scala:210:16]
        stq_12_bits_data_bits = {_RANDOM_500[31:11], _RANDOM_501, _RANDOM_502[10:0]};	// @[lsu.scala:210:16]
        stq_12_bits_committed = _RANDOM_502[11];	// @[lsu.scala:210:16]
        stq_12_bits_succeeded = _RANDOM_502[12];	// @[lsu.scala:210:16]
        stq_13_valid = _RANDOM_504[13];	// @[lsu.scala:210:16]
        stq_13_bits_uop_uopc = _RANDOM_504[20:14];	// @[lsu.scala:210:16]
        stq_13_bits_uop_inst = {_RANDOM_504[31:21], _RANDOM_505[20:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_inst = {_RANDOM_505[31:21], _RANDOM_506[20:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_rvc = _RANDOM_506[21];	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_pc = {_RANDOM_506[31:22], _RANDOM_507[29:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_iq_type = {_RANDOM_507[31:30], _RANDOM_508[0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_fu_code = _RANDOM_508[10:1];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_br_type = _RANDOM_508[14:11];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op1_sel = _RANDOM_508[16:15];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op2_sel = _RANDOM_508[19:17];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_imm_sel = _RANDOM_508[22:20];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op_fcn = _RANDOM_508[26:23];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_fcn_dw = _RANDOM_508[27];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_csr_cmd = _RANDOM_508[30:28];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_is_load = _RANDOM_508[31];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_is_sta = _RANDOM_509[0];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_is_std = _RANDOM_509[1];	// @[lsu.scala:210:16]
        stq_13_bits_uop_iw_state = _RANDOM_509[3:2];	// @[lsu.scala:210:16]
        stq_13_bits_uop_iw_p1_poisoned = _RANDOM_509[4];	// @[lsu.scala:210:16]
        stq_13_bits_uop_iw_p2_poisoned = _RANDOM_509[5];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_br = _RANDOM_509[6];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_jalr = _RANDOM_509[7];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_jal = _RANDOM_509[8];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_sfb = _RANDOM_509[9];	// @[lsu.scala:210:16]
        stq_13_bits_uop_br_mask = _RANDOM_509[21:10];	// @[lsu.scala:210:16]
        stq_13_bits_uop_br_tag = _RANDOM_509[25:22];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ftq_idx = _RANDOM_509[30:26];	// @[lsu.scala:210:16]
        stq_13_bits_uop_edge_inst = _RANDOM_509[31];	// @[lsu.scala:210:16]
        stq_13_bits_uop_pc_lob = _RANDOM_510[5:0];	// @[lsu.scala:210:16]
        stq_13_bits_uop_taken = _RANDOM_510[6];	// @[lsu.scala:210:16]
        stq_13_bits_uop_imm_packed = _RANDOM_510[26:7];	// @[lsu.scala:210:16]
        stq_13_bits_uop_csr_addr = {_RANDOM_510[31:27], _RANDOM_511[6:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_rob_idx = _RANDOM_511[12:7];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldq_idx = _RANDOM_511[16:13];	// @[lsu.scala:210:16]
        stq_13_bits_uop_stq_idx = _RANDOM_511[20:17];	// @[lsu.scala:210:16]
        stq_13_bits_uop_rxq_idx = _RANDOM_511[22:21];	// @[lsu.scala:210:16]
        stq_13_bits_uop_pdst = _RANDOM_511[29:23];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs1 = {_RANDOM_511[31:30], _RANDOM_512[4:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs2 = _RANDOM_512[11:5];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs3 = _RANDOM_512[18:12];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ppred = _RANDOM_512[23:19];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs1_busy = _RANDOM_512[24];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs2_busy = _RANDOM_512[25];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs3_busy = _RANDOM_512[26];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ppred_busy = _RANDOM_512[27];	// @[lsu.scala:210:16]
        stq_13_bits_uop_stale_pdst = {_RANDOM_512[31:28], _RANDOM_513[2:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_exception = _RANDOM_513[3];	// @[lsu.scala:210:16]
        stq_13_bits_uop_exc_cause = {_RANDOM_513[31:4], _RANDOM_514, _RANDOM_515[3:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_bypassable = _RANDOM_515[4];	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_cmd = _RANDOM_515[9:5];	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_size = _RANDOM_515[11:10];	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_signed = _RANDOM_515[12];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_fence = _RANDOM_515[13];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_fencei = _RANDOM_515[14];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_amo = _RANDOM_515[15];	// @[lsu.scala:210:16]
        stq_13_bits_uop_uses_ldq = _RANDOM_515[16];	// @[lsu.scala:210:16]
        stq_13_bits_uop_uses_stq = _RANDOM_515[17];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_sys_pc2epc = _RANDOM_515[18];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_unique = _RANDOM_515[19];	// @[lsu.scala:210:16]
        stq_13_bits_uop_flush_on_commit = _RANDOM_515[20];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldst_is_rs1 = _RANDOM_515[21];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldst = _RANDOM_515[27:22];	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs1 = {_RANDOM_515[31:28], _RANDOM_516[1:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs2 = _RANDOM_516[7:2];	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs3 = _RANDOM_516[13:8];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldst_val = _RANDOM_516[14];	// @[lsu.scala:210:16]
        stq_13_bits_uop_dst_rtype = _RANDOM_516[16:15];	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs1_rtype = _RANDOM_516[18:17];	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs2_rtype = _RANDOM_516[20:19];	// @[lsu.scala:210:16]
        stq_13_bits_uop_frs3_en = _RANDOM_516[21];	// @[lsu.scala:210:16]
        stq_13_bits_uop_fp_val = _RANDOM_516[22];	// @[lsu.scala:210:16]
        stq_13_bits_uop_fp_single = _RANDOM_516[23];	// @[lsu.scala:210:16]
        stq_13_bits_uop_xcpt_pf_if = _RANDOM_516[24];	// @[lsu.scala:210:16]
        stq_13_bits_uop_xcpt_ae_if = _RANDOM_516[25];	// @[lsu.scala:210:16]
        stq_13_bits_uop_xcpt_ma_if = _RANDOM_516[26];	// @[lsu.scala:210:16]
        stq_13_bits_uop_bp_debug_if = _RANDOM_516[27];	// @[lsu.scala:210:16]
        stq_13_bits_uop_bp_xcpt_if = _RANDOM_516[28];	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_fsrc = _RANDOM_516[30:29];	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_tsrc = {_RANDOM_516[31], _RANDOM_517[0]};	// @[lsu.scala:210:16]
        stq_13_bits_addr_valid = _RANDOM_517[1];	// @[lsu.scala:210:16]
        stq_13_bits_addr_bits = {_RANDOM_517[31:2], _RANDOM_518[9:0]};	// @[lsu.scala:210:16]
        stq_13_bits_addr_is_virtual = _RANDOM_518[10];	// @[lsu.scala:210:16]
        stq_13_bits_data_valid = _RANDOM_518[11];	// @[lsu.scala:210:16]
        stq_13_bits_data_bits = {_RANDOM_518[31:12], _RANDOM_519, _RANDOM_520[11:0]};	// @[lsu.scala:210:16]
        stq_13_bits_committed = _RANDOM_520[12];	// @[lsu.scala:210:16]
        stq_13_bits_succeeded = _RANDOM_520[13];	// @[lsu.scala:210:16]
        stq_14_valid = _RANDOM_522[14];	// @[lsu.scala:210:16]
        stq_14_bits_uop_uopc = _RANDOM_522[21:15];	// @[lsu.scala:210:16]
        stq_14_bits_uop_inst = {_RANDOM_522[31:22], _RANDOM_523[21:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_inst = {_RANDOM_523[31:22], _RANDOM_524[21:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_rvc = _RANDOM_524[22];	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_pc = {_RANDOM_524[31:23], _RANDOM_525[30:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_iq_type = {_RANDOM_525[31], _RANDOM_526[1:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_fu_code = _RANDOM_526[11:2];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_br_type = _RANDOM_526[15:12];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op1_sel = _RANDOM_526[17:16];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op2_sel = _RANDOM_526[20:18];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_imm_sel = _RANDOM_526[23:21];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op_fcn = _RANDOM_526[27:24];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_fcn_dw = _RANDOM_526[28];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_csr_cmd = _RANDOM_526[31:29];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_is_load = _RANDOM_527[0];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_is_sta = _RANDOM_527[1];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_is_std = _RANDOM_527[2];	// @[lsu.scala:210:16]
        stq_14_bits_uop_iw_state = _RANDOM_527[4:3];	// @[lsu.scala:210:16]
        stq_14_bits_uop_iw_p1_poisoned = _RANDOM_527[5];	// @[lsu.scala:210:16]
        stq_14_bits_uop_iw_p2_poisoned = _RANDOM_527[6];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_br = _RANDOM_527[7];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_jalr = _RANDOM_527[8];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_jal = _RANDOM_527[9];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_sfb = _RANDOM_527[10];	// @[lsu.scala:210:16]
        stq_14_bits_uop_br_mask = _RANDOM_527[22:11];	// @[lsu.scala:210:16]
        stq_14_bits_uop_br_tag = _RANDOM_527[26:23];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ftq_idx = _RANDOM_527[31:27];	// @[lsu.scala:210:16]
        stq_14_bits_uop_edge_inst = _RANDOM_528[0];	// @[lsu.scala:210:16]
        stq_14_bits_uop_pc_lob = _RANDOM_528[6:1];	// @[lsu.scala:210:16]
        stq_14_bits_uop_taken = _RANDOM_528[7];	// @[lsu.scala:210:16]
        stq_14_bits_uop_imm_packed = _RANDOM_528[27:8];	// @[lsu.scala:210:16]
        stq_14_bits_uop_csr_addr = {_RANDOM_528[31:28], _RANDOM_529[7:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_rob_idx = _RANDOM_529[13:8];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldq_idx = _RANDOM_529[17:14];	// @[lsu.scala:210:16]
        stq_14_bits_uop_stq_idx = _RANDOM_529[21:18];	// @[lsu.scala:210:16]
        stq_14_bits_uop_rxq_idx = _RANDOM_529[23:22];	// @[lsu.scala:210:16]
        stq_14_bits_uop_pdst = _RANDOM_529[30:24];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs1 = {_RANDOM_529[31], _RANDOM_530[5:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs2 = _RANDOM_530[12:6];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs3 = _RANDOM_530[19:13];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ppred = _RANDOM_530[24:20];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs1_busy = _RANDOM_530[25];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs2_busy = _RANDOM_530[26];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs3_busy = _RANDOM_530[27];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ppred_busy = _RANDOM_530[28];	// @[lsu.scala:210:16]
        stq_14_bits_uop_stale_pdst = {_RANDOM_530[31:29], _RANDOM_531[3:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_exception = _RANDOM_531[4];	// @[lsu.scala:210:16]
        stq_14_bits_uop_exc_cause = {_RANDOM_531[31:5], _RANDOM_532, _RANDOM_533[4:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_bypassable = _RANDOM_533[5];	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_cmd = _RANDOM_533[10:6];	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_size = _RANDOM_533[12:11];	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_signed = _RANDOM_533[13];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_fence = _RANDOM_533[14];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_fencei = _RANDOM_533[15];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_amo = _RANDOM_533[16];	// @[lsu.scala:210:16]
        stq_14_bits_uop_uses_ldq = _RANDOM_533[17];	// @[lsu.scala:210:16]
        stq_14_bits_uop_uses_stq = _RANDOM_533[18];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_sys_pc2epc = _RANDOM_533[19];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_unique = _RANDOM_533[20];	// @[lsu.scala:210:16]
        stq_14_bits_uop_flush_on_commit = _RANDOM_533[21];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldst_is_rs1 = _RANDOM_533[22];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldst = _RANDOM_533[28:23];	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs1 = {_RANDOM_533[31:29], _RANDOM_534[2:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs2 = _RANDOM_534[8:3];	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs3 = _RANDOM_534[14:9];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldst_val = _RANDOM_534[15];	// @[lsu.scala:210:16]
        stq_14_bits_uop_dst_rtype = _RANDOM_534[17:16];	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs1_rtype = _RANDOM_534[19:18];	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs2_rtype = _RANDOM_534[21:20];	// @[lsu.scala:210:16]
        stq_14_bits_uop_frs3_en = _RANDOM_534[22];	// @[lsu.scala:210:16]
        stq_14_bits_uop_fp_val = _RANDOM_534[23];	// @[lsu.scala:210:16]
        stq_14_bits_uop_fp_single = _RANDOM_534[24];	// @[lsu.scala:210:16]
        stq_14_bits_uop_xcpt_pf_if = _RANDOM_534[25];	// @[lsu.scala:210:16]
        stq_14_bits_uop_xcpt_ae_if = _RANDOM_534[26];	// @[lsu.scala:210:16]
        stq_14_bits_uop_xcpt_ma_if = _RANDOM_534[27];	// @[lsu.scala:210:16]
        stq_14_bits_uop_bp_debug_if = _RANDOM_534[28];	// @[lsu.scala:210:16]
        stq_14_bits_uop_bp_xcpt_if = _RANDOM_534[29];	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_fsrc = _RANDOM_534[31:30];	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_tsrc = _RANDOM_535[1:0];	// @[lsu.scala:210:16]
        stq_14_bits_addr_valid = _RANDOM_535[2];	// @[lsu.scala:210:16]
        stq_14_bits_addr_bits = {_RANDOM_535[31:3], _RANDOM_536[10:0]};	// @[lsu.scala:210:16]
        stq_14_bits_addr_is_virtual = _RANDOM_536[11];	// @[lsu.scala:210:16]
        stq_14_bits_data_valid = _RANDOM_536[12];	// @[lsu.scala:210:16]
        stq_14_bits_data_bits = {_RANDOM_536[31:13], _RANDOM_537, _RANDOM_538[12:0]};	// @[lsu.scala:210:16]
        stq_14_bits_committed = _RANDOM_538[13];	// @[lsu.scala:210:16]
        stq_14_bits_succeeded = _RANDOM_538[14];	// @[lsu.scala:210:16]
        stq_15_valid = _RANDOM_540[15];	// @[lsu.scala:210:16]
        stq_15_bits_uop_uopc = _RANDOM_540[22:16];	// @[lsu.scala:210:16]
        stq_15_bits_uop_inst = {_RANDOM_540[31:23], _RANDOM_541[22:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_inst = {_RANDOM_541[31:23], _RANDOM_542[22:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_rvc = _RANDOM_542[23];	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_pc = {_RANDOM_542[31:24], _RANDOM_543};	// @[lsu.scala:210:16]
        stq_15_bits_uop_iq_type = _RANDOM_544[2:0];	// @[lsu.scala:210:16]
        stq_15_bits_uop_fu_code = _RANDOM_544[12:3];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_br_type = _RANDOM_544[16:13];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op1_sel = _RANDOM_544[18:17];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op2_sel = _RANDOM_544[21:19];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_imm_sel = _RANDOM_544[24:22];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op_fcn = _RANDOM_544[28:25];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_fcn_dw = _RANDOM_544[29];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_csr_cmd = {_RANDOM_544[31:30], _RANDOM_545[0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_is_load = _RANDOM_545[1];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_is_sta = _RANDOM_545[2];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_is_std = _RANDOM_545[3];	// @[lsu.scala:210:16]
        stq_15_bits_uop_iw_state = _RANDOM_545[5:4];	// @[lsu.scala:210:16]
        stq_15_bits_uop_iw_p1_poisoned = _RANDOM_545[6];	// @[lsu.scala:210:16]
        stq_15_bits_uop_iw_p2_poisoned = _RANDOM_545[7];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_br = _RANDOM_545[8];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_jalr = _RANDOM_545[9];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_jal = _RANDOM_545[10];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_sfb = _RANDOM_545[11];	// @[lsu.scala:210:16]
        stq_15_bits_uop_br_mask = _RANDOM_545[23:12];	// @[lsu.scala:210:16]
        stq_15_bits_uop_br_tag = _RANDOM_545[27:24];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ftq_idx = {_RANDOM_545[31:28], _RANDOM_546[0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_edge_inst = _RANDOM_546[1];	// @[lsu.scala:210:16]
        stq_15_bits_uop_pc_lob = _RANDOM_546[7:2];	// @[lsu.scala:210:16]
        stq_15_bits_uop_taken = _RANDOM_546[8];	// @[lsu.scala:210:16]
        stq_15_bits_uop_imm_packed = _RANDOM_546[28:9];	// @[lsu.scala:210:16]
        stq_15_bits_uop_csr_addr = {_RANDOM_546[31:29], _RANDOM_547[8:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_rob_idx = _RANDOM_547[14:9];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldq_idx = _RANDOM_547[18:15];	// @[lsu.scala:210:16]
        stq_15_bits_uop_stq_idx = _RANDOM_547[22:19];	// @[lsu.scala:210:16]
        stq_15_bits_uop_rxq_idx = _RANDOM_547[24:23];	// @[lsu.scala:210:16]
        stq_15_bits_uop_pdst = _RANDOM_547[31:25];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs1 = _RANDOM_548[6:0];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs2 = _RANDOM_548[13:7];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs3 = _RANDOM_548[20:14];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ppred = _RANDOM_548[25:21];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs1_busy = _RANDOM_548[26];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs2_busy = _RANDOM_548[27];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs3_busy = _RANDOM_548[28];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ppred_busy = _RANDOM_548[29];	// @[lsu.scala:210:16]
        stq_15_bits_uop_stale_pdst = {_RANDOM_548[31:30], _RANDOM_549[4:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_exception = _RANDOM_549[5];	// @[lsu.scala:210:16]
        stq_15_bits_uop_exc_cause = {_RANDOM_549[31:6], _RANDOM_550, _RANDOM_551[5:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_bypassable = _RANDOM_551[6];	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_cmd = _RANDOM_551[11:7];	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_size = _RANDOM_551[13:12];	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_signed = _RANDOM_551[14];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_fence = _RANDOM_551[15];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_fencei = _RANDOM_551[16];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_amo = _RANDOM_551[17];	// @[lsu.scala:210:16]
        stq_15_bits_uop_uses_ldq = _RANDOM_551[18];	// @[lsu.scala:210:16]
        stq_15_bits_uop_uses_stq = _RANDOM_551[19];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_sys_pc2epc = _RANDOM_551[20];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_unique = _RANDOM_551[21];	// @[lsu.scala:210:16]
        stq_15_bits_uop_flush_on_commit = _RANDOM_551[22];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldst_is_rs1 = _RANDOM_551[23];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldst = _RANDOM_551[29:24];	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs1 = {_RANDOM_551[31:30], _RANDOM_552[3:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs2 = _RANDOM_552[9:4];	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs3 = _RANDOM_552[15:10];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldst_val = _RANDOM_552[16];	// @[lsu.scala:210:16]
        stq_15_bits_uop_dst_rtype = _RANDOM_552[18:17];	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs1_rtype = _RANDOM_552[20:19];	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs2_rtype = _RANDOM_552[22:21];	// @[lsu.scala:210:16]
        stq_15_bits_uop_frs3_en = _RANDOM_552[23];	// @[lsu.scala:210:16]
        stq_15_bits_uop_fp_val = _RANDOM_552[24];	// @[lsu.scala:210:16]
        stq_15_bits_uop_fp_single = _RANDOM_552[25];	// @[lsu.scala:210:16]
        stq_15_bits_uop_xcpt_pf_if = _RANDOM_552[26];	// @[lsu.scala:210:16]
        stq_15_bits_uop_xcpt_ae_if = _RANDOM_552[27];	// @[lsu.scala:210:16]
        stq_15_bits_uop_xcpt_ma_if = _RANDOM_552[28];	// @[lsu.scala:210:16]
        stq_15_bits_uop_bp_debug_if = _RANDOM_552[29];	// @[lsu.scala:210:16]
        stq_15_bits_uop_bp_xcpt_if = _RANDOM_552[30];	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_fsrc = {_RANDOM_552[31], _RANDOM_553[0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_tsrc = _RANDOM_553[2:1];	// @[lsu.scala:210:16]
        stq_15_bits_addr_valid = _RANDOM_553[3];	// @[lsu.scala:210:16]
        stq_15_bits_addr_bits = {_RANDOM_553[31:4], _RANDOM_554[11:0]};	// @[lsu.scala:210:16]
        stq_15_bits_addr_is_virtual = _RANDOM_554[12];	// @[lsu.scala:210:16]
        stq_15_bits_data_valid = _RANDOM_554[13];	// @[lsu.scala:210:16]
        stq_15_bits_data_bits = {_RANDOM_554[31:14], _RANDOM_555, _RANDOM_556[13:0]};	// @[lsu.scala:210:16]
        stq_15_bits_committed = _RANDOM_556[14];	// @[lsu.scala:210:16]
        stq_15_bits_succeeded = _RANDOM_556[15];	// @[lsu.scala:210:16]
        ldq_head = _RANDOM_558[19:16];	// @[lsu.scala:214:29]
        ldq_tail = _RANDOM_558[23:20];	// @[lsu.scala:214:29, :215:29]
        stq_head = _RANDOM_558[27:24];	// @[lsu.scala:214:29, :216:29]
        stq_tail = _RANDOM_558[31:28];	// @[lsu.scala:214:29, :217:29]
        stq_commit_head = _RANDOM_559[3:0];	// @[lsu.scala:218:29]
        stq_execute_head = _RANDOM_559[7:4];	// @[lsu.scala:218:29, :219:29]
        hella_state = _RANDOM_559[10:8];	// @[lsu.scala:218:29, :241:38]
        hella_req_addr = {_RANDOM_559[31:11], _RANDOM_560[18:0]};	// @[lsu.scala:218:29, :242:34]
        hella_req_cmd = _RANDOM_560[30:26];	// @[lsu.scala:242:34]
        hella_req_size = {_RANDOM_560[31], _RANDOM_561[0]};	// @[lsu.scala:242:34]
        hella_req_signed = _RANDOM_561[1];	// @[lsu.scala:242:34]
        hella_req_phys = _RANDOM_561[5];	// @[lsu.scala:242:34]
        hella_data_data = {_RANDOM_563[31:16], _RANDOM_564, _RANDOM_565[15:0]};	// @[lsu.scala:243:34]
        hella_paddr = {_RANDOM_565[31:24], _RANDOM_566[23:0]};	// @[lsu.scala:243:34, :244:34]
        hella_xcpt_ma_ld = _RANDOM_566[24];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_ma_st = _RANDOM_566[25];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_pf_ld = _RANDOM_566[26];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_pf_st = _RANDOM_566[27];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_gf_ld = _RANDOM_566[28];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_gf_st = _RANDOM_566[29];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_ae_ld = _RANDOM_566[30];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_ae_st = _RANDOM_566[31];	// @[lsu.scala:244:34, :245:34]
        live_store_mask = _RANDOM_567[15:0];	// @[lsu.scala:259:32]
        p1_block_load_mask_0 = _RANDOM_567[16];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_1 = _RANDOM_567[17];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_2 = _RANDOM_567[18];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_3 = _RANDOM_567[19];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_4 = _RANDOM_567[20];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_5 = _RANDOM_567[21];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_6 = _RANDOM_567[22];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_7 = _RANDOM_567[23];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_8 = _RANDOM_567[24];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_9 = _RANDOM_567[25];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_10 = _RANDOM_567[26];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_11 = _RANDOM_567[27];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_12 = _RANDOM_567[28];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_13 = _RANDOM_567[29];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_14 = _RANDOM_567[30];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_15 = _RANDOM_567[31];	// @[lsu.scala:259:32, :398:35]
        p2_block_load_mask_0 = _RANDOM_568[0];	// @[lsu.scala:399:35]
        p2_block_load_mask_1 = _RANDOM_568[1];	// @[lsu.scala:399:35]
        p2_block_load_mask_2 = _RANDOM_568[2];	// @[lsu.scala:399:35]
        p2_block_load_mask_3 = _RANDOM_568[3];	// @[lsu.scala:399:35]
        p2_block_load_mask_4 = _RANDOM_568[4];	// @[lsu.scala:399:35]
        p2_block_load_mask_5 = _RANDOM_568[5];	// @[lsu.scala:399:35]
        p2_block_load_mask_6 = _RANDOM_568[6];	// @[lsu.scala:399:35]
        p2_block_load_mask_7 = _RANDOM_568[7];	// @[lsu.scala:399:35]
        p2_block_load_mask_8 = _RANDOM_568[8];	// @[lsu.scala:399:35]
        p2_block_load_mask_9 = _RANDOM_568[9];	// @[lsu.scala:399:35]
        p2_block_load_mask_10 = _RANDOM_568[10];	// @[lsu.scala:399:35]
        p2_block_load_mask_11 = _RANDOM_568[11];	// @[lsu.scala:399:35]
        p2_block_load_mask_12 = _RANDOM_568[12];	// @[lsu.scala:399:35]
        p2_block_load_mask_13 = _RANDOM_568[13];	// @[lsu.scala:399:35]
        p2_block_load_mask_14 = _RANDOM_568[14];	// @[lsu.scala:399:35]
        p2_block_load_mask_15 = _RANDOM_568[15];	// @[lsu.scala:399:35]
        ldq_retry_idx = _RANDOM_568[20:17];	// @[lsu.scala:399:35, :415:30]
        stq_retry_idx = _RANDOM_568[24:21];	// @[lsu.scala:399:35, :422:30]
        ldq_wakeup_idx = _RANDOM_568[28:25];	// @[lsu.scala:399:35, :430:31]
        can_fire_load_retry_REG = _RANDOM_568[29];	// @[lsu.scala:399:35, :470:40]
        can_fire_sta_retry_REG = _RANDOM_568[30];	// @[lsu.scala:399:35, :482:41]
        mem_xcpt_valids_0 = _RANDOM_568[31];	// @[lsu.scala:399:35, :669:32]
        mem_xcpt_uops_0_br_mask = {_RANDOM_573[31:28], _RANDOM_574[7:0]};	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_rob_idx = _RANDOM_575[30:25];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_ldq_idx = {_RANDOM_575[31], _RANDOM_576[2:0]};	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_stq_idx = _RANDOM_576[6:3];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_uses_ldq = _RANDOM_580[2];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_uses_stq = _RANDOM_580[3];	// @[lsu.scala:673:32]
        mem_xcpt_causes_0 = _RANDOM_581[22:19];	// @[lsu.scala:674:32]
        mem_xcpt_vaddrs_0 = {_RANDOM_581[31:23], _RANDOM_582[30:0]};	// @[lsu.scala:674:32, :681:32]
        REG = _RANDOM_582[31];	// @[lsu.scala:681:32, :720:21]
        fired_load_incoming_REG = _RANDOM_583[0];	// @[lsu.scala:896:51]
        fired_stad_incoming_REG = _RANDOM_583[1];	// @[lsu.scala:896:51, :897:51]
        fired_sta_incoming_REG = _RANDOM_583[2];	// @[lsu.scala:896:51, :898:51]
        fired_std_incoming_REG = _RANDOM_583[3];	// @[lsu.scala:896:51, :899:51]
        fired_stdf_incoming = _RANDOM_583[4];	// @[lsu.scala:896:51, :900:37]
        fired_sfence_0 = _RANDOM_583[5];	// @[lsu.scala:896:51, :901:37]
        fired_release_0 = _RANDOM_583[6];	// @[lsu.scala:896:51, :902:37]
        fired_load_retry_REG = _RANDOM_583[7];	// @[lsu.scala:896:51, :903:51]
        fired_sta_retry_REG = _RANDOM_583[8];	// @[lsu.scala:896:51, :904:51]
        fired_load_wakeup_REG = _RANDOM_583[10];	// @[lsu.scala:896:51, :906:51]
        mem_incoming_uop_0_br_mask = _RANDOM_588[20:9];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_rob_idx = _RANDOM_590[11:6];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_ldq_idx = _RANDOM_590[15:12];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_stq_idx = _RANDOM_590[19:16];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_pdst = _RANDOM_590[28:22];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_fp_val = _RANDOM_595[21];	// @[lsu.scala:910:37]
        mem_ldq_incoming_e_0_bits_uop_br_mask = {_RANDOM_600[31:29], _RANDOM_601[8:0]};	// @[lsu.scala:911:37]
        mem_ldq_incoming_e_0_bits_uop_stq_idx = _RANDOM_603[7:4];	// @[lsu.scala:911:37]
        mem_ldq_incoming_e_0_bits_uop_mem_size = _RANDOM_606[30:29];	// @[lsu.scala:911:37]
        mem_ldq_incoming_e_0_bits_st_dep_mask = _RANDOM_610[18:3];	// @[lsu.scala:911:37]
        mem_stq_incoming_e_0_valid = _RANDOM_612[28];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_br_mask = {_RANDOM_617[31:25], _RANDOM_618[4:0]};	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_rob_idx = _RANDOM_619[27:22];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_stq_idx = _RANDOM_620[3:0];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_mem_size = _RANDOM_623[26:25];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_is_amo = _RANDOM_623[30];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_addr_valid = _RANDOM_625[16];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_addr_is_virtual = _RANDOM_626[25];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_data_valid = _RANDOM_626[26];	// @[lsu.scala:912:37]
        mem_ldq_wakeup_e_bits_uop_br_mask = {_RANDOM_635[31:26], _RANDOM_636[5:0]};	// @[lsu.scala:913:37]
        mem_ldq_wakeup_e_bits_uop_stq_idx = _RANDOM_638[4:1];	// @[lsu.scala:913:37]
        mem_ldq_wakeup_e_bits_uop_mem_size = _RANDOM_641[27:26];	// @[lsu.scala:913:37]
        mem_ldq_wakeup_e_bits_st_dep_mask = _RANDOM_645[15:0];	// @[lsu.scala:913:37]
        mem_ldq_retry_e_bits_uop_br_mask = {_RANDOM_652[31:22], _RANDOM_653[1:0]};	// @[lsu.scala:914:37]
        mem_ldq_retry_e_bits_uop_stq_idx = {_RANDOM_654[31:29], _RANDOM_655[0]};	// @[lsu.scala:914:37]
        mem_ldq_retry_e_bits_uop_mem_size = _RANDOM_658[23:22];	// @[lsu.scala:914:37]
        mem_ldq_retry_e_bits_st_dep_mask = {_RANDOM_661[31:28], _RANDOM_662[11:0]};	// @[lsu.scala:914:37]
        mem_stq_retry_e_valid = _RANDOM_664[21];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_br_mask = _RANDOM_669[29:18];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_rob_idx = _RANDOM_671[20:15];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_stq_idx = _RANDOM_671[28:25];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_mem_size = _RANDOM_675[19:18];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_is_amo = _RANDOM_675[23];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_data_valid = _RANDOM_678[19];	// @[lsu.scala:915:37]
        mem_stdf_uop_br_mask = _RANDOM_687[29:18];	// @[lsu.scala:924:37]
        mem_stdf_uop_rob_idx = _RANDOM_689[20:15];	// @[lsu.scala:924:37]
        mem_stdf_uop_stq_idx = _RANDOM_689[28:25];	// @[lsu.scala:924:37]
        mem_tlb_miss_0 = _RANDOM_695[9];	// @[lsu.scala:927:41]
        mem_tlb_uncacheable_0 = _RANDOM_695[10];	// @[lsu.scala:927:41, :928:41]
        mem_paddr_0 = {_RANDOM_695[31:11], _RANDOM_696[18:0]};	// @[lsu.scala:927:41, :929:41]
        clr_bsy_valid_0 = _RANDOM_696[19];	// @[lsu.scala:929:41, :932:32]
        clr_bsy_rob_idx_0 = _RANDOM_696[25:20];	// @[lsu.scala:929:41, :933:28]
        clr_bsy_brmask_0 = {_RANDOM_696[31:26], _RANDOM_697[5:0]};	// @[lsu.scala:929:41, :934:28]
        io_core_clr_bsy_0_valid_REG = _RANDOM_697[6];	// @[lsu.scala:934:28, :981:62]
        io_core_clr_bsy_0_valid_REG_1 = _RANDOM_697[7];	// @[lsu.scala:934:28, :981:101]
        io_core_clr_bsy_0_valid_REG_2 = _RANDOM_697[8];	// @[lsu.scala:934:28, :981:93]
        stdf_clr_bsy_valid = _RANDOM_697[9];	// @[lsu.scala:934:28, :985:37]
        stdf_clr_bsy_rob_idx = _RANDOM_697[15:10];	// @[lsu.scala:934:28, :986:33]
        stdf_clr_bsy_brmask = _RANDOM_697[27:16];	// @[lsu.scala:934:28, :987:33]
        io_core_clr_bsy_1_valid_REG = _RANDOM_697[28];	// @[lsu.scala:934:28, :1006:67]
        io_core_clr_bsy_1_valid_REG_1 = _RANDOM_697[29];	// @[lsu.scala:934:28, :1006:106]
        io_core_clr_bsy_1_valid_REG_2 = _RANDOM_697[30];	// @[lsu.scala:934:28, :1006:98]
        lcam_addr_REG = {_RANDOM_697[31], _RANDOM_698[30:0]};	// @[lsu.scala:934:28, :1028:45]
        lcam_addr_REG_1 = {_RANDOM_698[31], _RANDOM_699[30:0]};	// @[lsu.scala:1028:45, :1029:67]
        lcam_ldq_idx_REG = {_RANDOM_699[31], _RANDOM_700[2:0]};	// @[lsu.scala:1029:67, :1039:58]
        lcam_ldq_idx_REG_1 = _RANDOM_700[6:3];	// @[lsu.scala:1039:58, :1040:58]
        lcam_stq_idx_REG = _RANDOM_700[10:7];	// @[lsu.scala:1039:58, :1044:58]
        s1_executing_loads_0 = _RANDOM_700[11];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_1 = _RANDOM_700[12];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_2 = _RANDOM_700[13];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_3 = _RANDOM_700[14];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_4 = _RANDOM_700[15];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_5 = _RANDOM_700[16];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_6 = _RANDOM_700[17];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_7 = _RANDOM_700[18];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_8 = _RANDOM_700[19];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_9 = _RANDOM_700[20];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_10 = _RANDOM_700[21];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_11 = _RANDOM_700[22];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_12 = _RANDOM_700[23];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_13 = _RANDOM_700[24];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_14 = _RANDOM_700[25];	// @[lsu.scala:1039:58, :1058:35]
        s1_executing_loads_15 = _RANDOM_700[26];	// @[lsu.scala:1039:58, :1058:35]
        wb_forward_valid_0 = _RANDOM_700[27];	// @[lsu.scala:1039:58, :1066:36]
        wb_forward_ldq_idx_0 = _RANDOM_700[31:28];	// @[lsu.scala:1039:58, :1067:36]
        wb_forward_ld_addr_0 = {_RANDOM_701, _RANDOM_702[7:0]};	// @[lsu.scala:1068:36]
        wb_forward_stq_idx_0 = _RANDOM_702[11:8];	// @[lsu.scala:1068:36, :1069:36]
        older_nacked_REG = _RANDOM_702[12];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG = _RANDOM_702[13];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_1 = _RANDOM_702[14];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_1 = _RANDOM_702[15];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_2 = _RANDOM_702[16];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_2 = _RANDOM_702[17];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_3 = _RANDOM_702[18];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_3 = _RANDOM_702[19];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_4 = _RANDOM_702[20];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_4 = _RANDOM_702[21];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_5 = _RANDOM_702[22];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_5 = _RANDOM_702[23];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_6 = _RANDOM_702[24];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_6 = _RANDOM_702[25];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_7 = _RANDOM_702[26];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_7 = _RANDOM_702[27];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_8 = _RANDOM_702[28];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_8 = _RANDOM_702[29];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_9 = _RANDOM_702[30];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_9 = _RANDOM_702[31];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_10 = _RANDOM_703[0];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_10 = _RANDOM_703[1];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_11 = _RANDOM_703[2];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_11 = _RANDOM_703[3];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_12 = _RANDOM_703[4];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_12 = _RANDOM_703[5];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_13 = _RANDOM_703[6];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_13 = _RANDOM_703[7];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_14 = _RANDOM_703[8];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_14 = _RANDOM_703[9];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_15 = _RANDOM_703[10];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_15 = _RANDOM_703[11];	// @[lsu.scala:1130:57, :1133:58]
        io_dmem_s1_kill_0_REG_16 = _RANDOM_703[12];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_17 = _RANDOM_703[13];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_18 = _RANDOM_703[14];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_19 = _RANDOM_703[15];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_20 = _RANDOM_703[16];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_21 = _RANDOM_703[17];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_22 = _RANDOM_703[18];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_23 = _RANDOM_703[19];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_24 = _RANDOM_703[20];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_25 = _RANDOM_703[21];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_26 = _RANDOM_703[22];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_27 = _RANDOM_703[23];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_28 = _RANDOM_703[24];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_29 = _RANDOM_703[25];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_30 = _RANDOM_703[26];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_31 = _RANDOM_703[27];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_32 = _RANDOM_703[28];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_33 = _RANDOM_703[29];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_34 = _RANDOM_703[30];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_35 = _RANDOM_703[31];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_36 = _RANDOM_704[0];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_37 = _RANDOM_704[1];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_38 = _RANDOM_704[2];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_39 = _RANDOM_704[3];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_40 = _RANDOM_704[4];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_41 = _RANDOM_704[5];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_42 = _RANDOM_704[6];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_43 = _RANDOM_704[7];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_44 = _RANDOM_704[8];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_45 = _RANDOM_704[9];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_46 = _RANDOM_704[10];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_47 = _RANDOM_704[11];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_48 = _RANDOM_704[12];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_49 = _RANDOM_704[13];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_50 = _RANDOM_704[14];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_51 = _RANDOM_704[15];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_52 = _RANDOM_704[16];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_53 = _RANDOM_704[17];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_54 = _RANDOM_704[18];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_55 = _RANDOM_704[19];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_56 = _RANDOM_704[20];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_57 = _RANDOM_704[21];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_58 = _RANDOM_704[22];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_59 = _RANDOM_704[23];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_60 = _RANDOM_704[24];	// @[lsu.scala:1167:56]
        io_dmem_s1_kill_0_REG_61 = _RANDOM_704[25];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_62 = _RANDOM_704[26];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_63 = _RANDOM_704[27];	// @[lsu.scala:1167:56]
        REG_1 = _RANDOM_704[28];	// @[lsu.scala:1167:56, :1191:64]
        REG_2 = _RANDOM_704[29];	// @[lsu.scala:1167:56, :1201:18]
        store_blocked_counter = {_RANDOM_704[31:30], _RANDOM_705[1:0]};	// @[lsu.scala:1167:56, :1206:36]
        r_xcpt_valid = _RANDOM_705[9];	// @[lsu.scala:1206:36, :1237:29]
        r_xcpt_uop_br_mask = _RANDOM_710[17:6];	// @[lsu.scala:1238:25]
        r_xcpt_uop_rob_idx = _RANDOM_712[8:3];	// @[lsu.scala:1238:25]
        r_xcpt_cause = {_RANDOM_717[31:29], _RANDOM_718[1:0]};	// @[lsu.scala:1238:25]
        r_xcpt_badvaddr = {_RANDOM_718[31:2], _RANDOM_719[9:0]};	// @[lsu.scala:1238:25]
        io_core_ld_miss_REG = _RANDOM_719[10];	// @[lsu.scala:1238:25, :1382:37]
        spec_ld_succeed_REG = _RANDOM_719[11];	// @[lsu.scala:1238:25, :1384:13]
        spec_ld_succeed_REG_1 = _RANDOM_719[15:12];	// @[lsu.scala:1238:25, :1386:56]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  NBDTLB_boom dtlb (	// @[lsu.scala:248:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_req_0_valid               (~_will_fire_store_commit_0_T_2),	// @[lsu.scala:538:31, :576:25]
    .io_req_0_bits_vaddr          (exe_tlb_vaddr_0),	// @[lsu.scala:607:24]
    .io_req_0_bits_passthrough    (will_fire_hella_incoming_0_will_fire & hella_req_phys),	// @[lsu.scala:242:34, :536:61, :643:23]
    .io_req_0_bits_size           (_T_144 | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire ? exe_tlb_uop_0_mem_size : will_fire_hella_incoming_0_will_fire ? hella_req_size : 2'h0),	// @[lsu.scala:242:34, :536:61, :567:63, :597:24, :624:23, :628:52, :630:23]
    .io_req_0_bits_cmd            (_T_144 | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire ? exe_tlb_uop_0_mem_cmd : will_fire_hella_incoming_0_will_fire ? hella_req_cmd : 5'h0),	// @[lsu.scala:242:34, :536:61, :567:63, :597:24, :633:23, :637:52, :639:23]
    .io_sfence_valid              (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_valid),	// @[lsu.scala:536:61, :616:28, :618:32, :619:18]
    .io_sfence_bits_rs1           (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_bits_rs1),	// @[lsu.scala:536:61, :616:28, :618:32, :619:18]
    .io_sfence_bits_rs2           (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_bits_rs2),	// @[lsu.scala:536:61, :616:28, :618:32, :619:18]
    .io_sfence_bits_addr          (will_fire_sfence_0_will_fire ? io_core_exe_0_req_bits_sfence_bits_addr : 39'h0),	// @[lsu.scala:536:61, :616:{28,43}, :618:32, :619:18]
    .io_ptw_req_ready             (io_ptw_req_ready),
    .io_ptw_resp_valid            (io_ptw_resp_valid),
    .io_ptw_resp_bits_ae_final    (io_ptw_resp_bits_ae_final),
    .io_ptw_resp_bits_pte_ppn     (io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_d       (io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a       (io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g       (io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u       (io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x       (io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w       (io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r       (io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v       (io_ptw_resp_bits_pte_v),
    .io_ptw_resp_bits_level       (io_ptw_resp_bits_level),
    .io_ptw_resp_bits_homogeneous (io_ptw_resp_bits_homogeneous),
    .io_ptw_ptbr_mode             (io_ptw_ptbr_mode),
    .io_ptw_status_dprv           (io_ptw_status_dprv),
    .io_ptw_status_mxr            (io_ptw_status_mxr),
    .io_ptw_status_sum            (io_ptw_status_sum),
    .io_ptw_pmp_0_cfg_l           (io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a           (io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x           (io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w           (io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r           (io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr            (io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask            (io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l           (io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a           (io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x           (io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w           (io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r           (io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr            (io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask            (io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l           (io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a           (io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x           (io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w           (io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r           (io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr            (io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask            (io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l           (io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a           (io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x           (io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w           (io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r           (io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr            (io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask            (io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l           (io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a           (io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x           (io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w           (io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r           (io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr            (io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask            (io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l           (io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a           (io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x           (io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w           (io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r           (io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr            (io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask            (io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l           (io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a           (io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x           (io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w           (io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r           (io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr            (io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask            (io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l           (io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a           (io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x           (io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w           (io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r           (io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr            (io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask            (io_ptw_pmp_7_mask),
    .io_kill                      (will_fire_hella_incoming_0_will_fire & io_hellacache_s1_kill),	// @[lsu.scala:536:61, :646:23]
    .io_miss_rdy                  (_dtlb_io_miss_rdy),
    .io_resp_0_miss               (_dtlb_io_resp_0_miss),
    .io_resp_0_paddr              (_dtlb_io_resp_0_paddr),
    .io_resp_0_pf_ld              (_dtlb_io_resp_0_pf_ld),
    .io_resp_0_pf_st              (_dtlb_io_resp_0_pf_st),
    .io_resp_0_ae_ld              (_dtlb_io_resp_0_ae_ld),
    .io_resp_0_ae_st              (_dtlb_io_resp_0_ae_st),
    .io_resp_0_ma_ld              (_dtlb_io_resp_0_ma_ld),
    .io_resp_0_ma_st              (_dtlb_io_resp_0_ma_st),
    .io_resp_0_cacheable          (_dtlb_io_resp_0_cacheable),
    .io_ptw_req_valid             (_dtlb_io_ptw_req_valid),
    .io_ptw_req_bits_valid        (io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr    (io_ptw_req_bits_bits_addr)
  );
  ForwardingAgeLogic_boom forwarding_age_logic_0 (	// @[lsu.scala:1180:57]
    .io_addr_matches    ({ldst_addr_matches_0_15, ldst_addr_matches_0_14, ldst_addr_matches_0_13, ldst_addr_matches_0_12, ldst_addr_matches_0_11, ldst_addr_matches_0_10, ldst_addr_matches_0_9, ldst_addr_matches_0_8, ldst_addr_matches_0_7, ldst_addr_matches_0_6, ldst_addr_matches_0_5, ldst_addr_matches_0_4, ldst_addr_matches_0_3, ldst_addr_matches_0_2, ldst_addr_matches_0_1, ldst_addr_matches_0_0}),	// @[lsu.scala:1051:38, :1150:72, :1152:9, :1182:72]
    .io_youngest_st_idx (do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_stq_idx : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_stq_idx : 4'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_stq_idx : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_stq_idx : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_stq_idx : 4'h0) : 4'h0),	// @[lsu.scala:896:51, :903:51, :904:51, :906:51, :911:37, :912:37, :913:37, :914:37, :915:37, :917:33, :918:33, :919:33, :921:{33,57}, :923:33, :1016:108, :1018:106, :1031:37, :1032:37]
    .io_forwarding_idx  (_forwarding_age_logic_0_io_forwarding_idx)
  );
  assign io_ptw_req_valid = _dtlb_io_ptw_req_valid;	// @[lsu.scala:248:20]
  assign io_core_exe_0_iresp_valid = _io_core_exe_0_iresp_valid_output;	// @[lsu.scala:1308:5, :1346:5, :1350:5]
  assign io_core_exe_0_iresp_bits_uop_rob_idx = _GEN_391 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_374 : _GEN_35[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_381;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_pdst = _GEN_391 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_375 : _GEN_39[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_382;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_is_amo = _GEN_391 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_376 : _GEN_60[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_385;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_uses_stq = _GEN_391 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_377 : _GEN_63[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_386;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_dst_rtype = _GEN_391 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_378 : _GEN_73[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_387;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_data = _GEN_391 ? io_dmem_resp_0_bits_data : {_ldq_bits_debug_wb_data_T_19 ? {56{_GEN_384 & io_core_exe_0_iresp_bits_data_shifted_2[7]}} : {_ldq_bits_debug_wb_data_T_10 ? {48{_GEN_384 & io_core_exe_0_iresp_bits_data_shifted_1[15]}} : {_ldq_bits_debug_wb_data_T_1 ? {32{_GEN_384 & io_core_exe_0_iresp_bits_data_shifted[31]}} : _T_1174[63:32], io_core_exe_0_iresp_bits_data_shifted[31:16]}, io_core_exe_0_iresp_bits_data_shifted_1[15:8]}, io_core_exe_0_iresp_bits_data_shifted_2};	// @[AMOALU.scala:27:13, :40:{24,37}, :43:{20,26,72,81,94}, Bitwise.scala:77:12, Cat.scala:33:92, lsu.scala:1308:5, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_valid = _io_core_exe_0_fresp_valid_output;	// @[lsu.scala:1308:5, :1346:5, :1350:5]
  assign io_core_exe_0_fresp_bits_uop_uopc = _GEN_391 ? _GEN_101[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_101[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_br_mask = _GEN_391 ? _GEN_95[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_380;	// @[lsu.scala:264:49, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_rob_idx = _GEN_391 ? _GEN_374 : _GEN_381;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_stq_idx = _GEN_391 ? _GEN_96[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_96[wb_forward_ldq_idx_0];	// @[lsu.scala:264:49, :1067:36, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_pdst = _GEN_391 ? _GEN_375 : _GEN_382;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_mem_size = _GEN_391 ? _GEN_97[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_383;	// @[lsu.scala:264:49, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_is_amo = _GEN_391 ? _GEN_376 : _GEN_385;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_uses_stq = _GEN_391 ? _GEN_377 : _GEN_386;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_dst_rtype = _GEN_391 ? _GEN_378 : _GEN_387;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_fp_val = _GEN_391 ? _GEN_174[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_174[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_data = {1'h0, _GEN_391 ? io_dmem_resp_0_bits_data : {_ldq_bits_debug_wb_data_T_19 ? {56{_GEN_384 & io_core_exe_0_fresp_bits_data_shifted_2[7]}} : {_ldq_bits_debug_wb_data_T_10 ? {48{_GEN_384 & io_core_exe_0_fresp_bits_data_shifted_1[15]}} : {_ldq_bits_debug_wb_data_T_1 ? {32{_GEN_384 & io_core_exe_0_fresp_bits_data_shifted[31]}} : _T_1174[63:32], io_core_exe_0_fresp_bits_data_shifted[31:16]}, io_core_exe_0_fresp_bits_data_shifted_1[15:8]}, io_core_exe_0_fresp_bits_data_shifted_2}};	// @[AMOALU.scala:27:13, :40:{24,37}, :43:{20,26,72,81,94}, Bitwise.scala:77:12, lsu.scala:1308:5, :1346:5, :1350:5, :1369:38, util.scala:118:51]
  assign io_core_dis_ldq_idx_0 = ldq_tail;	// @[lsu.scala:215:29]
  assign io_core_dis_ldq_idx_1 = _T_35;	// @[lsu.scala:333:21]
  assign io_core_dis_stq_idx_0 = stq_tail;	// @[lsu.scala:217:29]
  assign io_core_dis_stq_idx_1 = _T_42;	// @[lsu.scala:338:21]
  assign io_core_ldq_full_0 = _T_10 == ldq_head;	// @[lsu.scala:214:29, :293:51, util.scala:203:14]
  assign io_core_ldq_full_1 = _T_50 == ldq_head;	// @[lsu.scala:214:29, :293:51, util.scala:203:14]
  assign io_core_stq_full_0 = _T_14 == stq_head;	// @[lsu.scala:216:29, :297:51, util.scala:203:14]
  assign io_core_stq_full_1 = _T_53 == stq_head;	// @[lsu.scala:216:29, :297:51, util.scala:203:14]
  assign io_core_fp_stdata_ready = _io_core_fp_stdata_ready_output;	// @[lsu.scala:868:61]
  assign io_core_clr_bsy_0_valid = clr_bsy_valid_0 & (io_core_brupdate_b1_mispredict_mask & clr_bsy_brmask_0) == 12'h0 & ~io_core_exception & ~io_core_clr_bsy_0_valid_REG & ~io_core_clr_bsy_0_valid_REG_2;	// @[lsu.scala:671:22, :932:32, :934:28, :981:{54,62,82,85,93}, util.scala:118:{51,59}]
  assign io_core_clr_bsy_0_bits = clr_bsy_rob_idx_0;	// @[lsu.scala:933:28]
  assign io_core_clr_bsy_1_valid = stdf_clr_bsy_valid & (io_core_brupdate_b1_mispredict_mask & stdf_clr_bsy_brmask) == 12'h0 & ~io_core_exception & ~io_core_clr_bsy_1_valid_REG & ~io_core_clr_bsy_1_valid_REG_2;	// @[lsu.scala:671:22, :985:37, :987:33, :1006:{59,67,87,90,98}, util.scala:118:{51,59}]
  assign io_core_clr_bsy_1_bits = stdf_clr_bsy_rob_idx;	// @[lsu.scala:986:33]
  assign io_core_spec_ld_wakeup_0_valid = _io_core_spec_ld_wakeup_0_valid_output;	// @[lsu.scala:1262:69]
  assign io_core_spec_ld_wakeup_0_bits = mem_incoming_uop_0_pdst;	// @[lsu.scala:910:37]
  assign io_core_ld_miss = ~(~spec_ld_succeed_REG | _io_core_exe_0_iresp_valid_output & (_GEN_391 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_135[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_36[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_135[wb_forward_ldq_idx_0]) == spec_ld_succeed_REG_1) & io_core_ld_miss_REG;	// @[lsu.scala:223:42, :465:79, :1067:36, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, :1382:{27,37}, :1384:{5,13,47}, :1385:33, :1386:{45,56}, :1389:26, :1390:21, util.scala:118:51]
  assign io_core_fencei_rdy = ~(stq_0_valid | stq_1_valid | stq_2_valid | stq_3_valid | stq_4_valid | stq_5_valid | stq_6_valid | stq_7_valid | stq_8_valid | stq_9_valid | stq_10_valid | stq_11_valid | stq_12_valid | stq_13_valid | stq_14_valid | stq_15_valid) & io_dmem_ordered;	// @[lsu.scala:210:16, :286:79, :348:{28,42}]
  assign io_core_lxcpt_valid = r_xcpt_valid & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & r_xcpt_uop_br_mask) == 12'h0;	// @[lsu.scala:671:22, :1237:29, :1238:25, :1255:61, util.scala:118:{51,59}]
  assign io_core_lxcpt_bits_uop_br_mask = r_xcpt_uop_br_mask;	// @[lsu.scala:1238:25]
  assign io_core_lxcpt_bits_uop_rob_idx = r_xcpt_uop_rob_idx;	// @[lsu.scala:1238:25]
  assign io_core_lxcpt_bits_cause = r_xcpt_cause;	// @[lsu.scala:1238:25]
  assign io_core_lxcpt_bits_badvaddr = r_xcpt_badvaddr;	// @[lsu.scala:1238:25]
  assign io_core_perf_acquire = io_dmem_perf_acquire;
  assign io_core_perf_release = io_dmem_perf_release;
  assign io_core_perf_tlbMiss = io_ptw_req_ready & _dtlb_io_ptw_req_valid;	// @[Decoupled.scala:51:35, lsu.scala:248:20]
  assign io_dmem_req_valid = dmem_req_0_valid;	// @[lsu.scala:768:39, :769:30, :775:43]
  assign io_dmem_req_bits_0_valid = dmem_req_0_valid;	// @[lsu.scala:768:39, :769:30, :775:43]
  assign io_dmem_req_bits_0_bits_uop_uopc = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uopc : will_fire_load_retry_0_will_fire ? _GEN_101[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_3[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_3[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_101[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_inst = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_inst : will_fire_load_retry_0_will_fire ? _GEN_102[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_4[stq_retry_idx] : 32'h0) : will_fire_store_commit_0_will_fire ? _GEN_4[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_102[ldq_wakeup_idx] : 32'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_inst = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_inst : will_fire_load_retry_0_will_fire ? _GEN_103[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_5[stq_retry_idx] : 32'h0) : will_fire_store_commit_0_will_fire ? _GEN_5[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_103[ldq_wakeup_idx] : 32'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_rvc = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_rvc : will_fire_load_retry_0_will_fire ? _GEN_104[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_6[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_6[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_104[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_pc = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_pc : will_fire_load_retry_0_will_fire ? _GEN_105[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_7[stq_retry_idx] : 40'h0) : will_fire_store_commit_0_will_fire ? _GEN_7[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_105[ldq_wakeup_idx] : 40'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iq_type = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iq_type : will_fire_load_retry_0_will_fire ? _GEN_106[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_8[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_8[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_106[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_fu_code = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fu_code : will_fire_load_retry_0_will_fire ? _GEN_107[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_9[stq_retry_idx] : 10'h0) : will_fire_store_commit_0_will_fire ? _GEN_9[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_107[ldq_wakeup_idx] : 10'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_br_type = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_br_type : will_fire_load_retry_0_will_fire ? _GEN_108[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_10[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_10[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_108[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op1_sel = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op1_sel : will_fire_load_retry_0_will_fire ? _GEN_109[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_11[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_11[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_109[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op2_sel = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op2_sel : will_fire_load_retry_0_will_fire ? _GEN_110[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_12[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_12[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_110[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_imm_sel = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_imm_sel : will_fire_load_retry_0_will_fire ? _GEN_111[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_13[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_13[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_111[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op_fcn = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op_fcn : will_fire_load_retry_0_will_fire ? _GEN_112[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_14[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_14[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_112[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_fcn_dw : will_fire_load_retry_0_will_fire ? _GEN_113[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_15[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_15[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_113[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_csr_cmd : will_fire_load_retry_0_will_fire ? _GEN_114[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_16[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_16[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_114[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_load = _GEN_264 ? exe_tlb_uop_0_ctrl_is_load : will_fire_store_commit_0_will_fire ? _GEN_17[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_115[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_sta = _GEN_264 ? exe_tlb_uop_0_ctrl_is_sta : will_fire_store_commit_0_will_fire ? _GEN_18[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_116[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_std = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_std : will_fire_load_retry_0_will_fire ? _GEN_117[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_19[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_19[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_117[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iw_state = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iw_state : will_fire_load_retry_0_will_fire ? _GEN_118[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_20[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_20[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_118[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iw_p1_poisoned = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iw_p1_poisoned : will_fire_load_retry_0_will_fire ? _GEN_119[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_21[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_21[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_119[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iw_p2_poisoned = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iw_p2_poisoned : will_fire_load_retry_0_will_fire ? _GEN_120[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_22[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_22[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_120[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_br = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_br : will_fire_load_retry_0_will_fire ? _GEN_121[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_23[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_23[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_121[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_jalr = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_jalr : will_fire_load_retry_0_will_fire ? _GEN_122[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_24[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_24[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_122[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_jal = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_jal : will_fire_load_retry_0_will_fire ? _GEN_123[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_25[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_25[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_123[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_sfb = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_sfb : will_fire_load_retry_0_will_fire ? _GEN_124[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_26[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_26[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_124[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_br_mask = _GEN_264 ? exe_tlb_uop_0_br_mask : will_fire_store_commit_0_will_fire ? _GEN_27[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_194 : 12'h0;	// @[lsu.scala:219:29, :223:42, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_br_tag = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_br_tag : will_fire_load_retry_0_will_fire ? _GEN_126[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_28[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_28[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_126[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ftq_idx = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ftq_idx : will_fire_load_retry_0_will_fire ? _GEN_127[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_29[stq_retry_idx] : 5'h0) : will_fire_store_commit_0_will_fire ? _GEN_29[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_127[ldq_wakeup_idx] : 5'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_edge_inst = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_edge_inst : will_fire_load_retry_0_will_fire ? _GEN_128[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_30[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_30[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_128[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_pc_lob = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_pc_lob : will_fire_load_retry_0_will_fire ? _GEN_129[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_31[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_31[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_129[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_taken = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_taken : will_fire_load_retry_0_will_fire ? _GEN_130[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_32[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_32[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_130[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_imm_packed = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_imm_packed : will_fire_load_retry_0_will_fire ? _GEN_131[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_33[stq_retry_idx] : 20'h0) : will_fire_store_commit_0_will_fire ? _GEN_33[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_131[ldq_wakeup_idx] : 20'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_csr_addr = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_csr_addr : will_fire_load_retry_0_will_fire ? _GEN_132[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_34[stq_retry_idx] : 12'h0) : will_fire_store_commit_0_will_fire ? _GEN_34[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_132[ldq_wakeup_idx] : 12'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_rob_idx = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_rob_idx : will_fire_load_retry_0_will_fire ? _GEN_134 : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_rob_idx : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_35[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_133[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldq_idx = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldq_idx : will_fire_load_retry_0_will_fire ? _GEN_136 : will_fire_sta_retry_0_will_fire ? _GEN_191 : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_36[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_135[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_stq_idx = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_stq_idx : will_fire_load_retry_0_will_fire ? mem_ldq_retry_e_out_bits_uop_stq_idx : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_stq_idx : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_37[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? mem_ldq_wakeup_e_out_bits_uop_stq_idx : 4'h0;	// @[lsu.scala:219:29, :223:42, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_rxq_idx = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_rxq_idx : will_fire_load_retry_0_will_fire ? _GEN_137[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_38[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_38[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_137[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_pdst = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_pdst : will_fire_load_retry_0_will_fire ? _GEN_139 : will_fire_sta_retry_0_will_fire ? _GEN_192 : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_39[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_138[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs1 = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs1 : will_fire_load_retry_0_will_fire ? _GEN_140[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_40[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_40[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_140[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs2 = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs2 : will_fire_load_retry_0_will_fire ? _GEN_141[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_41[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_41[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_141[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs3 = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs3 : will_fire_load_retry_0_will_fire ? _GEN_142[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_42[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_42[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_142[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ppred = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ppred : will_fire_load_retry_0_will_fire ? _GEN_143[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_43[stq_retry_idx] : 5'h0) : will_fire_store_commit_0_will_fire ? _GEN_43[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_143[ldq_wakeup_idx] : 5'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs1_busy = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs1_busy : will_fire_load_retry_0_will_fire ? _GEN_144[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_44[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_44[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_144[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs2_busy = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs2_busy : will_fire_load_retry_0_will_fire ? _GEN_145[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_45[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_45[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_145[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs3_busy = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs3_busy : will_fire_load_retry_0_will_fire ? _GEN_146[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_46[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_46[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_146[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ppred_busy = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ppred_busy : will_fire_load_retry_0_will_fire ? _GEN_147[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_47[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_47[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_147[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_stale_pdst = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_stale_pdst : will_fire_load_retry_0_will_fire ? _GEN_148[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_48[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_48[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_148[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_exception = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_exception : will_fire_load_retry_0_will_fire ? _GEN_149[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_49[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_50 : will_fire_load_wakeup_0_will_fire & _GEN_149[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_exc_cause = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_exc_cause : will_fire_load_retry_0_will_fire ? _GEN_150[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_51[stq_retry_idx] : 64'h0) : will_fire_store_commit_0_will_fire ? _GEN_51[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_150[ldq_wakeup_idx] : 64'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_bypassable = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bypassable : will_fire_load_retry_0_will_fire ? _GEN_151[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_52[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_52[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_151[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_mem_cmd = _GEN_264 ? exe_tlb_uop_0_mem_cmd : will_fire_store_commit_0_will_fire ? _GEN_53[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_152[ldq_wakeup_idx] : _GEN_270 ? hella_req_cmd : 5'h0;	// @[lsu.scala:219:29, :223:42, :242:34, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30, :804:47, :813:39, :821:5, :829:39]
  assign io_dmem_req_bits_0_bits_uop_mem_size = _GEN_264 ? exe_tlb_uop_0_mem_size : will_fire_store_commit_0_will_fire ? _GEN_55 : will_fire_load_wakeup_0_will_fire ? mem_ldq_wakeup_e_out_bits_uop_mem_size : _GEN_270 ? hella_req_size : 2'h0;	// @[lsu.scala:219:29, :223:42, :242:34, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30, :804:47, :813:39, :814:39, :821:5, :829:39, :830:39]
  assign io_dmem_req_bits_0_bits_uop_mem_signed = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_signed : will_fire_load_retry_0_will_fire ? _GEN_153[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_56[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_56[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_153[ldq_wakeup_idx] : _GEN_270 & hella_req_signed;	// @[lsu.scala:219:29, :223:42, :242:34, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30, :804:47, :813:39, :815:39, :821:5, :829:39, :831:39]
  assign io_dmem_req_bits_0_bits_uop_is_fence = _GEN_264 ? exe_tlb_uop_0_is_fence : will_fire_store_commit_0_will_fire ? _GEN_58 : will_fire_load_wakeup_0_will_fire & _GEN_154[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_fencei = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_fencei : will_fire_load_retry_0_will_fire ? _GEN_155[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_59[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_59[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_155[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_amo = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_amo : will_fire_load_retry_0_will_fire ? _GEN_156[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & mem_stq_retry_e_out_bits_uop_is_amo) : will_fire_store_commit_0_will_fire ? _GEN_61 : will_fire_load_wakeup_0_will_fire & _GEN_156[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_uses_ldq = _GEN_264 ? _mem_xcpt_uops_WIRE_0_uses_ldq : will_fire_store_commit_0_will_fire ? _GEN_62[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_157[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_uses_stq = _GEN_264 ? _mem_xcpt_uops_WIRE_0_uses_stq : will_fire_store_commit_0_will_fire ? _GEN_63[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_159[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_sys_pc2epc = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_sys_pc2epc : will_fire_load_retry_0_will_fire ? _GEN_161[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_64[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_64[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_161[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_unique = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_unique : will_fire_load_retry_0_will_fire ? _GEN_162[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_65[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_65[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_162[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_flush_on_commit = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_flush_on_commit : will_fire_load_retry_0_will_fire ? _GEN_163[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_66[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_66[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_163[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldst_is_rs1 = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst_is_rs1 : will_fire_load_retry_0_will_fire ? _GEN_164[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_67[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_67[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_164[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldst = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst : will_fire_load_retry_0_will_fire ? _GEN_165[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_68[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_68[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_165[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs1 = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs1 : will_fire_load_retry_0_will_fire ? _GEN_166[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_69[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_69[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_166[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs2 = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs2 : will_fire_load_retry_0_will_fire ? _GEN_167[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_70[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_70[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_167[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs3 = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs3 : will_fire_load_retry_0_will_fire ? _GEN_168[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_71[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_71[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_168[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldst_val = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst_val : will_fire_load_retry_0_will_fire ? _GEN_169[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_72[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_72[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_169[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_dst_rtype = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_dst_rtype : will_fire_load_retry_0_will_fire ? _GEN_170[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_73[stq_retry_idx] : 2'h2) : will_fire_store_commit_0_will_fire ? _GEN_73[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_170[ldq_wakeup_idx] : 2'h2;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs1_rtype = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs1_rtype : will_fire_load_retry_0_will_fire ? _GEN_171[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_74[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_74[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_171[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs2_rtype = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs2_rtype : will_fire_load_retry_0_will_fire ? _GEN_172[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_75[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_75[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_172[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_frs3_en = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_frs3_en : will_fire_load_retry_0_will_fire ? _GEN_173[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_76[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_76[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_173[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_fp_val = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fp_val : will_fire_load_retry_0_will_fire ? _GEN_174[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_77[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_77[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_174[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_fp_single = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fp_single : will_fire_load_retry_0_will_fire ? _GEN_175[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_78[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_78[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_175[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_pf_if = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_pf_if : will_fire_load_retry_0_will_fire ? _GEN_176[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_79[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_79[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_176[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_ae_if = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_ae_if : will_fire_load_retry_0_will_fire ? _GEN_177[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_80[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_80[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_177[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_ma_if = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_ma_if : will_fire_load_retry_0_will_fire ? _GEN_178[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_81[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_81[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_178[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_bp_debug_if = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bp_debug_if : will_fire_load_retry_0_will_fire ? _GEN_179[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_82[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_82[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_179[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_bp_xcpt_if = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bp_xcpt_if : will_fire_load_retry_0_will_fire ? _GEN_180[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_83[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_83[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_180[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_fsrc = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_fsrc : will_fire_load_retry_0_will_fire ? _GEN_181[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_84[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_84[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_181[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_tsrc = _GEN_264 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_tsrc : will_fire_load_retry_0_will_fire ? _GEN_182[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_85[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_85[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_182[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_addr = _GEN_268 ? _GEN_262 : will_fire_store_commit_0_will_fire ? _GEN_88 : will_fire_load_wakeup_0_will_fire ? _GEN_195 : will_fire_hella_incoming_0_will_fire ? _GEN_262 : will_fire_hella_wakeup_0_will_fire ? _GEN_267 : 40'h0;	// @[lsu.scala:223:42, :502:88, :536:61, :762:28, :768:39, :770:30, :775:43, :782:45, :784:33, :796:44, :798:30, :804:47, :808:39, :821:5, :824:39]
  assign io_dmem_req_bits_0_bits_data = _GEN_264 ? 64'h0 : will_fire_store_commit_0_will_fire ? _GEN_263[_GEN_55] : will_fire_load_wakeup_0_will_fire | will_fire_hella_incoming_0_will_fire | ~will_fire_hella_wakeup_0_will_fire ? 64'h0 : _GEN_269[hella_req_size];	// @[AMOALU.scala:27:{13,19}, lsu.scala:219:29, :223:42, :242:34, :536:61, :763:28, :768:39, :775:43, :782:45, :785:33, :796:44, :804:47, :809:39, :821:5]
  assign io_dmem_req_bits_0_bits_is_hella = ~_GEN_266 & (will_fire_hella_incoming_0_will_fire | will_fire_hella_wakeup_0_will_fire);	// @[lsu.scala:244:34, :536:61, :764:31, :768:39, :775:43, :782:45, :796:44, :804:47, :816:39, :821:5]
  assign io_dmem_s1_kill_0 = _T_1081 ? (_T_1087 ? io_dmem_s1_kill_0_REG_61 : _T_1092 ? io_dmem_s1_kill_0_REG_62 : _T_1095 ? io_dmem_s1_kill_0_REG_63 : _GEN_353) : _GEN_353;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  assign io_dmem_brupdate_b1_resolve_mask = io_core_brupdate_b1_resolve_mask;
  assign io_dmem_brupdate_b1_mispredict_mask = io_core_brupdate_b1_mispredict_mask;
  assign io_dmem_exception = io_core_exception;
  assign io_dmem_release_ready = will_fire_release_0_will_fire;	// @[lsu.scala:536:61]
  assign io_dmem_force_order = _T_1408 & _T_1410 | io_core_fence_dmem;	// @[lsu.scala:347:25, :1496:29, :1497:3, :1498:{43,64}, :1499:27]
  assign io_hellacache_req_ready = _io_hellacache_req_ready_output;	// @[lsu.scala:1529:21]
  assign io_hellacache_s2_nack = ~(_io_hellacache_req_ready_output | _T_1413) & _T_1416;	// @[lsu.scala:1526:27, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}]
  assign io_hellacache_resp_valid = ~(_io_hellacache_req_ready_output | _T_1413 | _T_1416 | _T_1417) & _T_1421 & _T_1422;	// @[lsu.scala:1528:28, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}, :1555:{28,38}, :1562:{28,40}, :1564:35]
  assign io_hellacache_resp_bits_data = io_dmem_resp_0_bits_data;
  assign io_hellacache_s2_xcpt_ae_ld = ~(_io_hellacache_req_ready_output | _T_1413 | _T_1416) & _T_1417 & hella_xcpt_ae_ld;	// @[lsu.scala:245:34, :1527:27, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}, :1555:{28,38}]
endmodule

