// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_55 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_428_p2;
reg   [0:0] icmp_ln86_reg_1436;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1436_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1267_fu_434_p2;
reg   [0:0] icmp_ln86_1267_reg_1447;
wire   [0:0] icmp_ln86_1268_fu_440_p2;
reg   [0:0] icmp_ln86_1268_reg_1452;
reg   [0:0] icmp_ln86_1268_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1268_reg_1452_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1269_fu_446_p2;
reg   [0:0] icmp_ln86_1269_reg_1458;
wire   [0:0] icmp_ln86_1270_fu_452_p2;
reg   [0:0] icmp_ln86_1270_reg_1464;
reg   [0:0] icmp_ln86_1270_reg_1464_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1271_fu_458_p2;
reg   [0:0] icmp_ln86_1271_reg_1470;
reg   [0:0] icmp_ln86_1271_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1271_reg_1470_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1271_reg_1470_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1272_fu_464_p2;
reg   [0:0] icmp_ln86_1272_reg_1476;
reg   [0:0] icmp_ln86_1272_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1272_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1272_reg_1476_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1273_fu_470_p2;
reg   [0:0] icmp_ln86_1273_reg_1482;
wire   [0:0] icmp_ln86_1274_fu_476_p2;
reg   [0:0] icmp_ln86_1274_reg_1488;
reg   [0:0] icmp_ln86_1274_reg_1488_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1275_fu_482_p2;
reg   [0:0] icmp_ln86_1275_reg_1494;
reg   [0:0] icmp_ln86_1275_reg_1494_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1275_reg_1494_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1276_fu_488_p2;
reg   [0:0] icmp_ln86_1276_reg_1500;
reg   [0:0] icmp_ln86_1276_reg_1500_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1276_reg_1500_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1276_reg_1500_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1277_fu_494_p2;
reg   [0:0] icmp_ln86_1277_reg_1506;
reg   [0:0] icmp_ln86_1277_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1277_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1277_reg_1506_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1278_fu_500_p2;
reg   [0:0] icmp_ln86_1278_reg_1512;
reg   [0:0] icmp_ln86_1278_reg_1512_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1278_reg_1512_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1278_reg_1512_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1278_reg_1512_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1279_fu_506_p2;
reg   [0:0] icmp_ln86_1279_reg_1518;
reg   [0:0] icmp_ln86_1279_reg_1518_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1279_reg_1518_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1279_reg_1518_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1279_reg_1518_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1279_reg_1518_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1280_fu_512_p2;
reg   [0:0] icmp_ln86_1280_reg_1524;
reg   [0:0] icmp_ln86_1280_reg_1524_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1280_reg_1524_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1280_reg_1524_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1280_reg_1524_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1280_reg_1524_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1280_reg_1524_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1281_fu_518_p2;
reg   [0:0] icmp_ln86_1281_reg_1530;
reg   [0:0] icmp_ln86_1281_reg_1530_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1282_fu_524_p2;
reg   [0:0] icmp_ln86_1282_reg_1535;
wire   [0:0] icmp_ln86_1283_fu_530_p2;
reg   [0:0] icmp_ln86_1283_reg_1540;
reg   [0:0] icmp_ln86_1283_reg_1540_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1284_fu_536_p2;
reg   [0:0] icmp_ln86_1284_reg_1545;
reg   [0:0] icmp_ln86_1284_reg_1545_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1285_fu_542_p2;
reg   [0:0] icmp_ln86_1285_reg_1550;
reg   [0:0] icmp_ln86_1285_reg_1550_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1285_reg_1550_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1286_fu_548_p2;
reg   [0:0] icmp_ln86_1286_reg_1555;
reg   [0:0] icmp_ln86_1286_reg_1555_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1286_reg_1555_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1287_fu_554_p2;
reg   [0:0] icmp_ln86_1287_reg_1560;
reg   [0:0] icmp_ln86_1287_reg_1560_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1287_reg_1560_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1288_fu_560_p2;
reg   [0:0] icmp_ln86_1288_reg_1565;
reg   [0:0] icmp_ln86_1288_reg_1565_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1288_reg_1565_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1288_reg_1565_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1289_fu_576_p2;
reg   [0:0] icmp_ln86_1289_reg_1570;
reg   [0:0] icmp_ln86_1289_reg_1570_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1289_reg_1570_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1289_reg_1570_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1290_fu_582_p2;
reg   [0:0] icmp_ln86_1290_reg_1575;
reg   [0:0] icmp_ln86_1290_reg_1575_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1290_reg_1575_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1290_reg_1575_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1291_fu_588_p2;
reg   [0:0] icmp_ln86_1291_reg_1580;
reg   [0:0] icmp_ln86_1291_reg_1580_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1291_reg_1580_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1291_reg_1580_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1291_reg_1580_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1292_fu_604_p2;
reg   [0:0] icmp_ln86_1292_reg_1585;
reg   [0:0] icmp_ln86_1292_reg_1585_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1292_reg_1585_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1292_reg_1585_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1292_reg_1585_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1293_fu_610_p2;
reg   [0:0] icmp_ln86_1293_reg_1590;
reg   [0:0] icmp_ln86_1293_reg_1590_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1293_reg_1590_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1293_reg_1590_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1293_reg_1590_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1294_fu_616_p2;
reg   [0:0] icmp_ln86_1294_reg_1595;
reg   [0:0] icmp_ln86_1294_reg_1595_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1294_reg_1595_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1294_reg_1595_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1294_reg_1595_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1294_reg_1595_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1295_fu_622_p2;
reg   [0:0] icmp_ln86_1295_reg_1600;
reg   [0:0] icmp_ln86_1295_reg_1600_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1295_reg_1600_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1295_reg_1600_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1295_reg_1600_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1295_reg_1600_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1296_fu_628_p2;
reg   [0:0] icmp_ln86_1296_reg_1605;
reg   [0:0] icmp_ln86_1296_reg_1605_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1296_reg_1605_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1296_reg_1605_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1296_reg_1605_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1296_reg_1605_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1296_reg_1605_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_634_p2;
reg   [0:0] and_ln102_reg_1610;
reg   [0:0] and_ln102_reg_1610_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1610_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_645_p2;
reg   [0:0] and_ln104_reg_1620;
wire   [0:0] and_ln102_1417_fu_650_p2;
reg   [0:0] and_ln102_1417_reg_1626;
wire   [0:0] and_ln104_231_fu_659_p2;
reg   [0:0] and_ln104_231_reg_1633;
wire   [0:0] and_ln102_1421_fu_664_p2;
reg   [0:0] and_ln102_1421_reg_1638;
wire   [0:0] and_ln102_1422_fu_674_p2;
reg   [0:0] and_ln102_1422_reg_1644;
wire   [0:0] or_ln117_fu_690_p2;
reg   [0:0] or_ln117_reg_1650;
wire   [0:0] xor_ln104_fu_696_p2;
reg   [0:0] xor_ln104_reg_1655;
wire   [0:0] and_ln102_1418_fu_701_p2;
reg   [0:0] and_ln102_1418_reg_1661;
wire   [0:0] and_ln104_232_fu_710_p2;
reg   [0:0] and_ln104_232_reg_1667;
reg   [0:0] and_ln104_232_reg_1667_pp0_iter3_reg;
wire   [0:0] and_ln102_1423_fu_720_p2;
reg   [0:0] and_ln102_1423_reg_1673;
wire   [3:0] select_ln117_1230_fu_821_p3;
reg   [3:0] select_ln117_1230_reg_1678;
wire   [0:0] or_ln117_1127_fu_828_p2;
reg   [0:0] or_ln117_1127_reg_1683;
wire   [0:0] and_ln102_1416_fu_833_p2;
reg   [0:0] and_ln102_1416_reg_1689;
wire   [0:0] and_ln104_230_fu_842_p2;
reg   [0:0] and_ln104_230_reg_1695;
wire   [0:0] and_ln102_1419_fu_847_p2;
reg   [0:0] and_ln102_1419_reg_1701;
wire   [0:0] and_ln102_1425_fu_861_p2;
reg   [0:0] and_ln102_1425_reg_1707;
wire   [0:0] or_ln117_1131_fu_935_p2;
reg   [0:0] or_ln117_1131_reg_1713;
wire   [3:0] select_ln117_1236_fu_949_p3;
reg   [3:0] select_ln117_1236_reg_1718;
wire   [0:0] and_ln104_233_fu_962_p2;
reg   [0:0] and_ln104_233_reg_1723;
wire   [0:0] and_ln102_1420_fu_967_p2;
reg   [0:0] and_ln102_1420_reg_1728;
reg   [0:0] and_ln102_1420_reg_1728_pp0_iter5_reg;
wire   [0:0] and_ln104_234_fu_976_p2;
reg   [0:0] and_ln104_234_reg_1735;
reg   [0:0] and_ln104_234_reg_1735_pp0_iter5_reg;
reg   [0:0] and_ln104_234_reg_1735_pp0_iter6_reg;
wire   [0:0] and_ln102_1426_fu_991_p2;
reg   [0:0] and_ln102_1426_reg_1741;
wire   [0:0] or_ln117_1136_fu_1074_p2;
reg   [0:0] or_ln117_1136_reg_1746;
wire   [4:0] select_ln117_1242_fu_1086_p3;
reg   [4:0] select_ln117_1242_reg_1751;
wire   [0:0] or_ln117_1138_fu_1094_p2;
reg   [0:0] or_ln117_1138_reg_1756;
wire   [0:0] or_ln117_1140_fu_1100_p2;
reg   [0:0] or_ln117_1140_reg_1762;
reg   [0:0] or_ln117_1140_reg_1762_pp0_iter5_reg;
wire   [0:0] or_ln117_1142_fu_1176_p2;
reg   [0:0] or_ln117_1142_reg_1770;
wire   [4:0] select_ln117_1248_fu_1189_p3;
reg   [4:0] select_ln117_1248_reg_1775;
wire   [0:0] or_ln117_1146_fu_1251_p2;
reg   [0:0] or_ln117_1146_reg_1780;
wire   [4:0] select_ln117_1252_fu_1265_p3;
reg   [4:0] select_ln117_1252_reg_1785;
wire    ap_block_pp0_stage0;
wire   [14:0] tmp_fu_566_p4;
wire   [13:0] tmp_18_fu_594_p4;
wire   [0:0] xor_ln104_600_fu_640_p2;
wire   [0:0] xor_ln104_602_fu_654_p2;
wire   [0:0] xor_ln104_606_fu_669_p2;
wire   [0:0] and_ln102_1445_fu_679_p2;
wire   [0:0] and_ln102_1430_fu_684_p2;
wire   [0:0] xor_ln104_603_fu_705_p2;
wire   [0:0] xor_ln104_607_fu_715_p2;
wire   [0:0] and_ln102_1446_fu_733_p2;
wire   [0:0] and_ln102_1429_fu_725_p2;
wire   [0:0] xor_ln117_fu_743_p2;
wire   [1:0] zext_ln117_fu_749_p1;
wire   [1:0] select_ln117_fu_753_p3;
wire   [1:0] select_ln117_1225_fu_760_p3;
wire   [0:0] and_ln102_1431_fu_729_p2;
wire   [2:0] zext_ln117_133_fu_767_p1;
wire   [0:0] or_ln117_1123_fu_771_p2;
wire   [2:0] select_ln117_1226_fu_776_p3;
wire   [0:0] or_ln117_1124_fu_783_p2;
wire   [0:0] and_ln102_1432_fu_738_p2;
wire   [2:0] select_ln117_1227_fu_787_p3;
wire   [0:0] or_ln117_1125_fu_795_p2;
wire   [2:0] select_ln117_1228_fu_801_p3;
wire   [2:0] select_ln117_1229_fu_809_p3;
wire   [3:0] zext_ln117_134_fu_817_p1;
wire   [0:0] xor_ln104_601_fu_837_p2;
wire   [0:0] xor_ln104_608_fu_852_p2;
wire   [0:0] and_ln102_1447_fu_870_p2;
wire   [0:0] and_ln102_1424_fu_857_p2;
wire   [0:0] and_ln102_1433_fu_866_p2;
wire   [0:0] or_ln117_1126_fu_885_p2;
wire   [0:0] and_ln102_1434_fu_875_p2;
wire   [3:0] select_ln117_1231_fu_890_p3;
wire   [0:0] or_ln117_1128_fu_897_p2;
wire   [3:0] select_ln117_1232_fu_902_p3;
wire   [0:0] or_ln117_1129_fu_909_p2;
wire   [0:0] and_ln102_1435_fu_880_p2;
wire   [3:0] select_ln117_1233_fu_913_p3;
wire   [0:0] or_ln117_1130_fu_921_p2;
wire   [3:0] select_ln117_1234_fu_927_p3;
wire   [3:0] select_ln117_1235_fu_941_p3;
wire   [0:0] xor_ln104_604_fu_957_p2;
wire   [0:0] xor_ln104_605_fu_971_p2;
wire   [0:0] xor_ln104_609_fu_981_p2;
wire   [0:0] and_ln102_1448_fu_996_p2;
wire   [0:0] xor_ln104_610_fu_986_p2;
wire   [0:0] and_ln102_1449_fu_1010_p2;
wire   [0:0] and_ln102_1436_fu_1001_p2;
wire   [0:0] or_ln117_1132_fu_1020_p2;
wire   [3:0] select_ln117_1237_fu_1025_p3;
wire   [0:0] and_ln102_1437_fu_1006_p2;
wire   [4:0] zext_ln117_135_fu_1032_p1;
wire   [0:0] or_ln117_1133_fu_1036_p2;
wire   [4:0] select_ln117_1238_fu_1041_p3;
wire   [0:0] or_ln117_1134_fu_1048_p2;
wire   [0:0] and_ln102_1438_fu_1015_p2;
wire   [4:0] select_ln117_1239_fu_1052_p3;
wire   [0:0] or_ln117_1135_fu_1060_p2;
wire   [4:0] select_ln117_1240_fu_1066_p3;
wire   [4:0] select_ln117_1241_fu_1078_p3;
wire   [0:0] xor_ln104_611_fu_1104_p2;
wire   [0:0] and_ln102_1450_fu_1117_p2;
wire   [0:0] and_ln102_1427_fu_1109_p2;
wire   [0:0] and_ln102_1439_fu_1113_p2;
wire   [0:0] or_ln117_1137_fu_1132_p2;
wire   [0:0] and_ln102_1440_fu_1122_p2;
wire   [4:0] select_ln117_1243_fu_1137_p3;
wire   [0:0] or_ln117_1139_fu_1144_p2;
wire   [4:0] select_ln117_1244_fu_1149_p3;
wire   [0:0] and_ln102_1441_fu_1127_p2;
wire   [4:0] select_ln117_1245_fu_1156_p3;
wire   [0:0] or_ln117_1141_fu_1164_p2;
wire   [4:0] select_ln117_1246_fu_1169_p3;
wire   [4:0] select_ln117_1247_fu_1181_p3;
wire   [0:0] xor_ln104_612_fu_1197_p2;
wire   [0:0] and_ln102_1451_fu_1206_p2;
wire   [0:0] and_ln102_1428_fu_1202_p2;
wire   [0:0] and_ln102_1442_fu_1211_p2;
wire   [0:0] or_ln117_1143_fu_1221_p2;
wire   [0:0] or_ln117_1144_fu_1226_p2;
wire   [0:0] and_ln102_1443_fu_1216_p2;
wire   [4:0] select_ln117_1249_fu_1230_p3;
wire   [0:0] or_ln117_1145_fu_1237_p2;
wire   [4:0] select_ln117_1250_fu_1243_p3;
wire   [4:0] select_ln117_1251_fu_1257_p3;
wire   [0:0] xor_ln104_613_fu_1273_p2;
wire   [0:0] and_ln102_1452_fu_1278_p2;
wire   [0:0] and_ln102_1444_fu_1283_p2;
wire   [0:0] or_ln117_1147_fu_1288_p2;
wire   [12:0] agg_result_fu_1300_p65;
wire   [4:0] agg_result_fu_1300_p66;
wire   [12:0] agg_result_fu_1300_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
wire   [4:0] agg_result_fu_1300_p1;
wire   [4:0] agg_result_fu_1300_p3;
wire   [4:0] agg_result_fu_1300_p5;
wire   [4:0] agg_result_fu_1300_p7;
wire   [4:0] agg_result_fu_1300_p9;
wire   [4:0] agg_result_fu_1300_p11;
wire   [4:0] agg_result_fu_1300_p13;
wire   [4:0] agg_result_fu_1300_p15;
wire   [4:0] agg_result_fu_1300_p17;
wire   [4:0] agg_result_fu_1300_p19;
wire   [4:0] agg_result_fu_1300_p21;
wire   [4:0] agg_result_fu_1300_p23;
wire   [4:0] agg_result_fu_1300_p25;
wire   [4:0] agg_result_fu_1300_p27;
wire   [4:0] agg_result_fu_1300_p29;
wire   [4:0] agg_result_fu_1300_p31;
wire  signed [4:0] agg_result_fu_1300_p33;
wire  signed [4:0] agg_result_fu_1300_p35;
wire  signed [4:0] agg_result_fu_1300_p37;
wire  signed [4:0] agg_result_fu_1300_p39;
wire  signed [4:0] agg_result_fu_1300_p41;
wire  signed [4:0] agg_result_fu_1300_p43;
wire  signed [4:0] agg_result_fu_1300_p45;
wire  signed [4:0] agg_result_fu_1300_p47;
wire  signed [4:0] agg_result_fu_1300_p49;
wire  signed [4:0] agg_result_fu_1300_p51;
wire  signed [4:0] agg_result_fu_1300_p53;
wire  signed [4:0] agg_result_fu_1300_p55;
wire  signed [4:0] agg_result_fu_1300_p57;
wire  signed [4:0] agg_result_fu_1300_p59;
wire  signed [4:0] agg_result_fu_1300_p61;
wire  signed [4:0] agg_result_fu_1300_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x7 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x7_U1179(
    .din0(13'd7829),
    .din1(13'd226),
    .din2(13'd2393),
    .din3(13'd756),
    .din4(13'd7834),
    .din5(13'd8105),
    .din6(13'd7783),
    .din7(13'd8028),
    .din8(13'd94),
    .din9(13'd8169),
    .din10(13'd7924),
    .din11(13'd396),
    .din12(13'd8029),
    .din13(13'd340),
    .din14(13'd227),
    .din15(13'd8002),
    .din16(13'd1279),
    .din17(13'd7984),
    .din18(13'd84),
    .din19(13'd256),
    .din20(13'd136),
    .din21(13'd699),
    .din22(13'd8019),
    .din23(13'd51),
    .din24(13'd8175),
    .din25(13'd7942),
    .din26(13'd8006),
    .din27(13'd7773),
    .din28(13'd112),
    .din29(13'd7871),
    .din30(13'd8097),
    .din31(13'd6),
    .def(agg_result_fu_1300_p65),
    .sel(agg_result_fu_1300_p66),
    .dout(agg_result_fu_1300_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1416_reg_1689 <= and_ln102_1416_fu_833_p2;
        and_ln102_1417_reg_1626 <= and_ln102_1417_fu_650_p2;
        and_ln102_1418_reg_1661 <= and_ln102_1418_fu_701_p2;
        and_ln102_1419_reg_1701 <= and_ln102_1419_fu_847_p2;
        and_ln102_1420_reg_1728 <= and_ln102_1420_fu_967_p2;
        and_ln102_1420_reg_1728_pp0_iter5_reg <= and_ln102_1420_reg_1728;
        and_ln102_1421_reg_1638 <= and_ln102_1421_fu_664_p2;
        and_ln102_1422_reg_1644 <= and_ln102_1422_fu_674_p2;
        and_ln102_1423_reg_1673 <= and_ln102_1423_fu_720_p2;
        and_ln102_1425_reg_1707 <= and_ln102_1425_fu_861_p2;
        and_ln102_1426_reg_1741 <= and_ln102_1426_fu_991_p2;
        and_ln102_reg_1610 <= and_ln102_fu_634_p2;
        and_ln102_reg_1610_pp0_iter1_reg <= and_ln102_reg_1610;
        and_ln102_reg_1610_pp0_iter2_reg <= and_ln102_reg_1610_pp0_iter1_reg;
        and_ln104_230_reg_1695 <= and_ln104_230_fu_842_p2;
        and_ln104_231_reg_1633 <= and_ln104_231_fu_659_p2;
        and_ln104_232_reg_1667 <= and_ln104_232_fu_710_p2;
        and_ln104_232_reg_1667_pp0_iter3_reg <= and_ln104_232_reg_1667;
        and_ln104_233_reg_1723 <= and_ln104_233_fu_962_p2;
        and_ln104_234_reg_1735 <= and_ln104_234_fu_976_p2;
        and_ln104_234_reg_1735_pp0_iter5_reg <= and_ln104_234_reg_1735;
        and_ln104_234_reg_1735_pp0_iter6_reg <= and_ln104_234_reg_1735_pp0_iter5_reg;
        and_ln104_reg_1620 <= and_ln104_fu_645_p2;
        icmp_ln86_1267_reg_1447 <= icmp_ln86_1267_fu_434_p2;
        icmp_ln86_1268_reg_1452 <= icmp_ln86_1268_fu_440_p2;
        icmp_ln86_1268_reg_1452_pp0_iter1_reg <= icmp_ln86_1268_reg_1452;
        icmp_ln86_1268_reg_1452_pp0_iter2_reg <= icmp_ln86_1268_reg_1452_pp0_iter1_reg;
        icmp_ln86_1269_reg_1458 <= icmp_ln86_1269_fu_446_p2;
        icmp_ln86_1270_reg_1464 <= icmp_ln86_1270_fu_452_p2;
        icmp_ln86_1270_reg_1464_pp0_iter1_reg <= icmp_ln86_1270_reg_1464;
        icmp_ln86_1271_reg_1470 <= icmp_ln86_1271_fu_458_p2;
        icmp_ln86_1271_reg_1470_pp0_iter1_reg <= icmp_ln86_1271_reg_1470;
        icmp_ln86_1271_reg_1470_pp0_iter2_reg <= icmp_ln86_1271_reg_1470_pp0_iter1_reg;
        icmp_ln86_1271_reg_1470_pp0_iter3_reg <= icmp_ln86_1271_reg_1470_pp0_iter2_reg;
        icmp_ln86_1272_reg_1476 <= icmp_ln86_1272_fu_464_p2;
        icmp_ln86_1272_reg_1476_pp0_iter1_reg <= icmp_ln86_1272_reg_1476;
        icmp_ln86_1272_reg_1476_pp0_iter2_reg <= icmp_ln86_1272_reg_1476_pp0_iter1_reg;
        icmp_ln86_1272_reg_1476_pp0_iter3_reg <= icmp_ln86_1272_reg_1476_pp0_iter2_reg;
        icmp_ln86_1273_reg_1482 <= icmp_ln86_1273_fu_470_p2;
        icmp_ln86_1274_reg_1488 <= icmp_ln86_1274_fu_476_p2;
        icmp_ln86_1274_reg_1488_pp0_iter1_reg <= icmp_ln86_1274_reg_1488;
        icmp_ln86_1275_reg_1494 <= icmp_ln86_1275_fu_482_p2;
        icmp_ln86_1275_reg_1494_pp0_iter1_reg <= icmp_ln86_1275_reg_1494;
        icmp_ln86_1275_reg_1494_pp0_iter2_reg <= icmp_ln86_1275_reg_1494_pp0_iter1_reg;
        icmp_ln86_1276_reg_1500 <= icmp_ln86_1276_fu_488_p2;
        icmp_ln86_1276_reg_1500_pp0_iter1_reg <= icmp_ln86_1276_reg_1500;
        icmp_ln86_1276_reg_1500_pp0_iter2_reg <= icmp_ln86_1276_reg_1500_pp0_iter1_reg;
        icmp_ln86_1276_reg_1500_pp0_iter3_reg <= icmp_ln86_1276_reg_1500_pp0_iter2_reg;
        icmp_ln86_1277_reg_1506 <= icmp_ln86_1277_fu_494_p2;
        icmp_ln86_1277_reg_1506_pp0_iter1_reg <= icmp_ln86_1277_reg_1506;
        icmp_ln86_1277_reg_1506_pp0_iter2_reg <= icmp_ln86_1277_reg_1506_pp0_iter1_reg;
        icmp_ln86_1277_reg_1506_pp0_iter3_reg <= icmp_ln86_1277_reg_1506_pp0_iter2_reg;
        icmp_ln86_1278_reg_1512 <= icmp_ln86_1278_fu_500_p2;
        icmp_ln86_1278_reg_1512_pp0_iter1_reg <= icmp_ln86_1278_reg_1512;
        icmp_ln86_1278_reg_1512_pp0_iter2_reg <= icmp_ln86_1278_reg_1512_pp0_iter1_reg;
        icmp_ln86_1278_reg_1512_pp0_iter3_reg <= icmp_ln86_1278_reg_1512_pp0_iter2_reg;
        icmp_ln86_1278_reg_1512_pp0_iter4_reg <= icmp_ln86_1278_reg_1512_pp0_iter3_reg;
        icmp_ln86_1279_reg_1518 <= icmp_ln86_1279_fu_506_p2;
        icmp_ln86_1279_reg_1518_pp0_iter1_reg <= icmp_ln86_1279_reg_1518;
        icmp_ln86_1279_reg_1518_pp0_iter2_reg <= icmp_ln86_1279_reg_1518_pp0_iter1_reg;
        icmp_ln86_1279_reg_1518_pp0_iter3_reg <= icmp_ln86_1279_reg_1518_pp0_iter2_reg;
        icmp_ln86_1279_reg_1518_pp0_iter4_reg <= icmp_ln86_1279_reg_1518_pp0_iter3_reg;
        icmp_ln86_1279_reg_1518_pp0_iter5_reg <= icmp_ln86_1279_reg_1518_pp0_iter4_reg;
        icmp_ln86_1280_reg_1524 <= icmp_ln86_1280_fu_512_p2;
        icmp_ln86_1280_reg_1524_pp0_iter1_reg <= icmp_ln86_1280_reg_1524;
        icmp_ln86_1280_reg_1524_pp0_iter2_reg <= icmp_ln86_1280_reg_1524_pp0_iter1_reg;
        icmp_ln86_1280_reg_1524_pp0_iter3_reg <= icmp_ln86_1280_reg_1524_pp0_iter2_reg;
        icmp_ln86_1280_reg_1524_pp0_iter4_reg <= icmp_ln86_1280_reg_1524_pp0_iter3_reg;
        icmp_ln86_1280_reg_1524_pp0_iter5_reg <= icmp_ln86_1280_reg_1524_pp0_iter4_reg;
        icmp_ln86_1280_reg_1524_pp0_iter6_reg <= icmp_ln86_1280_reg_1524_pp0_iter5_reg;
        icmp_ln86_1281_reg_1530 <= icmp_ln86_1281_fu_518_p2;
        icmp_ln86_1281_reg_1530_pp0_iter1_reg <= icmp_ln86_1281_reg_1530;
        icmp_ln86_1282_reg_1535 <= icmp_ln86_1282_fu_524_p2;
        icmp_ln86_1283_reg_1540 <= icmp_ln86_1283_fu_530_p2;
        icmp_ln86_1283_reg_1540_pp0_iter1_reg <= icmp_ln86_1283_reg_1540;
        icmp_ln86_1284_reg_1545 <= icmp_ln86_1284_fu_536_p2;
        icmp_ln86_1284_reg_1545_pp0_iter1_reg <= icmp_ln86_1284_reg_1545;
        icmp_ln86_1285_reg_1550 <= icmp_ln86_1285_fu_542_p2;
        icmp_ln86_1285_reg_1550_pp0_iter1_reg <= icmp_ln86_1285_reg_1550;
        icmp_ln86_1285_reg_1550_pp0_iter2_reg <= icmp_ln86_1285_reg_1550_pp0_iter1_reg;
        icmp_ln86_1286_reg_1555 <= icmp_ln86_1286_fu_548_p2;
        icmp_ln86_1286_reg_1555_pp0_iter1_reg <= icmp_ln86_1286_reg_1555;
        icmp_ln86_1286_reg_1555_pp0_iter2_reg <= icmp_ln86_1286_reg_1555_pp0_iter1_reg;
        icmp_ln86_1287_reg_1560 <= icmp_ln86_1287_fu_554_p2;
        icmp_ln86_1287_reg_1560_pp0_iter1_reg <= icmp_ln86_1287_reg_1560;
        icmp_ln86_1287_reg_1560_pp0_iter2_reg <= icmp_ln86_1287_reg_1560_pp0_iter1_reg;
        icmp_ln86_1288_reg_1565 <= icmp_ln86_1288_fu_560_p2;
        icmp_ln86_1288_reg_1565_pp0_iter1_reg <= icmp_ln86_1288_reg_1565;
        icmp_ln86_1288_reg_1565_pp0_iter2_reg <= icmp_ln86_1288_reg_1565_pp0_iter1_reg;
        icmp_ln86_1288_reg_1565_pp0_iter3_reg <= icmp_ln86_1288_reg_1565_pp0_iter2_reg;
        icmp_ln86_1289_reg_1570 <= icmp_ln86_1289_fu_576_p2;
        icmp_ln86_1289_reg_1570_pp0_iter1_reg <= icmp_ln86_1289_reg_1570;
        icmp_ln86_1289_reg_1570_pp0_iter2_reg <= icmp_ln86_1289_reg_1570_pp0_iter1_reg;
        icmp_ln86_1289_reg_1570_pp0_iter3_reg <= icmp_ln86_1289_reg_1570_pp0_iter2_reg;
        icmp_ln86_1290_reg_1575 <= icmp_ln86_1290_fu_582_p2;
        icmp_ln86_1290_reg_1575_pp0_iter1_reg <= icmp_ln86_1290_reg_1575;
        icmp_ln86_1290_reg_1575_pp0_iter2_reg <= icmp_ln86_1290_reg_1575_pp0_iter1_reg;
        icmp_ln86_1290_reg_1575_pp0_iter3_reg <= icmp_ln86_1290_reg_1575_pp0_iter2_reg;
        icmp_ln86_1291_reg_1580 <= icmp_ln86_1291_fu_588_p2;
        icmp_ln86_1291_reg_1580_pp0_iter1_reg <= icmp_ln86_1291_reg_1580;
        icmp_ln86_1291_reg_1580_pp0_iter2_reg <= icmp_ln86_1291_reg_1580_pp0_iter1_reg;
        icmp_ln86_1291_reg_1580_pp0_iter3_reg <= icmp_ln86_1291_reg_1580_pp0_iter2_reg;
        icmp_ln86_1291_reg_1580_pp0_iter4_reg <= icmp_ln86_1291_reg_1580_pp0_iter3_reg;
        icmp_ln86_1292_reg_1585 <= icmp_ln86_1292_fu_604_p2;
        icmp_ln86_1292_reg_1585_pp0_iter1_reg <= icmp_ln86_1292_reg_1585;
        icmp_ln86_1292_reg_1585_pp0_iter2_reg <= icmp_ln86_1292_reg_1585_pp0_iter1_reg;
        icmp_ln86_1292_reg_1585_pp0_iter3_reg <= icmp_ln86_1292_reg_1585_pp0_iter2_reg;
        icmp_ln86_1292_reg_1585_pp0_iter4_reg <= icmp_ln86_1292_reg_1585_pp0_iter3_reg;
        icmp_ln86_1293_reg_1590 <= icmp_ln86_1293_fu_610_p2;
        icmp_ln86_1293_reg_1590_pp0_iter1_reg <= icmp_ln86_1293_reg_1590;
        icmp_ln86_1293_reg_1590_pp0_iter2_reg <= icmp_ln86_1293_reg_1590_pp0_iter1_reg;
        icmp_ln86_1293_reg_1590_pp0_iter3_reg <= icmp_ln86_1293_reg_1590_pp0_iter2_reg;
        icmp_ln86_1293_reg_1590_pp0_iter4_reg <= icmp_ln86_1293_reg_1590_pp0_iter3_reg;
        icmp_ln86_1294_reg_1595 <= icmp_ln86_1294_fu_616_p2;
        icmp_ln86_1294_reg_1595_pp0_iter1_reg <= icmp_ln86_1294_reg_1595;
        icmp_ln86_1294_reg_1595_pp0_iter2_reg <= icmp_ln86_1294_reg_1595_pp0_iter1_reg;
        icmp_ln86_1294_reg_1595_pp0_iter3_reg <= icmp_ln86_1294_reg_1595_pp0_iter2_reg;
        icmp_ln86_1294_reg_1595_pp0_iter4_reg <= icmp_ln86_1294_reg_1595_pp0_iter3_reg;
        icmp_ln86_1294_reg_1595_pp0_iter5_reg <= icmp_ln86_1294_reg_1595_pp0_iter4_reg;
        icmp_ln86_1295_reg_1600 <= icmp_ln86_1295_fu_622_p2;
        icmp_ln86_1295_reg_1600_pp0_iter1_reg <= icmp_ln86_1295_reg_1600;
        icmp_ln86_1295_reg_1600_pp0_iter2_reg <= icmp_ln86_1295_reg_1600_pp0_iter1_reg;
        icmp_ln86_1295_reg_1600_pp0_iter3_reg <= icmp_ln86_1295_reg_1600_pp0_iter2_reg;
        icmp_ln86_1295_reg_1600_pp0_iter4_reg <= icmp_ln86_1295_reg_1600_pp0_iter3_reg;
        icmp_ln86_1295_reg_1600_pp0_iter5_reg <= icmp_ln86_1295_reg_1600_pp0_iter4_reg;
        icmp_ln86_1296_reg_1605 <= icmp_ln86_1296_fu_628_p2;
        icmp_ln86_1296_reg_1605_pp0_iter1_reg <= icmp_ln86_1296_reg_1605;
        icmp_ln86_1296_reg_1605_pp0_iter2_reg <= icmp_ln86_1296_reg_1605_pp0_iter1_reg;
        icmp_ln86_1296_reg_1605_pp0_iter3_reg <= icmp_ln86_1296_reg_1605_pp0_iter2_reg;
        icmp_ln86_1296_reg_1605_pp0_iter4_reg <= icmp_ln86_1296_reg_1605_pp0_iter3_reg;
        icmp_ln86_1296_reg_1605_pp0_iter5_reg <= icmp_ln86_1296_reg_1605_pp0_iter4_reg;
        icmp_ln86_1296_reg_1605_pp0_iter6_reg <= icmp_ln86_1296_reg_1605_pp0_iter5_reg;
        icmp_ln86_reg_1436 <= icmp_ln86_fu_428_p2;
        icmp_ln86_reg_1436_pp0_iter1_reg <= icmp_ln86_reg_1436;
        icmp_ln86_reg_1436_pp0_iter2_reg <= icmp_ln86_reg_1436_pp0_iter1_reg;
        icmp_ln86_reg_1436_pp0_iter3_reg <= icmp_ln86_reg_1436_pp0_iter2_reg;
        or_ln117_1127_reg_1683 <= or_ln117_1127_fu_828_p2;
        or_ln117_1131_reg_1713 <= or_ln117_1131_fu_935_p2;
        or_ln117_1136_reg_1746 <= or_ln117_1136_fu_1074_p2;
        or_ln117_1138_reg_1756 <= or_ln117_1138_fu_1094_p2;
        or_ln117_1140_reg_1762 <= or_ln117_1140_fu_1100_p2;
        or_ln117_1140_reg_1762_pp0_iter5_reg <= or_ln117_1140_reg_1762;
        or_ln117_1142_reg_1770 <= or_ln117_1142_fu_1176_p2;
        or_ln117_1146_reg_1780 <= or_ln117_1146_fu_1251_p2;
        or_ln117_reg_1650 <= or_ln117_fu_690_p2;
        select_ln117_1230_reg_1678 <= select_ln117_1230_fu_821_p3;
        select_ln117_1236_reg_1718 <= select_ln117_1236_fu_949_p3;
        select_ln117_1242_reg_1751 <= select_ln117_1242_fu_1086_p3;
        select_ln117_1248_reg_1775 <= select_ln117_1248_fu_1189_p3;
        select_ln117_1252_reg_1785 <= select_ln117_1252_fu_1265_p3;
        xor_ln104_reg_1655 <= xor_ln104_fu_696_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1300_p65 = 'bx;

assign agg_result_fu_1300_p66 = ((or_ln117_1147_fu_1288_p2[0:0] == 1'b1) ? select_ln117_1252_reg_1785 : 5'd31);

assign and_ln102_1416_fu_833_p2 = (xor_ln104_reg_1655 & icmp_ln86_1268_reg_1452_pp0_iter2_reg);

assign and_ln102_1417_fu_650_p2 = (icmp_ln86_1269_reg_1458 & and_ln102_reg_1610);

assign and_ln102_1418_fu_701_p2 = (icmp_ln86_1270_reg_1464_pp0_iter1_reg & and_ln104_reg_1620);

assign and_ln102_1419_fu_847_p2 = (icmp_ln86_1271_reg_1470_pp0_iter2_reg & and_ln102_1416_fu_833_p2);

assign and_ln102_1420_fu_967_p2 = (icmp_ln86_1272_reg_1476_pp0_iter3_reg & and_ln104_230_reg_1695);

assign and_ln102_1421_fu_664_p2 = (icmp_ln86_1273_reg_1482 & and_ln102_1417_fu_650_p2);

assign and_ln102_1422_fu_674_p2 = (icmp_ln86_1274_reg_1488 & and_ln104_231_fu_659_p2);

assign and_ln102_1423_fu_720_p2 = (icmp_ln86_1275_reg_1494_pp0_iter1_reg & and_ln102_1418_fu_701_p2);

assign and_ln102_1424_fu_857_p2 = (icmp_ln86_1276_reg_1500_pp0_iter2_reg & and_ln104_232_reg_1667);

assign and_ln102_1425_fu_861_p2 = (icmp_ln86_1277_reg_1506_pp0_iter2_reg & and_ln102_1419_fu_847_p2);

assign and_ln102_1426_fu_991_p2 = (icmp_ln86_1278_reg_1512_pp0_iter3_reg & and_ln104_233_fu_962_p2);

assign and_ln102_1427_fu_1109_p2 = (icmp_ln86_1279_reg_1518_pp0_iter4_reg & and_ln102_1420_reg_1728);

assign and_ln102_1428_fu_1202_p2 = (icmp_ln86_1280_reg_1524_pp0_iter5_reg & and_ln104_234_reg_1735_pp0_iter5_reg);

assign and_ln102_1429_fu_725_p2 = (icmp_ln86_1281_reg_1530_pp0_iter1_reg & and_ln102_1421_reg_1638);

assign and_ln102_1430_fu_684_p2 = (and_ln102_1445_fu_679_p2 & and_ln102_1417_fu_650_p2);

assign and_ln102_1431_fu_729_p2 = (icmp_ln86_1283_reg_1540_pp0_iter1_reg & and_ln102_1422_reg_1644);

assign and_ln102_1432_fu_738_p2 = (and_ln104_231_reg_1633 & and_ln102_1446_fu_733_p2);

assign and_ln102_1433_fu_866_p2 = (icmp_ln86_1285_reg_1550_pp0_iter2_reg & and_ln102_1423_reg_1673);

assign and_ln102_1434_fu_875_p2 = (and_ln102_1447_fu_870_p2 & and_ln102_1418_reg_1661);

assign and_ln102_1435_fu_880_p2 = (icmp_ln86_1287_reg_1560_pp0_iter2_reg & and_ln102_1424_fu_857_p2);

assign and_ln102_1436_fu_1001_p2 = (and_ln104_232_reg_1667_pp0_iter3_reg & and_ln102_1448_fu_996_p2);

assign and_ln102_1437_fu_1006_p2 = (icmp_ln86_1289_reg_1570_pp0_iter3_reg & and_ln102_1425_reg_1707);

assign and_ln102_1438_fu_1015_p2 = (and_ln102_1449_fu_1010_p2 & and_ln102_1419_reg_1701);

assign and_ln102_1439_fu_1113_p2 = (icmp_ln86_1291_reg_1580_pp0_iter4_reg & and_ln102_1426_reg_1741);

assign and_ln102_1440_fu_1122_p2 = (and_ln104_233_reg_1723 & and_ln102_1450_fu_1117_p2);

assign and_ln102_1441_fu_1127_p2 = (icmp_ln86_1293_reg_1590_pp0_iter4_reg & and_ln102_1427_fu_1109_p2);

assign and_ln102_1442_fu_1211_p2 = (and_ln102_1451_fu_1206_p2 & and_ln102_1420_reg_1728_pp0_iter5_reg);

assign and_ln102_1443_fu_1216_p2 = (icmp_ln86_1295_reg_1600_pp0_iter5_reg & and_ln102_1428_fu_1202_p2);

assign and_ln102_1444_fu_1283_p2 = (and_ln104_234_reg_1735_pp0_iter6_reg & and_ln102_1452_fu_1278_p2);

assign and_ln102_1445_fu_679_p2 = (xor_ln104_606_fu_669_p2 & icmp_ln86_1282_reg_1535);

assign and_ln102_1446_fu_733_p2 = (xor_ln104_607_fu_715_p2 & icmp_ln86_1284_reg_1545_pp0_iter1_reg);

assign and_ln102_1447_fu_870_p2 = (xor_ln104_608_fu_852_p2 & icmp_ln86_1286_reg_1555_pp0_iter2_reg);

assign and_ln102_1448_fu_996_p2 = (xor_ln104_609_fu_981_p2 & icmp_ln86_1288_reg_1565_pp0_iter3_reg);

assign and_ln102_1449_fu_1010_p2 = (xor_ln104_610_fu_986_p2 & icmp_ln86_1290_reg_1575_pp0_iter3_reg);

assign and_ln102_1450_fu_1117_p2 = (xor_ln104_611_fu_1104_p2 & icmp_ln86_1292_reg_1585_pp0_iter4_reg);

assign and_ln102_1451_fu_1206_p2 = (xor_ln104_612_fu_1197_p2 & icmp_ln86_1294_reg_1595_pp0_iter5_reg);

assign and_ln102_1452_fu_1278_p2 = (xor_ln104_613_fu_1273_p2 & icmp_ln86_1296_reg_1605_pp0_iter6_reg);

assign and_ln102_fu_634_p2 = (icmp_ln86_fu_428_p2 & icmp_ln86_1267_fu_434_p2);

assign and_ln104_230_fu_842_p2 = (xor_ln104_reg_1655 & xor_ln104_601_fu_837_p2);

assign and_ln104_231_fu_659_p2 = (xor_ln104_602_fu_654_p2 & and_ln102_reg_1610);

assign and_ln104_232_fu_710_p2 = (xor_ln104_603_fu_705_p2 & and_ln104_reg_1620);

assign and_ln104_233_fu_962_p2 = (xor_ln104_604_fu_957_p2 & and_ln102_1416_reg_1689);

assign and_ln104_234_fu_976_p2 = (xor_ln104_605_fu_971_p2 & and_ln104_230_reg_1695);

assign and_ln104_fu_645_p2 = (xor_ln104_600_fu_640_p2 & icmp_ln86_reg_1436);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1300_p67;

assign icmp_ln86_1267_fu_434_p2 = (($signed(p_read16_int_reg) < $signed(18'd1174)) ? 1'b1 : 1'b0);

assign icmp_ln86_1268_fu_440_p2 = (($signed(p_read22_int_reg) < $signed(18'd84737)) ? 1'b1 : 1'b0);

assign icmp_ln86_1269_fu_446_p2 = (($signed(p_read19_int_reg) < $signed(18'd14)) ? 1'b1 : 1'b0);

assign icmp_ln86_1270_fu_452_p2 = (($signed(p_read1_int_reg) < $signed(18'd251871)) ? 1'b1 : 1'b0);

assign icmp_ln86_1271_fu_458_p2 = (($signed(p_read13_int_reg) < $signed(18'd777)) ? 1'b1 : 1'b0);

assign icmp_ln86_1272_fu_464_p2 = (($signed(p_read6_int_reg) < $signed(18'd10)) ? 1'b1 : 1'b0);

assign icmp_ln86_1273_fu_470_p2 = (($signed(p_read20_int_reg) < $signed(18'd200)) ? 1'b1 : 1'b0);

assign icmp_ln86_1274_fu_476_p2 = (($signed(p_read9_int_reg) < $signed(18'd240)) ? 1'b1 : 1'b0);

assign icmp_ln86_1275_fu_482_p2 = (($signed(p_read16_int_reg) < $signed(18'd2316)) ? 1'b1 : 1'b0);

assign icmp_ln86_1276_fu_488_p2 = (($signed(p_read14_int_reg) < $signed(18'd793)) ? 1'b1 : 1'b0);

assign icmp_ln86_1277_fu_494_p2 = (($signed(p_read5_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_1278_fu_500_p2 = (($signed(p_read11_int_reg) < $signed(18'd9412)) ? 1'b1 : 1'b0);

assign icmp_ln86_1279_fu_506_p2 = (($signed(p_read16_int_reg) < $signed(18'd957)) ? 1'b1 : 1'b0);

assign icmp_ln86_1280_fu_512_p2 = (($signed(p_read7_int_reg) < $signed(18'd1064)) ? 1'b1 : 1'b0);

assign icmp_ln86_1281_fu_518_p2 = (($signed(p_read23_int_reg) < $signed(18'd31233)) ? 1'b1 : 1'b0);

assign icmp_ln86_1282_fu_524_p2 = (($signed(p_read5_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_1283_fu_530_p2 = (($signed(p_read17_int_reg) < $signed(18'd397)) ? 1'b1 : 1'b0);

assign icmp_ln86_1284_fu_536_p2 = (($signed(p_read3_int_reg) < $signed(18'd1687)) ? 1'b1 : 1'b0);

assign icmp_ln86_1285_fu_542_p2 = (($signed(p_read2_int_reg) < $signed(18'd21852)) ? 1'b1 : 1'b0);

assign icmp_ln86_1286_fu_548_p2 = (($signed(p_read4_int_reg) < $signed(18'd50)) ? 1'b1 : 1'b0);

assign icmp_ln86_1287_fu_554_p2 = (($signed(p_read15_int_reg) < $signed(18'd493)) ? 1'b1 : 1'b0);

assign icmp_ln86_1288_fu_560_p2 = (($signed(p_read16_int_reg) < $signed(18'd1854)) ? 1'b1 : 1'b0);

assign icmp_ln86_1289_fu_576_p2 = (($signed(tmp_fu_566_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1290_fu_582_p2 = (($signed(p_read1_int_reg) < $signed(18'd213139)) ? 1'b1 : 1'b0);

assign icmp_ln86_1291_fu_588_p2 = (($signed(p_read18_int_reg) < $signed(18'd47)) ? 1'b1 : 1'b0);

assign icmp_ln86_1292_fu_604_p2 = (($signed(tmp_18_fu_594_p4) < $signed(14'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1293_fu_610_p2 = (($signed(p_read5_int_reg) < $signed(18'd24)) ? 1'b1 : 1'b0);

assign icmp_ln86_1294_fu_616_p2 = (($signed(p_read12_int_reg) < $signed(18'd721)) ? 1'b1 : 1'b0);

assign icmp_ln86_1295_fu_622_p2 = (($signed(p_read1_int_reg) < $signed(18'd202858)) ? 1'b1 : 1'b0);

assign icmp_ln86_1296_fu_628_p2 = (($signed(p_read8_int_reg) < $signed(18'd1104)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_428_p2 = (($signed(p_read21_int_reg) < $signed(18'd75432)) ? 1'b1 : 1'b0);

assign or_ln117_1123_fu_771_p2 = (and_ln102_1431_fu_729_p2 | and_ln102_1417_reg_1626);

assign or_ln117_1124_fu_783_p2 = (and_ln102_1422_reg_1644 | and_ln102_1417_reg_1626);

assign or_ln117_1125_fu_795_p2 = (or_ln117_1124_fu_783_p2 | and_ln102_1432_fu_738_p2);

assign or_ln117_1126_fu_885_p2 = (and_ln102_reg_1610_pp0_iter2_reg | and_ln102_1433_fu_866_p2);

assign or_ln117_1127_fu_828_p2 = (and_ln102_reg_1610_pp0_iter1_reg | and_ln102_1423_fu_720_p2);

assign or_ln117_1128_fu_897_p2 = (or_ln117_1127_reg_1683 | and_ln102_1434_fu_875_p2);

assign or_ln117_1129_fu_909_p2 = (and_ln102_reg_1610_pp0_iter2_reg | and_ln102_1418_reg_1661);

assign or_ln117_1130_fu_921_p2 = (or_ln117_1129_fu_909_p2 | and_ln102_1435_fu_880_p2);

assign or_ln117_1131_fu_935_p2 = (or_ln117_1129_fu_909_p2 | and_ln102_1424_fu_857_p2);

assign or_ln117_1132_fu_1020_p2 = (or_ln117_1131_reg_1713 | and_ln102_1436_fu_1001_p2);

assign or_ln117_1133_fu_1036_p2 = (icmp_ln86_reg_1436_pp0_iter3_reg | and_ln102_1437_fu_1006_p2);

assign or_ln117_1134_fu_1048_p2 = (icmp_ln86_reg_1436_pp0_iter3_reg | and_ln102_1425_reg_1707);

assign or_ln117_1135_fu_1060_p2 = (or_ln117_1134_fu_1048_p2 | and_ln102_1438_fu_1015_p2);

assign or_ln117_1136_fu_1074_p2 = (icmp_ln86_reg_1436_pp0_iter3_reg | and_ln102_1419_reg_1701);

assign or_ln117_1137_fu_1132_p2 = (or_ln117_1136_reg_1746 | and_ln102_1439_fu_1113_p2);

assign or_ln117_1138_fu_1094_p2 = (or_ln117_1136_fu_1074_p2 | and_ln102_1426_fu_991_p2);

assign or_ln117_1139_fu_1144_p2 = (or_ln117_1138_reg_1756 | and_ln102_1440_fu_1122_p2);

assign or_ln117_1140_fu_1100_p2 = (icmp_ln86_reg_1436_pp0_iter3_reg | and_ln102_1416_reg_1689);

assign or_ln117_1141_fu_1164_p2 = (or_ln117_1140_reg_1762 | and_ln102_1441_fu_1127_p2);

assign or_ln117_1142_fu_1176_p2 = (or_ln117_1140_reg_1762 | and_ln102_1427_fu_1109_p2);

assign or_ln117_1143_fu_1221_p2 = (or_ln117_1142_reg_1770 | and_ln102_1442_fu_1211_p2);

assign or_ln117_1144_fu_1226_p2 = (or_ln117_1140_reg_1762_pp0_iter5_reg | and_ln102_1420_reg_1728_pp0_iter5_reg);

assign or_ln117_1145_fu_1237_p2 = (or_ln117_1144_fu_1226_p2 | and_ln102_1443_fu_1216_p2);

assign or_ln117_1146_fu_1251_p2 = (or_ln117_1144_fu_1226_p2 | and_ln102_1428_fu_1202_p2);

assign or_ln117_1147_fu_1288_p2 = (or_ln117_1146_reg_1780 | and_ln102_1444_fu_1283_p2);

assign or_ln117_fu_690_p2 = (and_ln102_1430_fu_684_p2 | and_ln102_1421_fu_664_p2);

assign select_ln117_1225_fu_760_p3 = ((or_ln117_reg_1650[0:0] == 1'b1) ? select_ln117_fu_753_p3 : 2'd3);

assign select_ln117_1226_fu_776_p3 = ((and_ln102_1417_reg_1626[0:0] == 1'b1) ? zext_ln117_133_fu_767_p1 : 3'd4);

assign select_ln117_1227_fu_787_p3 = ((or_ln117_1123_fu_771_p2[0:0] == 1'b1) ? select_ln117_1226_fu_776_p3 : 3'd5);

assign select_ln117_1228_fu_801_p3 = ((or_ln117_1124_fu_783_p2[0:0] == 1'b1) ? select_ln117_1227_fu_787_p3 : 3'd6);

assign select_ln117_1229_fu_809_p3 = ((or_ln117_1125_fu_795_p2[0:0] == 1'b1) ? select_ln117_1228_fu_801_p3 : 3'd7);

assign select_ln117_1230_fu_821_p3 = ((and_ln102_reg_1610_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_134_fu_817_p1 : 4'd8);

assign select_ln117_1231_fu_890_p3 = ((or_ln117_1126_fu_885_p2[0:0] == 1'b1) ? select_ln117_1230_reg_1678 : 4'd9);

assign select_ln117_1232_fu_902_p3 = ((or_ln117_1127_reg_1683[0:0] == 1'b1) ? select_ln117_1231_fu_890_p3 : 4'd10);

assign select_ln117_1233_fu_913_p3 = ((or_ln117_1128_fu_897_p2[0:0] == 1'b1) ? select_ln117_1232_fu_902_p3 : 4'd11);

assign select_ln117_1234_fu_927_p3 = ((or_ln117_1129_fu_909_p2[0:0] == 1'b1) ? select_ln117_1233_fu_913_p3 : 4'd12);

assign select_ln117_1235_fu_941_p3 = ((or_ln117_1130_fu_921_p2[0:0] == 1'b1) ? select_ln117_1234_fu_927_p3 : 4'd13);

assign select_ln117_1236_fu_949_p3 = ((or_ln117_1131_fu_935_p2[0:0] == 1'b1) ? select_ln117_1235_fu_941_p3 : 4'd14);

assign select_ln117_1237_fu_1025_p3 = ((or_ln117_1132_fu_1020_p2[0:0] == 1'b1) ? select_ln117_1236_reg_1718 : 4'd15);

assign select_ln117_1238_fu_1041_p3 = ((icmp_ln86_reg_1436_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_135_fu_1032_p1 : 5'd16);

assign select_ln117_1239_fu_1052_p3 = ((or_ln117_1133_fu_1036_p2[0:0] == 1'b1) ? select_ln117_1238_fu_1041_p3 : 5'd17);

assign select_ln117_1240_fu_1066_p3 = ((or_ln117_1134_fu_1048_p2[0:0] == 1'b1) ? select_ln117_1239_fu_1052_p3 : 5'd18);

assign select_ln117_1241_fu_1078_p3 = ((or_ln117_1135_fu_1060_p2[0:0] == 1'b1) ? select_ln117_1240_fu_1066_p3 : 5'd19);

assign select_ln117_1242_fu_1086_p3 = ((or_ln117_1136_fu_1074_p2[0:0] == 1'b1) ? select_ln117_1241_fu_1078_p3 : 5'd20);

assign select_ln117_1243_fu_1137_p3 = ((or_ln117_1137_fu_1132_p2[0:0] == 1'b1) ? select_ln117_1242_reg_1751 : 5'd21);

assign select_ln117_1244_fu_1149_p3 = ((or_ln117_1138_reg_1756[0:0] == 1'b1) ? select_ln117_1243_fu_1137_p3 : 5'd22);

assign select_ln117_1245_fu_1156_p3 = ((or_ln117_1139_fu_1144_p2[0:0] == 1'b1) ? select_ln117_1244_fu_1149_p3 : 5'd23);

assign select_ln117_1246_fu_1169_p3 = ((or_ln117_1140_reg_1762[0:0] == 1'b1) ? select_ln117_1245_fu_1156_p3 : 5'd24);

assign select_ln117_1247_fu_1181_p3 = ((or_ln117_1141_fu_1164_p2[0:0] == 1'b1) ? select_ln117_1246_fu_1169_p3 : 5'd25);

assign select_ln117_1248_fu_1189_p3 = ((or_ln117_1142_fu_1176_p2[0:0] == 1'b1) ? select_ln117_1247_fu_1181_p3 : 5'd26);

assign select_ln117_1249_fu_1230_p3 = ((or_ln117_1143_fu_1221_p2[0:0] == 1'b1) ? select_ln117_1248_reg_1775 : 5'd27);

assign select_ln117_1250_fu_1243_p3 = ((or_ln117_1144_fu_1226_p2[0:0] == 1'b1) ? select_ln117_1249_fu_1230_p3 : 5'd28);

assign select_ln117_1251_fu_1257_p3 = ((or_ln117_1145_fu_1237_p2[0:0] == 1'b1) ? select_ln117_1250_fu_1243_p3 : 5'd29);

assign select_ln117_1252_fu_1265_p3 = ((or_ln117_1146_fu_1251_p2[0:0] == 1'b1) ? select_ln117_1251_fu_1257_p3 : 5'd30);

assign select_ln117_fu_753_p3 = ((and_ln102_1421_reg_1638[0:0] == 1'b1) ? zext_ln117_fu_749_p1 : 2'd2);

assign tmp_18_fu_594_p4 = {{p_read10_int_reg[17:4]}};

assign tmp_fu_566_p4 = {{p_read19_int_reg[17:3]}};

assign xor_ln104_600_fu_640_p2 = (icmp_ln86_1267_reg_1447 ^ 1'd1);

assign xor_ln104_601_fu_837_p2 = (icmp_ln86_1268_reg_1452_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_602_fu_654_p2 = (icmp_ln86_1269_reg_1458 ^ 1'd1);

assign xor_ln104_603_fu_705_p2 = (icmp_ln86_1270_reg_1464_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_604_fu_957_p2 = (icmp_ln86_1271_reg_1470_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_605_fu_971_p2 = (icmp_ln86_1272_reg_1476_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_606_fu_669_p2 = (icmp_ln86_1273_reg_1482 ^ 1'd1);

assign xor_ln104_607_fu_715_p2 = (icmp_ln86_1274_reg_1488_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_608_fu_852_p2 = (icmp_ln86_1275_reg_1494_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_609_fu_981_p2 = (icmp_ln86_1276_reg_1500_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_610_fu_986_p2 = (icmp_ln86_1277_reg_1506_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_611_fu_1104_p2 = (icmp_ln86_1278_reg_1512_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_612_fu_1197_p2 = (icmp_ln86_1279_reg_1518_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_613_fu_1273_p2 = (icmp_ln86_1280_reg_1524_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_696_p2 = (icmp_ln86_reg_1436_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_743_p2 = (1'd1 ^ and_ln102_1429_fu_725_p2);

assign zext_ln117_133_fu_767_p1 = select_ln117_1225_fu_760_p3;

assign zext_ln117_134_fu_817_p1 = select_ln117_1229_fu_809_p3;

assign zext_ln117_135_fu_1032_p1 = select_ln117_1237_fu_1025_p3;

assign zext_ln117_fu_749_p1 = xor_ln117_fu_743_p2;

endmodule //conifer_jettag_accelerator_decision_function_55
