module module_0 (
    input [id_1 : id_1] id_2,
    input id_3,
    output [id_2 : id_3] id_4,
    input logic [id_1 : {  1  ,  id_3  }] id_5,
    input [id_5 : id_4] id_6,
    output logic [id_6 : id_3] id_7,
    output [id_4 : id_5] id_8,
    input id_9,
    input [id_5 : id_4] id_10,
    output id_11,
    input id_12,
    output [id_5 : id_1] id_13,
    output [id_12 : id_4] id_14,
    input [id_6 : 1] id_15,
    input id_16
);
  id_17 id_18 (
      .id_11(id_3),
      .id_16(id_9[id_15]),
      .id_12(id_3),
      .id_12(id_9)
  );
  logic id_19;
  id_20 id_21 (
      .id_12(id_14),
      .id_19(id_13),
      .id_15(id_2)
  );
endmodule
