m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Uncle/Desktop/FPGA
vtest
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 X3]]Vd`J`RU0:=JeY@4RE2
IS4BHfO<6f]@j6OaGLfPDU1
!s105 test_sv_unit
S1
R0
w1646445673
8test.sv
Ftest.sv
L0 1
OL;L;10.6c;65
!s108 1646445677.000000
!s107 test.sv|
!s90 -reportprogress|300|test.sv|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
