

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_52_3'
================================================================
* Date:           Fri Sep 13 08:58:29 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.450 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_3  |       68|       68|        60|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 60


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 1
  Pipeline-0 : II = 1, D = 60, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 63 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln55_56_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_56"   --->   Operation 64 'read' 'zext_ln55_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln55_55_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_55"   --->   Operation 65 'read' 'zext_ln55_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln55_54_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_54"   --->   Operation 66 'read' 'zext_ln55_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln55_53_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_53"   --->   Operation 67 'read' 'zext_ln55_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln55_52_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_52"   --->   Operation 68 'read' 'zext_ln55_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln55_51_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_51"   --->   Operation 69 'read' 'zext_ln55_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln55_50_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_50"   --->   Operation 70 'read' 'zext_ln55_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln55_49_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_49"   --->   Operation 71 'read' 'zext_ln55_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln55_48_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_48"   --->   Operation 72 'read' 'zext_ln55_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln55_47_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_47"   --->   Operation 73 'read' 'zext_ln55_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln55_46_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_46"   --->   Operation 74 'read' 'zext_ln55_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln55_45_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_45"   --->   Operation 75 'read' 'zext_ln55_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln55_44_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_44"   --->   Operation 76 'read' 'zext_ln55_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln55_43_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_43"   --->   Operation 77 'read' 'zext_ln55_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln55_42_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_42"   --->   Operation 78 'read' 'zext_ln55_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln55_41_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_41"   --->   Operation 79 'read' 'zext_ln55_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln55_40_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_40"   --->   Operation 80 'read' 'zext_ln55_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln55_39_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_39"   --->   Operation 81 'read' 'zext_ln55_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln55_38_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_38"   --->   Operation 82 'read' 'zext_ln55_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln55_37_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_37"   --->   Operation 83 'read' 'zext_ln55_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln55_36_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_36"   --->   Operation 84 'read' 'zext_ln55_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln55_35_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_35"   --->   Operation 85 'read' 'zext_ln55_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln55_34_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_34"   --->   Operation 86 'read' 'zext_ln55_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln55_33_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_33"   --->   Operation 87 'read' 'zext_ln55_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln55_32_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_32"   --->   Operation 88 'read' 'zext_ln55_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln55_31_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_31"   --->   Operation 89 'read' 'zext_ln55_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln55_30_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_30"   --->   Operation 90 'read' 'zext_ln55_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln55_29_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_29"   --->   Operation 91 'read' 'zext_ln55_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln55_28_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_28"   --->   Operation 92 'read' 'zext_ln55_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln55_27_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_27"   --->   Operation 93 'read' 'zext_ln55_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln55_26_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_26"   --->   Operation 94 'read' 'zext_ln55_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln55_25_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_25"   --->   Operation 95 'read' 'zext_ln55_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln55_24_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_24"   --->   Operation 96 'read' 'zext_ln55_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln55_23_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_23"   --->   Operation 97 'read' 'zext_ln55_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln55_22_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_22"   --->   Operation 98 'read' 'zext_ln55_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln55_21_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_21"   --->   Operation 99 'read' 'zext_ln55_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln55_20_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_20"   --->   Operation 100 'read' 'zext_ln55_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln55_19_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_19"   --->   Operation 101 'read' 'zext_ln55_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln55_18_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_18"   --->   Operation 102 'read' 'zext_ln55_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln55_17_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_17"   --->   Operation 103 'read' 'zext_ln55_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln55_16_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_16"   --->   Operation 104 'read' 'zext_ln55_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln55_15_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_15"   --->   Operation 105 'read' 'zext_ln55_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln55_14_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_14"   --->   Operation 106 'read' 'zext_ln55_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln55_13_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_13"   --->   Operation 107 'read' 'zext_ln55_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln55_12_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_12"   --->   Operation 108 'read' 'zext_ln55_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln55_11_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_11"   --->   Operation 109 'read' 'zext_ln55_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln55_10_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_10"   --->   Operation 110 'read' 'zext_ln55_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln55_9_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_9"   --->   Operation 111 'read' 'zext_ln55_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln55_8_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_8"   --->   Operation 112 'read' 'zext_ln55_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln55_7_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_7"   --->   Operation 113 'read' 'zext_ln55_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln55_6_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_6"   --->   Operation 114 'read' 'zext_ln55_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln55_5_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_5"   --->   Operation 115 'read' 'zext_ln55_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln55_4_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_4"   --->   Operation 116 'read' 'zext_ln55_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln55_3_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_3"   --->   Operation 117 'read' 'zext_ln55_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln55_2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_2"   --->   Operation 118 'read' 'zext_ln55_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln55_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55_1"   --->   Operation 119 'read' 'zext_ln55_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln55_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln55"   --->   Operation 120 'read' 'zext_ln55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln55_56_cast = zext i15 %zext_ln55_56_read"   --->   Operation 121 'zext' 'zext_ln55_56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln55_55_cast = zext i15 %zext_ln55_55_read"   --->   Operation 122 'zext' 'zext_ln55_55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln55_54_cast = zext i15 %zext_ln55_54_read"   --->   Operation 123 'zext' 'zext_ln55_54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln55_53_cast = zext i15 %zext_ln55_53_read"   --->   Operation 124 'zext' 'zext_ln55_53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln55_52_cast = zext i15 %zext_ln55_52_read"   --->   Operation 125 'zext' 'zext_ln55_52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln55_51_cast = zext i15 %zext_ln55_51_read"   --->   Operation 126 'zext' 'zext_ln55_51_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln55_50_cast = zext i15 %zext_ln55_50_read"   --->   Operation 127 'zext' 'zext_ln55_50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln55_49_cast = zext i15 %zext_ln55_49_read"   --->   Operation 128 'zext' 'zext_ln55_49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln55_48_cast = zext i15 %zext_ln55_48_read"   --->   Operation 129 'zext' 'zext_ln55_48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln55_47_cast = zext i15 %zext_ln55_47_read"   --->   Operation 130 'zext' 'zext_ln55_47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln55_46_cast = zext i15 %zext_ln55_46_read"   --->   Operation 131 'zext' 'zext_ln55_46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln55_45_cast = zext i15 %zext_ln55_45_read"   --->   Operation 132 'zext' 'zext_ln55_45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln55_44_cast = zext i15 %zext_ln55_44_read"   --->   Operation 133 'zext' 'zext_ln55_44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln55_43_cast = zext i15 %zext_ln55_43_read"   --->   Operation 134 'zext' 'zext_ln55_43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln55_42_cast = zext i15 %zext_ln55_42_read"   --->   Operation 135 'zext' 'zext_ln55_42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln55_41_cast = zext i15 %zext_ln55_41_read"   --->   Operation 136 'zext' 'zext_ln55_41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln55_40_cast = zext i15 %zext_ln55_40_read"   --->   Operation 137 'zext' 'zext_ln55_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln55_39_cast = zext i15 %zext_ln55_39_read"   --->   Operation 138 'zext' 'zext_ln55_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln55_38_cast = zext i15 %zext_ln55_38_read"   --->   Operation 139 'zext' 'zext_ln55_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln55_37_cast = zext i15 %zext_ln55_37_read"   --->   Operation 140 'zext' 'zext_ln55_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln55_36_cast = zext i15 %zext_ln55_36_read"   --->   Operation 141 'zext' 'zext_ln55_36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln55_35_cast = zext i15 %zext_ln55_35_read"   --->   Operation 142 'zext' 'zext_ln55_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln55_34_cast = zext i15 %zext_ln55_34_read"   --->   Operation 143 'zext' 'zext_ln55_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln55_33_cast = zext i15 %zext_ln55_33_read"   --->   Operation 144 'zext' 'zext_ln55_33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln55_32_cast = zext i15 %zext_ln55_32_read"   --->   Operation 145 'zext' 'zext_ln55_32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln55_31_cast = zext i15 %zext_ln55_31_read"   --->   Operation 146 'zext' 'zext_ln55_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln55_30_cast = zext i15 %zext_ln55_30_read"   --->   Operation 147 'zext' 'zext_ln55_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln55_29_cast = zext i15 %zext_ln55_29_read"   --->   Operation 148 'zext' 'zext_ln55_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln55_28_cast = zext i15 %zext_ln55_28_read"   --->   Operation 149 'zext' 'zext_ln55_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln55_27_cast = zext i15 %zext_ln55_27_read"   --->   Operation 150 'zext' 'zext_ln55_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln55_26_cast = zext i15 %zext_ln55_26_read"   --->   Operation 151 'zext' 'zext_ln55_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln55_25_cast = zext i15 %zext_ln55_25_read"   --->   Operation 152 'zext' 'zext_ln55_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln55_24_cast = zext i15 %zext_ln55_24_read"   --->   Operation 153 'zext' 'zext_ln55_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln55_23_cast = zext i15 %zext_ln55_23_read"   --->   Operation 154 'zext' 'zext_ln55_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln55_22_cast = zext i15 %zext_ln55_22_read"   --->   Operation 155 'zext' 'zext_ln55_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln55_21_cast = zext i15 %zext_ln55_21_read"   --->   Operation 156 'zext' 'zext_ln55_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln55_20_cast = zext i15 %zext_ln55_20_read"   --->   Operation 157 'zext' 'zext_ln55_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln55_19_cast = zext i15 %zext_ln55_19_read"   --->   Operation 158 'zext' 'zext_ln55_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln55_18_cast = zext i15 %zext_ln55_18_read"   --->   Operation 159 'zext' 'zext_ln55_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln55_17_cast = zext i15 %zext_ln55_17_read"   --->   Operation 160 'zext' 'zext_ln55_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln55_16_cast = zext i15 %zext_ln55_16_read"   --->   Operation 161 'zext' 'zext_ln55_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln55_15_cast = zext i15 %zext_ln55_15_read"   --->   Operation 162 'zext' 'zext_ln55_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln55_14_cast = zext i15 %zext_ln55_14_read"   --->   Operation 163 'zext' 'zext_ln55_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln55_13_cast = zext i15 %zext_ln55_13_read"   --->   Operation 164 'zext' 'zext_ln55_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln55_12_cast = zext i15 %zext_ln55_12_read"   --->   Operation 165 'zext' 'zext_ln55_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln55_11_cast = zext i15 %zext_ln55_11_read"   --->   Operation 166 'zext' 'zext_ln55_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln55_10_cast = zext i15 %zext_ln55_10_read"   --->   Operation 167 'zext' 'zext_ln55_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln55_9_cast = zext i15 %zext_ln55_9_read"   --->   Operation 168 'zext' 'zext_ln55_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln55_8_cast = zext i15 %zext_ln55_8_read"   --->   Operation 169 'zext' 'zext_ln55_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln55_7_cast = zext i15 %zext_ln55_7_read"   --->   Operation 170 'zext' 'zext_ln55_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln55_6_cast = zext i15 %zext_ln55_6_read"   --->   Operation 171 'zext' 'zext_ln55_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln55_5_cast = zext i15 %zext_ln55_5_read"   --->   Operation 172 'zext' 'zext_ln55_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln55_4_cast = zext i15 %zext_ln55_4_read"   --->   Operation 173 'zext' 'zext_ln55_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln55_3_cast = zext i15 %zext_ln55_3_read"   --->   Operation 174 'zext' 'zext_ln55_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln55_2_cast = zext i15 %zext_ln55_2_read"   --->   Operation 175 'zext' 'zext_ln55_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln55_1_cast = zext i15 %zext_ln55_1_read"   --->   Operation 176 'zext' 'zext_ln55_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln55_cast = zext i15 %zext_ln55_read"   --->   Operation 177 'zext' 'zext_ln55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 178 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31"   --->   Operation 179 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [nn.cpp:52]   --->   Operation 180 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 181 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (1.77ns)   --->   "%icmp_ln52 = icmp_eq  i4 %i_1, i4 10" [nn.cpp:52]   --->   Operation 182 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (1.77ns)   --->   "%add_ln52 = add i4 %i_1, i4 1" [nn.cpp:52]   --->   Operation 183 'add' 'add_ln52' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.body31.split, void %for.end56.exitStub" [nn.cpp:52]   --->   Operation 184 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%i_1_cast = zext i4 %i_1" [nn.cpp:52]   --->   Operation 185 'zext' 'i_1_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%layer2_weights_0_addr = getelementptr i11 %layer2_weights_0, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 186 'getelementptr' 'layer2_weights_0_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 187 [2/2] (2.15ns)   --->   "%layer2_weights_0_load = load i4 %layer2_weights_0_addr" [nn.cpp:55]   --->   Operation 187 'load' 'layer2_weights_0_load' <Predicate = (!icmp_ln52)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%layer2_weights_1_addr = getelementptr i7 %layer2_weights_1, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 188 'getelementptr' 'layer2_weights_1_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 189 [2/2] (2.15ns)   --->   "%layer2_weights_1_load = load i4 %layer2_weights_1_addr" [nn.cpp:55]   --->   Operation 189 'load' 'layer2_weights_1_load' <Predicate = (!icmp_ln52)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_1 : Operation 190 [1/1] (1.61ns)   --->   "%store_ln52 = store i4 %add_ln52, i4 %i" [nn.cpp:52]   --->   Operation 190 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 191 [1/2] (2.15ns)   --->   "%layer2_weights_0_load = load i4 %layer2_weights_0_addr" [nn.cpp:55]   --->   Operation 191 'load' 'layer2_weights_0_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_2 : Operation 192 [1/2] (2.15ns)   --->   "%layer2_weights_1_load = load i4 %layer2_weights_1_addr" [nn.cpp:55]   --->   Operation 192 'load' 'layer2_weights_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i7 %layer2_weights_1_load" [nn.cpp:55]   --->   Operation 193 'sext' 'sext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [3/3] (1.45ns) (grouped into DSP with root node add_ln55)   --->   "%mul_ln55_1 = mul i22 %sext_ln55_1, i22 %zext_ln55_1_cast" [nn.cpp:55]   --->   Operation 194 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%layer2_weights_2_addr = getelementptr i10 %layer2_weights_2, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 195 'getelementptr' 'layer2_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [2/2] (2.15ns)   --->   "%layer2_weights_2_load = load i4 %layer2_weights_2_addr" [nn.cpp:55]   --->   Operation 196 'load' 'layer2_weights_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i11 %layer2_weights_0_load" [nn.cpp:55]   --->   Operation 197 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (5.58ns)   --->   "%mul_ln55 = mul i24 %sext_ln55, i24 %zext_ln55_cast" [nn.cpp:55]   --->   Operation 198 'mul' 'mul_ln55' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [2/3] (1.45ns) (grouped into DSP with root node add_ln55)   --->   "%mul_ln55_1 = mul i22 %sext_ln55_1, i22 %zext_ln55_1_cast" [nn.cpp:55]   --->   Operation 199 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln55, i32 8, i32 23" [nn.cpp:55]   --->   Operation 200 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/2] (2.15ns)   --->   "%layer2_weights_2_load = load i4 %layer2_weights_2_addr" [nn.cpp:55]   --->   Operation 201 'load' 'layer2_weights_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln55_3 = sext i10 %layer2_weights_2_load" [nn.cpp:55]   --->   Operation 202 'sext' 'sext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_1)   --->   "%mul_ln55_2 = mul i24 %sext_ln55_3, i24 %zext_ln55_2_cast" [nn.cpp:55]   --->   Operation 203 'mul' 'mul_ln55_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%layer2_weights_3_addr = getelementptr i11 %layer2_weights_3, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 204 'getelementptr' 'layer2_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [2/2] (2.15ns)   --->   "%layer2_weights_3_load = load i4 %layer2_weights_3_addr" [nn.cpp:55]   --->   Operation 205 'load' 'layer2_weights_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 206 [1/3] (0.00ns) (grouped into DSP with root node add_ln55)   --->   "%mul_ln55_1 = mul i22 %sext_ln55_1, i22 %zext_ln55_1_cast" [nn.cpp:55]   --->   Operation 206 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:55]   --->   Operation 207 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into DSP with root node add_ln55)   --->   "%sext_ln55_2 = sext i22 %mul_ln55_1" [nn.cpp:55]   --->   Operation 208 'sext' 'sext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55 = add i24 %shl_ln1, i24 %sext_ln55_2" [nn.cpp:55]   --->   Operation 209 'add' 'add_ln55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_1)   --->   "%mul_ln55_2 = mul i24 %sext_ln55_3, i24 %zext_ln55_2_cast" [nn.cpp:55]   --->   Operation 210 'mul' 'mul_ln55_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/2] (2.15ns)   --->   "%layer2_weights_3_load = load i4 %layer2_weights_3_addr" [nn.cpp:55]   --->   Operation 211 'load' 'layer2_weights_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln55_4 = sext i11 %layer2_weights_3_load" [nn.cpp:55]   --->   Operation 212 'sext' 'sext_ln55_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_2)   --->   "%mul_ln55_3 = mul i24 %sext_ln55_4, i24 %zext_ln55_3_cast" [nn.cpp:55]   --->   Operation 213 'mul' 'mul_ln55_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%layer2_weights_4_addr = getelementptr i10 %layer2_weights_4, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 214 'getelementptr' 'layer2_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [2/2] (2.15ns)   --->   "%layer2_weights_4_load = load i4 %layer2_weights_4_addr" [nn.cpp:55]   --->   Operation 215 'load' 'layer2_weights_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 216 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55 = add i24 %shl_ln1, i24 %sext_ln55_2" [nn.cpp:55]   --->   Operation 216 'add' 'add_ln55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 217 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_1)   --->   "%mul_ln55_2 = mul i24 %sext_ln55_3, i24 %zext_ln55_2_cast" [nn.cpp:55]   --->   Operation 217 'mul' 'mul_ln55_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55, i32 8, i32 23" [nn.cpp:55]   --->   Operation 218 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln55_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:55]   --->   Operation 219 'bitconcatenate' 'shl_ln55_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_1 = add i24 %shl_ln55_1, i24 %mul_ln55_2" [nn.cpp:55]   --->   Operation 220 'add' 'add_ln55_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_2)   --->   "%mul_ln55_3 = mul i24 %sext_ln55_4, i24 %zext_ln55_3_cast" [nn.cpp:55]   --->   Operation 221 'mul' 'mul_ln55_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [1/2] (2.15ns)   --->   "%layer2_weights_4_load = load i4 %layer2_weights_4_addr" [nn.cpp:55]   --->   Operation 222 'load' 'layer2_weights_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln55_5 = sext i10 %layer2_weights_4_load" [nn.cpp:55]   --->   Operation 223 'sext' 'sext_ln55_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_3)   --->   "%mul_ln55_4 = mul i24 %sext_ln55_5, i24 %zext_ln55_4_cast" [nn.cpp:55]   --->   Operation 224 'mul' 'mul_ln55_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%layer2_weights_5_addr = getelementptr i8 %layer2_weights_5, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 225 'getelementptr' 'layer2_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [2/2] (2.15ns)   --->   "%layer2_weights_5_load = load i4 %layer2_weights_5_addr" [nn.cpp:55]   --->   Operation 226 'load' 'layer2_weights_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 227 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_1 = add i24 %shl_ln55_1, i24 %mul_ln55_2" [nn.cpp:55]   --->   Operation 227 'add' 'add_ln55_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 228 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_2)   --->   "%mul_ln55_3 = mul i24 %sext_ln55_4, i24 %zext_ln55_3_cast" [nn.cpp:55]   --->   Operation 228 'mul' 'mul_ln55_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_1, i32 8, i32 23" [nn.cpp:55]   --->   Operation 229 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln55_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0" [nn.cpp:55]   --->   Operation 230 'bitconcatenate' 'shl_ln55_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_2 = add i24 %shl_ln55_2, i24 %mul_ln55_3" [nn.cpp:55]   --->   Operation 231 'add' 'add_ln55_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 232 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_3)   --->   "%mul_ln55_4 = mul i24 %sext_ln55_5, i24 %zext_ln55_4_cast" [nn.cpp:55]   --->   Operation 232 'mul' 'mul_ln55_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 233 [1/2] (2.15ns)   --->   "%layer2_weights_5_load = load i4 %layer2_weights_5_addr" [nn.cpp:55]   --->   Operation 233 'load' 'layer2_weights_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln55_6 = sext i8 %layer2_weights_5_load" [nn.cpp:55]   --->   Operation 234 'sext' 'sext_ln55_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_4)   --->   "%mul_ln55_5 = mul i23 %sext_ln55_6, i23 %zext_ln55_5_cast" [nn.cpp:55]   --->   Operation 235 'mul' 'mul_ln55_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%layer2_weights_6_addr = getelementptr i9 %layer2_weights_6, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 236 'getelementptr' 'layer2_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [2/2] (2.15ns)   --->   "%layer2_weights_6_load = load i4 %layer2_weights_6_addr" [nn.cpp:55]   --->   Operation 237 'load' 'layer2_weights_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 238 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_2 = add i24 %shl_ln55_2, i24 %mul_ln55_3" [nn.cpp:55]   --->   Operation 238 'add' 'add_ln55_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 239 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_3)   --->   "%mul_ln55_4 = mul i24 %sext_ln55_5, i24 %zext_ln55_4_cast" [nn.cpp:55]   --->   Operation 239 'mul' 'mul_ln55_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_2, i32 8, i32 23" [nn.cpp:55]   --->   Operation 240 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln55_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0" [nn.cpp:55]   --->   Operation 241 'bitconcatenate' 'shl_ln55_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_3 = add i24 %shl_ln55_3, i24 %mul_ln55_4" [nn.cpp:55]   --->   Operation 242 'add' 'add_ln55_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 243 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_4)   --->   "%mul_ln55_5 = mul i23 %sext_ln55_6, i23 %zext_ln55_5_cast" [nn.cpp:55]   --->   Operation 243 'mul' 'mul_ln55_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 244 [1/2] (2.15ns)   --->   "%layer2_weights_6_load = load i4 %layer2_weights_6_addr" [nn.cpp:55]   --->   Operation 244 'load' 'layer2_weights_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln55_8 = sext i9 %layer2_weights_6_load" [nn.cpp:55]   --->   Operation 245 'sext' 'sext_ln55_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_5)   --->   "%mul_ln55_6 = mul i24 %sext_ln55_8, i24 %zext_ln55_6_cast" [nn.cpp:55]   --->   Operation 246 'mul' 'mul_ln55_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%layer2_weights_7_addr = getelementptr i11 %layer2_weights_7, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 247 'getelementptr' 'layer2_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [2/2] (2.15ns)   --->   "%layer2_weights_7_load = load i4 %layer2_weights_7_addr" [nn.cpp:55]   --->   Operation 248 'load' 'layer2_weights_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 249 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_3 = add i24 %shl_ln55_3, i24 %mul_ln55_4" [nn.cpp:55]   --->   Operation 249 'add' 'add_ln55_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 250 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_4)   --->   "%mul_ln55_5 = mul i23 %sext_ln55_6, i23 %zext_ln55_5_cast" [nn.cpp:55]   --->   Operation 250 'mul' 'mul_ln55_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_3, i32 8, i32 23" [nn.cpp:55]   --->   Operation 251 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln55_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:55]   --->   Operation 252 'bitconcatenate' 'shl_ln55_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_4)   --->   "%sext_ln55_7 = sext i23 %mul_ln55_5" [nn.cpp:55]   --->   Operation 253 'sext' 'sext_ln55_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_4 = add i24 %shl_ln55_4, i24 %sext_ln55_7" [nn.cpp:55]   --->   Operation 254 'add' 'add_ln55_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 255 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_5)   --->   "%mul_ln55_6 = mul i24 %sext_ln55_8, i24 %zext_ln55_6_cast" [nn.cpp:55]   --->   Operation 255 'mul' 'mul_ln55_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 256 [1/2] (2.15ns)   --->   "%layer2_weights_7_load = load i4 %layer2_weights_7_addr" [nn.cpp:55]   --->   Operation 256 'load' 'layer2_weights_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln55_9 = sext i11 %layer2_weights_7_load" [nn.cpp:55]   --->   Operation 257 'sext' 'sext_ln55_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_6)   --->   "%mul_ln55_7 = mul i24 %sext_ln55_9, i24 %zext_ln55_7_cast" [nn.cpp:55]   --->   Operation 258 'mul' 'mul_ln55_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%layer2_weights_8_addr = getelementptr i11 %layer2_weights_8, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 259 'getelementptr' 'layer2_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [2/2] (2.15ns)   --->   "%layer2_weights_8_load = load i4 %layer2_weights_8_addr" [nn.cpp:55]   --->   Operation 260 'load' 'layer2_weights_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 261 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_4 = add i24 %shl_ln55_4, i24 %sext_ln55_7" [nn.cpp:55]   --->   Operation 261 'add' 'add_ln55_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 262 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_5)   --->   "%mul_ln55_6 = mul i24 %sext_ln55_8, i24 %zext_ln55_6_cast" [nn.cpp:55]   --->   Operation 262 'mul' 'mul_ln55_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_4, i32 8, i32 23" [nn.cpp:55]   --->   Operation 263 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln55_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:55]   --->   Operation 264 'bitconcatenate' 'shl_ln55_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_5 = add i24 %shl_ln55_5, i24 %mul_ln55_6" [nn.cpp:55]   --->   Operation 265 'add' 'add_ln55_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 266 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_6)   --->   "%mul_ln55_7 = mul i24 %sext_ln55_9, i24 %zext_ln55_7_cast" [nn.cpp:55]   --->   Operation 266 'mul' 'mul_ln55_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 267 [1/2] (2.15ns)   --->   "%layer2_weights_8_load = load i4 %layer2_weights_8_addr" [nn.cpp:55]   --->   Operation 267 'load' 'layer2_weights_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln55_57 = zext i11 %layer2_weights_8_load" [nn.cpp:55]   --->   Operation 268 'zext' 'zext_ln55_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_7)   --->   "%mul_ln55_8 = mul i24 %zext_ln55_57, i24 %zext_ln55_8_cast" [nn.cpp:55]   --->   Operation 269 'mul' 'mul_ln55_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%layer2_weights_9_addr = getelementptr i11 %layer2_weights_9, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 270 'getelementptr' 'layer2_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [2/2] (2.15ns)   --->   "%layer2_weights_9_load = load i4 %layer2_weights_9_addr" [nn.cpp:55]   --->   Operation 271 'load' 'layer2_weights_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 10 <SV = 9> <Delay = 4.20>
ST_10 : Operation 272 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_5 = add i24 %shl_ln55_5, i24 %mul_ln55_6" [nn.cpp:55]   --->   Operation 272 'add' 'add_ln55_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 273 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_6)   --->   "%mul_ln55_7 = mul i24 %sext_ln55_9, i24 %zext_ln55_7_cast" [nn.cpp:55]   --->   Operation 273 'mul' 'mul_ln55_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_5, i32 8, i32 23" [nn.cpp:55]   --->   Operation 274 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln55_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [nn.cpp:55]   --->   Operation 275 'bitconcatenate' 'shl_ln55_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_6 = add i24 %shl_ln55_6, i24 %mul_ln55_7" [nn.cpp:55]   --->   Operation 276 'add' 'add_ln55_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 277 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_7)   --->   "%mul_ln55_8 = mul i24 %zext_ln55_57, i24 %zext_ln55_8_cast" [nn.cpp:55]   --->   Operation 277 'mul' 'mul_ln55_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 278 [1/2] (2.15ns)   --->   "%layer2_weights_9_load = load i4 %layer2_weights_9_addr" [nn.cpp:55]   --->   Operation 278 'load' 'layer2_weights_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln55_10 = sext i11 %layer2_weights_9_load" [nn.cpp:55]   --->   Operation 279 'sext' 'sext_ln55_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_8)   --->   "%mul_ln55_9 = mul i24 %sext_ln55_10, i24 %zext_ln55_9_cast" [nn.cpp:55]   --->   Operation 280 'mul' 'mul_ln55_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%layer2_weights_12_addr = getelementptr i12 %layer2_weights_12, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 281 'getelementptr' 'layer2_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [2/2] (2.15ns)   --->   "%layer2_weights_12_load = load i4 %layer2_weights_12_addr" [nn.cpp:55]   --->   Operation 282 'load' 'layer2_weights_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 11 <SV = 10> <Delay = 4.20>
ST_11 : Operation 283 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_6 = add i24 %shl_ln55_6, i24 %mul_ln55_7" [nn.cpp:55]   --->   Operation 283 'add' 'add_ln55_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 284 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_7)   --->   "%mul_ln55_8 = mul i24 %zext_ln55_57, i24 %zext_ln55_8_cast" [nn.cpp:55]   --->   Operation 284 'mul' 'mul_ln55_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_6, i32 8, i32 23" [nn.cpp:55]   --->   Operation 285 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln55_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:55]   --->   Operation 286 'bitconcatenate' 'shl_ln55_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_7 = add i24 %shl_ln55_7, i24 %mul_ln55_8" [nn.cpp:55]   --->   Operation 287 'add' 'add_ln55_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 288 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_8)   --->   "%mul_ln55_9 = mul i24 %sext_ln55_10, i24 %zext_ln55_9_cast" [nn.cpp:55]   --->   Operation 288 'mul' 'mul_ln55_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 289 [1/2] (2.15ns)   --->   "%layer2_weights_12_load = load i4 %layer2_weights_12_addr" [nn.cpp:55]   --->   Operation 289 'load' 'layer2_weights_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln55_11 = sext i12 %layer2_weights_12_load" [nn.cpp:55]   --->   Operation 290 'sext' 'sext_ln55_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_9)   --->   "%mul_ln55_10 = mul i24 %sext_ln55_11, i24 %zext_ln55_10_cast" [nn.cpp:55]   --->   Operation 291 'mul' 'mul_ln55_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%layer2_weights_13_addr = getelementptr i10 %layer2_weights_13, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 292 'getelementptr' 'layer2_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [2/2] (2.15ns)   --->   "%layer2_weights_13_load = load i4 %layer2_weights_13_addr" [nn.cpp:55]   --->   Operation 293 'load' 'layer2_weights_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 12 <SV = 11> <Delay = 4.20>
ST_12 : Operation 294 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_7 = add i24 %shl_ln55_7, i24 %mul_ln55_8" [nn.cpp:55]   --->   Operation 294 'add' 'add_ln55_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 295 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_8)   --->   "%mul_ln55_9 = mul i24 %sext_ln55_10, i24 %zext_ln55_9_cast" [nn.cpp:55]   --->   Operation 295 'mul' 'mul_ln55_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_7, i32 8, i32 23" [nn.cpp:55]   --->   Operation 296 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%shl_ln55_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:55]   --->   Operation 297 'bitconcatenate' 'shl_ln55_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_8 = add i24 %shl_ln55_8, i24 %mul_ln55_9" [nn.cpp:55]   --->   Operation 298 'add' 'add_ln55_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 299 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_9)   --->   "%mul_ln55_10 = mul i24 %sext_ln55_11, i24 %zext_ln55_10_cast" [nn.cpp:55]   --->   Operation 299 'mul' 'mul_ln55_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 300 [1/2] (2.15ns)   --->   "%layer2_weights_13_load = load i4 %layer2_weights_13_addr" [nn.cpp:55]   --->   Operation 300 'load' 'layer2_weights_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln55_12 = sext i10 %layer2_weights_13_load" [nn.cpp:55]   --->   Operation 301 'sext' 'sext_ln55_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_10)   --->   "%mul_ln55_11 = mul i24 %sext_ln55_12, i24 %zext_ln55_11_cast" [nn.cpp:55]   --->   Operation 302 'mul' 'mul_ln55_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%layer2_weights_14_addr = getelementptr i11 %layer2_weights_14, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 303 'getelementptr' 'layer2_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [2/2] (2.15ns)   --->   "%layer2_weights_14_load = load i4 %layer2_weights_14_addr" [nn.cpp:55]   --->   Operation 304 'load' 'layer2_weights_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 13 <SV = 12> <Delay = 4.20>
ST_13 : Operation 305 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_8 = add i24 %shl_ln55_8, i24 %mul_ln55_9" [nn.cpp:55]   --->   Operation 305 'add' 'add_ln55_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 306 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_9)   --->   "%mul_ln55_10 = mul i24 %sext_ln55_11, i24 %zext_ln55_10_cast" [nn.cpp:55]   --->   Operation 306 'mul' 'mul_ln55_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_8, i32 8, i32 23" [nn.cpp:55]   --->   Operation 307 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%shl_ln55_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:55]   --->   Operation 308 'bitconcatenate' 'shl_ln55_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_9 = add i24 %shl_ln55_9, i24 %mul_ln55_10" [nn.cpp:55]   --->   Operation 309 'add' 'add_ln55_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 310 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_10)   --->   "%mul_ln55_11 = mul i24 %sext_ln55_12, i24 %zext_ln55_11_cast" [nn.cpp:55]   --->   Operation 310 'mul' 'mul_ln55_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 311 [1/2] (2.15ns)   --->   "%layer2_weights_14_load = load i4 %layer2_weights_14_addr" [nn.cpp:55]   --->   Operation 311 'load' 'layer2_weights_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln55_13 = sext i11 %layer2_weights_14_load" [nn.cpp:55]   --->   Operation 312 'sext' 'sext_ln55_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 313 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_11)   --->   "%mul_ln55_12 = mul i24 %sext_ln55_13, i24 %zext_ln55_12_cast" [nn.cpp:55]   --->   Operation 313 'mul' 'mul_ln55_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%layer2_weights_15_addr = getelementptr i11 %layer2_weights_15, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 314 'getelementptr' 'layer2_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 315 [2/2] (2.15ns)   --->   "%layer2_weights_15_load = load i4 %layer2_weights_15_addr" [nn.cpp:55]   --->   Operation 315 'load' 'layer2_weights_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 14 <SV = 13> <Delay = 4.20>
ST_14 : Operation 316 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_9 = add i24 %shl_ln55_9, i24 %mul_ln55_10" [nn.cpp:55]   --->   Operation 316 'add' 'add_ln55_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 317 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_10)   --->   "%mul_ln55_11 = mul i24 %sext_ln55_12, i24 %zext_ln55_11_cast" [nn.cpp:55]   --->   Operation 317 'mul' 'mul_ln55_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_9, i32 8, i32 23" [nn.cpp:55]   --->   Operation 318 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln55_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:55]   --->   Operation 319 'bitconcatenate' 'shl_ln55_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 320 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_10 = add i24 %shl_ln55_s, i24 %mul_ln55_11" [nn.cpp:55]   --->   Operation 320 'add' 'add_ln55_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 321 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_11)   --->   "%mul_ln55_12 = mul i24 %sext_ln55_13, i24 %zext_ln55_12_cast" [nn.cpp:55]   --->   Operation 321 'mul' 'mul_ln55_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 322 [1/2] (2.15ns)   --->   "%layer2_weights_15_load = load i4 %layer2_weights_15_addr" [nn.cpp:55]   --->   Operation 322 'load' 'layer2_weights_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_14 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln55_14 = sext i11 %layer2_weights_15_load" [nn.cpp:55]   --->   Operation 323 'sext' 'sext_ln55_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 324 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_12)   --->   "%mul_ln55_13 = mul i24 %sext_ln55_14, i24 %zext_ln55_13_cast" [nn.cpp:55]   --->   Operation 324 'mul' 'mul_ln55_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 325 [1/1] (0.00ns)   --->   "%layer2_weights_16_addr = getelementptr i11 %layer2_weights_16, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 325 'getelementptr' 'layer2_weights_16_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 326 [2/2] (2.15ns)   --->   "%layer2_weights_16_load = load i4 %layer2_weights_16_addr" [nn.cpp:55]   --->   Operation 326 'load' 'layer2_weights_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 15 <SV = 14> <Delay = 4.20>
ST_15 : Operation 327 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_10 = add i24 %shl_ln55_s, i24 %mul_ln55_11" [nn.cpp:55]   --->   Operation 327 'add' 'add_ln55_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 328 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_11)   --->   "%mul_ln55_12 = mul i24 %sext_ln55_13, i24 %zext_ln55_12_cast" [nn.cpp:55]   --->   Operation 328 'mul' 'mul_ln55_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_10, i32 8, i32 23" [nn.cpp:55]   --->   Operation 329 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln55_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:55]   --->   Operation 330 'bitconcatenate' 'shl_ln55_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 331 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_11 = add i24 %shl_ln55_10, i24 %mul_ln55_12" [nn.cpp:55]   --->   Operation 331 'add' 'add_ln55_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 332 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_12)   --->   "%mul_ln55_13 = mul i24 %sext_ln55_14, i24 %zext_ln55_13_cast" [nn.cpp:55]   --->   Operation 332 'mul' 'mul_ln55_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 333 [1/2] (2.15ns)   --->   "%layer2_weights_16_load = load i4 %layer2_weights_16_addr" [nn.cpp:55]   --->   Operation 333 'load' 'layer2_weights_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln55_15 = sext i11 %layer2_weights_16_load" [nn.cpp:55]   --->   Operation 334 'sext' 'sext_ln55_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 335 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_13)   --->   "%mul_ln55_14 = mul i24 %sext_ln55_15, i24 %zext_ln55_14_cast" [nn.cpp:55]   --->   Operation 335 'mul' 'mul_ln55_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%layer2_weights_18_addr = getelementptr i12 %layer2_weights_18, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 336 'getelementptr' 'layer2_weights_18_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 337 [2/2] (2.15ns)   --->   "%layer2_weights_18_load = load i4 %layer2_weights_18_addr" [nn.cpp:55]   --->   Operation 337 'load' 'layer2_weights_18_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 16 <SV = 15> <Delay = 4.20>
ST_16 : Operation 338 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_11 = add i24 %shl_ln55_10, i24 %mul_ln55_12" [nn.cpp:55]   --->   Operation 338 'add' 'add_ln55_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 339 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_12)   --->   "%mul_ln55_13 = mul i24 %sext_ln55_14, i24 %zext_ln55_13_cast" [nn.cpp:55]   --->   Operation 339 'mul' 'mul_ln55_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_11, i32 8, i32 23" [nn.cpp:55]   --->   Operation 340 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln55_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:55]   --->   Operation 341 'bitconcatenate' 'shl_ln55_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 342 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_12 = add i24 %shl_ln55_11, i24 %mul_ln55_13" [nn.cpp:55]   --->   Operation 342 'add' 'add_ln55_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 343 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_13)   --->   "%mul_ln55_14 = mul i24 %sext_ln55_15, i24 %zext_ln55_14_cast" [nn.cpp:55]   --->   Operation 343 'mul' 'mul_ln55_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 344 [1/2] (2.15ns)   --->   "%layer2_weights_18_load = load i4 %layer2_weights_18_addr" [nn.cpp:55]   --->   Operation 344 'load' 'layer2_weights_18_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln55_16 = sext i12 %layer2_weights_18_load" [nn.cpp:55]   --->   Operation 345 'sext' 'sext_ln55_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 346 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_14)   --->   "%mul_ln55_15 = mul i24 %sext_ln55_16, i24 %zext_ln55_15_cast" [nn.cpp:55]   --->   Operation 346 'mul' 'mul_ln55_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 347 [1/1] (0.00ns)   --->   "%layer2_weights_20_addr = getelementptr i10 %layer2_weights_20, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 347 'getelementptr' 'layer2_weights_20_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 348 [2/2] (2.15ns)   --->   "%layer2_weights_20_load = load i4 %layer2_weights_20_addr" [nn.cpp:55]   --->   Operation 348 'load' 'layer2_weights_20_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 17 <SV = 16> <Delay = 4.20>
ST_17 : Operation 349 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_12 = add i24 %shl_ln55_11, i24 %mul_ln55_13" [nn.cpp:55]   --->   Operation 349 'add' 'add_ln55_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 350 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_13)   --->   "%mul_ln55_14 = mul i24 %sext_ln55_15, i24 %zext_ln55_14_cast" [nn.cpp:55]   --->   Operation 350 'mul' 'mul_ln55_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_12, i32 8, i32 23" [nn.cpp:55]   --->   Operation 351 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%shl_ln55_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:55]   --->   Operation 352 'bitconcatenate' 'shl_ln55_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 353 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_13 = add i24 %shl_ln55_12, i24 %mul_ln55_14" [nn.cpp:55]   --->   Operation 353 'add' 'add_ln55_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 354 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_14)   --->   "%mul_ln55_15 = mul i24 %sext_ln55_16, i24 %zext_ln55_15_cast" [nn.cpp:55]   --->   Operation 354 'mul' 'mul_ln55_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 355 [1/2] (2.15ns)   --->   "%layer2_weights_20_load = load i4 %layer2_weights_20_addr" [nn.cpp:55]   --->   Operation 355 'load' 'layer2_weights_20_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln55_17 = sext i10 %layer2_weights_20_load" [nn.cpp:55]   --->   Operation 356 'sext' 'sext_ln55_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 357 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_15)   --->   "%mul_ln55_16 = mul i24 %sext_ln55_17, i24 %zext_ln55_16_cast" [nn.cpp:55]   --->   Operation 357 'mul' 'mul_ln55_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 358 [1/1] (0.00ns)   --->   "%layer2_weights_21_addr = getelementptr i10 %layer2_weights_21, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 358 'getelementptr' 'layer2_weights_21_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 359 [2/2] (2.15ns)   --->   "%layer2_weights_21_load = load i4 %layer2_weights_21_addr" [nn.cpp:55]   --->   Operation 359 'load' 'layer2_weights_21_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 360 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_13 = add i24 %shl_ln55_12, i24 %mul_ln55_14" [nn.cpp:55]   --->   Operation 360 'add' 'add_ln55_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 361 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_14)   --->   "%mul_ln55_15 = mul i24 %sext_ln55_16, i24 %zext_ln55_15_cast" [nn.cpp:55]   --->   Operation 361 'mul' 'mul_ln55_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_13, i32 8, i32 23" [nn.cpp:55]   --->   Operation 362 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 363 [1/1] (0.00ns)   --->   "%shl_ln55_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:55]   --->   Operation 363 'bitconcatenate' 'shl_ln55_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 364 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_14 = add i24 %shl_ln55_13, i24 %mul_ln55_15" [nn.cpp:55]   --->   Operation 364 'add' 'add_ln55_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 365 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_15)   --->   "%mul_ln55_16 = mul i24 %sext_ln55_17, i24 %zext_ln55_16_cast" [nn.cpp:55]   --->   Operation 365 'mul' 'mul_ln55_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 366 [1/2] (2.15ns)   --->   "%layer2_weights_21_load = load i4 %layer2_weights_21_addr" [nn.cpp:55]   --->   Operation 366 'load' 'layer2_weights_21_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_18 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln55_58 = zext i10 %layer2_weights_21_load" [nn.cpp:55]   --->   Operation 367 'zext' 'zext_ln55_58' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 368 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_16)   --->   "%mul_ln55_17 = mul i24 %zext_ln55_58, i24 %zext_ln55_17_cast" [nn.cpp:55]   --->   Operation 368 'mul' 'mul_ln55_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 369 [1/1] (0.00ns)   --->   "%layer2_weights_22_addr = getelementptr i6 %layer2_weights_22, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 369 'getelementptr' 'layer2_weights_22_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 370 [2/2] (2.15ns)   --->   "%layer2_weights_22_load = load i4 %layer2_weights_22_addr" [nn.cpp:55]   --->   Operation 370 'load' 'layer2_weights_22_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 10> <ROM>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 371 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_14 = add i24 %shl_ln55_13, i24 %mul_ln55_15" [nn.cpp:55]   --->   Operation 371 'add' 'add_ln55_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 372 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_15)   --->   "%mul_ln55_16 = mul i24 %sext_ln55_17, i24 %zext_ln55_16_cast" [nn.cpp:55]   --->   Operation 372 'mul' 'mul_ln55_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_14, i32 8, i32 23" [nn.cpp:55]   --->   Operation 373 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "%shl_ln55_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:55]   --->   Operation 374 'bitconcatenate' 'shl_ln55_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 375 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_15 = add i24 %shl_ln55_14, i24 %mul_ln55_16" [nn.cpp:55]   --->   Operation 375 'add' 'add_ln55_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 376 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_16)   --->   "%mul_ln55_17 = mul i24 %zext_ln55_58, i24 %zext_ln55_17_cast" [nn.cpp:55]   --->   Operation 376 'mul' 'mul_ln55_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 377 [1/2] (2.15ns)   --->   "%layer2_weights_22_load = load i4 %layer2_weights_22_addr" [nn.cpp:55]   --->   Operation 377 'load' 'layer2_weights_22_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 10> <ROM>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln55_18 = sext i6 %layer2_weights_22_load" [nn.cpp:55]   --->   Operation 378 'sext' 'sext_ln55_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 379 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_17)   --->   "%mul_ln55_18 = mul i21 %sext_ln55_18, i21 %zext_ln55_18_cast" [nn.cpp:55]   --->   Operation 379 'mul' 'mul_ln55_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "%layer2_weights_23_addr = getelementptr i11 %layer2_weights_23, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 380 'getelementptr' 'layer2_weights_23_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 381 [2/2] (2.15ns)   --->   "%layer2_weights_23_load = load i4 %layer2_weights_23_addr" [nn.cpp:55]   --->   Operation 381 'load' 'layer2_weights_23_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 20 <SV = 19> <Delay = 4.20>
ST_20 : Operation 382 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_15 = add i24 %shl_ln55_14, i24 %mul_ln55_16" [nn.cpp:55]   --->   Operation 382 'add' 'add_ln55_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 383 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_16)   --->   "%mul_ln55_17 = mul i24 %zext_ln55_58, i24 %zext_ln55_17_cast" [nn.cpp:55]   --->   Operation 383 'mul' 'mul_ln55_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_15, i32 8, i32 23" [nn.cpp:55]   --->   Operation 384 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 385 [1/1] (0.00ns)   --->   "%shl_ln55_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0" [nn.cpp:55]   --->   Operation 385 'bitconcatenate' 'shl_ln55_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 386 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_16 = add i24 %shl_ln55_15, i24 %mul_ln55_17" [nn.cpp:55]   --->   Operation 386 'add' 'add_ln55_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 387 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_17)   --->   "%mul_ln55_18 = mul i21 %sext_ln55_18, i21 %zext_ln55_18_cast" [nn.cpp:55]   --->   Operation 387 'mul' 'mul_ln55_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 388 [1/2] (2.15ns)   --->   "%layer2_weights_23_load = load i4 %layer2_weights_23_addr" [nn.cpp:55]   --->   Operation 388 'load' 'layer2_weights_23_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_20 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln55_59 = zext i11 %layer2_weights_23_load" [nn.cpp:55]   --->   Operation 389 'zext' 'zext_ln55_59' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 390 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_18)   --->   "%mul_ln55_19 = mul i24 %zext_ln55_59, i24 %zext_ln55_19_cast" [nn.cpp:55]   --->   Operation 390 'mul' 'mul_ln55_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 391 [1/1] (0.00ns)   --->   "%layer2_weights_25_addr = getelementptr i11 %layer2_weights_25, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 391 'getelementptr' 'layer2_weights_25_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 392 [2/2] (2.15ns)   --->   "%layer2_weights_25_load = load i4 %layer2_weights_25_addr" [nn.cpp:55]   --->   Operation 392 'load' 'layer2_weights_25_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 21 <SV = 20> <Delay = 4.20>
ST_21 : Operation 393 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_16 = add i24 %shl_ln55_15, i24 %mul_ln55_17" [nn.cpp:55]   --->   Operation 393 'add' 'add_ln55_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 394 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_17)   --->   "%mul_ln55_18 = mul i21 %sext_ln55_18, i21 %zext_ln55_18_cast" [nn.cpp:55]   --->   Operation 394 'mul' 'mul_ln55_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_16, i32 8, i32 23" [nn.cpp:55]   --->   Operation 395 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln55_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [nn.cpp:55]   --->   Operation 396 'bitconcatenate' 'shl_ln55_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 397 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_17)   --->   "%sext_ln55_19 = sext i21 %mul_ln55_18" [nn.cpp:55]   --->   Operation 397 'sext' 'sext_ln55_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 398 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_17 = add i24 %shl_ln55_16, i24 %sext_ln55_19" [nn.cpp:55]   --->   Operation 398 'add' 'add_ln55_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 399 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_18)   --->   "%mul_ln55_19 = mul i24 %zext_ln55_59, i24 %zext_ln55_19_cast" [nn.cpp:55]   --->   Operation 399 'mul' 'mul_ln55_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 400 [1/2] (2.15ns)   --->   "%layer2_weights_25_load = load i4 %layer2_weights_25_addr" [nn.cpp:55]   --->   Operation 400 'load' 'layer2_weights_25_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_21 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln55_20 = sext i11 %layer2_weights_25_load" [nn.cpp:55]   --->   Operation 401 'sext' 'sext_ln55_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 402 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_19)   --->   "%mul_ln55_20 = mul i24 %sext_ln55_20, i24 %zext_ln55_20_cast" [nn.cpp:55]   --->   Operation 402 'mul' 'mul_ln55_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 403 [1/1] (0.00ns)   --->   "%layer2_weights_26_addr = getelementptr i11 %layer2_weights_26, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 403 'getelementptr' 'layer2_weights_26_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 404 [2/2] (2.15ns)   --->   "%layer2_weights_26_load = load i4 %layer2_weights_26_addr" [nn.cpp:55]   --->   Operation 404 'load' 'layer2_weights_26_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 22 <SV = 21> <Delay = 4.20>
ST_22 : Operation 405 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_17 = add i24 %shl_ln55_16, i24 %sext_ln55_19" [nn.cpp:55]   --->   Operation 405 'add' 'add_ln55_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 406 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_18)   --->   "%mul_ln55_19 = mul i24 %zext_ln55_59, i24 %zext_ln55_19_cast" [nn.cpp:55]   --->   Operation 406 'mul' 'mul_ln55_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_17, i32 8, i32 23" [nn.cpp:55]   --->   Operation 407 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln55_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [nn.cpp:55]   --->   Operation 408 'bitconcatenate' 'shl_ln55_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 409 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_18 = add i24 %shl_ln55_17, i24 %mul_ln55_19" [nn.cpp:55]   --->   Operation 409 'add' 'add_ln55_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 410 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_19)   --->   "%mul_ln55_20 = mul i24 %sext_ln55_20, i24 %zext_ln55_20_cast" [nn.cpp:55]   --->   Operation 410 'mul' 'mul_ln55_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 411 [1/2] (2.15ns)   --->   "%layer2_weights_26_load = load i4 %layer2_weights_26_addr" [nn.cpp:55]   --->   Operation 411 'load' 'layer2_weights_26_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_22 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln55_21 = sext i11 %layer2_weights_26_load" [nn.cpp:55]   --->   Operation 412 'sext' 'sext_ln55_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 413 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_20)   --->   "%mul_ln55_21 = mul i24 %sext_ln55_21, i24 %zext_ln55_21_cast" [nn.cpp:55]   --->   Operation 413 'mul' 'mul_ln55_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 414 [1/1] (0.00ns)   --->   "%layer2_weights_27_addr = getelementptr i8 %layer2_weights_27, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 414 'getelementptr' 'layer2_weights_27_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 415 [2/2] (2.15ns)   --->   "%layer2_weights_27_load = load i4 %layer2_weights_27_addr" [nn.cpp:55]   --->   Operation 415 'load' 'layer2_weights_27_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 23 <SV = 22> <Delay = 4.20>
ST_23 : Operation 416 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_18 = add i24 %shl_ln55_17, i24 %mul_ln55_19" [nn.cpp:55]   --->   Operation 416 'add' 'add_ln55_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 417 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_19)   --->   "%mul_ln55_20 = mul i24 %sext_ln55_20, i24 %zext_ln55_20_cast" [nn.cpp:55]   --->   Operation 417 'mul' 'mul_ln55_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_18, i32 8, i32 23" [nn.cpp:55]   --->   Operation 418 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln55_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [nn.cpp:55]   --->   Operation 419 'bitconcatenate' 'shl_ln55_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 420 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_19 = add i24 %shl_ln55_18, i24 %mul_ln55_20" [nn.cpp:55]   --->   Operation 420 'add' 'add_ln55_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 421 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_20)   --->   "%mul_ln55_21 = mul i24 %sext_ln55_21, i24 %zext_ln55_21_cast" [nn.cpp:55]   --->   Operation 421 'mul' 'mul_ln55_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 422 [1/2] (2.15ns)   --->   "%layer2_weights_27_load = load i4 %layer2_weights_27_addr" [nn.cpp:55]   --->   Operation 422 'load' 'layer2_weights_27_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_23 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln55_22 = sext i8 %layer2_weights_27_load" [nn.cpp:55]   --->   Operation 423 'sext' 'sext_ln55_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 424 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_21)   --->   "%mul_ln55_22 = mul i23 %sext_ln55_22, i23 %zext_ln55_22_cast" [nn.cpp:55]   --->   Operation 424 'mul' 'mul_ln55_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 425 [1/1] (0.00ns)   --->   "%layer2_weights_28_addr = getelementptr i7 %layer2_weights_28, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 425 'getelementptr' 'layer2_weights_28_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 426 [2/2] (2.15ns)   --->   "%layer2_weights_28_load = load i4 %layer2_weights_28_addr" [nn.cpp:55]   --->   Operation 426 'load' 'layer2_weights_28_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>

State 24 <SV = 23> <Delay = 4.20>
ST_24 : Operation 427 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_19 = add i24 %shl_ln55_18, i24 %mul_ln55_20" [nn.cpp:55]   --->   Operation 427 'add' 'add_ln55_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 428 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_20)   --->   "%mul_ln55_21 = mul i24 %sext_ln55_21, i24 %zext_ln55_21_cast" [nn.cpp:55]   --->   Operation 428 'mul' 'mul_ln55_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_19, i32 8, i32 23" [nn.cpp:55]   --->   Operation 429 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 430 [1/1] (0.00ns)   --->   "%shl_ln55_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0" [nn.cpp:55]   --->   Operation 430 'bitconcatenate' 'shl_ln55_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 431 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_20 = add i24 %shl_ln55_19, i24 %mul_ln55_21" [nn.cpp:55]   --->   Operation 431 'add' 'add_ln55_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 432 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_21)   --->   "%mul_ln55_22 = mul i23 %sext_ln55_22, i23 %zext_ln55_22_cast" [nn.cpp:55]   --->   Operation 432 'mul' 'mul_ln55_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 433 [1/2] (2.15ns)   --->   "%layer2_weights_28_load = load i4 %layer2_weights_28_addr" [nn.cpp:55]   --->   Operation 433 'load' 'layer2_weights_28_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_24 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln55_24 = sext i7 %layer2_weights_28_load" [nn.cpp:55]   --->   Operation 434 'sext' 'sext_ln55_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 435 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_22)   --->   "%mul_ln55_23 = mul i22 %sext_ln55_24, i22 %zext_ln55_23_cast" [nn.cpp:55]   --->   Operation 435 'mul' 'mul_ln55_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 436 [1/1] (0.00ns)   --->   "%layer2_weights_29_addr = getelementptr i11 %layer2_weights_29, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 436 'getelementptr' 'layer2_weights_29_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 437 [2/2] (2.15ns)   --->   "%layer2_weights_29_load = load i4 %layer2_weights_29_addr" [nn.cpp:55]   --->   Operation 437 'load' 'layer2_weights_29_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 25 <SV = 24> <Delay = 4.20>
ST_25 : Operation 438 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_20 = add i24 %shl_ln55_19, i24 %mul_ln55_21" [nn.cpp:55]   --->   Operation 438 'add' 'add_ln55_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 439 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_21)   --->   "%mul_ln55_22 = mul i23 %sext_ln55_22, i23 %zext_ln55_22_cast" [nn.cpp:55]   --->   Operation 439 'mul' 'mul_ln55_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_20, i32 8, i32 23" [nn.cpp:55]   --->   Operation 440 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 441 [1/1] (0.00ns)   --->   "%shl_ln55_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0" [nn.cpp:55]   --->   Operation 441 'bitconcatenate' 'shl_ln55_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 442 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_21)   --->   "%sext_ln55_23 = sext i23 %mul_ln55_22" [nn.cpp:55]   --->   Operation 442 'sext' 'sext_ln55_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 443 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_21 = add i24 %shl_ln55_20, i24 %sext_ln55_23" [nn.cpp:55]   --->   Operation 443 'add' 'add_ln55_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 444 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_22)   --->   "%mul_ln55_23 = mul i22 %sext_ln55_24, i22 %zext_ln55_23_cast" [nn.cpp:55]   --->   Operation 444 'mul' 'mul_ln55_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 445 [1/2] (2.15ns)   --->   "%layer2_weights_29_load = load i4 %layer2_weights_29_addr" [nn.cpp:55]   --->   Operation 445 'load' 'layer2_weights_29_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_25 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln55_26 = sext i11 %layer2_weights_29_load" [nn.cpp:55]   --->   Operation 446 'sext' 'sext_ln55_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 447 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_23)   --->   "%mul_ln55_24 = mul i24 %sext_ln55_26, i24 %zext_ln55_24_cast" [nn.cpp:55]   --->   Operation 447 'mul' 'mul_ln55_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 448 [1/1] (0.00ns)   --->   "%layer2_weights_30_addr = getelementptr i12 %layer2_weights_30, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 448 'getelementptr' 'layer2_weights_30_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 449 [2/2] (2.15ns)   --->   "%layer2_weights_30_load = load i4 %layer2_weights_30_addr" [nn.cpp:55]   --->   Operation 449 'load' 'layer2_weights_30_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 26 <SV = 25> <Delay = 4.20>
ST_26 : Operation 450 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_21 = add i24 %shl_ln55_20, i24 %sext_ln55_23" [nn.cpp:55]   --->   Operation 450 'add' 'add_ln55_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 451 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_22)   --->   "%mul_ln55_23 = mul i22 %sext_ln55_24, i22 %zext_ln55_23_cast" [nn.cpp:55]   --->   Operation 451 'mul' 'mul_ln55_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_21, i32 8, i32 23" [nn.cpp:55]   --->   Operation 452 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 453 [1/1] (0.00ns)   --->   "%shl_ln55_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0" [nn.cpp:55]   --->   Operation 453 'bitconcatenate' 'shl_ln55_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 454 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_22)   --->   "%sext_ln55_25 = sext i22 %mul_ln55_23" [nn.cpp:55]   --->   Operation 454 'sext' 'sext_ln55_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 455 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_22 = add i24 %shl_ln55_21, i24 %sext_ln55_25" [nn.cpp:55]   --->   Operation 455 'add' 'add_ln55_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 456 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_23)   --->   "%mul_ln55_24 = mul i24 %sext_ln55_26, i24 %zext_ln55_24_cast" [nn.cpp:55]   --->   Operation 456 'mul' 'mul_ln55_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 457 [1/2] (2.15ns)   --->   "%layer2_weights_30_load = load i4 %layer2_weights_30_addr" [nn.cpp:55]   --->   Operation 457 'load' 'layer2_weights_30_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_26 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln55_27 = sext i12 %layer2_weights_30_load" [nn.cpp:55]   --->   Operation 458 'sext' 'sext_ln55_27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 459 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_24)   --->   "%mul_ln55_25 = mul i24 %sext_ln55_27, i24 %zext_ln55_25_cast" [nn.cpp:55]   --->   Operation 459 'mul' 'mul_ln55_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 460 [1/1] (0.00ns)   --->   "%layer2_weights_31_addr = getelementptr i8 %layer2_weights_31, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 460 'getelementptr' 'layer2_weights_31_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 461 [2/2] (2.15ns)   --->   "%layer2_weights_31_load = load i4 %layer2_weights_31_addr" [nn.cpp:55]   --->   Operation 461 'load' 'layer2_weights_31_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 27 <SV = 26> <Delay = 4.20>
ST_27 : Operation 462 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_22 = add i24 %shl_ln55_21, i24 %sext_ln55_25" [nn.cpp:55]   --->   Operation 462 'add' 'add_ln55_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 463 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_23)   --->   "%mul_ln55_24 = mul i24 %sext_ln55_26, i24 %zext_ln55_24_cast" [nn.cpp:55]   --->   Operation 463 'mul' 'mul_ln55_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_22, i32 8, i32 23" [nn.cpp:55]   --->   Operation 464 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 465 [1/1] (0.00ns)   --->   "%shl_ln55_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0" [nn.cpp:55]   --->   Operation 465 'bitconcatenate' 'shl_ln55_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 466 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_23 = add i24 %shl_ln55_22, i24 %mul_ln55_24" [nn.cpp:55]   --->   Operation 466 'add' 'add_ln55_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 467 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_24)   --->   "%mul_ln55_25 = mul i24 %sext_ln55_27, i24 %zext_ln55_25_cast" [nn.cpp:55]   --->   Operation 467 'mul' 'mul_ln55_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 468 [1/2] (2.15ns)   --->   "%layer2_weights_31_load = load i4 %layer2_weights_31_addr" [nn.cpp:55]   --->   Operation 468 'load' 'layer2_weights_31_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln55_28 = sext i8 %layer2_weights_31_load" [nn.cpp:55]   --->   Operation 469 'sext' 'sext_ln55_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 470 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_25)   --->   "%mul_ln55_26 = mul i23 %sext_ln55_28, i23 %zext_ln55_26_cast" [nn.cpp:55]   --->   Operation 470 'mul' 'mul_ln55_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 471 [1/1] (0.00ns)   --->   "%layer2_weights_32_addr = getelementptr i11 %layer2_weights_32, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 471 'getelementptr' 'layer2_weights_32_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 472 [2/2] (2.15ns)   --->   "%layer2_weights_32_load = load i4 %layer2_weights_32_addr" [nn.cpp:55]   --->   Operation 472 'load' 'layer2_weights_32_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 28 <SV = 27> <Delay = 4.20>
ST_28 : Operation 473 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_23 = add i24 %shl_ln55_22, i24 %mul_ln55_24" [nn.cpp:55]   --->   Operation 473 'add' 'add_ln55_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 474 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_24)   --->   "%mul_ln55_25 = mul i24 %sext_ln55_27, i24 %zext_ln55_25_cast" [nn.cpp:55]   --->   Operation 474 'mul' 'mul_ln55_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_23, i32 8, i32 23" [nn.cpp:55]   --->   Operation 475 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 476 [1/1] (0.00ns)   --->   "%shl_ln55_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0" [nn.cpp:55]   --->   Operation 476 'bitconcatenate' 'shl_ln55_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 477 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_24 = add i24 %shl_ln55_23, i24 %mul_ln55_25" [nn.cpp:55]   --->   Operation 477 'add' 'add_ln55_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 478 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_25)   --->   "%mul_ln55_26 = mul i23 %sext_ln55_28, i23 %zext_ln55_26_cast" [nn.cpp:55]   --->   Operation 478 'mul' 'mul_ln55_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 479 [1/2] (2.15ns)   --->   "%layer2_weights_32_load = load i4 %layer2_weights_32_addr" [nn.cpp:55]   --->   Operation 479 'load' 'layer2_weights_32_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_28 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln55_30 = sext i11 %layer2_weights_32_load" [nn.cpp:55]   --->   Operation 480 'sext' 'sext_ln55_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 481 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_26)   --->   "%mul_ln55_27 = mul i24 %sext_ln55_30, i24 %zext_ln55_27_cast" [nn.cpp:55]   --->   Operation 481 'mul' 'mul_ln55_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 482 [1/1] (0.00ns)   --->   "%layer2_weights_33_addr = getelementptr i12 %layer2_weights_33, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 482 'getelementptr' 'layer2_weights_33_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 483 [2/2] (2.15ns)   --->   "%layer2_weights_33_load = load i4 %layer2_weights_33_addr" [nn.cpp:55]   --->   Operation 483 'load' 'layer2_weights_33_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 29 <SV = 28> <Delay = 4.20>
ST_29 : Operation 484 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_24 = add i24 %shl_ln55_23, i24 %mul_ln55_25" [nn.cpp:55]   --->   Operation 484 'add' 'add_ln55_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 485 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_25)   --->   "%mul_ln55_26 = mul i23 %sext_ln55_28, i23 %zext_ln55_26_cast" [nn.cpp:55]   --->   Operation 485 'mul' 'mul_ln55_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_24, i32 8, i32 23" [nn.cpp:55]   --->   Operation 486 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln55_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0" [nn.cpp:55]   --->   Operation 487 'bitconcatenate' 'shl_ln55_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 488 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_25)   --->   "%sext_ln55_29 = sext i23 %mul_ln55_26" [nn.cpp:55]   --->   Operation 488 'sext' 'sext_ln55_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 489 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_25 = add i24 %shl_ln55_24, i24 %sext_ln55_29" [nn.cpp:55]   --->   Operation 489 'add' 'add_ln55_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 490 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_26)   --->   "%mul_ln55_27 = mul i24 %sext_ln55_30, i24 %zext_ln55_27_cast" [nn.cpp:55]   --->   Operation 490 'mul' 'mul_ln55_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 491 [1/2] (2.15ns)   --->   "%layer2_weights_33_load = load i4 %layer2_weights_33_addr" [nn.cpp:55]   --->   Operation 491 'load' 'layer2_weights_33_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_29 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln55_31 = sext i12 %layer2_weights_33_load" [nn.cpp:55]   --->   Operation 492 'sext' 'sext_ln55_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 493 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_27)   --->   "%mul_ln55_28 = mul i24 %sext_ln55_31, i24 %zext_ln55_28_cast" [nn.cpp:55]   --->   Operation 493 'mul' 'mul_ln55_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 494 [1/1] (0.00ns)   --->   "%layer2_weights_34_addr = getelementptr i10 %layer2_weights_34, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 494 'getelementptr' 'layer2_weights_34_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 495 [2/2] (2.15ns)   --->   "%layer2_weights_34_load = load i4 %layer2_weights_34_addr" [nn.cpp:55]   --->   Operation 495 'load' 'layer2_weights_34_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 30 <SV = 29> <Delay = 4.20>
ST_30 : Operation 496 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_25 = add i24 %shl_ln55_24, i24 %sext_ln55_29" [nn.cpp:55]   --->   Operation 496 'add' 'add_ln55_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 497 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_26)   --->   "%mul_ln55_27 = mul i24 %sext_ln55_30, i24 %zext_ln55_27_cast" [nn.cpp:55]   --->   Operation 497 'mul' 'mul_ln55_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_25, i32 8, i32 23" [nn.cpp:55]   --->   Operation 498 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 499 [1/1] (0.00ns)   --->   "%shl_ln55_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0" [nn.cpp:55]   --->   Operation 499 'bitconcatenate' 'shl_ln55_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 500 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_26 = add i24 %shl_ln55_25, i24 %mul_ln55_27" [nn.cpp:55]   --->   Operation 500 'add' 'add_ln55_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 501 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_27)   --->   "%mul_ln55_28 = mul i24 %sext_ln55_31, i24 %zext_ln55_28_cast" [nn.cpp:55]   --->   Operation 501 'mul' 'mul_ln55_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 502 [1/2] (2.15ns)   --->   "%layer2_weights_34_load = load i4 %layer2_weights_34_addr" [nn.cpp:55]   --->   Operation 502 'load' 'layer2_weights_34_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_30 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln55_32 = sext i10 %layer2_weights_34_load" [nn.cpp:55]   --->   Operation 503 'sext' 'sext_ln55_32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 504 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_28)   --->   "%mul_ln55_29 = mul i24 %sext_ln55_32, i24 %zext_ln55_29_cast" [nn.cpp:55]   --->   Operation 504 'mul' 'mul_ln55_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 505 [1/1] (0.00ns)   --->   "%layer2_weights_35_addr = getelementptr i9 %layer2_weights_35, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 505 'getelementptr' 'layer2_weights_35_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 506 [2/2] (2.15ns)   --->   "%layer2_weights_35_load = load i4 %layer2_weights_35_addr" [nn.cpp:55]   --->   Operation 506 'load' 'layer2_weights_35_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>

State 31 <SV = 30> <Delay = 4.20>
ST_31 : Operation 507 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_26 = add i24 %shl_ln55_25, i24 %mul_ln55_27" [nn.cpp:55]   --->   Operation 507 'add' 'add_ln55_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 508 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_27)   --->   "%mul_ln55_28 = mul i24 %sext_ln55_31, i24 %zext_ln55_28_cast" [nn.cpp:55]   --->   Operation 508 'mul' 'mul_ln55_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_26, i32 8, i32 23" [nn.cpp:55]   --->   Operation 509 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 510 [1/1] (0.00ns)   --->   "%shl_ln55_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0" [nn.cpp:55]   --->   Operation 510 'bitconcatenate' 'shl_ln55_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 511 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_27 = add i24 %shl_ln55_26, i24 %mul_ln55_28" [nn.cpp:55]   --->   Operation 511 'add' 'add_ln55_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 512 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_28)   --->   "%mul_ln55_29 = mul i24 %sext_ln55_32, i24 %zext_ln55_29_cast" [nn.cpp:55]   --->   Operation 512 'mul' 'mul_ln55_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 513 [1/2] (2.15ns)   --->   "%layer2_weights_35_load = load i4 %layer2_weights_35_addr" [nn.cpp:55]   --->   Operation 513 'load' 'layer2_weights_35_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 10> <ROM>
ST_31 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln55_33 = sext i9 %layer2_weights_35_load" [nn.cpp:55]   --->   Operation 514 'sext' 'sext_ln55_33' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln55_60 = zext i10 %sext_ln55_33" [nn.cpp:55]   --->   Operation 515 'zext' 'zext_ln55_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 516 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_29)   --->   "%mul_ln55_30 = mul i24 %zext_ln55_60, i24 %zext_ln55_30_cast" [nn.cpp:55]   --->   Operation 516 'mul' 'mul_ln55_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 517 [1/1] (0.00ns)   --->   "%layer2_weights_36_addr = getelementptr i12 %layer2_weights_36, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 517 'getelementptr' 'layer2_weights_36_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 518 [2/2] (2.15ns)   --->   "%layer2_weights_36_load = load i4 %layer2_weights_36_addr" [nn.cpp:55]   --->   Operation 518 'load' 'layer2_weights_36_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 32 <SV = 31> <Delay = 4.20>
ST_32 : Operation 519 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_27 = add i24 %shl_ln55_26, i24 %mul_ln55_28" [nn.cpp:55]   --->   Operation 519 'add' 'add_ln55_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 520 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_28)   --->   "%mul_ln55_29 = mul i24 %sext_ln55_32, i24 %zext_ln55_29_cast" [nn.cpp:55]   --->   Operation 520 'mul' 'mul_ln55_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_27, i32 8, i32 23" [nn.cpp:55]   --->   Operation 521 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 522 [1/1] (0.00ns)   --->   "%shl_ln55_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0" [nn.cpp:55]   --->   Operation 522 'bitconcatenate' 'shl_ln55_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 523 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_28 = add i24 %shl_ln55_27, i24 %mul_ln55_29" [nn.cpp:55]   --->   Operation 523 'add' 'add_ln55_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 524 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_29)   --->   "%mul_ln55_30 = mul i24 %zext_ln55_60, i24 %zext_ln55_30_cast" [nn.cpp:55]   --->   Operation 524 'mul' 'mul_ln55_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 525 [1/2] (2.15ns)   --->   "%layer2_weights_36_load = load i4 %layer2_weights_36_addr" [nn.cpp:55]   --->   Operation 525 'load' 'layer2_weights_36_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_32 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln55_34 = sext i12 %layer2_weights_36_load" [nn.cpp:55]   --->   Operation 526 'sext' 'sext_ln55_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 527 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_30)   --->   "%mul_ln55_31 = mul i24 %sext_ln55_34, i24 %zext_ln55_31_cast" [nn.cpp:55]   --->   Operation 527 'mul' 'mul_ln55_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 528 [1/1] (0.00ns)   --->   "%layer2_weights_37_addr = getelementptr i13 %layer2_weights_37, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 528 'getelementptr' 'layer2_weights_37_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 529 [2/2] (2.15ns)   --->   "%layer2_weights_37_load = load i4 %layer2_weights_37_addr" [nn.cpp:55]   --->   Operation 529 'load' 'layer2_weights_37_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 10> <ROM>

State 33 <SV = 32> <Delay = 4.20>
ST_33 : Operation 530 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_28 = add i24 %shl_ln55_27, i24 %mul_ln55_29" [nn.cpp:55]   --->   Operation 530 'add' 'add_ln55_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 531 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_29)   --->   "%mul_ln55_30 = mul i24 %zext_ln55_60, i24 %zext_ln55_30_cast" [nn.cpp:55]   --->   Operation 531 'mul' 'mul_ln55_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_28, i32 8, i32 23" [nn.cpp:55]   --->   Operation 532 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 533 [1/1] (0.00ns)   --->   "%shl_ln55_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0" [nn.cpp:55]   --->   Operation 533 'bitconcatenate' 'shl_ln55_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 534 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_29 = add i24 %shl_ln55_28, i24 %mul_ln55_30" [nn.cpp:55]   --->   Operation 534 'add' 'add_ln55_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 535 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_30)   --->   "%mul_ln55_31 = mul i24 %sext_ln55_34, i24 %zext_ln55_31_cast" [nn.cpp:55]   --->   Operation 535 'mul' 'mul_ln55_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 536 [1/2] (2.15ns)   --->   "%layer2_weights_37_load = load i4 %layer2_weights_37_addr" [nn.cpp:55]   --->   Operation 536 'load' 'layer2_weights_37_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 10> <ROM>
ST_33 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln55_35 = sext i13 %layer2_weights_37_load" [nn.cpp:55]   --->   Operation 537 'sext' 'sext_ln55_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 538 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_31)   --->   "%mul_ln55_32 = mul i24 %sext_ln55_35, i24 %zext_ln55_32_cast" [nn.cpp:55]   --->   Operation 538 'mul' 'mul_ln55_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 539 [1/1] (0.00ns)   --->   "%layer2_weights_38_addr = getelementptr i5 %layer2_weights_38, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 539 'getelementptr' 'layer2_weights_38_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 540 [2/2] (2.15ns)   --->   "%layer2_weights_38_load = load i4 %layer2_weights_38_addr" [nn.cpp:55]   --->   Operation 540 'load' 'layer2_weights_38_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 10> <ROM>

State 34 <SV = 33> <Delay = 4.20>
ST_34 : Operation 541 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_29 = add i24 %shl_ln55_28, i24 %mul_ln55_30" [nn.cpp:55]   --->   Operation 541 'add' 'add_ln55_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 542 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_30)   --->   "%mul_ln55_31 = mul i24 %sext_ln55_34, i24 %zext_ln55_31_cast" [nn.cpp:55]   --->   Operation 542 'mul' 'mul_ln55_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_29, i32 8, i32 23" [nn.cpp:55]   --->   Operation 543 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln55_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0" [nn.cpp:55]   --->   Operation 544 'bitconcatenate' 'shl_ln55_29' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 545 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_30 = add i24 %shl_ln55_29, i24 %mul_ln55_31" [nn.cpp:55]   --->   Operation 545 'add' 'add_ln55_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 546 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_31)   --->   "%mul_ln55_32 = mul i24 %sext_ln55_35, i24 %zext_ln55_32_cast" [nn.cpp:55]   --->   Operation 546 'mul' 'mul_ln55_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 547 [1/2] (2.15ns)   --->   "%layer2_weights_38_load = load i4 %layer2_weights_38_addr" [nn.cpp:55]   --->   Operation 547 'load' 'layer2_weights_38_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 10> <ROM>
ST_34 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln55_36 = sext i5 %layer2_weights_38_load" [nn.cpp:55]   --->   Operation 548 'sext' 'sext_ln55_36' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 549 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_32)   --->   "%mul_ln55_33 = mul i20 %sext_ln55_36, i20 %zext_ln55_33_cast" [nn.cpp:55]   --->   Operation 549 'mul' 'mul_ln55_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 550 [1/1] (0.00ns)   --->   "%layer2_weights_39_addr = getelementptr i11 %layer2_weights_39, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 550 'getelementptr' 'layer2_weights_39_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 551 [2/2] (2.15ns)   --->   "%layer2_weights_39_load = load i4 %layer2_weights_39_addr" [nn.cpp:55]   --->   Operation 551 'load' 'layer2_weights_39_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 35 <SV = 34> <Delay = 4.20>
ST_35 : Operation 552 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_30 = add i24 %shl_ln55_29, i24 %mul_ln55_31" [nn.cpp:55]   --->   Operation 552 'add' 'add_ln55_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 553 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_31)   --->   "%mul_ln55_32 = mul i24 %sext_ln55_35, i24 %zext_ln55_32_cast" [nn.cpp:55]   --->   Operation 553 'mul' 'mul_ln55_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_30, i32 8, i32 23" [nn.cpp:55]   --->   Operation 554 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 555 [1/1] (0.00ns)   --->   "%shl_ln55_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0" [nn.cpp:55]   --->   Operation 555 'bitconcatenate' 'shl_ln55_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 556 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_31 = add i24 %shl_ln55_30, i24 %mul_ln55_32" [nn.cpp:55]   --->   Operation 556 'add' 'add_ln55_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 557 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_32)   --->   "%mul_ln55_33 = mul i20 %sext_ln55_36, i20 %zext_ln55_33_cast" [nn.cpp:55]   --->   Operation 557 'mul' 'mul_ln55_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 558 [1/2] (2.15ns)   --->   "%layer2_weights_39_load = load i4 %layer2_weights_39_addr" [nn.cpp:55]   --->   Operation 558 'load' 'layer2_weights_39_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_35 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln55_38 = sext i11 %layer2_weights_39_load" [nn.cpp:55]   --->   Operation 559 'sext' 'sext_ln55_38' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 560 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_33)   --->   "%mul_ln55_34 = mul i24 %sext_ln55_38, i24 %zext_ln55_34_cast" [nn.cpp:55]   --->   Operation 560 'mul' 'mul_ln55_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 561 [1/1] (0.00ns)   --->   "%layer2_weights_40_addr = getelementptr i11 %layer2_weights_40, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 561 'getelementptr' 'layer2_weights_40_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 562 [2/2] (2.15ns)   --->   "%layer2_weights_40_load = load i4 %layer2_weights_40_addr" [nn.cpp:55]   --->   Operation 562 'load' 'layer2_weights_40_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 36 <SV = 35> <Delay = 4.20>
ST_36 : Operation 563 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_31 = add i24 %shl_ln55_30, i24 %mul_ln55_32" [nn.cpp:55]   --->   Operation 563 'add' 'add_ln55_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 564 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_32)   --->   "%mul_ln55_33 = mul i20 %sext_ln55_36, i20 %zext_ln55_33_cast" [nn.cpp:55]   --->   Operation 564 'mul' 'mul_ln55_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_31, i32 8, i32 23" [nn.cpp:55]   --->   Operation 565 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 566 [1/1] (0.00ns)   --->   "%shl_ln55_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0" [nn.cpp:55]   --->   Operation 566 'bitconcatenate' 'shl_ln55_31' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 567 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_32)   --->   "%sext_ln55_37 = sext i20 %mul_ln55_33" [nn.cpp:55]   --->   Operation 567 'sext' 'sext_ln55_37' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 568 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_32 = add i24 %shl_ln55_31, i24 %sext_ln55_37" [nn.cpp:55]   --->   Operation 568 'add' 'add_ln55_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 569 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_33)   --->   "%mul_ln55_34 = mul i24 %sext_ln55_38, i24 %zext_ln55_34_cast" [nn.cpp:55]   --->   Operation 569 'mul' 'mul_ln55_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 570 [1/2] (2.15ns)   --->   "%layer2_weights_40_load = load i4 %layer2_weights_40_addr" [nn.cpp:55]   --->   Operation 570 'load' 'layer2_weights_40_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_36 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln55_39 = sext i11 %layer2_weights_40_load" [nn.cpp:55]   --->   Operation 571 'sext' 'sext_ln55_39' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 572 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_34)   --->   "%mul_ln55_35 = mul i24 %sext_ln55_39, i24 %zext_ln55_35_cast" [nn.cpp:55]   --->   Operation 572 'mul' 'mul_ln55_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 573 [1/1] (0.00ns)   --->   "%layer2_weights_41_addr = getelementptr i11 %layer2_weights_41, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 573 'getelementptr' 'layer2_weights_41_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 574 [2/2] (2.15ns)   --->   "%layer2_weights_41_load = load i4 %layer2_weights_41_addr" [nn.cpp:55]   --->   Operation 574 'load' 'layer2_weights_41_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 37 <SV = 36> <Delay = 4.20>
ST_37 : Operation 575 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_32 = add i24 %shl_ln55_31, i24 %sext_ln55_37" [nn.cpp:55]   --->   Operation 575 'add' 'add_ln55_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 576 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_33)   --->   "%mul_ln55_34 = mul i24 %sext_ln55_38, i24 %zext_ln55_34_cast" [nn.cpp:55]   --->   Operation 576 'mul' 'mul_ln55_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_32, i32 8, i32 23" [nn.cpp:55]   --->   Operation 577 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 578 [1/1] (0.00ns)   --->   "%shl_ln55_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0" [nn.cpp:55]   --->   Operation 578 'bitconcatenate' 'shl_ln55_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 579 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_33 = add i24 %shl_ln55_32, i24 %mul_ln55_34" [nn.cpp:55]   --->   Operation 579 'add' 'add_ln55_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 580 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_34)   --->   "%mul_ln55_35 = mul i24 %sext_ln55_39, i24 %zext_ln55_35_cast" [nn.cpp:55]   --->   Operation 580 'mul' 'mul_ln55_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 581 [1/2] (2.15ns)   --->   "%layer2_weights_41_load = load i4 %layer2_weights_41_addr" [nn.cpp:55]   --->   Operation 581 'load' 'layer2_weights_41_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_37 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln55_40 = sext i11 %layer2_weights_41_load" [nn.cpp:55]   --->   Operation 582 'sext' 'sext_ln55_40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 583 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_35)   --->   "%mul_ln55_36 = mul i24 %sext_ln55_40, i24 %zext_ln55_36_cast" [nn.cpp:55]   --->   Operation 583 'mul' 'mul_ln55_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 584 [1/1] (0.00ns)   --->   "%layer2_weights_42_addr = getelementptr i11 %layer2_weights_42, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 584 'getelementptr' 'layer2_weights_42_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 585 [2/2] (2.15ns)   --->   "%layer2_weights_42_load = load i4 %layer2_weights_42_addr" [nn.cpp:55]   --->   Operation 585 'load' 'layer2_weights_42_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 38 <SV = 37> <Delay = 4.20>
ST_38 : Operation 586 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_33 = add i24 %shl_ln55_32, i24 %mul_ln55_34" [nn.cpp:55]   --->   Operation 586 'add' 'add_ln55_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 587 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_34)   --->   "%mul_ln55_35 = mul i24 %sext_ln55_39, i24 %zext_ln55_35_cast" [nn.cpp:55]   --->   Operation 587 'mul' 'mul_ln55_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_33, i32 8, i32 23" [nn.cpp:55]   --->   Operation 588 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 589 [1/1] (0.00ns)   --->   "%shl_ln55_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0" [nn.cpp:55]   --->   Operation 589 'bitconcatenate' 'shl_ln55_33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 590 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_34 = add i24 %shl_ln55_33, i24 %mul_ln55_35" [nn.cpp:55]   --->   Operation 590 'add' 'add_ln55_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 591 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_35)   --->   "%mul_ln55_36 = mul i24 %sext_ln55_40, i24 %zext_ln55_36_cast" [nn.cpp:55]   --->   Operation 591 'mul' 'mul_ln55_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 592 [1/2] (2.15ns)   --->   "%layer2_weights_42_load = load i4 %layer2_weights_42_addr" [nn.cpp:55]   --->   Operation 592 'load' 'layer2_weights_42_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_38 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln55_41 = sext i11 %layer2_weights_42_load" [nn.cpp:55]   --->   Operation 593 'sext' 'sext_ln55_41' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 594 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_36)   --->   "%mul_ln55_37 = mul i24 %sext_ln55_41, i24 %zext_ln55_37_cast" [nn.cpp:55]   --->   Operation 594 'mul' 'mul_ln55_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 595 [1/1] (0.00ns)   --->   "%layer2_weights_43_addr = getelementptr i12 %layer2_weights_43, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 595 'getelementptr' 'layer2_weights_43_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 596 [2/2] (2.15ns)   --->   "%layer2_weights_43_load = load i4 %layer2_weights_43_addr" [nn.cpp:55]   --->   Operation 596 'load' 'layer2_weights_43_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 39 <SV = 38> <Delay = 4.20>
ST_39 : Operation 597 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_34 = add i24 %shl_ln55_33, i24 %mul_ln55_35" [nn.cpp:55]   --->   Operation 597 'add' 'add_ln55_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 598 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_35)   --->   "%mul_ln55_36 = mul i24 %sext_ln55_40, i24 %zext_ln55_36_cast" [nn.cpp:55]   --->   Operation 598 'mul' 'mul_ln55_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_34, i32 8, i32 23" [nn.cpp:55]   --->   Operation 599 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 600 [1/1] (0.00ns)   --->   "%shl_ln55_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0" [nn.cpp:55]   --->   Operation 600 'bitconcatenate' 'shl_ln55_34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 601 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_35 = add i24 %shl_ln55_34, i24 %mul_ln55_36" [nn.cpp:55]   --->   Operation 601 'add' 'add_ln55_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 602 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_36)   --->   "%mul_ln55_37 = mul i24 %sext_ln55_41, i24 %zext_ln55_37_cast" [nn.cpp:55]   --->   Operation 602 'mul' 'mul_ln55_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 603 [1/2] (2.15ns)   --->   "%layer2_weights_43_load = load i4 %layer2_weights_43_addr" [nn.cpp:55]   --->   Operation 603 'load' 'layer2_weights_43_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_39 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln55_42 = sext i12 %layer2_weights_43_load" [nn.cpp:55]   --->   Operation 604 'sext' 'sext_ln55_42' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 605 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_37)   --->   "%mul_ln55_38 = mul i24 %sext_ln55_42, i24 %zext_ln55_38_cast" [nn.cpp:55]   --->   Operation 605 'mul' 'mul_ln55_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 606 [1/1] (0.00ns)   --->   "%layer2_weights_44_addr = getelementptr i11 %layer2_weights_44, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 606 'getelementptr' 'layer2_weights_44_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 607 [2/2] (2.15ns)   --->   "%layer2_weights_44_load = load i4 %layer2_weights_44_addr" [nn.cpp:55]   --->   Operation 607 'load' 'layer2_weights_44_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 40 <SV = 39> <Delay = 4.20>
ST_40 : Operation 608 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_35 = add i24 %shl_ln55_34, i24 %mul_ln55_36" [nn.cpp:55]   --->   Operation 608 'add' 'add_ln55_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 609 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_36)   --->   "%mul_ln55_37 = mul i24 %sext_ln55_41, i24 %zext_ln55_37_cast" [nn.cpp:55]   --->   Operation 609 'mul' 'mul_ln55_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_35, i32 8, i32 23" [nn.cpp:55]   --->   Operation 610 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 611 [1/1] (0.00ns)   --->   "%shl_ln55_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0" [nn.cpp:55]   --->   Operation 611 'bitconcatenate' 'shl_ln55_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 612 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_36 = add i24 %shl_ln55_35, i24 %mul_ln55_37" [nn.cpp:55]   --->   Operation 612 'add' 'add_ln55_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 613 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_37)   --->   "%mul_ln55_38 = mul i24 %sext_ln55_42, i24 %zext_ln55_38_cast" [nn.cpp:55]   --->   Operation 613 'mul' 'mul_ln55_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 614 [1/2] (2.15ns)   --->   "%layer2_weights_44_load = load i4 %layer2_weights_44_addr" [nn.cpp:55]   --->   Operation 614 'load' 'layer2_weights_44_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_40 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln55_43 = sext i11 %layer2_weights_44_load" [nn.cpp:55]   --->   Operation 615 'sext' 'sext_ln55_43' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 616 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_38)   --->   "%mul_ln55_39 = mul i24 %sext_ln55_43, i24 %zext_ln55_39_cast" [nn.cpp:55]   --->   Operation 616 'mul' 'mul_ln55_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 617 [1/1] (0.00ns)   --->   "%layer2_weights_45_addr = getelementptr i12 %layer2_weights_45, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 617 'getelementptr' 'layer2_weights_45_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 618 [2/2] (2.15ns)   --->   "%layer2_weights_45_load = load i4 %layer2_weights_45_addr" [nn.cpp:55]   --->   Operation 618 'load' 'layer2_weights_45_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 41 <SV = 40> <Delay = 4.20>
ST_41 : Operation 619 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_36 = add i24 %shl_ln55_35, i24 %mul_ln55_37" [nn.cpp:55]   --->   Operation 619 'add' 'add_ln55_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 620 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_37)   --->   "%mul_ln55_38 = mul i24 %sext_ln55_42, i24 %zext_ln55_38_cast" [nn.cpp:55]   --->   Operation 620 'mul' 'mul_ln55_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_36, i32 8, i32 23" [nn.cpp:55]   --->   Operation 621 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 622 [1/1] (0.00ns)   --->   "%shl_ln55_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0" [nn.cpp:55]   --->   Operation 622 'bitconcatenate' 'shl_ln55_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 623 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_37 = add i24 %shl_ln55_36, i24 %mul_ln55_38" [nn.cpp:55]   --->   Operation 623 'add' 'add_ln55_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 624 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_38)   --->   "%mul_ln55_39 = mul i24 %sext_ln55_43, i24 %zext_ln55_39_cast" [nn.cpp:55]   --->   Operation 624 'mul' 'mul_ln55_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 625 [1/2] (2.15ns)   --->   "%layer2_weights_45_load = load i4 %layer2_weights_45_addr" [nn.cpp:55]   --->   Operation 625 'load' 'layer2_weights_45_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_41 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln55_44 = sext i12 %layer2_weights_45_load" [nn.cpp:55]   --->   Operation 626 'sext' 'sext_ln55_44' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 627 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_39)   --->   "%mul_ln55_40 = mul i24 %sext_ln55_44, i24 %zext_ln55_40_cast" [nn.cpp:55]   --->   Operation 627 'mul' 'mul_ln55_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 628 [1/1] (0.00ns)   --->   "%layer2_weights_46_addr = getelementptr i8 %layer2_weights_46, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 628 'getelementptr' 'layer2_weights_46_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 629 [2/2] (2.15ns)   --->   "%layer2_weights_46_load = load i4 %layer2_weights_46_addr" [nn.cpp:55]   --->   Operation 629 'load' 'layer2_weights_46_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 42 <SV = 41> <Delay = 4.20>
ST_42 : Operation 630 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_37 = add i24 %shl_ln55_36, i24 %mul_ln55_38" [nn.cpp:55]   --->   Operation 630 'add' 'add_ln55_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 631 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_38)   --->   "%mul_ln55_39 = mul i24 %sext_ln55_43, i24 %zext_ln55_39_cast" [nn.cpp:55]   --->   Operation 631 'mul' 'mul_ln55_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_37, i32 8, i32 23" [nn.cpp:55]   --->   Operation 632 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 633 [1/1] (0.00ns)   --->   "%shl_ln55_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0" [nn.cpp:55]   --->   Operation 633 'bitconcatenate' 'shl_ln55_37' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 634 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_38 = add i24 %shl_ln55_37, i24 %mul_ln55_39" [nn.cpp:55]   --->   Operation 634 'add' 'add_ln55_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 635 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_39)   --->   "%mul_ln55_40 = mul i24 %sext_ln55_44, i24 %zext_ln55_40_cast" [nn.cpp:55]   --->   Operation 635 'mul' 'mul_ln55_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 636 [1/2] (2.15ns)   --->   "%layer2_weights_46_load = load i4 %layer2_weights_46_addr" [nn.cpp:55]   --->   Operation 636 'load' 'layer2_weights_46_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_42 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln55_45 = sext i8 %layer2_weights_46_load" [nn.cpp:55]   --->   Operation 637 'sext' 'sext_ln55_45' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln55_61 = zext i9 %sext_ln55_45" [nn.cpp:55]   --->   Operation 638 'zext' 'zext_ln55_61' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 639 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_40)   --->   "%mul_ln55_41 = mul i24 %zext_ln55_61, i24 %zext_ln55_41_cast" [nn.cpp:55]   --->   Operation 639 'mul' 'mul_ln55_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 640 [1/1] (0.00ns)   --->   "%layer2_weights_48_addr = getelementptr i8 %layer2_weights_48, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 640 'getelementptr' 'layer2_weights_48_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 641 [2/2] (2.15ns)   --->   "%layer2_weights_48_load = load i4 %layer2_weights_48_addr" [nn.cpp:55]   --->   Operation 641 'load' 'layer2_weights_48_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 43 <SV = 42> <Delay = 4.20>
ST_43 : Operation 642 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_38 = add i24 %shl_ln55_37, i24 %mul_ln55_39" [nn.cpp:55]   --->   Operation 642 'add' 'add_ln55_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 643 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_39)   --->   "%mul_ln55_40 = mul i24 %sext_ln55_44, i24 %zext_ln55_40_cast" [nn.cpp:55]   --->   Operation 643 'mul' 'mul_ln55_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_38, i32 8, i32 23" [nn.cpp:55]   --->   Operation 644 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 645 [1/1] (0.00ns)   --->   "%shl_ln55_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0" [nn.cpp:55]   --->   Operation 645 'bitconcatenate' 'shl_ln55_38' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 646 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_39 = add i24 %shl_ln55_38, i24 %mul_ln55_40" [nn.cpp:55]   --->   Operation 646 'add' 'add_ln55_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 647 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_40)   --->   "%mul_ln55_41 = mul i24 %zext_ln55_61, i24 %zext_ln55_41_cast" [nn.cpp:55]   --->   Operation 647 'mul' 'mul_ln55_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 648 [1/2] (2.15ns)   --->   "%layer2_weights_48_load = load i4 %layer2_weights_48_addr" [nn.cpp:55]   --->   Operation 648 'load' 'layer2_weights_48_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_43 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln55_46 = sext i8 %layer2_weights_48_load" [nn.cpp:55]   --->   Operation 649 'sext' 'sext_ln55_46' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln55_62 = zext i9 %sext_ln55_46" [nn.cpp:55]   --->   Operation 650 'zext' 'zext_ln55_62' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 651 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_41)   --->   "%mul_ln55_42 = mul i24 %zext_ln55_62, i24 %zext_ln55_42_cast" [nn.cpp:55]   --->   Operation 651 'mul' 'mul_ln55_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 652 [1/1] (0.00ns)   --->   "%layer2_weights_49_addr = getelementptr i8 %layer2_weights_49, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 652 'getelementptr' 'layer2_weights_49_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 653 [2/2] (2.15ns)   --->   "%layer2_weights_49_load = load i4 %layer2_weights_49_addr" [nn.cpp:55]   --->   Operation 653 'load' 'layer2_weights_49_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 44 <SV = 43> <Delay = 4.20>
ST_44 : Operation 654 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_39 = add i24 %shl_ln55_38, i24 %mul_ln55_40" [nn.cpp:55]   --->   Operation 654 'add' 'add_ln55_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 655 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_40)   --->   "%mul_ln55_41 = mul i24 %zext_ln55_61, i24 %zext_ln55_41_cast" [nn.cpp:55]   --->   Operation 655 'mul' 'mul_ln55_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_39, i32 8, i32 23" [nn.cpp:55]   --->   Operation 656 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 657 [1/1] (0.00ns)   --->   "%shl_ln55_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0" [nn.cpp:55]   --->   Operation 657 'bitconcatenate' 'shl_ln55_39' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 658 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_40 = add i24 %shl_ln55_39, i24 %mul_ln55_41" [nn.cpp:55]   --->   Operation 658 'add' 'add_ln55_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 659 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_41)   --->   "%mul_ln55_42 = mul i24 %zext_ln55_62, i24 %zext_ln55_42_cast" [nn.cpp:55]   --->   Operation 659 'mul' 'mul_ln55_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 660 [1/2] (2.15ns)   --->   "%layer2_weights_49_load = load i4 %layer2_weights_49_addr" [nn.cpp:55]   --->   Operation 660 'load' 'layer2_weights_49_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_44 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln55_47 = sext i8 %layer2_weights_49_load" [nn.cpp:55]   --->   Operation 661 'sext' 'sext_ln55_47' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 662 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_42)   --->   "%mul_ln55_43 = mul i23 %sext_ln55_47, i23 %zext_ln55_43_cast" [nn.cpp:55]   --->   Operation 662 'mul' 'mul_ln55_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 663 [1/1] (0.00ns)   --->   "%layer2_weights_50_addr = getelementptr i7 %layer2_weights_50, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 663 'getelementptr' 'layer2_weights_50_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 664 [2/2] (2.15ns)   --->   "%layer2_weights_50_load = load i4 %layer2_weights_50_addr" [nn.cpp:55]   --->   Operation 664 'load' 'layer2_weights_50_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>

State 45 <SV = 44> <Delay = 4.20>
ST_45 : Operation 665 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_40 = add i24 %shl_ln55_39, i24 %mul_ln55_41" [nn.cpp:55]   --->   Operation 665 'add' 'add_ln55_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 666 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_41)   --->   "%mul_ln55_42 = mul i24 %zext_ln55_62, i24 %zext_ln55_42_cast" [nn.cpp:55]   --->   Operation 666 'mul' 'mul_ln55_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_40, i32 8, i32 23" [nn.cpp:55]   --->   Operation 667 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 668 [1/1] (0.00ns)   --->   "%shl_ln55_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0" [nn.cpp:55]   --->   Operation 668 'bitconcatenate' 'shl_ln55_40' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 669 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_41 = add i24 %shl_ln55_40, i24 %mul_ln55_42" [nn.cpp:55]   --->   Operation 669 'add' 'add_ln55_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 670 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_42)   --->   "%mul_ln55_43 = mul i23 %sext_ln55_47, i23 %zext_ln55_43_cast" [nn.cpp:55]   --->   Operation 670 'mul' 'mul_ln55_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 671 [1/2] (2.15ns)   --->   "%layer2_weights_50_load = load i4 %layer2_weights_50_addr" [nn.cpp:55]   --->   Operation 671 'load' 'layer2_weights_50_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_45 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln55_63 = zext i7 %layer2_weights_50_load" [nn.cpp:55]   --->   Operation 672 'zext' 'zext_ln55_63' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 673 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_43)   --->   "%mul_ln55_44 = mul i22 %zext_ln55_63, i22 %zext_ln55_44_cast" [nn.cpp:55]   --->   Operation 673 'mul' 'mul_ln55_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 674 [1/1] (0.00ns)   --->   "%layer2_weights_51_addr = getelementptr i11 %layer2_weights_51, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 674 'getelementptr' 'layer2_weights_51_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 675 [2/2] (2.15ns)   --->   "%layer2_weights_51_load = load i4 %layer2_weights_51_addr" [nn.cpp:55]   --->   Operation 675 'load' 'layer2_weights_51_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 46 <SV = 45> <Delay = 4.20>
ST_46 : Operation 676 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_41 = add i24 %shl_ln55_40, i24 %mul_ln55_42" [nn.cpp:55]   --->   Operation 676 'add' 'add_ln55_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 677 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_42)   --->   "%mul_ln55_43 = mul i23 %sext_ln55_47, i23 %zext_ln55_43_cast" [nn.cpp:55]   --->   Operation 677 'mul' 'mul_ln55_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_41, i32 8, i32 23" [nn.cpp:55]   --->   Operation 678 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln55_41 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0" [nn.cpp:55]   --->   Operation 679 'bitconcatenate' 'shl_ln55_41' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 680 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_42)   --->   "%sext_ln55_48 = sext i23 %mul_ln55_43" [nn.cpp:55]   --->   Operation 680 'sext' 'sext_ln55_48' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 681 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_42 = add i24 %shl_ln55_41, i24 %sext_ln55_48" [nn.cpp:55]   --->   Operation 681 'add' 'add_ln55_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 682 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_43)   --->   "%mul_ln55_44 = mul i22 %zext_ln55_63, i22 %zext_ln55_44_cast" [nn.cpp:55]   --->   Operation 682 'mul' 'mul_ln55_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 683 [1/2] (2.15ns)   --->   "%layer2_weights_51_load = load i4 %layer2_weights_51_addr" [nn.cpp:55]   --->   Operation 683 'load' 'layer2_weights_51_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_46 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln55_49 = sext i11 %layer2_weights_51_load" [nn.cpp:55]   --->   Operation 684 'sext' 'sext_ln55_49' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 685 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_44)   --->   "%mul_ln55_45 = mul i24 %sext_ln55_49, i24 %zext_ln55_45_cast" [nn.cpp:55]   --->   Operation 685 'mul' 'mul_ln55_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 686 [1/1] (0.00ns)   --->   "%layer2_weights_52_addr = getelementptr i10 %layer2_weights_52, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 686 'getelementptr' 'layer2_weights_52_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 687 [2/2] (2.15ns)   --->   "%layer2_weights_52_load = load i4 %layer2_weights_52_addr" [nn.cpp:55]   --->   Operation 687 'load' 'layer2_weights_52_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 47 <SV = 46> <Delay = 4.20>
ST_47 : Operation 688 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_42 = add i24 %shl_ln55_41, i24 %sext_ln55_48" [nn.cpp:55]   --->   Operation 688 'add' 'add_ln55_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 689 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_43)   --->   "%mul_ln55_44 = mul i22 %zext_ln55_63, i22 %zext_ln55_44_cast" [nn.cpp:55]   --->   Operation 689 'mul' 'mul_ln55_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_42, i32 8, i32 23" [nn.cpp:55]   --->   Operation 690 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 691 [1/1] (0.00ns)   --->   "%shl_ln55_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0" [nn.cpp:55]   --->   Operation 691 'bitconcatenate' 'shl_ln55_42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 692 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_43)   --->   "%zext_ln55_64 = zext i22 %mul_ln55_44" [nn.cpp:55]   --->   Operation 692 'zext' 'zext_ln55_64' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 693 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_43 = add i24 %shl_ln55_42, i24 %zext_ln55_64" [nn.cpp:55]   --->   Operation 693 'add' 'add_ln55_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 694 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_44)   --->   "%mul_ln55_45 = mul i24 %sext_ln55_49, i24 %zext_ln55_45_cast" [nn.cpp:55]   --->   Operation 694 'mul' 'mul_ln55_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 695 [1/2] (2.15ns)   --->   "%layer2_weights_52_load = load i4 %layer2_weights_52_addr" [nn.cpp:55]   --->   Operation 695 'load' 'layer2_weights_52_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_47 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln55_50 = sext i10 %layer2_weights_52_load" [nn.cpp:55]   --->   Operation 696 'sext' 'sext_ln55_50' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 697 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_45)   --->   "%mul_ln55_46 = mul i24 %sext_ln55_50, i24 %zext_ln55_46_cast" [nn.cpp:55]   --->   Operation 697 'mul' 'mul_ln55_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 698 [1/1] (0.00ns)   --->   "%layer2_weights_53_addr = getelementptr i11 %layer2_weights_53, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 698 'getelementptr' 'layer2_weights_53_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 699 [2/2] (2.15ns)   --->   "%layer2_weights_53_load = load i4 %layer2_weights_53_addr" [nn.cpp:55]   --->   Operation 699 'load' 'layer2_weights_53_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 48 <SV = 47> <Delay = 4.20>
ST_48 : Operation 700 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_43 = add i24 %shl_ln55_42, i24 %zext_ln55_64" [nn.cpp:55]   --->   Operation 700 'add' 'add_ln55_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 701 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_44)   --->   "%mul_ln55_45 = mul i24 %sext_ln55_49, i24 %zext_ln55_45_cast" [nn.cpp:55]   --->   Operation 701 'mul' 'mul_ln55_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_43, i32 8, i32 23" [nn.cpp:55]   --->   Operation 702 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 703 [1/1] (0.00ns)   --->   "%shl_ln55_43 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0" [nn.cpp:55]   --->   Operation 703 'bitconcatenate' 'shl_ln55_43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 704 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_44 = add i24 %shl_ln55_43, i24 %mul_ln55_45" [nn.cpp:55]   --->   Operation 704 'add' 'add_ln55_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 705 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_45)   --->   "%mul_ln55_46 = mul i24 %sext_ln55_50, i24 %zext_ln55_46_cast" [nn.cpp:55]   --->   Operation 705 'mul' 'mul_ln55_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 706 [1/2] (2.15ns)   --->   "%layer2_weights_53_load = load i4 %layer2_weights_53_addr" [nn.cpp:55]   --->   Operation 706 'load' 'layer2_weights_53_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_48 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln55_51 = sext i11 %layer2_weights_53_load" [nn.cpp:55]   --->   Operation 707 'sext' 'sext_ln55_51' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 708 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_46)   --->   "%mul_ln55_47 = mul i24 %sext_ln55_51, i24 %zext_ln55_47_cast" [nn.cpp:55]   --->   Operation 708 'mul' 'mul_ln55_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 709 [1/1] (0.00ns)   --->   "%layer2_weights_54_addr = getelementptr i8 %layer2_weights_54, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 709 'getelementptr' 'layer2_weights_54_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 710 [2/2] (2.15ns)   --->   "%layer2_weights_54_load = load i4 %layer2_weights_54_addr" [nn.cpp:55]   --->   Operation 710 'load' 'layer2_weights_54_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 49 <SV = 48> <Delay = 4.20>
ST_49 : Operation 711 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_44 = add i24 %shl_ln55_43, i24 %mul_ln55_45" [nn.cpp:55]   --->   Operation 711 'add' 'add_ln55_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 712 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_45)   --->   "%mul_ln55_46 = mul i24 %sext_ln55_50, i24 %zext_ln55_46_cast" [nn.cpp:55]   --->   Operation 712 'mul' 'mul_ln55_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_44, i32 8, i32 23" [nn.cpp:55]   --->   Operation 713 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 714 [1/1] (0.00ns)   --->   "%shl_ln55_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0" [nn.cpp:55]   --->   Operation 714 'bitconcatenate' 'shl_ln55_44' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 715 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_45 = add i24 %shl_ln55_44, i24 %mul_ln55_46" [nn.cpp:55]   --->   Operation 715 'add' 'add_ln55_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 716 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_46)   --->   "%mul_ln55_47 = mul i24 %sext_ln55_51, i24 %zext_ln55_47_cast" [nn.cpp:55]   --->   Operation 716 'mul' 'mul_ln55_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 717 [1/2] (2.15ns)   --->   "%layer2_weights_54_load = load i4 %layer2_weights_54_addr" [nn.cpp:55]   --->   Operation 717 'load' 'layer2_weights_54_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_49 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln55_52 = sext i8 %layer2_weights_54_load" [nn.cpp:55]   --->   Operation 718 'sext' 'sext_ln55_52' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 719 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_47)   --->   "%mul_ln55_48 = mul i23 %sext_ln55_52, i23 %zext_ln55_48_cast" [nn.cpp:55]   --->   Operation 719 'mul' 'mul_ln55_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 720 [1/1] (0.00ns)   --->   "%layer2_weights_55_addr = getelementptr i7 %layer2_weights_55, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 720 'getelementptr' 'layer2_weights_55_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 721 [2/2] (2.15ns)   --->   "%layer2_weights_55_load = load i4 %layer2_weights_55_addr" [nn.cpp:55]   --->   Operation 721 'load' 'layer2_weights_55_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>

State 50 <SV = 49> <Delay = 4.20>
ST_50 : Operation 722 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_45 = add i24 %shl_ln55_44, i24 %mul_ln55_46" [nn.cpp:55]   --->   Operation 722 'add' 'add_ln55_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 723 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_46)   --->   "%mul_ln55_47 = mul i24 %sext_ln55_51, i24 %zext_ln55_47_cast" [nn.cpp:55]   --->   Operation 723 'mul' 'mul_ln55_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_45, i32 8, i32 23" [nn.cpp:55]   --->   Operation 724 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 725 [1/1] (0.00ns)   --->   "%shl_ln55_45 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0" [nn.cpp:55]   --->   Operation 725 'bitconcatenate' 'shl_ln55_45' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 726 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_46 = add i24 %shl_ln55_45, i24 %mul_ln55_47" [nn.cpp:55]   --->   Operation 726 'add' 'add_ln55_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 727 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_47)   --->   "%mul_ln55_48 = mul i23 %sext_ln55_52, i23 %zext_ln55_48_cast" [nn.cpp:55]   --->   Operation 727 'mul' 'mul_ln55_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 728 [1/2] (2.15ns)   --->   "%layer2_weights_55_load = load i4 %layer2_weights_55_addr" [nn.cpp:55]   --->   Operation 728 'load' 'layer2_weights_55_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_50 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln55_65 = zext i7 %layer2_weights_55_load" [nn.cpp:55]   --->   Operation 729 'zext' 'zext_ln55_65' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 730 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_48)   --->   "%mul_ln55_49 = mul i22 %zext_ln55_65, i22 %zext_ln55_49_cast" [nn.cpp:55]   --->   Operation 730 'mul' 'mul_ln55_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 731 [1/1] (0.00ns)   --->   "%layer2_weights_56_addr = getelementptr i11 %layer2_weights_56, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 731 'getelementptr' 'layer2_weights_56_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 732 [2/2] (2.15ns)   --->   "%layer2_weights_56_load = load i4 %layer2_weights_56_addr" [nn.cpp:55]   --->   Operation 732 'load' 'layer2_weights_56_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 51 <SV = 50> <Delay = 4.20>
ST_51 : Operation 733 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_46 = add i24 %shl_ln55_45, i24 %mul_ln55_47" [nn.cpp:55]   --->   Operation 733 'add' 'add_ln55_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 734 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_47)   --->   "%mul_ln55_48 = mul i23 %sext_ln55_52, i23 %zext_ln55_48_cast" [nn.cpp:55]   --->   Operation 734 'mul' 'mul_ln55_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_46, i32 8, i32 23" [nn.cpp:55]   --->   Operation 735 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 736 [1/1] (0.00ns)   --->   "%shl_ln55_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0" [nn.cpp:55]   --->   Operation 736 'bitconcatenate' 'shl_ln55_46' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 737 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_47)   --->   "%sext_ln55_53 = sext i23 %mul_ln55_48" [nn.cpp:55]   --->   Operation 737 'sext' 'sext_ln55_53' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 738 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_47 = add i24 %shl_ln55_46, i24 %sext_ln55_53" [nn.cpp:55]   --->   Operation 738 'add' 'add_ln55_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 739 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_48)   --->   "%mul_ln55_49 = mul i22 %zext_ln55_65, i22 %zext_ln55_49_cast" [nn.cpp:55]   --->   Operation 739 'mul' 'mul_ln55_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 740 [1/2] (2.15ns)   --->   "%layer2_weights_56_load = load i4 %layer2_weights_56_addr" [nn.cpp:55]   --->   Operation 740 'load' 'layer2_weights_56_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_51 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln55_54 = sext i11 %layer2_weights_56_load" [nn.cpp:55]   --->   Operation 741 'sext' 'sext_ln55_54' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 742 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_49)   --->   "%mul_ln55_50 = mul i24 %sext_ln55_54, i24 %zext_ln55_50_cast" [nn.cpp:55]   --->   Operation 742 'mul' 'mul_ln55_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 743 [1/1] (0.00ns)   --->   "%layer2_weights_57_addr = getelementptr i12 %layer2_weights_57, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 743 'getelementptr' 'layer2_weights_57_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 744 [2/2] (2.15ns)   --->   "%layer2_weights_57_load = load i4 %layer2_weights_57_addr" [nn.cpp:55]   --->   Operation 744 'load' 'layer2_weights_57_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>

State 52 <SV = 51> <Delay = 4.20>
ST_52 : Operation 745 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_47 = add i24 %shl_ln55_46, i24 %sext_ln55_53" [nn.cpp:55]   --->   Operation 745 'add' 'add_ln55_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 746 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_48)   --->   "%mul_ln55_49 = mul i22 %zext_ln55_65, i22 %zext_ln55_49_cast" [nn.cpp:55]   --->   Operation 746 'mul' 'mul_ln55_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_47, i32 8, i32 23" [nn.cpp:55]   --->   Operation 747 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 748 [1/1] (0.00ns)   --->   "%shl_ln55_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_48, i8 0" [nn.cpp:55]   --->   Operation 748 'bitconcatenate' 'shl_ln55_47' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 749 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_48)   --->   "%zext_ln55_66 = zext i22 %mul_ln55_49" [nn.cpp:55]   --->   Operation 749 'zext' 'zext_ln55_66' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 750 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_48 = add i24 %shl_ln55_47, i24 %zext_ln55_66" [nn.cpp:55]   --->   Operation 750 'add' 'add_ln55_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 751 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_49)   --->   "%mul_ln55_50 = mul i24 %sext_ln55_54, i24 %zext_ln55_50_cast" [nn.cpp:55]   --->   Operation 751 'mul' 'mul_ln55_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 752 [1/2] (2.15ns)   --->   "%layer2_weights_57_load = load i4 %layer2_weights_57_addr" [nn.cpp:55]   --->   Operation 752 'load' 'layer2_weights_57_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 10> <ROM>
ST_52 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln55_55 = sext i12 %layer2_weights_57_load" [nn.cpp:55]   --->   Operation 753 'sext' 'sext_ln55_55' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 754 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_50)   --->   "%mul_ln55_51 = mul i24 %sext_ln55_55, i24 %zext_ln55_51_cast" [nn.cpp:55]   --->   Operation 754 'mul' 'mul_ln55_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 755 [1/1] (0.00ns)   --->   "%layer2_weights_58_addr = getelementptr i11 %layer2_weights_58, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 755 'getelementptr' 'layer2_weights_58_addr' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 756 [2/2] (2.15ns)   --->   "%layer2_weights_58_load = load i4 %layer2_weights_58_addr" [nn.cpp:55]   --->   Operation 756 'load' 'layer2_weights_58_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 53 <SV = 52> <Delay = 4.20>
ST_53 : Operation 757 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_48 = add i24 %shl_ln55_47, i24 %zext_ln55_66" [nn.cpp:55]   --->   Operation 757 'add' 'add_ln55_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 758 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_49)   --->   "%mul_ln55_50 = mul i24 %sext_ln55_54, i24 %zext_ln55_50_cast" [nn.cpp:55]   --->   Operation 758 'mul' 'mul_ln55_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_48, i32 8, i32 23" [nn.cpp:55]   --->   Operation 759 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 760 [1/1] (0.00ns)   --->   "%shl_ln55_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0" [nn.cpp:55]   --->   Operation 760 'bitconcatenate' 'shl_ln55_48' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 761 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_49 = add i24 %shl_ln55_48, i24 %mul_ln55_50" [nn.cpp:55]   --->   Operation 761 'add' 'add_ln55_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 762 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_50)   --->   "%mul_ln55_51 = mul i24 %sext_ln55_55, i24 %zext_ln55_51_cast" [nn.cpp:55]   --->   Operation 762 'mul' 'mul_ln55_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 763 [1/2] (2.15ns)   --->   "%layer2_weights_58_load = load i4 %layer2_weights_58_addr" [nn.cpp:55]   --->   Operation 763 'load' 'layer2_weights_58_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_53 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln55_56 = sext i11 %layer2_weights_58_load" [nn.cpp:55]   --->   Operation 764 'sext' 'sext_ln55_56' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 765 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_51)   --->   "%mul_ln55_52 = mul i24 %sext_ln55_56, i24 %zext_ln55_52_cast" [nn.cpp:55]   --->   Operation 765 'mul' 'mul_ln55_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 766 [1/1] (0.00ns)   --->   "%layer2_weights_59_addr = getelementptr i4 %layer2_weights_59, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 766 'getelementptr' 'layer2_weights_59_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 767 [2/2] (2.15ns)   --->   "%layer2_weights_59_load = load i4 %layer2_weights_59_addr" [nn.cpp:55]   --->   Operation 767 'load' 'layer2_weights_59_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>

State 54 <SV = 53> <Delay = 4.20>
ST_54 : Operation 768 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_49 = add i24 %shl_ln55_48, i24 %mul_ln55_50" [nn.cpp:55]   --->   Operation 768 'add' 'add_ln55_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 769 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_50)   --->   "%mul_ln55_51 = mul i24 %sext_ln55_55, i24 %zext_ln55_51_cast" [nn.cpp:55]   --->   Operation 769 'mul' 'mul_ln55_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_49, i32 8, i32 23" [nn.cpp:55]   --->   Operation 770 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 771 [1/1] (0.00ns)   --->   "%shl_ln55_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0" [nn.cpp:55]   --->   Operation 771 'bitconcatenate' 'shl_ln55_49' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 772 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_50 = add i24 %shl_ln55_49, i24 %mul_ln55_51" [nn.cpp:55]   --->   Operation 772 'add' 'add_ln55_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 773 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_51)   --->   "%mul_ln55_52 = mul i24 %sext_ln55_56, i24 %zext_ln55_52_cast" [nn.cpp:55]   --->   Operation 773 'mul' 'mul_ln55_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 774 [1/2] (2.15ns)   --->   "%layer2_weights_59_load = load i4 %layer2_weights_59_addr" [nn.cpp:55]   --->   Operation 774 'load' 'layer2_weights_59_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_54 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln55_57 = sext i4 %layer2_weights_59_load" [nn.cpp:55]   --->   Operation 775 'sext' 'sext_ln55_57' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln55_67 = zext i5 %sext_ln55_57" [nn.cpp:55]   --->   Operation 776 'zext' 'zext_ln55_67' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 777 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_52)   --->   "%mul_ln55_53 = mul i20 %zext_ln55_67, i20 %zext_ln55_53_cast" [nn.cpp:55]   --->   Operation 777 'mul' 'mul_ln55_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 778 [1/1] (0.00ns)   --->   "%layer2_weights_61_addr = getelementptr i11 %layer2_weights_61, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 778 'getelementptr' 'layer2_weights_61_addr' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 779 [2/2] (2.15ns)   --->   "%layer2_weights_61_load = load i4 %layer2_weights_61_addr" [nn.cpp:55]   --->   Operation 779 'load' 'layer2_weights_61_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>

State 55 <SV = 54> <Delay = 4.20>
ST_55 : Operation 780 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_50 = add i24 %shl_ln55_49, i24 %mul_ln55_51" [nn.cpp:55]   --->   Operation 780 'add' 'add_ln55_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 781 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_51)   --->   "%mul_ln55_52 = mul i24 %sext_ln55_56, i24 %zext_ln55_52_cast" [nn.cpp:55]   --->   Operation 781 'mul' 'mul_ln55_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_50, i32 8, i32 23" [nn.cpp:55]   --->   Operation 782 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 783 [1/1] (0.00ns)   --->   "%shl_ln55_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0" [nn.cpp:55]   --->   Operation 783 'bitconcatenate' 'shl_ln55_50' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 784 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_51 = add i24 %shl_ln55_50, i24 %mul_ln55_52" [nn.cpp:55]   --->   Operation 784 'add' 'add_ln55_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 785 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_52)   --->   "%mul_ln55_53 = mul i20 %zext_ln55_67, i20 %zext_ln55_53_cast" [nn.cpp:55]   --->   Operation 785 'mul' 'mul_ln55_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 786 [1/2] (2.15ns)   --->   "%layer2_weights_61_load = load i4 %layer2_weights_61_addr" [nn.cpp:55]   --->   Operation 786 'load' 'layer2_weights_61_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_55 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln55_58 = sext i11 %layer2_weights_61_load" [nn.cpp:55]   --->   Operation 787 'sext' 'sext_ln55_58' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 788 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_53)   --->   "%mul_ln55_54 = mul i24 %sext_ln55_58, i24 %zext_ln55_54_cast" [nn.cpp:55]   --->   Operation 788 'mul' 'mul_ln55_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 789 [1/1] (0.00ns)   --->   "%layer2_weights_62_addr = getelementptr i5 %layer2_weights_62, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 789 'getelementptr' 'layer2_weights_62_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 790 [2/2] (2.15ns)   --->   "%layer2_weights_62_load = load i4 %layer2_weights_62_addr" [nn.cpp:55]   --->   Operation 790 'load' 'layer2_weights_62_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 10> <ROM>

State 56 <SV = 55> <Delay = 4.20>
ST_56 : Operation 791 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_51 = add i24 %shl_ln55_50, i24 %mul_ln55_52" [nn.cpp:55]   --->   Operation 791 'add' 'add_ln55_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 792 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_52)   --->   "%mul_ln55_53 = mul i20 %zext_ln55_67, i20 %zext_ln55_53_cast" [nn.cpp:55]   --->   Operation 792 'mul' 'mul_ln55_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_51, i32 8, i32 23" [nn.cpp:55]   --->   Operation 793 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln55_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_52, i8 0" [nn.cpp:55]   --->   Operation 794 'bitconcatenate' 'shl_ln55_51' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 795 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_52)   --->   "%zext_ln55_68 = zext i20 %mul_ln55_53" [nn.cpp:55]   --->   Operation 795 'zext' 'zext_ln55_68' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 796 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_52 = add i24 %shl_ln55_51, i24 %zext_ln55_68" [nn.cpp:55]   --->   Operation 796 'add' 'add_ln55_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 797 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_53)   --->   "%mul_ln55_54 = mul i24 %sext_ln55_58, i24 %zext_ln55_54_cast" [nn.cpp:55]   --->   Operation 797 'mul' 'mul_ln55_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 798 [1/2] (2.15ns)   --->   "%layer2_weights_62_load = load i4 %layer2_weights_62_addr" [nn.cpp:55]   --->   Operation 798 'load' 'layer2_weights_62_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 10> <ROM>
ST_56 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln55_69 = zext i5 %layer2_weights_62_load" [nn.cpp:55]   --->   Operation 799 'zext' 'zext_ln55_69' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 800 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_54)   --->   "%mul_ln55_55 = mul i20 %zext_ln55_69, i20 %zext_ln55_55_cast" [nn.cpp:55]   --->   Operation 800 'mul' 'mul_ln55_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 801 [1/1] (0.00ns)   --->   "%layer2_weights_63_addr = getelementptr i10 %layer2_weights_63, i64 0, i64 %i_1_cast" [nn.cpp:55]   --->   Operation 801 'getelementptr' 'layer2_weights_63_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 802 [2/2] (2.15ns)   --->   "%layer2_weights_63_load = load i4 %layer2_weights_63_addr" [nn.cpp:55]   --->   Operation 802 'load' 'layer2_weights_63_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>

State 57 <SV = 56> <Delay = 4.20>
ST_57 : Operation 803 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_52 = add i24 %shl_ln55_51, i24 %zext_ln55_68" [nn.cpp:55]   --->   Operation 803 'add' 'add_ln55_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 804 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_53)   --->   "%mul_ln55_54 = mul i24 %sext_ln55_58, i24 %zext_ln55_54_cast" [nn.cpp:55]   --->   Operation 804 'mul' 'mul_ln55_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_52, i32 8, i32 23" [nn.cpp:55]   --->   Operation 805 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 806 [1/1] (0.00ns)   --->   "%shl_ln55_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0" [nn.cpp:55]   --->   Operation 806 'bitconcatenate' 'shl_ln55_52' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 807 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_53 = add i24 %shl_ln55_52, i24 %mul_ln55_54" [nn.cpp:55]   --->   Operation 807 'add' 'add_ln55_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 808 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_54)   --->   "%mul_ln55_55 = mul i20 %zext_ln55_69, i20 %zext_ln55_55_cast" [nn.cpp:55]   --->   Operation 808 'mul' 'mul_ln55_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 809 [1/2] (2.15ns)   --->   "%layer2_weights_63_load = load i4 %layer2_weights_63_addr" [nn.cpp:55]   --->   Operation 809 'load' 'layer2_weights_63_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 10> <ROM>
ST_57 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln55_59 = sext i10 %layer2_weights_63_load" [nn.cpp:55]   --->   Operation 810 'sext' 'sext_ln55_59' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 811 [3/3] (1.45ns) (grouped into DSP with root node add_ln55_55)   --->   "%mul_ln55_56 = mul i24 %sext_ln55_59, i24 %zext_ln55_56_cast" [nn.cpp:55]   --->   Operation 811 'mul' 'mul_ln55_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 4.20>
ST_58 : Operation 812 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_53 = add i24 %shl_ln55_52, i24 %mul_ln55_54" [nn.cpp:55]   --->   Operation 812 'add' 'add_ln55_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 813 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_54)   --->   "%mul_ln55_55 = mul i20 %zext_ln55_69, i20 %zext_ln55_55_cast" [nn.cpp:55]   --->   Operation 813 'mul' 'mul_ln55_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_53, i32 8, i32 23" [nn.cpp:55]   --->   Operation 814 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 815 [1/1] (0.00ns)   --->   "%shl_ln55_53 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0" [nn.cpp:55]   --->   Operation 815 'bitconcatenate' 'shl_ln55_53' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 816 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_54)   --->   "%zext_ln55_70 = zext i20 %mul_ln55_55" [nn.cpp:55]   --->   Operation 816 'zext' 'zext_ln55_70' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 817 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_54 = add i24 %shl_ln55_53, i24 %zext_ln55_70" [nn.cpp:55]   --->   Operation 817 'add' 'add_ln55_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 818 [2/3] (1.45ns) (grouped into DSP with root node add_ln55_55)   --->   "%mul_ln55_56 = mul i24 %sext_ln55_59, i24 %zext_ln55_56_cast" [nn.cpp:55]   --->   Operation 818 'mul' 'mul_ln55_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 4.20>
ST_59 : Operation 819 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_54 = add i24 %shl_ln55_53, i24 %zext_ln55_70" [nn.cpp:55]   --->   Operation 819 'add' 'add_ln55_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 820 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_55)   --->   "%mul_ln55_56 = mul i24 %sext_ln55_59, i24 %zext_ln55_56_cast" [nn.cpp:55]   --->   Operation 820 'mul' 'mul_ln55_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_54, i32 8, i32 23" [nn.cpp:55]   --->   Operation 821 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 822 [1/1] (0.00ns)   --->   "%shl_ln55_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0" [nn.cpp:55]   --->   Operation 822 'bitconcatenate' 'shl_ln55_54' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 823 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_55 = add i24 %shl_ln55_54, i24 %mul_ln55_56" [nn.cpp:55]   --->   Operation 823 'add' 'add_ln55_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 824 [1/1] (0.00ns)   --->   "%layer2_bias_addr = getelementptr i11 %layer2_bias, i64 0, i64 %i_1_cast" [nn.cpp:57]   --->   Operation 824 'getelementptr' 'layer2_bias_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 825 [2/2] (2.15ns)   --->   "%layer2_bias_load = load i4 %layer2_bias_addr" [nn.cpp:57]   --->   Operation 825 'load' 'layer2_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_59 : Operation 836 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 836 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 6.45>
ST_60 : Operation 826 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [nn.cpp:52]   --->   Operation 826 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 827 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [nn.cpp:52]   --->   Operation 827 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 828 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55_55 = add i24 %shl_ln55_54, i24 %mul_ln55_56" [nn.cpp:55]   --->   Operation 828 'add' 'add_ln55_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln55_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln55_55, i32 8, i32 23" [nn.cpp:55]   --->   Operation 829 'partselect' 'trunc_ln55_s' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 830 [1/2] (2.15ns)   --->   "%layer2_bias_load = load i4 %layer2_bias_addr" [nn.cpp:57]   --->   Operation 830 'load' 'layer2_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10> <ROM>
ST_60 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i11 %layer2_bias_load" [nn.cpp:57]   --->   Operation 831 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 832 [1/1] (2.14ns)   --->   "%sum = add i16 %sext_ln57, i16 %trunc_ln55_s" [nn.cpp:57]   --->   Operation 832 'add' 'sum' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 833 [1/1] (0.00ns)   --->   "%layer2_output_addr = getelementptr i16 %layer2_output, i64 0, i64 %i_1_cast" [nn.cpp:58]   --->   Operation 833 'getelementptr' 'layer2_output_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 834 [1/1] (2.15ns)   --->   "%store_ln58 = store i16 %sum, i4 %layer2_output_addr" [nn.cpp:58]   --->   Operation 834 'store' 'store_ln58' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_60 : Operation 835 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.body31" [nn.cpp:52]   --->   Operation 835 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.387ns
The critical path consists of the following:
	'alloca' operation ('i') [117]  (0.000 ns)
	'load' operation ('i', nn.cpp:52) on local variable 'i' [235]  (0.000 ns)
	'add' operation ('add_ln52', nn.cpp:52) [238]  (1.777 ns)
	'store' operation ('store_ln52', nn.cpp:52) of variable 'add_ln52', nn.cpp:52 on local variable 'i' [664]  (1.610 ns)

 <State 2>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer2_weights_1_load', nn.cpp:55) on array 'layer2_weights_1' [249]  (2.152 ns)
	'mul' operation of DSP[255] ('mul_ln55_1', nn.cpp:55) [251]  (1.450 ns)

 <State 3>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln55', nn.cpp:55) [247]  (5.580 ns)

 <State 4>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer2_weights_3_load', nn.cpp:55) on array 'layer2_weights_3' [264]  (2.152 ns)
	'mul' operation of DSP[269] ('mul_ln55_3', nn.cpp:55) [266]  (1.450 ns)

 <State 5>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[255] ('add_ln55', nn.cpp:55) [255]  (2.100 ns)
	'add' operation of DSP[262] ('add_ln55_1', nn.cpp:55) [262]  (2.100 ns)

 <State 6>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[262] ('add_ln55_1', nn.cpp:55) [262]  (2.100 ns)
	'add' operation of DSP[269] ('add_ln55_2', nn.cpp:55) [269]  (2.100 ns)

 <State 7>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[269] ('add_ln55_2', nn.cpp:55) [269]  (2.100 ns)
	'add' operation of DSP[276] ('add_ln55_3', nn.cpp:55) [276]  (2.100 ns)

 <State 8>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[276] ('add_ln55_3', nn.cpp:55) [276]  (2.100 ns)
	'add' operation of DSP[284] ('add_ln55_4', nn.cpp:55) [284]  (2.100 ns)

 <State 9>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[284] ('add_ln55_4', nn.cpp:55) [284]  (2.100 ns)
	'add' operation of DSP[291] ('add_ln55_5', nn.cpp:55) [291]  (2.100 ns)

 <State 10>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[291] ('add_ln55_5', nn.cpp:55) [291]  (2.100 ns)
	'add' operation of DSP[298] ('add_ln55_6', nn.cpp:55) [298]  (2.100 ns)

 <State 11>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[298] ('add_ln55_6', nn.cpp:55) [298]  (2.100 ns)
	'add' operation of DSP[305] ('add_ln55_7', nn.cpp:55) [305]  (2.100 ns)

 <State 12>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[305] ('add_ln55_7', nn.cpp:55) [305]  (2.100 ns)
	'add' operation of DSP[312] ('add_ln55_8', nn.cpp:55) [312]  (2.100 ns)

 <State 13>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[312] ('add_ln55_8', nn.cpp:55) [312]  (2.100 ns)
	'add' operation of DSP[319] ('add_ln55_9', nn.cpp:55) [319]  (2.100 ns)

 <State 14>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[319] ('add_ln55_9', nn.cpp:55) [319]  (2.100 ns)
	'add' operation of DSP[326] ('add_ln55_10', nn.cpp:55) [326]  (2.100 ns)

 <State 15>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[326] ('add_ln55_10', nn.cpp:55) [326]  (2.100 ns)
	'add' operation of DSP[333] ('add_ln55_11', nn.cpp:55) [333]  (2.100 ns)

 <State 16>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[333] ('add_ln55_11', nn.cpp:55) [333]  (2.100 ns)
	'add' operation of DSP[340] ('add_ln55_12', nn.cpp:55) [340]  (2.100 ns)

 <State 17>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[340] ('add_ln55_12', nn.cpp:55) [340]  (2.100 ns)
	'add' operation of DSP[347] ('add_ln55_13', nn.cpp:55) [347]  (2.100 ns)

 <State 18>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[347] ('add_ln55_13', nn.cpp:55) [347]  (2.100 ns)
	'add' operation of DSP[354] ('add_ln55_14', nn.cpp:55) [354]  (2.100 ns)

 <State 19>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[354] ('add_ln55_14', nn.cpp:55) [354]  (2.100 ns)
	'add' operation of DSP[361] ('add_ln55_15', nn.cpp:55) [361]  (2.100 ns)

 <State 20>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[361] ('add_ln55_15', nn.cpp:55) [361]  (2.100 ns)
	'add' operation of DSP[368] ('add_ln55_16', nn.cpp:55) [368]  (2.100 ns)

 <State 21>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[368] ('add_ln55_16', nn.cpp:55) [368]  (2.100 ns)
	'add' operation of DSP[376] ('add_ln55_17', nn.cpp:55) [376]  (2.100 ns)

 <State 22>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[376] ('add_ln55_17', nn.cpp:55) [376]  (2.100 ns)
	'add' operation of DSP[383] ('add_ln55_18', nn.cpp:55) [383]  (2.100 ns)

 <State 23>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[383] ('add_ln55_18', nn.cpp:55) [383]  (2.100 ns)
	'add' operation of DSP[390] ('add_ln55_19', nn.cpp:55) [390]  (2.100 ns)

 <State 24>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[390] ('add_ln55_19', nn.cpp:55) [390]  (2.100 ns)
	'add' operation of DSP[397] ('add_ln55_20', nn.cpp:55) [397]  (2.100 ns)

 <State 25>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[397] ('add_ln55_20', nn.cpp:55) [397]  (2.100 ns)
	'add' operation of DSP[405] ('add_ln55_21', nn.cpp:55) [405]  (2.100 ns)

 <State 26>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[405] ('add_ln55_21', nn.cpp:55) [405]  (2.100 ns)
	'add' operation of DSP[413] ('add_ln55_22', nn.cpp:55) [413]  (2.100 ns)

 <State 27>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[413] ('add_ln55_22', nn.cpp:55) [413]  (2.100 ns)
	'add' operation of DSP[420] ('add_ln55_23', nn.cpp:55) [420]  (2.100 ns)

 <State 28>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[420] ('add_ln55_23', nn.cpp:55) [420]  (2.100 ns)
	'add' operation of DSP[427] ('add_ln55_24', nn.cpp:55) [427]  (2.100 ns)

 <State 29>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[427] ('add_ln55_24', nn.cpp:55) [427]  (2.100 ns)
	'add' operation of DSP[435] ('add_ln55_25', nn.cpp:55) [435]  (2.100 ns)

 <State 30>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[435] ('add_ln55_25', nn.cpp:55) [435]  (2.100 ns)
	'add' operation of DSP[442] ('add_ln55_26', nn.cpp:55) [442]  (2.100 ns)

 <State 31>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[442] ('add_ln55_26', nn.cpp:55) [442]  (2.100 ns)
	'add' operation of DSP[449] ('add_ln55_27', nn.cpp:55) [449]  (2.100 ns)

 <State 32>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[449] ('add_ln55_27', nn.cpp:55) [449]  (2.100 ns)
	'add' operation of DSP[456] ('add_ln55_28', nn.cpp:55) [456]  (2.100 ns)

 <State 33>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[456] ('add_ln55_28', nn.cpp:55) [456]  (2.100 ns)
	'add' operation of DSP[464] ('add_ln55_29', nn.cpp:55) [464]  (2.100 ns)

 <State 34>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[464] ('add_ln55_29', nn.cpp:55) [464]  (2.100 ns)
	'add' operation of DSP[471] ('add_ln55_30', nn.cpp:55) [471]  (2.100 ns)

 <State 35>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[471] ('add_ln55_30', nn.cpp:55) [471]  (2.100 ns)
	'add' operation of DSP[478] ('add_ln55_31', nn.cpp:55) [478]  (2.100 ns)

 <State 36>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[478] ('add_ln55_31', nn.cpp:55) [478]  (2.100 ns)
	'add' operation of DSP[486] ('add_ln55_32', nn.cpp:55) [486]  (2.100 ns)

 <State 37>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[486] ('add_ln55_32', nn.cpp:55) [486]  (2.100 ns)
	'add' operation of DSP[493] ('add_ln55_33', nn.cpp:55) [493]  (2.100 ns)

 <State 38>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[493] ('add_ln55_33', nn.cpp:55) [493]  (2.100 ns)
	'add' operation of DSP[500] ('add_ln55_34', nn.cpp:55) [500]  (2.100 ns)

 <State 39>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[500] ('add_ln55_34', nn.cpp:55) [500]  (2.100 ns)
	'add' operation of DSP[507] ('add_ln55_35', nn.cpp:55) [507]  (2.100 ns)

 <State 40>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[507] ('add_ln55_35', nn.cpp:55) [507]  (2.100 ns)
	'add' operation of DSP[514] ('add_ln55_36', nn.cpp:55) [514]  (2.100 ns)

 <State 41>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[514] ('add_ln55_36', nn.cpp:55) [514]  (2.100 ns)
	'add' operation of DSP[521] ('add_ln55_37', nn.cpp:55) [521]  (2.100 ns)

 <State 42>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[521] ('add_ln55_37', nn.cpp:55) [521]  (2.100 ns)
	'add' operation of DSP[528] ('add_ln55_38', nn.cpp:55) [528]  (2.100 ns)

 <State 43>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[528] ('add_ln55_38', nn.cpp:55) [528]  (2.100 ns)
	'add' operation of DSP[535] ('add_ln55_39', nn.cpp:55) [535]  (2.100 ns)

 <State 44>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[535] ('add_ln55_39', nn.cpp:55) [535]  (2.100 ns)
	'add' operation of DSP[543] ('add_ln55_40', nn.cpp:55) [543]  (2.100 ns)

 <State 45>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[543] ('add_ln55_40', nn.cpp:55) [543]  (2.100 ns)
	'add' operation of DSP[551] ('add_ln55_41', nn.cpp:55) [551]  (2.100 ns)

 <State 46>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[551] ('add_ln55_41', nn.cpp:55) [551]  (2.100 ns)
	'add' operation of DSP[559] ('add_ln55_42', nn.cpp:55) [559]  (2.100 ns)

 <State 47>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[559] ('add_ln55_42', nn.cpp:55) [559]  (2.100 ns)
	'add' operation of DSP[567] ('add_ln55_43', nn.cpp:55) [567]  (2.100 ns)

 <State 48>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[567] ('add_ln55_43', nn.cpp:55) [567]  (2.100 ns)
	'add' operation of DSP[574] ('add_ln55_44', nn.cpp:55) [574]  (2.100 ns)

 <State 49>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[574] ('add_ln55_44', nn.cpp:55) [574]  (2.100 ns)
	'add' operation of DSP[581] ('add_ln55_45', nn.cpp:55) [581]  (2.100 ns)

 <State 50>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[581] ('add_ln55_45', nn.cpp:55) [581]  (2.100 ns)
	'add' operation of DSP[588] ('add_ln55_46', nn.cpp:55) [588]  (2.100 ns)

 <State 51>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[588] ('add_ln55_46', nn.cpp:55) [588]  (2.100 ns)
	'add' operation of DSP[596] ('add_ln55_47', nn.cpp:55) [596]  (2.100 ns)

 <State 52>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[596] ('add_ln55_47', nn.cpp:55) [596]  (2.100 ns)
	'add' operation of DSP[604] ('add_ln55_48', nn.cpp:55) [604]  (2.100 ns)

 <State 53>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[604] ('add_ln55_48', nn.cpp:55) [604]  (2.100 ns)
	'add' operation of DSP[611] ('add_ln55_49', nn.cpp:55) [611]  (2.100 ns)

 <State 54>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[611] ('add_ln55_49', nn.cpp:55) [611]  (2.100 ns)
	'add' operation of DSP[618] ('add_ln55_50', nn.cpp:55) [618]  (2.100 ns)

 <State 55>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[618] ('add_ln55_50', nn.cpp:55) [618]  (2.100 ns)
	'add' operation of DSP[625] ('add_ln55_51', nn.cpp:55) [625]  (2.100 ns)

 <State 56>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[625] ('add_ln55_51', nn.cpp:55) [625]  (2.100 ns)
	'add' operation of DSP[634] ('add_ln55_52', nn.cpp:55) [634]  (2.100 ns)

 <State 57>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[634] ('add_ln55_52', nn.cpp:55) [634]  (2.100 ns)
	'add' operation of DSP[641] ('add_ln55_53', nn.cpp:55) [641]  (2.100 ns)

 <State 58>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[641] ('add_ln55_53', nn.cpp:55) [641]  (2.100 ns)
	'add' operation of DSP[649] ('add_ln55_54', nn.cpp:55) [649]  (2.100 ns)

 <State 59>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[649] ('add_ln55_54', nn.cpp:55) [649]  (2.100 ns)
	'add' operation of DSP[656] ('add_ln55_55', nn.cpp:55) [656]  (2.100 ns)

 <State 60>: 6.450ns
The critical path consists of the following:
	'load' operation ('layer2_bias_load', nn.cpp:57) on array 'layer2_bias' [659]  (2.152 ns)
	'add' operation ('sum', nn.cpp:57) [661]  (2.146 ns)
	'store' operation ('store_ln58', nn.cpp:58) of variable 'sum', nn.cpp:57 on array 'layer2_output' [663]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
