

================================================================
== Vivado HLS Report for 'dense_resource_0_0_1'
================================================================
* Date:           Fri Aug 19 15:49:29 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ii_1
* Solution:       example_par_4
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.804 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_7_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_7_V_read)" [./example.h:240]   --->   Operation 3 'read' 'data_7_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_6_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_6_V_read)" [./example.h:240]   --->   Operation 4 'read' 'data_6_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_5_V_read_6 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_5_V_read)" [./example.h:240]   --->   Operation 5 'read' 'data_5_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_V_read_7 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_4_V_read)" [./example.h:240]   --->   Operation 6 'read' 'data_4_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_V_read_7 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_3_V_read)" [./example.h:240]   --->   Operation 7 'read' 'data_3_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_V_read_7 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_2_V_read)" [./example.h:240]   --->   Operation 8 'read' 'data_2_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_V_read_7 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_1_V_read)" [./example.h:240]   --->   Operation 9 'read' 'data_1_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_V_read_7 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_0_V_read)" [./example.h:240]   --->   Operation 10 'read' 'data_0_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %data_0_V_read_7 to i21" [./example.h:142->./example.h:267]   --->   Operation 11 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1118_148 = sext i14 %data_0_V_read_7 to i20" [./example.h:142->./example.h:267]   --->   Operation 12 'sext' 'sext_ln1118_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %sext_ln1118_148, 23" [./example.h:142->./example.h:267]   --->   Operation 13 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 14 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i13 %trunc_ln to i14" [./example.h:142->./example.h:267]   --->   Operation 15 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118_149 = sext i14 %data_1_V_read_7 to i21" [./example.h:142->./example.h:267]   --->   Operation 16 'sext' 'sext_ln1118_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118_150 = sext i14 %data_1_V_read_7 to i17" [./example.h:142->./example.h:267]   --->   Operation 17 'sext' 'sext_ln1118_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_52 = mul i21 %sext_ln1118_149, -507" [./example.h:142->./example.h:267]   --->   Operation 18 'mul' 'mul_ln1118_52' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln708_64 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_52, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 19 'partselect' 'trunc_ln708_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118_151 = sext i14 %data_2_V_read_7 to i21" [./example.h:142->./example.h:267]   --->   Operation 20 'sext' 'sext_ln1118_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118_152 = sext i14 %data_2_V_read_7 to i17" [./example.h:142->./example.h:267]   --->   Operation 21 'sext' 'sext_ln1118_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_53 = mul i21 %sext_ln1118_151, 42" [./example.h:142->./example.h:267]   --->   Operation 22 'mul' 'mul_ln1118_53' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln708_65 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_53, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 23 'partselect' 'trunc_ln708_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_153 = sext i14 %data_3_V_read_7 to i20" [./example.h:142->./example.h:267]   --->   Operation 24 'sext' 'sext_ln1118_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_54 = mul i20 %sext_ln1118_153, 19" [./example.h:142->./example.h:267]   --->   Operation 25 'mul' 'mul_ln1118_54' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln708_126 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_54, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 26 'partselect' 'trunc_ln708_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln708_104 = sext i13 %trunc_ln708_126 to i14" [./example.h:142->./example.h:267]   --->   Operation 27 'sext' 'sext_ln708_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1118_157 = sext i14 %data_6_V_read_4 to i21" [./example.h:142->./example.h:267]   --->   Operation 28 'sext' 'sext_ln1118_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_57 = mul i21 %sext_ln1118_157, -284" [./example.h:142->./example.h:267]   --->   Operation 29 'mul' 'mul_ln1118_57' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln708_69 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_57, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 30 'partselect' 'trunc_ln708_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln708_107 = sext i14 %data_7_V_read_4 to i20" [./example.h:142->./example.h:267]   --->   Operation 31 'sext' 'sext_ln708_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_44 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %data_7_V_read_4, i32 2, i32 13)" [./example.h:267]   --->   Operation 32 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln703_34 = sext i12 %tmp_44 to i13" [./example.h:267]   --->   Operation 33 'sext' 'sext_ln703_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.55ns)   --->   "%add_ln703 = add i14 %trunc_ln708_64, %sext_ln708" [./example.h:267]   --->   Operation 34 'add' 'add_ln703' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_188 = add i14 %sext_ln708_104, %trunc_ln708_65" [./example.h:267]   --->   Operation 35 'add' 'add_ln703_188' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_189 = add i14 %add_ln703, %add_ln703_188" [./example.h:267]   --->   Operation 36 'add' 'add_ln703_189' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.52ns)   --->   "%add_ln703_191 = add i13 %sext_ln703_34, -33" [./example.h:267]   --->   Operation 37 'add' 'add_ln703_191' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703_35 = sext i13 %add_ln703_191 to i14" [./example.h:267]   --->   Operation 38 'sext' 'sext_ln703_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.55ns)   --->   "%add_ln703_192 = add i14 %trunc_ln708_69, %sext_ln703_35" [./example.h:267]   --->   Operation 39 'add' 'add_ln703_192' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_58 = mul i21 %sext_ln1118, -45" [./example.h:142->./example.h:267]   --->   Operation 40 'mul' 'mul_ln1118_58' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln708_71 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_58, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 41 'partselect' 'trunc_ln708_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_59 = mul i21 %sext_ln1118_149, 695" [./example.h:142->./example.h:267]   --->   Operation 42 'mul' 'mul_ln1118_59' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_72 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_59, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 43 'partselect' 'trunc_ln708_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_2_V_read_7, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_159 = sext i16 %shl_ln to i17" [./example.h:142->./example.h:267]   --->   Operation 45 'sext' 'sext_ln1118_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.60ns)   --->   "%add_ln1118 = add i17 %sext_ln1118_152, %sext_ln1118_159" [./example.h:142->./example.h:267]   --->   Operation 46 'add' 'add_ln1118' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln708_130 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %add_ln1118, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 47 'partselect' 'trunc_ln708_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln708_110 = sext i10 %trunc_ln708_130 to i14" [./example.h:142->./example.h:267]   --->   Operation 48 'sext' 'sext_ln708_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_60 = mul i20 %sext_ln1118_153, 22" [./example.h:142->./example.h:267]   --->   Operation 49 'mul' 'mul_ln1118_60' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln708_131 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_60, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 50 'partselect' 'trunc_ln708_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln708_111 = sext i13 %trunc_ln708_131 to i14" [./example.h:142->./example.h:267]   --->   Operation 51 'sext' 'sext_ln708_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_61 = mul i21 %sext_ln1118_157, 344" [./example.h:142->./example.h:267]   --->   Operation 52 'mul' 'mul_ln1118_61' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln708_77 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_61, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 53 'partselect' 'trunc_ln708_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_62 = mul i20 %sext_ln708_107, 19" [./example.h:142->./example.h:267]   --->   Operation 54 'mul' 'mul_ln1118_62' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln708_134 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_62, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 55 'partselect' 'trunc_ln708_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln708_114 = sext i13 %trunc_ln708_134 to i14" [./example.h:142->./example.h:267]   --->   Operation 56 'sext' 'sext_ln708_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.55ns)   --->   "%add_ln703_195 = add i14 %trunc_ln708_72, %trunc_ln708_71" [./example.h:267]   --->   Operation 57 'add' 'add_ln703_195' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_196 = add i14 %sext_ln708_111, %sext_ln708_110" [./example.h:267]   --->   Operation 58 'add' 'add_ln703_196' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_197 = add i14 %add_ln703_195, %add_ln703_196" [./example.h:267]   --->   Operation 59 'add' 'add_ln703_197' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_199 = add i14 %sext_ln708_114, -34" [./example.h:267]   --->   Operation 60 'add' 'add_ln703_199' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_200 = add i14 %trunc_ln708_77, %add_ln703_199" [./example.h:267]   --->   Operation 61 'add' 'add_ln703_200' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_63 = mul i21 %sext_ln1118, 87" [./example.h:142->./example.h:267]   --->   Operation 62 'mul' 'mul_ln1118_63' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_79 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_63, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 63 'partselect' 'trunc_ln708_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1118_82 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_1_V_read_7, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 64 'bitconcatenate' 'shl_ln1118_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1118_162 = sext i16 %shl_ln1118_82 to i17" [./example.h:142->./example.h:267]   --->   Operation 65 'sext' 'sext_ln1118_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_70 = sub i17 0, %sext_ln1118_162" [./example.h:142->./example.h:267]   --->   Operation 66 'sub' 'sub_ln1118_70' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%sub_ln1118_71 = sub i17 %sub_ln1118_70, %sext_ln1118_150" [./example.h:142->./example.h:267]   --->   Operation 67 'sub' 'sub_ln1118_71' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln708_135 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_71, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 68 'partselect' 'trunc_ln708_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln708_115 = sext i10 %trunc_ln708_135 to i14" [./example.h:142->./example.h:267]   --->   Operation 69 'sext' 'sext_ln708_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln708_136 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %data_2_V_read_7, i32 7, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 70 'partselect' 'trunc_ln708_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1118_83 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_3_V_read_7, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 71 'bitconcatenate' 'shl_ln1118_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1118_164 = sext i19 %shl_ln1118_83 to i20" [./example.h:142->./example.h:267]   --->   Operation 72 'sext' 'sext_ln1118_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1118_84 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_3_V_read_7, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 73 'bitconcatenate' 'shl_ln1118_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_165 = sext i17 %shl_ln1118_84 to i20" [./example.h:142->./example.h:267]   --->   Operation 74 'sext' 'sext_ln1118_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.56ns)   --->   "%sub_ln1118_72 = sub i20 %sext_ln1118_164, %sext_ln1118_165" [./example.h:142->./example.h:267]   --->   Operation 75 'sub' 'sub_ln1118_72' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln708_137 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_72, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 76 'partselect' 'trunc_ln708_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln708_116 = sext i13 %trunc_ln708_137 to i14" [./example.h:142->./example.h:267]   --->   Operation 77 'sext' 'sext_ln708_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln708_138 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %data_5_V_read_6, i32 6, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 78 'partselect' 'trunc_ln708_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln708_117 = sext i8 %trunc_ln708_138 to i14" [./example.h:142->./example.h:267]   --->   Operation 79 'sext' 'sext_ln708_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.55ns)   --->   "%add_ln703_203 = add i14 %sext_ln708_115, %trunc_ln708_79" [./example.h:267]   --->   Operation 80 'add' 'add_ln703_203' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_204 = add i14 %sext_ln708_117, %sext_ln708_116" [./example.h:267]   --->   Operation 81 'add' 'add_ln703_204' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_205 = add i14 %add_ln703_203, %add_ln703_204" [./example.h:267]   --->   Operation 82 'add' 'add_ln703_205' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 83 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_65 = mul i21 %sext_ln1118, -109" [./example.h:142->./example.h:267]   --->   Operation 83 'mul' 'mul_ln1118_65' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln708_87 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_65, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 84 'partselect' 'trunc_ln708_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln1118_86 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_1_V_read_7, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 85 'bitconcatenate' 'shl_ln1118_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1118_168 = sext i20 %shl_ln1118_86 to i21" [./example.h:142->./example.h:267]   --->   Operation 86 'sext' 'sext_ln1118_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln1118_87 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_1_V_read_7, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 87 'bitconcatenate' 'shl_ln1118_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1118_169 = sext i17 %shl_ln1118_87 to i21" [./example.h:142->./example.h:267]   --->   Operation 88 'sext' 'sext_ln1118_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.55ns)   --->   "%add_ln1118_13 = add i21 %sext_ln1118_168, %sext_ln1118_169" [./example.h:142->./example.h:267]   --->   Operation 89 'add' 'add_ln1118_13' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln708_88 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %add_ln1118_13, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 90 'partselect' 'trunc_ln708_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_66 = mul i21 %sext_ln1118_151, -75" [./example.h:142->./example.h:267]   --->   Operation 91 'mul' 'mul_ln1118_66' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln708_89 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_66, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 92 'partselect' 'trunc_ln708_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_67 = mul i20 %sext_ln1118_153, -25" [./example.h:142->./example.h:267]   --->   Operation 93 'mul' 'mul_ln1118_67' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_141 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_67, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 94 'partselect' 'trunc_ln708_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln708_120 = sext i13 %trunc_ln708_141 to i14" [./example.h:142->./example.h:267]   --->   Operation 95 'sext' 'sext_ln708_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.55ns)   --->   "%add_ln703_210 = add i14 %trunc_ln708_88, %trunc_ln708_87" [./example.h:267]   --->   Operation 96 'add' 'add_ln703_210' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_211 = add i14 %sext_ln708_120, %trunc_ln708_89" [./example.h:267]   --->   Operation 97 'add' 'add_ln703_211' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 98 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_212 = add i14 %add_ln703_210, %add_ln703_211" [./example.h:267]   --->   Operation 98 'add' 'add_ln703_212' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.78>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1118_154 = sext i14 %data_4_V_read_7 to i19" [./example.h:142->./example.h:267]   --->   Operation 99 'sext' 'sext_ln1118_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1118_155 = sext i14 %data_4_V_read_7 to i18" [./example.h:142->./example.h:267]   --->   Operation 100 'sext' 'sext_ln1118_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_4_V_read_7, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 101 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1118_216 = sext i17 %tmp to i18" [./example.h:142->./example.h:267]   --->   Operation 102 'sext' 'sext_ln1118_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.59ns)   --->   "%sub_ln1118_99 = sub i18 %sext_ln1118_155, %sext_ln1118_216" [./example.h:142->./example.h:267]   --->   Operation 103 'sub' 'sub_ln1118_99' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln708_127 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_99, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 104 'partselect' 'trunc_ln708_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln708_105 = sext i11 %trunc_ln708_127 to i14" [./example.h:142->./example.h:267]   --->   Operation 105 'sext' 'sext_ln708_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1118_156 = sext i14 %data_5_V_read_6 to i20" [./example.h:142->./example.h:267]   --->   Operation 106 'sext' 'sext_ln1118_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_56 = mul i20 %sext_ln1118_156, -21" [./example.h:142->./example.h:267]   --->   Operation 107 'mul' 'mul_ln1118_56' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln708_128 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_56, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 108 'partselect' 'trunc_ln708_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln708_106 = sext i13 %trunc_ln708_128 to i14" [./example.h:142->./example.h:267]   --->   Operation 109 'sext' 'sext_ln708_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1118_158 = sext i14 %data_6_V_read_4 to i20" [./example.h:142->./example.h:267]   --->   Operation 110 'sext' 'sext_ln1118_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.54ns)   --->   "%add_ln703_190 = add i14 %sext_ln708_106, %sext_ln708_105" [./example.h:267]   --->   Operation 111 'add' 'add_ln703_190' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_193 = add i14 %add_ln703_190, %add_ln703_192" [./example.h:267]   --->   Operation 112 'add' 'add_ln703_193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_273 = add i14 %add_ln703_189, %add_ln703_193" [./example.h:267]   --->   Operation 113 'add' 'add_ln703_273' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.59ns)   --->   "%sub_ln1118 = sub i18 %sext_ln1118_216, %sext_ln1118_155" [./example.h:142->./example.h:267]   --->   Operation 114 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln708_132 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 115 'partselect' 'trunc_ln708_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln708_112 = sext i11 %trunc_ln708_132 to i14" [./example.h:142->./example.h:267]   --->   Operation 116 'sext' 'sext_ln708_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln1118_81 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_5_V_read_6, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 117 'bitconcatenate' 'shl_ln1118_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1118_161 = sext i19 %shl_ln1118_81 to i20" [./example.h:142->./example.h:267]   --->   Operation 118 'sext' 'sext_ln1118_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.56ns)   --->   "%sub_ln1118_69 = sub i20 %sext_ln1118_161, %sext_ln1118_156" [./example.h:142->./example.h:267]   --->   Operation 119 'sub' 'sub_ln1118_69' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln708_133 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_69, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 120 'partselect' 'trunc_ln708_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln708_113 = sext i13 %trunc_ln708_133 to i14" [./example.h:142->./example.h:267]   --->   Operation 121 'sext' 'sext_ln708_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.54ns)   --->   "%add_ln703_198 = add i14 %sext_ln708_113, %sext_ln708_112" [./example.h:267]   --->   Operation 122 'add' 'add_ln703_198' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_201 = add i14 %add_ln703_198, %add_ln703_200" [./example.h:267]   --->   Operation 123 'add' 'add_ln703_201' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_274 = add i14 %add_ln703_197, %add_ln703_201" [./example.h:267]   --->   Operation 124 'add' 'add_ln703_274' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1118_163 = sext i7 %trunc_ln708_136 to i8" [./example.h:142->./example.h:267]   --->   Operation 125 'sext' 'sext_ln1118_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_64 = mul i20 %sext_ln1118_158, -29" [./example.h:142->./example.h:267]   --->   Operation 126 'mul' 'mul_ln1118_64' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln708_139 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_64, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 127 'partselect' 'trunc_ln708_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln708_118 = sext i13 %trunc_ln708_139 to i14" [./example.h:142->./example.h:267]   --->   Operation 128 'sext' 'sext_ln708_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1118_85 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_7_V_read_4, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 129 'bitconcatenate' 'shl_ln1118_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1118_166 = sext i16 %shl_ln1118_85 to i19" [./example.h:142->./example.h:267]   --->   Operation 130 'sext' 'sext_ln1118_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1118_167 = sext i16 %shl_ln1118_85 to i17" [./example.h:142->./example.h:267]   --->   Operation 131 'sext' 'sext_ln1118_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.60ns)   --->   "%sub_ln1118_73 = sub i17 0, %sext_ln1118_167" [./example.h:142->./example.h:267]   --->   Operation 132 'sub' 'sub_ln1118_73' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln708_140 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_73, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 133 'partselect' 'trunc_ln708_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln708_119 = sext i10 %trunc_ln708_140 to i14" [./example.h:142->./example.h:267]   --->   Operation 134 'sext' 'sext_ln708_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.54ns)   --->   "%add_ln703_206 = add i14 %sext_ln708_119, %sext_ln708_118" [./example.h:267]   --->   Operation 135 'add' 'add_ln703_206' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.40ns)   --->   "%add_ln703_207 = add i8 %sext_ln1118_163, 51" [./example.h:267]   --->   Operation 136 'add' 'add_ln703_207' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %add_ln703_207 to i14" [./example.h:267]   --->   Operation 137 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_208 = add i14 %add_ln703_206, %sext_ln703" [./example.h:267]   --->   Operation 138 'add' 'add_ln703_208' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 139 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_275 = add i14 %add_ln703_205, %add_ln703_208" [./example.h:267]   --->   Operation 139 'add' 'add_ln703_275' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (1.90ns)   --->   "%mul_ln1118_68 = mul i19 %sext_ln1118_154, -13" [./example.h:142->./example.h:267]   --->   Operation 140 'mul' 'mul_ln1118_68' <Predicate = true> <Delay = 1.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln708_142 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_68, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 141 'partselect' 'trunc_ln708_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln708_121 = sext i12 %trunc_ln708_142 to i14" [./example.h:142->./example.h:267]   --->   Operation 142 'sext' 'sext_ln708_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln1118_88 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_6_V_read_4, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 143 'bitconcatenate' 'shl_ln1118_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1118_170 = sext i19 %shl_ln1118_88 to i20" [./example.h:142->./example.h:267]   --->   Operation 144 'sext' 'sext_ln1118_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1118_89 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_6_V_read_4, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 145 'bitconcatenate' 'shl_ln1118_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1118_171 = sext i16 %shl_ln1118_89 to i20" [./example.h:142->./example.h:267]   --->   Operation 146 'sext' 'sext_ln1118_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.56ns)   --->   "%sub_ln1118_74 = sub i20 %sext_ln1118_170, %sext_ln1118_171" [./example.h:142->./example.h:267]   --->   Operation 147 'sub' 'sub_ln1118_74' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln708_143 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_74, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 148 'partselect' 'trunc_ln708_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln708_122 = sext i13 %trunc_ln708_143 to i14" [./example.h:142->./example.h:267]   --->   Operation 149 'sext' 'sext_ln708_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln1118_90 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_7_V_read_4, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 150 'bitconcatenate' 'shl_ln1118_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1118_172 = sext i18 %shl_ln1118_90 to i19" [./example.h:142->./example.h:267]   --->   Operation 151 'sext' 'sext_ln1118_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.58ns)   --->   "%sub_ln1118_75 = sub i19 %sext_ln1118_166, %sext_ln1118_172" [./example.h:142->./example.h:267]   --->   Operation 152 'sub' 'sub_ln1118_75' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_45 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_75, i32 7, i32 18)" [./example.h:267]   --->   Operation 153 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln703_36 = sext i12 %tmp_45 to i13" [./example.h:267]   --->   Operation 154 'sext' 'sext_ln703_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.54ns)   --->   "%add_ln703_213 = add i14 %sext_ln708_106, %sext_ln708_121" [./example.h:267]   --->   Operation 155 'add' 'add_ln703_213' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.52ns)   --->   "%add_ln703_214 = add i13 %sext_ln703_36, -37" [./example.h:267]   --->   Operation 156 'add' 'add_ln703_214' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln703_37 = sext i13 %add_ln703_214 to i14" [./example.h:267]   --->   Operation 157 'sext' 'sext_ln703_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.54ns)   --->   "%add_ln703_215 = add i14 %sext_ln708_122, %sext_ln703_37" [./example.h:267]   --->   Operation 158 'add' 'add_ln703_215' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_216 = add i14 %add_ln703_213, %add_ln703_215" [./example.h:267]   --->   Operation 159 'add' 'add_ln703_216' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 160 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_276 = add i14 %add_ln703_212, %add_ln703_216" [./example.h:267]   --->   Operation 160 'add' 'add_ln703_276' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i14, i14, i14, i14 } undef, i14 %add_ln703_273, 0" [./example.h:287]   --->   Operation 161 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i14, i14, i14, i14 } %mrv, i14 %add_ln703_274, 1" [./example.h:287]   --->   Operation 162 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i14, i14, i14, i14 } %mrv_1, i14 %add_ln703_275, 2" [./example.h:287]   --->   Operation 163 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i14, i14, i14, i14 } %mrv_2, i14 %add_ln703_276, 3" [./example.h:287]   --->   Operation 164 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "ret { i14, i14, i14, i14 } %mrv_3" [./example.h:287]   --->   Operation 165 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.8ns
The critical path consists of the following:
	wire read on port 'data_1_V_read' (./example.h:240) [15]  (0 ns)
	'mul' operation of DSP[24] ('mul_ln1118_52', ./example.h:142->./example.h:267) [24]  (2.53 ns)
	'add' operation ('add_ln703', ./example.h:267) [52]  (0.555 ns)
	'add' operation ('add_ln703_189', ./example.h:267) [54]  (0.716 ns)

 <State 2>: 3.79ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('mul_ln1118_56', ./example.h:142->./example.h:267) [42]  (2.53 ns)
	'add' operation ('add_ln703_190', ./example.h:267) [55]  (0.54 ns)
	'add' operation ('add_ln703_193', ./example.h:267) [59]  (0 ns)
	'add' operation ('res[0].V', ./example.h:267) [60]  (0.716 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
