5 16 fd01 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (real6.4.vcd) 2 -o (real6.4.cdd) 2 -v (real6.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 real6.4.v 8 29 1 
2 1 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 real6.4.v 12 18 1 
2 2 13 13 50008 1 0 21004 0 0 1 16 0 0
2 3 13 13 10001 0 1 1410 0 0 1 1 a
2 4 13 13 10008 1 37 16 2 3
2 5 14 14 20002 1 0 1008 0 0 32 48 5 0
2 6 14 14 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 15 15 f000f 1 0 1008 0 0 32 48 4 0
2 8 15 15 6000b 1 0 1004 0 0 64 20 1 3.9999
2 9 15 15 6000f 1 d 201008 7 8 1 18 0 1 0 1 0 0
2 10 15 15 10001 0 1 1410 0 0 1 1 a
2 11 15 15 10010 1 37 1a 9 10
2 12 16 16 20002 1 0 1008 0 0 32 48 5 0
2 13 16 16 10002 2 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 17 17 a000f 1 0 1004 0 0 64 20 1 3.9999
2 15 17 17 60006 1 0 1008 0 0 32 48 4 0
2 16 17 17 6000f 1 d 201004 14 15 1 18 0 1 1 0 0 0
2 17 17 17 10001 0 1 1410 0 0 1 1 a
2 18 17 17 10010 1 37 16 16 17
4 4 11 6 6 4
4 6 0 11 0 4
4 11 0 13 13 4
4 13 0 18 0 4
4 18 0 0 0 4
3 1 main.u$1 "main.u$1" 0 real6.4.v 20 27 1 
