Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Sep 28 20:38:18 2024
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.539ns  (logic 5.351ns (56.093%)  route 4.188ns (43.907%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.458     1.458 f  swt_IBUF[2]_inst/O
                         net (fo=2, routed)           2.381     3.839    swt_IBUF[2]
    SLICE_X43Y51         LUT2 (Prop_lut2_I1_O)        0.152     3.991 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     5.798    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.741     9.539 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.539    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 5.095ns (55.691%)  route 4.053ns (44.309%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  swt[2] (IN)
                         net (fo=0)                   0.000     0.000    swt[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  swt_IBUF[2]_inst/O
                         net (fo=2, routed)           2.381     3.839    swt_IBUF[2]
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.963 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     5.635    led_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.513     9.148 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.148    led[2]
    K16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 5.119ns (62.419%)  route 3.082ns (37.581%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  swt[1] (IN)
                         net (fo=0)                   0.000     0.000    swt[1]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  swt_IBUF[1]_inst/O
                         net (fo=2, routed)           1.274     2.748    swt_IBUF[1]
    SLICE_X43Y53         LUT2 (Prop_lut2_I0_O)        0.124     2.872 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.809     4.680    led_OBUF[3]
    J16                  OBUF (Prop_obuf_I_O)         3.521     8.202 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.202    led[3]
    J16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.015ns  (logic 5.328ns (66.477%)  route 2.687ns (33.523%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           1.013     2.490    swt_IBUF[0]
    SLICE_X43Y53         LUT1 (Prop_lut1_I0_O)        0.118     2.608 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.282    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.733     8.015 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.015    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.512ns (65.722%)  route 0.789ns (34.278%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           0.397     0.642    swt_IBUF[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.687 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.078    led_OBUF[3]
    J16                  OBUF (Prop_obuf_I_O)         1.222     2.300 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.300    led[3]
    J16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.587ns (68.644%)  route 0.725ns (31.356%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           0.397     0.642    swt_IBUF[0]
    SLICE_X43Y53         LUT1 (Prop_lut1_I0_O)        0.048     0.690 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.017    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.294     2.311 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.311    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.586ns (61.339%)  route 1.000ns (38.661%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  swt[1] (IN)
                         net (fo=0)                   0.000     0.000    swt[1]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  swt_IBUF[1]_inst/O
                         net (fo=2, routed)           0.605     0.847    swt_IBUF[1]
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.042     0.889 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.284    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.302     2.586 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.586    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swt[3]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.474ns (55.405%)  route 1.186ns (44.595%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  swt[3] (IN)
                         net (fo=0)                   0.000     0.000    swt[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  swt_IBUF[3]_inst/O
                         net (fo=1, routed)           0.859     1.074    swt_IBUF[3]
    SLICE_X43Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.119 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.446    led_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.214     2.660 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.660    led[2]
    K16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





