// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See VVentus.h for the primary calling header

#ifndef VERILATED_VVENTUS___024ROOT_H_
#define VERILATED_VVENTUS___024ROOT_H_  // guard

#include "verilated.h"

class VVentus__Syms;
class VVentus_SM_wrapper;
class VVentus_resource_table;


class VVentus___024root final : public VerilatedModule {
  public:
    // CELLS
    VVentus_SM_wrapper* __PVT__GPGPU_top__DOT__SM_wrapper;
    VVentus_SM_wrapper* __PVT__GPGPU_top__DOT__SM_wrapper_1;
    VVentus_resource_table* __PVT__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__lds_res_tbl;
    VVentus_resource_table* __PVT__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__vgpr_res_tbl;
    VVentus_resource_table* __PVT__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__sgpr_res_tbl;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clock,0,0);
        VL_IN8(reset,0,0);
        VL_OUT8(io_host_req_ready,0,0);
        VL_IN8(io_host_req_valid,0,0);
        VL_IN8(io_host_req_bits_host_wg_id,4,0);
        VL_IN8(io_host_req_bits_host_num_wf,2,0);
        VL_IN8(io_host_rsp_ready,0,0);
        VL_OUT8(io_host_rsp_valid,0,0);
        VL_OUT8(io_host_rsp_bits_inflight_wg_buffer_host_wf_done_wg_id,4,0);
        VL_IN8(io_out_a_ready,0,0);
        VL_OUT8(io_out_a_valid,0,0);
        VL_OUT8(io_out_a_bits_opcode,2,0);
        VL_OUT8(io_out_a_bits_size,3,0);
        VL_OUT8(io_out_a_bits_source,3,0);
        VL_OUT8(io_out_a_bits_mask,3,0);
        VL_OUT8(io_out_d_ready,0,0);
        VL_IN8(io_out_d_valid,0,0);
        VL_IN8(io_out_d_bits_opcode,2,0);
        VL_IN8(io_out_d_bits_size,3,0);
        VL_IN8(io_out_d_bits_source,3,0);
        CData/*0:0*/ GPGPU_top__DOT__SM_wrapper_io_memRsp_valid;
        CData/*0:0*/ GPGPU_top__DOT__SM_wrapper_1_io_memRsp_valid;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i_io_cu2dispatch_wf_done;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__alloc_valid_i;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__alloc_wg_id_i;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__alloc_num_wf_i;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__dis_controller_cu_busy_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_up_valid_i;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_up_cu_id_i;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_up_wf_count_i;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_up_wg_count_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_wait_valid;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_wait_wg_id;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_wait_wf_count;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_wait_dis_controller_cu_busy;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__anded_cam_out_valid;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__anded_cam_out;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__anded_cam_wg_id;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__anded_cam_wf_count;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__encoded_cu_out_valid;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__encoded_cu_found_valid;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__encoded_cu_id;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__encoded_cu_wg_id;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__encoded_wf_count;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__size_ram_valid;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__size_ram_cu_id_found;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cu_id_out;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wg_id_out;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wf_count_out;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cu_initialized_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cu_initialized_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__pipeline_waiting;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT___GEN_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT___GEN_45;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT___GEN_46;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__vgpr_cam__DOT__cam_valid_entry_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__vgpr_cam__DOT__cam_valid_entry_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__vgpr_cam__DOT___GEN_10;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__vgpr_cam__DOT___GEN_11;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__sgpr_cam__DOT__res_search_en_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__sgpr_cam__DOT__cam_valid_entry_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__sgpr_cam__DOT__cam_valid_entry_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__sgpr_cam__DOT___GEN_10;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__sgpr_cam__DOT___GEN_11;
    };
    struct {
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__lds_cam__DOT__cam_valid_entry_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__lds_cam__DOT__cam_valid_entry_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__lds_cam__DOT___GEN_10;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__lds_cam__DOT___GEN_11;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wf_cam__DOT__res_search_size_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wf_cam__DOT__cam_valid_entry_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wf_cam__DOT__cam_valid_entry_1;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wf_cam__DOT__cam_ram_0;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wf_cam__DOT__cam_ram_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wf_cam__DOT___GEN_8;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wf_cam__DOT___GEN_9;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wg_cam__DOT__res_search_size_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wg_cam__DOT__cam_valid_entry_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wg_cam__DOT__cam_valid_entry_1;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wg_cam__DOT__cam_ram_0;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wg_cam__DOT__cam_ram_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wg_cam__DOT___GEN_8;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wg_cam__DOT___GEN_9;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__prefer_select__DOT___GEN_8;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__prefer_select__DOT___GEN_11;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__prefer_select__DOT___GEN_15;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__prefer_select__DOT__found_id;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__done_array_0;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__wf_count_array_0;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__wg_count_array_0;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__cu_id_array_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__serviced_array_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__is_alloc_array_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__done_cancelled_array_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__command_serviced_array_cancelled_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT___GEN_6;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT___GEN_7;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT___GEN_11;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__serviced_id_valid;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__grt_cam_up_valid_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__grt_wg_alloc_done;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__grt_wg_dealloc_done;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT___GEN_20;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen_io_wg_id;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen_io_cu_id;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen_io_find_and_cancel;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen_io_generate;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__alloc_en_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__dealloc_en_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__cu_id_1;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_count1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__lds_done_out;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__vgpr_done_out;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__sgpr_done_out;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT___GEN_12;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT___GEN_15;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT___GEN_18;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_res_tbl__DOT__wf_count_out_i_0;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_res_tbl__DOT__wf_count_out_i_1;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_res_tbl__DOT__wf_count_per_wg_slot_0_0;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_res_tbl__DOT__wf_count_per_wg_slot_0_1;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_res_tbl__DOT__wf_count_per_wg_slot_0_2;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_res_tbl__DOT__wf_count_per_wg_slot_0_3;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_res_tbl__DOT__wf_count_per_wg_slot_1_0;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_res_tbl__DOT__wf_count_per_wg_slot_1_1;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_res_tbl__DOT__wf_count_per_wg_slot_1_2;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_res_tbl__DOT__wf_count_per_wg_slot_1_3;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_res_tbl__DOT___wf_count_out_i_T_1;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_res_tbl__DOT___wf_count_out_i_T_3;
    };
    struct {
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_res_tbl__DOT__cu_id_delay;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_find_i;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_gen_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_bitmap_0_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_bitmap_0_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_bitmap_0_2;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_bitmap_0_3;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_bitmap_1_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_bitmap_1_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_bitmap_1_2;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_bitmap_1_3;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT___GEN_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT___GEN_5;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT___GEN_9;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT___GEN_13;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__first_slot_id;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT___T_4;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT___GEN_24;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT___GEN_25;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT___GEN_26;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT___GEN_27;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT___GEN_28;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT___GEN_29;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT___GEN_30;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT___GEN_31;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_find_ram_cam_0_1;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_find_ram_cam_0_2;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_find_ram_cam_0_3;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_find_ram_cam_1_0;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_find_ram_cam_1_1;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_find_ram_cam_1_2;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_find_ram_cam_1_3;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__cu_id_cancel;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__cancel_valid;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wg_throttling__DOT__actual_wg_count_array_0;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wg_throttling__DOT__actual_wg_count_array_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wg_throttling__DOT__cu_id_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wg_throttling__DOT__alloc_en_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wg_throttling__DOT__dealloc_en_i;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wg_throttling__DOT__wg_count_available_i;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wg_throttling__DOT___GEN_10;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wg_throttling__DOT___GEN_14;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wg_throttling__DOT___GEN_15;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__host_wg_valid_i;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__host_wg_id_i;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__host_num_wf_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__dis_controller_start_alloc_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__dis_controller_wg_alloc_valid_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__dis_controller_wg_rejected_valid_i;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__gpu_interface_dealloc_wg_id_i;
        CData/*7:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_tbl_alloc_st;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_tbl_rd_host_st;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__allocator_wg_id_out_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_2;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_wg_buffer_host_wf_done_i;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_wg_buffer_host_wf_done_wg_id_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__waiting_tbl_valid_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__waiting_tbl_valid_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__new_index_wr_en;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_wg_buffer_host_rcvd_ack_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__new_index;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_10;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_24;
    };
    struct {
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_25;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__waiting_tbl_pending_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__waiting_tbl_pending_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__chosen_entry;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__chosen_entry_by_allocator;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__chosen_entry_is_valid;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__wait_tbl_busy;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__valid_not_pending_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__valid_not_pending_1;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__tbl_walk_wg_id_searched;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__tbl_walk_rd_en;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__tbl_walk_idx;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__tbl_walk_rd_valid;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_wg_buffer_gpu_valid_i;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_wg_buffer_alloc_wg_id_i;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_wg_buffer_alloc_num_wf_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__wg_waiting_alloc_valid;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__last_chosen_entry_rr;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_26;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_27;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_28;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_35;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_36;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_37;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_39;
        CData/*7:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_40;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_43;
        CData/*7:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_52;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_53;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_54;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_124;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_125;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_126;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_127;
        CData/*7:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_134;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_135;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_136;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_137;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_138;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_139;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_140;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__waiting_tbl_valid_rotated_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__waiting_tbl_valid_rotated_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__gpu_interface_dealloc_available_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dis_controller_wg_dealloc_valid_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__handler_wg_done_ack_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__handler_wg_done_ack_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__chosen_done_cu_valid;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__chosen_done_cu_id;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__handler_wg_done_valid_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__handler_wg_done_valid_1;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__handler_wg_done_wg_id_0;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__handler_wg_done_wg_id_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu2dispatch_wf_done_i_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu2dispatch_wf_done_i_1;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu2dispatch_wf_tag_done_i_0;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu2dispatch_wf_tag_done_i_1;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dealloc_st;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dis_controller_wg_alloc_valid_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__inflight_wg_buffer_gpu_valid_i;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__allocator_wg_id_out_i;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__allocator_cu_id_out_i;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__allocator_wf_count_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__gpu_interface_alloc_available_i;
    };
    struct {
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__gpu_interface_cu_id_i;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__gpu_interface_dealloc_wg_id_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_wf_dispatch_handlers_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_wf_dispatch_handlers_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__invalid_due_to_not_ready_handlers_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__invalid_due_to_not_ready_handlers_1;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_wf_tag_dispatch_handlers_0;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_wf_tag_dispatch_handlers_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__handler_wg_alloc_en_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__handler_wg_alloc_en_1;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__handler_wg_alloc_wg_id_0;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__handler_wg_alloc_wg_id_1;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__handler_wg_alloc_wf_count_0;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__handler_wg_alloc_wf_count_1;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_wf_dispatch_i;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_wg_wf_count_i;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_wf_tag_dispatch_i;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__alloc_st;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_17;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_18;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_19;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_20;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_21;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_22;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_48;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_51;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_52;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_53;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_60;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_66;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_77;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_80;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_81;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_93;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_94;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_140;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__next_free_slot;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__used_slot_bitmap_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__used_slot_bitmap_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__used_slot_bitmap_2;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__used_slot_bitmap_3;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__pending_wg_bitmap_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__pending_wg_bitmap_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__pending_wg_bitmap_2;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__pending_wg_bitmap_3;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__pending_wf_count_0;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__pending_wf_count_1;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__pending_wf_count_2;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__pending_wf_count_3;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__curr_alloc_wf_count;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__curr_alloc_wf_slot;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__dispatch2cu_wf_dispatch_i;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__dispatch2cu_wf_tag_dispatch_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__next_served_dealloc_valid;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__next_served_dealloc;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__curr_dealloc_wg_slot;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__info_ram_rd_en;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__info_ram_rd_valid;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__info_ram_wr_en;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__info_ram_wr_addr;
        CData/*7:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__info_ram_wr_reg;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__wg_done_valid_i;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__wg_done_wg_id_i;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__curr_wf_count;
    };
    struct {
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__alloc_st;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__dealloc_st;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__invalid_due_to_not_ready_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__next_free_slot_valid;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___T_1;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_23;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_24;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_26;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_29;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_41;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_42;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_43;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_44;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_45;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_46;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_47;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_48;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_57;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_58;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_59;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_60;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_74;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_75;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_76;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_77;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_78;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_79;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_80;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_87;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_90;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_112;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_113;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_114;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_115;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT___GEN_119;
        CData/*7:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__info_ram__DOT__rd_word_reg;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__next_free_slot;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__used_slot_bitmap_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__used_slot_bitmap_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__used_slot_bitmap_2;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__used_slot_bitmap_3;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__pending_wg_bitmap_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__pending_wg_bitmap_1;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__pending_wg_bitmap_2;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__pending_wg_bitmap_3;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__pending_wf_count_0;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__pending_wf_count_1;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__pending_wf_count_2;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__pending_wf_count_3;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__curr_alloc_wf_count;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__curr_alloc_wf_slot;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__dispatch2cu_wf_dispatch_i;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__dispatch2cu_wf_tag_dispatch_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__next_served_dealloc_valid;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__next_served_dealloc;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__curr_dealloc_wg_slot;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__info_ram_rd_en;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__info_ram_rd_valid;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__info_ram_wr_en;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__info_ram_wr_addr;
        CData/*7:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__info_ram_wr_reg;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__wg_done_valid_i;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__wg_done_wg_id_i;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__curr_wf_count;
    };
    struct {
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__alloc_st;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__dealloc_st;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__invalid_due_to_not_ready_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__next_free_slot_valid;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___T_1;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_23;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_24;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_26;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_29;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_41;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_42;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_43;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_44;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_45;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_46;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_47;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_48;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_57;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_58;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_59;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_60;
        CData/*4:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_74;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_75;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_76;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_77;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_78;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_79;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_80;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_87;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_90;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_112;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_113;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_114;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_115;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT___GEN_119;
        CData/*7:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__info_ram__DOT__rd_word_reg;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT__alloc_st;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT__cu_groups_allocating_0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT__cu_groups_allocating_1;
        CData/*1:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT__alloc_waiting_cu_id;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT__alloc_waiting;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT__dis_controller_start_alloc_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT__dis_controller_alloc_ack_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT__dis_controller_wg_alloc_valid_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT__dis_controller_wg_dealloc_valid_i;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT__dis_controller_wg_rejected_valid_i;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT___GEN_6;
        CData/*3:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT___GEN_7;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT___GEN_16;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT___GEN_20;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT___T_11;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT___GEN_24;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT___T_15;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT___GEN_42;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT___GEN_43;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT____VdfgTmp_h2bb4497e__0;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__wf_done_interface__DOT__buffer__DOT__ram_MPORT_en;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__wf_done_interface__DOT__buffer__DOT__enq_ptr_value;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__wf_done_interface__DOT__buffer__DOT__deq_ptr_value;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__wf_done_interface__DOT__buffer__DOT__maybe_full;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__wf_done_interface__DOT__buffer__DOT__ptr_match;
        CData/*0:0*/ GPGPU_top__DOT__cta__DOT__wf_done_interface__DOT__buffer__DOT__do_deq;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__wf_done_interface__DOT__buffer__DOT___value_T_1;
        CData/*2:0*/ GPGPU_top__DOT__cta__DOT__wf_done_interface__DOT__buffer__DOT___value_T_3;
    };
    struct {
        CData/*2:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_req_bits_opcode;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_req_bits_size;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_req_bits_source;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_req_bits_offset;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_req_bits_mask;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_req_bits_set;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_req_bits_hit;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_req_bits_way;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_req_bits_from_mem;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_bs_wadr_valid;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_bs_wadr_bits_mask;
        CData/*2:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA_io_req_bits_opcode;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA_io_a_ready;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA_io_a_valid;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sinkD_io_source;
        CData/*2:0*/ GPGPU_top__DOT__l2cache__DOT__sinkD_io_opcode;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__directory_io_write_bits_way;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory_io_write_bits_set;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory_io_read_ready;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0_io_allocate_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0_io_schedule_d_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0_io_sinkd_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1_io_allocate_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1_io_schedule_d_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1_io_sinkd_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2_io_allocate_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2_io_schedule_d_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2_io_sinkd_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3_io_allocate_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3_io_schedule_d_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3_io_sinkd_valid;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__mshr_request;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__robin_filter;
        CData/*7:0*/ GPGPU_top__DOT__l2cache__DOT__robin_request;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__mshr_selectOH;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__schedule_d_bits_offset;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__schedule_a_valid;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT___robin_filter_T_1;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__tagMatches;
        CData/*4:0*/ GPGPU_top__DOT__l2cache__DOT__mshr_insertOH;
        CData/*4:0*/ GPGPU_top__DOT__l2cache__DOT___requests_io_push_bits_index_T;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT___requests_io_push_bits_index_T_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT___io_pb_pop_valid_T;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__pb_beat_reg_mask;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__stateReg;
        CData/*2:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s1_req_reg_opcode;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s1_req_reg_size;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s1_req_reg_source;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s1_req_reg_offset;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s1_req_reg_mask;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s1_req_reg_set;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s1_req_reg_hit;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s1_req_reg_way;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s1_req_reg_from_mem;
        CData/*2:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT___GEN_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__busy;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT___s1_need_w_T_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s1_need_w;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__read_sent_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__sourceA_sent_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__write_sent_reg;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT___GEN_23;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT___GEN_30;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT___GEN_33;
    };
    struct {
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT___GEN_34;
        CData/*2:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s_final_req_opcode;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s_final_req_source;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s_final_req_offset;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s_final_req_set;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__io_d_valid_REG;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer_io_push_bits_data_mask;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__lists;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__hasData;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT___T_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT___T_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__buf_block;
        CData/*4:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT___freeOH_T_11;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT___GEN_2;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT___lists_T_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__set_block;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT____VdfgTmp_hdfd098f5__0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT____VdfgTmp_hb8a87d06__0;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__head_pop_head_addr;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__head_pop_head_data;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__head_pop_head2_MPORT_addr;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__head_pop_head2_MPORT_data;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__head_MPORT_2_data;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__head_MPORT_2_addr;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__head_MPORT_6_en;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__head_MPORT_9_en;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__tail_push_tail_data;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__tail_MPORT_3_en;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__next_MPORT_1_en;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__valid;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__used;
        CData/*4:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__freeOH;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT___freeIdx_T_1;
        CData/*2:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__freeIdx;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT___push_valid_T;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT___used_T_1;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT___valid_T_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT____VdfgTmp_h8585db02__0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT____VdfgTmp_habdfb808__0;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__sinkD__DOT__io_source_r;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir_io_r_req_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir_io_w_req_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir_io_w_req_bits_setIdx;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__wipeCount;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__wipeOff;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__wipeDone;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT___wipeCount_T_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__ren;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT___wen_new_T_3;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__ren1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__wen1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__set;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__state_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__state_reg_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__setQuash;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__writeWay1;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__hits;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__hitWay_hi;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__hitWay_lo;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT___hitWay_T_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__writeSet1;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__x6;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__io_result_bits_put_REG;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__io_result_bits_offset_REG;
    };
    struct {
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__io_result_bits_set_REG;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__io_result_bits_source_REG;
        CData/*2:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__io_result_bits_opcode_REG;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__io_result_bits_mask_REG;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_0_MPORT_addr;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_0_MPORT_en;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_0_raw_rdata_en_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_0_raw_rdata_addr_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_1_raw_rdata_en_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_1_raw_rdata_addr_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_2_raw_rdata_en_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_2_raw_rdata_addr_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_3_raw_rdata_en_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_3_raw_rdata_addr_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__resetState;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__wrap_wrap;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT___GEN_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__bypass_mask_need_check;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__bypass_mask_waddr_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__bypass_mask_raddr_reg;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__bypass_mask_bypass_REG;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__bypass_mask_bypass;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0_io_r_req_valid;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0_io_r_req_bits_setIdx;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0_io_w_req_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1_io_r_req_valid;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1_io_r_req_bits_setIdx;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1_io_w_req_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2_io_r_req_valid;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2_io_r_req_bits_setIdx;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2_io_w_req_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3_io_r_req_valid;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3_io_r_req_bits_setIdx;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3_io_w_req_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4_io_r_req_valid;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4_io_r_req_bits_setIdx;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4_io_w_req_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5_io_r_req_valid;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5_io_r_req_bits_setIdx;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5_io_w_req_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6_io_r_req_valid;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6_io_r_req_bits_setIdx;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6_io_w_req_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7_io_r_req_valid;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7_io_r_req_bits_setIdx;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7_io_w_req_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__sinkD_req_select_shiftAmount;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__reqs_0_index;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__sourceD_rreq_select_shiftAmount;
        CData/*7:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__reqs_1_bankSel;
        CData/*7:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__reqs_2_bankSum;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT___sourceD_rreq_ready_T_1;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT___sourceD_rreq_ready_T_5;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__reqs_2_index;
        CData/*7:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__reqs_2_bankSel;
        CData/*7:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT___sourceD_rreq_out_bankEn_T_6;
        CData/*7:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__reqs_2_bankEn;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT___sourceD_wreq_ready_T_1;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT___sourceD_wreq_ready_T_5;
        CData/*7:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__reqs_1_bankEn;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_en;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_sel_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_wen;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_REG;
    };
    struct {
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_en_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_sel_1_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_wen_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_REG_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_en_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_sel_1_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_wen_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_REG_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_en_3;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_sel_1_3;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_wen_3;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_REG_3;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_en_4;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_sel_1_4;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_wen_4;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_REG_4;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_en_5;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_sel_1_5;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_wen_5;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_REG_5;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_en_6;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_sel_1_6;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_wen_6;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_REG_6;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_en_7;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_sel_1_7;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_wen_7;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_REG_7;
        CData/*7:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regsel_sourceD_REG;
        CData/*7:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regsel_sourceD;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT____VdfgTmp_hc0824628__0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT____VdfgTmp_hc46625d2__0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0__DOT__array_0_raw_rdata_en_pipe_0;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0__DOT__array_0_raw_rdata_addr_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0__DOT__resetState;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0__DOT__resetSet;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0__DOT___wrap_value_T_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0__DOT___GEN_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0__DOT__bypass_mask_need_check;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0__DOT__bypass_mask_waddr_reg;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0__DOT__bypass_mask_raddr_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1__DOT__array_0_raw_rdata_en_pipe_0;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1__DOT__array_0_raw_rdata_addr_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1__DOT__resetState;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1__DOT__resetSet;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1__DOT___wrap_value_T_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1__DOT___GEN_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1__DOT__bypass_mask_need_check;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1__DOT__bypass_mask_waddr_reg;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1__DOT__bypass_mask_raddr_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2__DOT__array_0_raw_rdata_en_pipe_0;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2__DOT__array_0_raw_rdata_addr_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2__DOT__resetState;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2__DOT__resetSet;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2__DOT___wrap_value_T_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2__DOT___GEN_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2__DOT__bypass_mask_need_check;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2__DOT__bypass_mask_raddr_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3__DOT__array_0_raw_rdata_en_pipe_0;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3__DOT__array_0_raw_rdata_addr_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3__DOT__resetState;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3__DOT__resetSet;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3__DOT___wrap_value_T_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3__DOT___GEN_2;
    };
    struct {
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3__DOT__bypass_mask_need_check;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3__DOT__bypass_mask_waddr_reg;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3__DOT__bypass_mask_raddr_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4__DOT__array_0_raw_rdata_en_pipe_0;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4__DOT__array_0_raw_rdata_addr_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4__DOT__resetState;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4__DOT__resetSet;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4__DOT___wrap_value_T_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4__DOT___GEN_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4__DOT__bypass_mask_need_check;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4__DOT__bypass_mask_waddr_reg;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4__DOT__bypass_mask_raddr_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5__DOT__array_0_raw_rdata_en_pipe_0;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5__DOT__array_0_raw_rdata_addr_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5__DOT__resetState;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5__DOT__resetSet;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5__DOT___wrap_value_T_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5__DOT___GEN_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5__DOT__bypass_mask_need_check;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5__DOT__bypass_mask_waddr_reg;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5__DOT__bypass_mask_raddr_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6__DOT__array_0_raw_rdata_en_pipe_0;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6__DOT__array_0_raw_rdata_addr_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6__DOT__resetState;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6__DOT__resetSet;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6__DOT___wrap_value_T_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6__DOT___GEN_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6__DOT__bypass_mask_need_check;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6__DOT__bypass_mask_raddr_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7__DOT__array_0_raw_rdata_en_pipe_0;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7__DOT__array_0_raw_rdata_addr_pipe_0;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7__DOT__resetState;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7__DOT__resetSet;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7__DOT___wrap_value_T_1;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7__DOT___GEN_2;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7__DOT__bypass_mask_need_check;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7__DOT__bypass_mask_waddr_reg;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7__DOT__bypass_mask_raddr_reg;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT__head_pop_head_addr;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT__head_pop_head_data;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT__head_MPORT_2_data;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT__head_MPORT_2_addr;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT__head_MPORT_6_en;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT__tail_push_tail_data;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT__tail_MPORT_3_en;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT__next_MPORT_1_en;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT__valid;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT__used;
        CData/*4:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT__freeOH;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT___freeIdx_T_1;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT___push_valid_T;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT___used_T_4;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT___valid_T_4;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__requests__DOT____VdfgTmp_h8585db02__0;
        CData/*2:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT__request_opcode;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT__request_offset;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT__request_put;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT__request_mask;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT__request_set;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT__request_way;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT__sche_a_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT__sche_dir_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT__sink_d_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT___T;
    };
    struct {
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT___GEN_12;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT___GEN_15;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT___GEN_16;
        CData/*2:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT__request_opcode;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT__request_offset;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT__request_put;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT__request_mask;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT__request_set;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT__request_way;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT__sche_a_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT__sche_dir_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT__sink_d_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT___T;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT___GEN_12;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT___GEN_15;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT___GEN_16;
        CData/*2:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT__request_opcode;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT__request_offset;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT__request_put;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT__request_mask;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT__request_set;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT__request_way;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT__sche_a_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT__sche_dir_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT__sink_d_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT___T;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT___GEN_12;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT___GEN_15;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT___GEN_16;
        CData/*2:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT__request_opcode;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT__request_offset;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT__request_put;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT__request_mask;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT__request_set;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT__request_way;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT__sche_a_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT__sche_dir_valid;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT__sink_d_reg;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT___T;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT___GEN_12;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT___GEN_15;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT___GEN_16;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__ram_opcode_MPORT_en;
        CData/*3:0*/ GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__ram_mask_MPORT_data;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__enq_ptr_value;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__deq_ptr_value;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__maybe_full;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__ptr_match;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__empty;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__full;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__do_deq;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT___value_T_1;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT___value_T_3;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_opcode_MPORT_en;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_hit_MPORT_data;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_way_MPORT_data;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__enq_ptr_value;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__deq_ptr_value;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__maybe_full;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ptr_match;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__empty;
        CData/*0:0*/ GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__do_deq;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT___value_T_1;
        CData/*1:0*/ GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT___value_T_3;
    };
    struct {
        CData/*0:0*/ GPGPU_top__DOT__sm2L2Arb__DOT__memReqArb_io_in_1_ready;
        CData/*1:0*/ GPGPU_top__DOT__sm2L2Arb__DOT___io_memRspIn_ready_T_6;
        CData/*1:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cu_id_out;
        CData/*0:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__size_ram_cu_id_found;
        CData/*0:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__size_ram_valid;
        CData/*4:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__wg_id_out;
        CData/*1:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__wf_slot_id_gen__DOT__wg_slot_id_find_i;
        CData/*7:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_tbl_alloc_st;
        CData/*0:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__wg_waiting_alloc_valid;
        CData/*4:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_wf_tag_dispatch_i;
        CData/*3:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__alloc_st;
        CData/*4:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dealloc_st;
        CData/*0:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__next_served_dealloc_valid;
        CData/*2:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__dealloc_st;
        CData/*1:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__next_served_dealloc;
        CData/*0:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__next_served_dealloc_valid;
        CData/*2:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__dealloc_st;
        CData/*1:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__next_served_dealloc;
        CData/*3:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT__alloc_st;
        CData/*0:0*/ __Vdly__GPGPU_top__DOT__cta__DOT__cta_sche__DOT__dis_controller_i__DOT__alloc_waiting;
        CData/*0:0*/ __Vtrigrprev__TOP__clock;
        CData/*0:0*/ __VactContinue;
        VL_IN16(io_host_req_bits_host_wf_size,9,0);
        VL_IN16(io_host_req_bits_host_vgpr_size_total,12,0);
        VL_IN16(io_host_req_bits_host_sgpr_size_total,12,0);
        VL_IN16(io_host_req_bits_host_lds_size_total,12,0);
        VL_IN16(io_host_req_bits_host_gds_size_total,10,0);
        VL_IN16(io_host_req_bits_host_vgpr_size_per_wf,12,0);
        VL_IN16(io_host_req_bits_host_sgpr_size_per_wf,12,0);
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i_io_allocator_vgpr_start_out;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i_io_allocator_sgpr_start_out;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i_io_allocator_lds_start_out;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__alloc_vgpr_size_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__alloc_sgpr_size_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__alloc_lds_size_i;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_up_vgpr_strt_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_up_vgpr_size_i;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_up_sgpr_strt_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_up_sgpr_size_i;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_up_lds_strt_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_up_lds_size_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_wait_vgpr_size;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_wait_sgpr_size;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__cam_wait_lds_size;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__anded_cam_vgpr_size;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__anded_cam_sgpr_size;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__anded_cam_lds_size;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__encoded_vgpr_size;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__encoded_sgpr_size;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__encoded_lds_size;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__encoded_vgpr_start;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__encoded_sgpr_start;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__encoded_lds_start;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__vgpr_start_out;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__sgpr_start_out;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__lds_start_out;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__vgpr_size_out;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__sgpr_size_out;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__lds_size_out;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__vgpr_cam__DOT__res_search_size_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__vgpr_cam__DOT__cam_ram_0;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__vgpr_cam__DOT__cam_ram_1;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__vgpr_cam__DOT__cam_ram_start_0;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__vgpr_cam__DOT__cam_ram_start_1;
    };
    struct {
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__sgpr_cam__DOT__res_search_size_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__sgpr_cam__DOT__cam_ram_0;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__sgpr_cam__DOT__cam_ram_1;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__sgpr_cam__DOT__cam_ram_start_0;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__sgpr_cam__DOT__cam_ram_start_1;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__lds_cam__DOT__res_search_size_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__lds_cam__DOT__cam_ram_0;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__lds_cam__DOT__cam_ram_1;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__lds_cam__DOT__cam_ram_start_0;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__allocator_neo_i__DOT__lds_cam__DOT__cam_ram_start_1;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__vgpr_start_array_0;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__vgpr_size_array_0;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__sgpr_start_array_0;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__sgpr_size_array_0;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__lds_start_array_0;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__lds_size_array_0;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__lds_size1;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__vgpr_size1;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__sgpr_size1;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__lds_start1;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__vgpr_start1;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__sgpr_start1;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__lds_size_out;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__vgpr_size_out;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__sgpr_size_out;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__lds_start_out;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__vgpr_start_out;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT__sgpr_start_out;
        SData/*13:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT___GEN_24;
        SData/*13:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT___GEN_25;
        SData/*13:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__top_resource_table_i__DOT__rt_group__DOT___GEN_26;
        SData/*9:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__host_wf_size_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__host_vgpr_size_total_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__host_sgpr_size_total_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__host_vgpr_size_per_wf_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__host_sgpr_size_per_wf_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__host_lds_size_total_i;
        SData/*10:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__host_gds_size_total_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_wg_buffer_gpu_vgpr_size_per_wf_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_wg_buffer_gpu_sgpr_size_per_wf_i;
        SData/*9:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_wg_buffer_gpu_wf_size_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_wg_buffer_alloc_vgpr_size_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_wg_buffer_alloc_sgpr_size_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_wg_buffer_alloc_lds_size_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_129;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_130;
        SData/*9:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_131;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_141;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_142;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_143;
        SData/*9:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__inflight_wg_buffer_gpu_wf_size_i;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__inflight_wg_buffer_gpu_vgpr_size_per_wf_i;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__inflight_wg_buffer_gpu_sgpr_size_per_wf_i;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__allocator_vgpr_start_out_i;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__allocator_sgpr_start_out_i;
        SData/*11:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__allocator_lds_start_out_i;
        SData/*9:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_wf_size_dispatch_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_sgpr_base_dispatch_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_vgpr_base_dispatch_i;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_lds_base_dispatch_i;
        SData/*9:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_54;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_57;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_58;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_59;
    };
    struct {
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_78;
        SData/*12:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_79;
        SData/*8:0*/ GPGPU_top__DOT__l2cache__DOT__mshr_selectOH2;
        VL_IN(io_host_req_bits_host_start_pc,31,0);
        VL_IN(io_host_req_bits_host_gds_baseaddr,31,0);
        VL_OUT(io_out_a_bits_address,31,0);
        VL_OUTW(io_out_a_bits_data,127,0,4);
        VL_INW(io_out_d_bits_data,127,0,4);
        IData/*31:0*/ GPGPU_top__DOT__SM_wrapper_io_memRsp_bits_d_data_0;
        IData/*31:0*/ GPGPU_top__DOT__SM_wrapper_io_memRsp_bits_d_data_1;
        IData/*31:0*/ GPGPU_top__DOT__SM_wrapper_io_memRsp_bits_d_data_2;
        IData/*31:0*/ GPGPU_top__DOT__SM_wrapper_io_memRsp_bits_d_data_3;
        IData/*31:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__host_start_pc_i;
        IData/*31:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__host_gds_baseaddr_i;
        VlWide<4>/*104:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__ready_tbl_wr_reg;
        IData/*31:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__inflight_wg_buffer_start_pc_i;
        IData/*31:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT___GEN_132;
        VlWide<4>/*104:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__ram_wg_ready_start__DOT__rd_word_reg;
        IData/*31:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__inflight_wg_buffer_start_pc_i;
        IData/*31:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__inflight_wg_buffer_gds_base_dispatch_i;
        IData/*31:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_start_pc_dispatch_i;
        IData/*31:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__dispatch2cu_gds_base_dispatch_i;
        IData/*31:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_55;
        IData/*31:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT___GEN_56;
        IData/*26:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_req_bits_tag;
        VlWide<4>/*127:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_req_bits_data;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD_io_d_bits_address;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA_io_a_bits_address;
        VlWide<4>/*127:0*/ GPGPU_top__DOT__l2cache__DOT__sinkD_io_resp_bits_data;
        IData/*26:0*/ GPGPU_top__DOT__l2cache__DOT__directory_io_write_bits_data_tag;
        VlWide<4>/*127:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__pb_beat_reg_data;
        IData/*26:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s1_req_reg_tag;
        VlWide<4>/*127:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s1_req_reg_data;
        VlWide<4>/*127:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT___GEN_12;
        IData/*26:0*/ GPGPU_top__DOT__l2cache__DOT__sourceD__DOT__s_final_req_tag;
        VlWide<4>/*127:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer_io_push_bits_data_data;
        VlWide<5>/*131:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__data_io_data2_MPORT_data;
        VlWide<5>/*131:0*/ GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__data_io_data_MPORT_data;
        VlWide<4>/*127:0*/ GPGPU_top__DOT__l2cache__DOT__sinkD__DOT__full_mask;
        IData/*27:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir_io_r_resp_data_0;
        IData/*27:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir_io_r_resp_data_1;
        IData/*27:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir_io_r_resp_data_2;
        IData/*27:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir_io_r_resp_data_3;
        IData/*27:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir_io_w_req_bits_data_0;
        IData/*26:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__tag;
        VlWide<4>/*127:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__io_result_bits_data_REG;
        IData/*26:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__io_result_bits_tag_REG;
        IData/*27:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_0_MPORT_data;
        IData/*27:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__bypass_wdata_REG_0;
        IData/*27:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__bypass_wdata_REG_1;
        IData/*27:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__bypass_wdata_REG_2;
        IData/*27:0*/ GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__bypass_wdata_REG_3;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_r;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_r_1;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_r_2;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_r_3;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_r_4;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_r_5;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_r_6;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__regout_r_7;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__decodeDX_0;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__decodeDX_1;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__decodeDX_2;
        IData/*31:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__decodeDX_3;
    };
    struct {
        IData/*26:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT__request_tag;
        VlWide<4>/*127:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_0__DOT__request_data;
        IData/*26:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT__request_tag;
        VlWide<4>/*127:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_1__DOT__request_data;
        IData/*26:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT__request_tag;
        VlWide<4>/*127:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_2__DOT__request_data;
        IData/*26:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT__request_tag;
        VlWide<4>/*127:0*/ GPGPU_top__DOT__l2cache__DOT__mshrs_3__DOT__request_data;
        IData/*31:0*/ __VstlIterCount;
        IData/*31:0*/ __VicoIterCount;
        IData/*31:0*/ __VactIterCount;
        QData/*57:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__new_entry_wg_reg;
        QData/*57:0*/ GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__ram_wg_waiting_allocation__DOT__rd_word_reg;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0__DOT__bypass_wdata_lfsr;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0__DOT___bypass_wdata_lfsr_T_2;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1__DOT__bypass_wdata_lfsr;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1__DOT___bypass_wdata_lfsr_T_2;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2__DOT__bypass_wdata_lfsr;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2__DOT___bypass_wdata_lfsr_T_2;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3__DOT__bypass_wdata_lfsr;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3__DOT___bypass_wdata_lfsr_T_2;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4__DOT__bypass_wdata_lfsr;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4__DOT___bypass_wdata_lfsr_T_2;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5__DOT__bypass_wdata_lfsr;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5__DOT___bypass_wdata_lfsr_T_2;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6__DOT__bypass_wdata_lfsr;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6__DOT___bypass_wdata_lfsr_T_2;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7__DOT__bypass_wdata_lfsr;
        QData/*63:0*/ GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7__DOT___bypass_wdata_lfsr_T_2;
        VlUnpacked<QData/*57:0*/, 2> GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__ram_wg_waiting_allocation__DOT__mem;
        VlUnpacked<VlWide<4>/*104:0*/, 2> GPGPU_top__DOT__cta__DOT__cta_sche__DOT__inflight_wg_buffer_i__DOT__ram_wg_ready_start__DOT__mem;
        VlUnpacked<CData/*7:0*/, 4> GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler__DOT__info_ram__DOT__mem;
        VlUnpacked<CData/*7:0*/, 4> GPGPU_top__DOT__cta__DOT__cta_sche__DOT__gpu_interface_i__DOT__cu_handler_1__DOT__info_ram__DOT__mem;
        VlUnpacked<CData/*4:0*/, 8> GPGPU_top__DOT__cta__DOT__wf_done_interface__DOT__buffer__DOT__ram;
        VlUnpacked<CData/*1:0*/, 4> GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__head;
        VlUnpacked<CData/*1:0*/, 4> GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__tail;
        VlUnpacked<CData/*1:0*/, 4> GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__next;
        VlUnpacked<VlWide<5>/*131:0*/, 4> GPGPU_top__DOT__l2cache__DOT__sinkA__DOT__putbuffer__DOT__data;
        VlUnpacked<IData/*27:0*/, 2> GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_0;
        VlUnpacked<IData/*27:0*/, 2> GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_1;
        VlUnpacked<IData/*27:0*/, 2> GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_2;
        VlUnpacked<IData/*27:0*/, 2> GPGPU_top__DOT__l2cache__DOT__directory__DOT__cc_dir__DOT__array_3;
        VlUnpacked<IData/*31:0*/, 4> GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_0__DOT__array_0;
        VlUnpacked<IData/*31:0*/, 4> GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_1__DOT__array_0;
        VlUnpacked<IData/*31:0*/, 4> GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_2__DOT__array_0;
        VlUnpacked<IData/*31:0*/, 4> GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_3__DOT__array_0;
        VlUnpacked<IData/*31:0*/, 4> GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_4__DOT__array_0;
        VlUnpacked<IData/*31:0*/, 4> GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_5__DOT__array_0;
        VlUnpacked<IData/*31:0*/, 4> GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_6__DOT__array_0;
        VlUnpacked<IData/*31:0*/, 4> GPGPU_top__DOT__l2cache__DOT__bankedStore__DOT__cc_banks_7__DOT__array_0;
        VlUnpacked<CData/*1:0*/, 4> GPGPU_top__DOT__l2cache__DOT__requests__DOT__head;
        VlUnpacked<CData/*1:0*/, 4> GPGPU_top__DOT__l2cache__DOT__requests__DOT__tail;
        VlUnpacked<CData/*1:0*/, 4> GPGPU_top__DOT__l2cache__DOT__requests__DOT__next;
        VlUnpacked<CData/*3:0*/, 4> GPGPU_top__DOT__l2cache__DOT__requests__DOT__data;
        VlUnpacked<CData/*2:0*/, 4> GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__ram_opcode;
        VlUnpacked<CData/*3:0*/, 4> GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__ram_size;
        VlUnpacked<CData/*3:0*/, 4> GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__ram_source;
        VlUnpacked<IData/*26:0*/, 4> GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__ram_tag;
        VlUnpacked<CData/*3:0*/, 4> GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__ram_offset;
        VlUnpacked<VlWide<4>/*127:0*/, 4> GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__ram_data;
        VlUnpacked<CData/*3:0*/, 4> GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__ram_mask;
        VlUnpacked<CData/*0:0*/, 4> GPGPU_top__DOT__l2cache__DOT__write_buffer__DOT__ram_set;
        VlUnpacked<CData/*2:0*/, 4> GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_opcode;
        VlUnpacked<CData/*3:0*/, 4> GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_size;
    };
    struct {
        VlUnpacked<CData/*3:0*/, 4> GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_source;
        VlUnpacked<IData/*26:0*/, 4> GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_tag;
        VlUnpacked<CData/*3:0*/, 4> GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_offset;
        VlUnpacked<CData/*1:0*/, 4> GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_put;
        VlUnpacked<VlWide<4>/*127:0*/, 4> GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_data;
        VlUnpacked<CData/*3:0*/, 4> GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_mask;
        VlUnpacked<CData/*0:0*/, 4> GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_set;
        VlUnpacked<CData/*0:0*/, 4> GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_hit;
        VlUnpacked<CData/*1:0*/, 4> GPGPU_top__DOT__l2cache__DOT__dir_result_buffer__DOT__ram_way;
        VlUnpacked<CData/*0:0*/, 3> __Vm_traceActivity;
    };
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<1> __VactTriggered;
    VlTriggerVec<1> __VnbaTriggered;

    // INTERNAL VARIABLES
    VVentus__Syms* const vlSymsp;

    // CONSTRUCTORS
    VVentus___024root(VVentus__Syms* symsp, const char* name);
    ~VVentus___024root();
    VL_UNCOPYABLE(VVentus___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);


#endif  // guard
