// Seed: 1472049690
module module_0 ();
  assign id_1 = id_1;
  assign module_2.type_6 = 0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = {id_3, id_3, 1};
  module_0 modCall_1 ();
  always @(1'd0 >> id_3) #1;
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wire id_6,
    input wire id_7,
    output wand id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output wire id_13,
    output tri1 id_14,
    input uwire id_15,
    input uwire id_16
);
  assign id_6 = id_9;
  module_0 modCall_1 ();
endmodule
