#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Oct 18 12:59:47 2025
# Process ID         : 14536
# Current directory  : C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/ip/vivado.log
# Journal file       : C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/ip\vivado.jou
# Running On         : DESKTOP-92OKADH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-8750H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16901 MB
# Swap memory        : 2550 MB
# Total Virtual      : 19451 MB
# Available Virtual  : 3198 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/hls_data.json outdir=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/ip srcdir=C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/ip/misc
INFO: Copied 73 verilog file(s) to C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/ip/hdl/verilog
INFO: Copied 71 vhdl file(s) to C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/ip/hdl/vhdl
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 452.129 ; gain = 115.500
INFO: Import ports from HDL: C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/ip/hdl/vhdl/FIR_HLS.vhd (FIR_HLS)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add axi4stream interface input_r
INFO: Add axi4stream interface output_r
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMD/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/ip/component.xml
INFO: Created IP archive C:/HLS-multirate-DSP/HLS_Project/FIR_v2/FIR_v2/hls/impl/ip/xilinx_com_hls_FIR_HLS_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 13:00:08 2025...
