Circuit,Area_um_2_,Total_Power_nW_,Delay_ps__Critical_Path
GeLU_Config2_Approx_10_6bit_cir13,17.784,203.644,712
GeLU_Config2_Approx_10_6bit_cir12,18.81,181.998,543
GeLU_Config2_Approx_100_10_6bit_cir19,19.152,145.213,570
GeLU_Config2_Approx_10_6bit_cir7,19.152,156.859,609
GeLU_Config2_Approx_100_10_6bit_cir5,19.152,215.733,750
GeLU_Config2_Approx_10_6bit_cir11,19.494,144.095,610
GeLU_Config2_Approx_100_6bit_cir19,19.494,170.642,565
GeLU_Config2_Approx_100_6bit_cir2,20.178,182.283,723
GeLU_Config2_Approx_100_6bit_cir1,20.52,243.823,525
GeLU_Config2_Approx_100_6bit_cir10,20.862,243.246,478
GeLU_Config2_Approx_100_6bit_cir6,21.204,141.169,733
GeLU_Config2_Approx_10_6bit_cir6,21.204,241.284,774
GeLU_Config2_Approx_10_6bit_cir19,22.914,177.29,603
GeLU_Config1_Approx_10_6bit_cir13,24.282,250.783,880
GeLU_Config2_Approx_10_6bit_cir14,24.624,242.064,762
GeLU_Config1_Approx_100_6bit_cir10,24.624,284.415,706
GeLU_Config1_Approx_100_6bit_cir12,25.308,245.126,820
GeLU_Config1_Approx_10_6bit_cir1,25.65,309.669,912
GeLU_Config1_Approx_100_6bit_cir14,25.65,310.497,812
GeLU_Config1_Approx_100_6bit_cir16,26.334,247.792,852
GeLU_Config1_Approx_10_6bit_cir8,26.676,250.301,807
GeLU_Config1_Approx_100_6bit_cir4,26.676,250.793,787
GeLU_Config1_Approx_100_6bit_cir13,26.676,273.194,1124
GeLU_Config1_Approx_100_6bit_cir19,26.676,285.442,879
GeLU_Config1_Approx_100_6bit_cir17,26.676,300.958,803
GeLU_Config1_Approx_10_6bit_cir16,26.676,301.341,941
GeLU_Config1_Approx_10_6bit_cir6,26.676,361.556,820
GeLU_Config1_Approx_100_6bit_cir18,27.018,277.283,855
GeLU_Config1_Approx_100_6bit_cir1,27.36,288.803,720
GeLU_Config1_Approx_100_6bit_cir11,27.702,274.024,909
GeLU_Config1_Approx_10_6bit_cir3,27.702,325.92,738
GeLU_Config1_Approx_10_6bit_cir7,27.702,371.664,587
GeLU_Config1_Approx_10_6bit_cir14,28.044,272.084,889
GeLU_Config1_Approx_10_6bit_cir11,28.044,296.581,965
GeLU_Config1_Approx_10_6bit_cir9,28.044,301.468,798
GeLU_Config1_Approx_100_6bit_cir2,28.728,310.274,732
GeLU_Config1_Approx_10_6bit_cir2,28.728,327.252,866
GeLU_Config1_Approx_100_6bit_cir0,29.07,283.823,739
GeLU_Config1_Approx_10_6bit_cir15,29.412,274.087,822
GeLU_Config1_Approx_10_6bit_cir10,29.412,275.636,745
GeLU_Config1_Approx_100_6bit_cir7,29.412,394.432,859
GeLU_Config1_Approx_100_6bit_cir8,29.754,286.252,608
GeLU_Config1_Approx_100_10_6bit_cir16,30.096,298.401,1181
GeLU_Config1_Approx_100_6bit_cir3,30.096,320.698,746
GeLU_Config1_Approx_10_6bit_cir0,30.096,324.167,752
GeLU_Config1_Approx_10_6bit_cir17,30.096,351.003,616
GeLU_Config1_Approx_10_6bit_cir18,30.096,360.189,1004
GeLU_Config1_Approx_100_6bit_cir15,31.122,429.581,1145
GeLU_Config1_Approx_100_6bit_cir5,31.464,349.386,681
GeLU_Config1_Approx_100_6bit_cir9,31.806,344.818,1137
GeLU_Config1_Approx_10_6bit_cir4,32.148,320.655,609
GeLU_Config1_Approx_100_6bit_cir6,32.148,333.797,976
GeLU_Config1_Approx_10_6bit_cir19,32.49,274.435,616
GeLU_Config3_Approx_10_6bit_cir14,32.49,379.023,1060
GeLU_Config3_Approx_100_6bit_cir12,32.832,344.419,856
GeLU_Config3_Approx_100_6bit_cir6,35.226,530.97,1316
GeLU_Config3_Approx_100_6bit_cir8,36.252,497.974,962
GeLU_Config3_Approx_100_6bit_cir19,36.936,417.132,1297
GeLU_Config3_Approx_100_6bit_cir7,36.936,521.712,1146
GeLU_Config3_Approx_100_6bit_cir10,37.278,393.016,904
GeLU_Config3_Approx_100_6bit_cir16,37.278,417.24,1271
GeLU_Config3_Approx_10_6bit_cir2,37.278,419.356,976
GeLU_Config3_Approx_10_6bit_cir13,37.62,537.995,905
GeLU_Config3_Approx_100_6bit_cir5,37.62,545.221,976
GeLU_Config3_Approx_100_6bit_cir18,38.646,352.323,828
GeLU_Config3_Approx_10_6bit_cir4,41.724,548.997,1239
GeLU_Config3_Approx_10_6bit_cir0,43.776,579.098,1313
GeLU_Config3_Approx_10_6bit_cir7,45.486,754.074,1195
GeLU_Config3_Approx_100_6bit_cir2,32.49,289.737,786
GeLU_Config3_Approx_100_6bit_cir13,34.884,405.737,666
GeLU_Config3_Approx_100_6bit_cir1,34.884,546.109,1214
GeLU_Config3_Approx_100_6bit_cir11,36.252,454.167,883
GeLU_Config3_Approx_100_6bit_cir9,37.278,391.441,794
GeLU_Config2_Approx_100_6bit_cir0,18.81,221.258,478
GeLU_Config3_Approx_100_6bit_cir17,35.568,413.34,1533
GeLU_Config2_Approx_100_10_6bit_cir10,17.1,176.338,502
GeLU_Config3_Approx_100_6bit_cir4,37.962,474.519,821
GeLU_Config2_Approx_100_10_6bit_cir0,19.836,206.41,491
GeLU_Config1_Approx_100_10_6bit_cir14,29.07,307.98,767
GeLU_Config2_Approx_100_10_6bit_cir9,20.862,163.142,754
GeLU_Config3_Approx_100_6bit_cir14,31.806,484.469,1103
GeLU_Config3_Approx_10_6bit_cir3,34.884,353.91,929
GeLU_Config3_Approx_100_6bit_cir0,34.884,456.445,1183
GeLU_Config3_Approx_10_6bit_cir17,34.884,527.368,1182
GeLU_Config3_Approx_10_6bit_cir1,36.252,426.908,1031
GeLU_Config3_Approx_10_6bit_cir19,37.962,402.846,1070
GeLU_Config3_Approx_10_6bit_cir5,37.962,534.47,1496
GeLU_Config3_Approx_10_6bit_cir15,39.672,474.786,1379
GeLU_Config3_Approx_10_6bit_cir11,42.408,613.532,907
GeLU_Config2_Approx_100_10_6bit_cir16,16.074,187.452,399
GeLU_Config2_Approx_10_10_SL_6bit_cir10,14.706,172.251,437
GeLU_Config2_Approx_100_10_6bit_cir15,15.732,142.202,657
GeLU_Config2_Approx_100_10_6bit_cir7,17.1,214.667,617
GeLU_Config2_Approx_100_10_6bit_cir14,17.1,230.363,492
GeLU_Config2_Approx_10_6bit_cir10,17.442,164.471,500
GeLU_Config2_Approx_100_10_6bit_cir1,17.784,159.461,555
GeLU_Config2_Approx_100_10_6bit_cir12,17.784,189.559,719
GeLU_Config2_Approx_100_10_6bit_cir18,18.126,146.306,743
GeLU_Config2_Approx_10_6bit_cir5,18.126,152.717,516
GeLU_Config2_Approx_10_6bit_cir18,18.126,177.211,545
GeLU_Config2_Approx_100_10_6bit_cir6,18.81,140.896,623
GeLU_Config2_Approx_100_10_6bit_cir4,18.81,178.61,589
GeLU_Config2_Approx_100_10_6bit_cir13,19.494,140.9,576
GeLU_Config2_Approx_100_10_6bit_cir17,19.836,255.039,708
GeLU_Config2_Approx_10_10_SL_6bit_cir19,20.178,223.143,399
GeLU_Config2_Approx_100_10_6bit_cir11,20.862,162.109,540
GeLU_Config1_Approx_10_6bit_cir5,27.018,343.588,987
GeLU_Config3_Approx_10_6bit_cir16,36.594,475.821,898
GeLU_Config3_Approx_100_6bit_cir15,37.278,493.802,1186
GeLU_Config3_Approx_10_6bit_cir8,39.33,507.758,1239
GeLU_Config3_Approx_10_6bit_cir18,39.672,543.713,1257
GeLU_Config3_Approx_100_6bit_cir3,40.014,601.347,1480
GeLU_Config3_Approx_10_6bit_cir10,41.382,480.94,1221
GeLU_Config2_Approx_100_10_6bit_cir8,17.442,197.157,369
GeLU_Config1_Approx_100_10_6bit_cir2,22.572,248.873,956
GeLU_Config1_Approx_100_10_6bit_cir18,26.334,274.695,634
GeLU_Config1_Approx_100_10_6bit_cir17,26.676,332.237,669
GeLU_Config1_Approx_100_10_6bit_cir1,29.07,325.655,846
GeLU_Config1_Approx_10_6bit_cir12,29.754,356.058,979
GeLU_Config1_Approx_10_10_SL_6bit_cir8,21.888,255.396,430
GeLU_Config2_Approx_10_10_SL_6bit_cir15,16.416,165.633,408
GeLU_Config2_Approx_10_10_SL_6bit_cir6,18.468,165.565,558
GeLU_Config2_Approx_10_10_SL_6bit_cir12,15.048,150.433,444
GeLU_Config1_Approx_10_10_SL_6bit_cir7,22.914,244.428,716
GeLU_Config1_Approx_100_10_6bit_cir4,21.888,218.969,830
GeLU_Config1_Approx_100_10_6bit_cir12,22.23,252.728,799
GeLU_Config1_Approx_100_10_6bit_cir11,22.572,301.316,982
GeLU_Config1_Approx_100_10_6bit_cir10,22.914,241.91,838
GeLU_Config1_Approx_100_10_6bit_cir7,23.94,275.741,640
GeLU_Config1_Approx_100_10_6bit_cir13,28.386,358.108,914
GeLU_Config1_Approx_10_10_SL_6bit_cir3,20.862,271.865,616
GeLU_Config1_Approx_100_10_6bit_cir8,25.308,297.644,897
GeLU_Config1_Approx_100_10_6bit_cir19,28.728,371.794,820
GeLU_Config1_Approx_10_10_SL_6bit_cir4,19.152,264.753,369
GeLU_Config1_Approx_100_10_6bit_cir3,20.178,268.529,488
GeLU_Config1_Approx_10_10_SL_6bit_cir0,18.81,256.683,318
GeLU_Config1_Approx_100_10_6bit_cir6,22.914,235.922,702
GeLU_Config1_Approx_100_10_6bit_cir15,23.598,286.913,595
GeLU_Config1_Approx_100_10_6bit_cir0,23.598,291.526,595
GeLU_Config1_Approx_100_10_6bit_cir9,23.94,241.504,627
GeLU_Config2_Approx_10_10_SL_6bit_cir4,17.1,194.02,320
GeLU_Config2_Approx_10_10_SL_6bit_cir9,17.1,175.471,540
GeLU_Config1_Approx_10_10_SL_6bit_cir15,19.836,238.453,732
GeLU_Config1_Approx_10_10_SL_6bit_cir11,19.836,252.534,442
GeLU_Config1_Approx_10_10_SL_6bit_cir1,20.52,237.184,824
GeLU_Config1_Approx_10_10_SL_6bit_cir9,20.862,240.631,434
GeLU_Config1_Approx_10_10_SL_6bit_cir5,22.23,226.584,739
GeLU_Config3_Approx_100_10_6bit_cir15,35.91,512.655,1103
GeLU_Config3_Approx_10_6bit_cir9,39.672,504.299,1307
GeLU_Config1_Approx_10_10_SL_6bit_cir14,17.1,264.539,334
GeLU_Config2_Approx_10_10_SL_6bit_cir1,11.286,112.42,249
GeLU_Config2_Approx_10_10_SL_6bit_cir0,11.97,135.346,335
GeLU_Config2_Approx_10_10_SL_6bit_cir17,11.97,149.383,445
GeLU_Config2_Approx_10_10_SL_6bit_cir5,12.312,147.146,446
GeLU_Config1_Approx_10_10_SL_6bit_cir17,17.1,233.385,613
GeLU_Config1_Approx_10_10_SL_6bit_cir12,21.204,218.784,586
GeLU_Config1_Approx_10_10_SL_6bit_cir10,16.758,193.616,453
GeLU_Config1_Approx_100_10_6bit_cir5,20.178,249.439,561
GeLU_Config3_Approx_10_6bit_cir6,37.962,284.767,1068
GeLU_Config3_Approx_100_10_6bit_cir17,31.122,321.228,1054
GeLU_Config1_Approx_10_10_SL_6bit_cir13,15.39,243.793,318
GeLU_Config1_Approx_10_10_SL_6bit_cir2,15.732,181.04,436
GeLU_Config3_Approx_10_10_SL_6bit_cir19,27.018,402.968,641
GeLU_Config3_Approx_10_10_SL_6bit_cir9,31.806,464.781,830
GeLU_Config3_Approx_10_10_SL_6bit_cir18,30.78,467.104,1005
GeLU_Config3_Approx_10_6bit_cir12,42.408,550.326,1289
GeLU_Config3_Approx_100_10_6bit_cir9,32.832,394.796,997
GeLU_Config3_Approx_10_10_SL_6bit_cir14,28.728,325.643,736
GeLU_Config3_Approx_100_10_6bit_cir19,32.49,481.284,734
GeLU_Config3_Approx_100_10_6bit_cir0,29.07,300.169,981
GeLU_Config3_Approx_10_10_SL_6bit_cir12,27.018,388.065,668
GeLU_Config3_Approx_10_10_SL_6bit_cir6,28.386,340.373,639
GeLU_Config3_Approx_10_10_SL_6bit_cir11,30.78,456.336,846
GeLU_Config3_Approx_10_10_SL_6bit_cir2,27.702,442.775,807
GeLU_Config3_Approx_100_10_6bit_cir18,33.516,399.545,1125
GeLU_Config3_Approx_100_10_6bit_cir11,31.464,388.413,1186
GeLU_Config3_Approx_10_10_SL_6bit_cir7,25.65,336.56,548
GeLU_Config3_Approx_100_10_6bit_cir5,30.096,387.679,715
GeLU_Config3_Approx_100_10_6bit_cir7,33.174,311.895,1060
GeLU_Config3_Approx_100_10_6bit_cir12,29.07,485.954,1218
GeLU_Config3_Approx_10_10_SL_6bit_cir10,26.676,369.897,580
GeLU_Config3_Approx_10_10_SL_6bit_cir8,28.044,419.167,852
GeLU_Config3_Approx_100_10_6bit_cir3,27.702,239.04,1199
GeLU_Config3_Approx_100_10_6bit_cir6,32.832,296.521,729
GeLU_Config3_Approx_10_10_SL_6bit_cir4,27.36,407.814,1011
GeLU_Config3_Approx_100_10_6bit_cir13,27.702,217.37,785
GeLU_Config3_Approx_100_10_6bit_cir16,28.728,289.527,725
GeLU_Config3_Approx_10_10_SL_6bit_cir17,31.122,344.797,712
GeLU_Config3_Approx_100_10_6bit_cir2,28.386,401.939,639
GeLU_Config3_Approx_10_10_SL_6bit_cir1,27.36,304.77,671
GeLU_Config3_Approx_10_10_SL_6bit_cir5,27.018,352.883,773
GeLU_Config3_Approx_10_10_SL_6bit_cir3,31.122,530.329,724
GeLU_Config3_Approx_10_10_SL_6bit_cir13,27.702,398.757,517
GeLU_Config3_Approx_100_10_6bit_cir1,32.49,441.918,942
GeLU_Config3_Approx_10_10_SL_6bit_cir16,31.122,288.556,966
GeLU_Config3_Approx_100_10_6bit_cir4,37.62,284.595,713
GeLU_Config3_Approx_100_10_6bit_cir10,32.49,339.019,1130
GeLU_Config3_Approx_10_10_SL_6bit_cir0,25.992,226.65,760
GeLU_Config3_Approx_100_10_6bit_cir8,29.07,237.373,872
GeLU_Config3_Approx_100_10_6bit_cir14,28.044,259.692,701
GeLU_Config3_Approx_10_10_SL_6bit_cir15,27.018,273.042,739
