# About Me
- ğŸ‘‹ Hi, Iâ€™m Shree Ganesh, I am Currently pursuing Masters in Computer Engineering.
- ğŸ‘€ Iâ€™m interested in Hardware Security, Verilog, FPGAs, MCUs, SOCs, ICs, Embedded programming.
- ğŸŒ± Iâ€™m currently learning UVM, System Verilog, Computer Architecture, Cyber Physical Systems Security, Communication Protocols.
- ğŸ’ï¸ Iâ€™m looking to collaborate on various FPGA projects
- ğŸ“© [contact me](mailto:ganeshprime5@gmail.com) 

<!---
shreegw/shreegw is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
