// Seed: 3373819356
module module_0;
  logic id_0;
  assign id_0 = ~id_0;
endmodule
`timescale 1ps / 1ps
module module_1 (
    input logic id_0,
    output id_1,
    output logic id_2,
    input id_3
);
  type_8 id_4 (id_3);
  defparam id_5 = 1;
endmodule
