# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ema.srcs/sim_1/bd/design_tb/ipshared/8713/hdl" --include "E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../ema.srcs/sources_1/new/ema.v" \
"../../../../ema.ip_user_files/bd/design_tb/ip/design_tb_ema_0_0/sim/design_tb_ema_0_0.v" \

sv xil_defaultlib  --include "../../../../ema.srcs/sim_1/bd/design_tb/ipshared/8713/hdl" --include "E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../ema.ip_user_files/bd/design_tb/ip/design_tb_axi4stream_vip_0_1/sim/design_tb_axi4stream_vip_0_1_pkg.sv" \
"../../../../ema.ip_user_files/bd/design_tb/ip/design_tb_axi4stream_vip_0_1/sim/design_tb_axi4stream_vip_0_1.sv" \
"../../../../ema.ip_user_files/bd/design_tb/ip/design_tb_axi4stream_vip_1_0/sim/design_tb_axi4stream_vip_1_0_pkg.sv" \
"../../../../ema.ip_user_files/bd/design_tb/ip/design_tb_axi4stream_vip_1_0/sim/design_tb_axi4stream_vip_1_0.sv" \

verilog xil_defaultlib  --include "../../../../ema.srcs/sim_1/bd/design_tb/ipshared/8713/hdl" --include "E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../ema.ip_user_files/bd/design_tb/sim/design_tb.v" \
"../../../../ema.srcs/sim_1/bd/design_tb/hdl/design_tb_wrapper.v" \

sv xil_defaultlib  --include "../../../../ema.srcs/sim_1/bd/design_tb/ipshared/8713/hdl" --include "E:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../ema.srcs/sim_1/new/top_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
