
---------- Begin Simulation Statistics ----------
final_tick                                27595759000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 213830                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435680                       # Number of bytes of host memory used
host_op_rate                                   358003                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    60.39                       # Real time elapsed on the host
host_tick_rate                              456958958                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12913163                       # Number of instructions simulated
sim_ops                                      21619802                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027596                       # Number of seconds simulated
sim_ticks                                 27595759000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              5.519152                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149661                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469159                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2720                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672208                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           85                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       22472032                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.181187                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4764237                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          251                       # TLB misses on write requests
system.cpu0.numCycles                        55191518                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32719486                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    2913163                       # Number of instructions committed
system.cpu1.committedOps                      5256341                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             18.945564                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1628129                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     490991                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2015                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2388819                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         8903                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       46637500                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.052783                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1064863                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          199                       # TLB misses on write requests
system.cpu1.numCycles                        55191515                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.04%      0.04% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                2660180     50.61%     50.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     50.66% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.03%     50.69% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     50.69% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     50.69% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     50.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     50.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     50.69% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     50.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     50.69% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     50.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.02%     50.71% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     50.71% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.02%     50.73% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     50.73% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.02%     50.75% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.02%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     50.77% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      3.80%     54.57% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      2.54%     57.11% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.03%     57.14% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         2252797     42.86%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 5256341                       # Class of committed instruction
system.cpu1.tickCycles                        8554015                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       403534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        808120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       665900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1331865                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5115                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             114553                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       332861                       # Transaction distribution
system.membus.trans_dist::CleanEvict            70673                       # Transaction distribution
system.membus.trans_dist::ReadExReq            290033                       # Transaction distribution
system.membus.trans_dist::ReadExResp           290033                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        114553                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1212706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1212706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1212706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     47196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            404586                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  404586    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              404586                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2313056000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2140663000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4692900                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4692900                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4692900                       # number of overall hits
system.cpu0.icache.overall_hits::total        4692900                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        71273                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         71273                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        71273                       # number of overall misses
system.cpu0.icache.overall_misses::total        71273                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1607970500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1607970500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1607970500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1607970500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4764173                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4764173                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4764173                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4764173                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014960                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014960                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014960                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014960                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22560.724257                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22560.724257                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22560.724257                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22560.724257                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71257                       # number of writebacks
system.cpu0.icache.writebacks::total            71257                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71273                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71273                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71273                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71273                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1536697500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1536697500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1536697500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1536697500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014960                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014960                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014960                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014960                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21560.724257                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21560.724257                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21560.724257                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21560.724257                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71257                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4692900                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4692900                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        71273                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        71273                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1607970500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1607970500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4764173                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4764173                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014960                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014960                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22560.724257                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22560.724257                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71273                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71273                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1536697500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1536697500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014960                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014960                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21560.724257                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21560.724257                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999499                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4764173                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71273                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.844008                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999499                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38184657                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38184657                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810455                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810455                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810512                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810512                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290374                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290374                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290431                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290431                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  12063416000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12063416000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  12063416000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12063416000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100829                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100829                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100943                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100943                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138219                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138219                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138238                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138238                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 41544.408246                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41544.408246                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 41536.254739                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41536.254739                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       211447                       # number of writebacks
system.cpu0.dcache.writebacks::total           211447                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10059                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10059                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10059                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10059                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280372                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280372                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11288954000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11288954000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11289758500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11289758500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133451                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133451                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 40272.386422                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40272.386422                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 40267.068395                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40267.068395                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280356                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269892                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269892                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  11063064500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11063064500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184527                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184527                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 40990.709247                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40990.709247                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268428                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268428                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  10731510500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10731510500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 39979.102404                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39979.102404                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617730                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617730                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20482                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20482                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1000351500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1000351500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032093                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032093                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48840.518504                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48840.518504                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8595                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8595                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    557443500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    557443500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46895.221671                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46895.221671                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       804500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       804500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 14114.035088                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 14114.035088                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999528                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090884                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280372                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457535                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999528                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087916                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087916                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1055930                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1055930                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1055930                       # number of overall hits
system.cpu1.icache.overall_hits::total        1055930                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8890                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8890                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8890                       # number of overall misses
system.cpu1.icache.overall_misses::total         8890                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    244113500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    244113500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    244113500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    244113500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1064820                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1064820                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1064820                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1064820                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008349                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008349                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008349                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008349                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27459.336333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27459.336333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27459.336333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27459.336333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8874                       # number of writebacks
system.cpu1.icache.writebacks::total             8874                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8890                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8890                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8890                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8890                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    235223500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    235223500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    235223500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    235223500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.008349                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008349                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.008349                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008349                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26459.336333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26459.336333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26459.336333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26459.336333                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8874                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1055930                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1055930                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8890                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8890                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    244113500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    244113500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1064820                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1064820                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008349                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008349                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27459.336333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27459.336333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8890                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8890                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    235223500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    235223500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.008349                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008349                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26459.336333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26459.336333                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999474                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1064820                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8890                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           119.777278                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999474                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999967                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8527450                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8527450                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2277868                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2277868                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2277868                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2277868                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       592391                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        592391                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       592391                       # number of overall misses
system.cpu1.dcache.overall_misses::total       592391                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  48355377000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  48355377000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  48355377000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  48355377000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2870259                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2870259                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2870259                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2870259                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.206389                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.206389                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.206389                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.206389                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81627.467332                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81627.467332                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81627.467332                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81627.467332                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       291141                       # number of writebacks
system.cpu1.dcache.writebacks::total           291141                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       286961                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       286961                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       286961                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       286961                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       305430                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       305430                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       305430                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       305430                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  24144718500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  24144718500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  24144718500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  24144718500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.106412                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.106412                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.106412                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.106412                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79051.561733                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79051.561733                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79051.561733                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79051.561733                       # average overall mshr miss latency
system.cpu1.dcache.replacements                305413                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       472056                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         472056                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    433493000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    433493000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       488457                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       488457                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.033577                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.033577                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 26430.888360                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26430.888360                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    403848000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    403848000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032961                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032961                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 25083.726708                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25083.726708                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1805812                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1805812                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       575990                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       575990                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  47921884000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  47921884000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2381802                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2381802                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.241830                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.241830                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83199.159708                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83199.159708                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       286660                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       286660                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       289330                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       289330                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  23740870500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  23740870500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.121475                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.121475                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82054.645215                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82054.645215                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999509                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2583297                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           305429                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.457930                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999509                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999969                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23267501                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23267501                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               62711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              173208                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7134                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18325                       # number of demand (read+write) hits
system.l2.demand_hits::total                   261378                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              62711                       # number of overall hits
system.l2.overall_hits::.cpu0.data             173208                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7134                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18325                       # number of overall hits
system.l2.overall_hits::total                  261378                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8562                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            107164                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1756                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            287105                       # number of demand (read+write) misses
system.l2.demand_misses::total                 404587                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8562                       # number of overall misses
system.l2.overall_misses::.cpu0.data           107164                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1756                       # number of overall misses
system.l2.overall_misses::.cpu1.data           287105                       # number of overall misses
system.l2.overall_misses::total                404587                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    718900000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   9038729500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    142531000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  23422243000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33322403500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    718900000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   9038729500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    142531000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  23422243000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33322403500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71273                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280372                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8890                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          305430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               665965                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71273                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280372                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8890                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         305430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              665965                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.120130                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.382221                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.197525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.940003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.607520                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.120130                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.382221                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.197525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.940003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.607520                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83964.027096                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84344.831287                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81167.995444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81580.756169                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82361.527928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83964.027096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84344.831287                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81167.995444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81580.756169                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82361.527928                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              332861                       # number of writebacks
system.l2.writebacks::total                    332861                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         8562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       107164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       287105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            404587                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       107164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       287105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           404587                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    633280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   7967089500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    124971000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  20551203000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29276543500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    633280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   7967089500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    124971000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  20551203000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29276543500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.120130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.382221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.197525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.940003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.607520                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.120130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.382221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.197525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.940003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.607520                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73964.027096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74344.831287                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71167.995444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71580.791000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72361.552645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73964.027096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74344.831287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71167.995444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71580.791000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72361.552645                       # average overall mshr miss latency
system.l2.replacements                         408620                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       502588                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           502588                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       502588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       502588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        80131                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            80131                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        80131                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        80131                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             6072                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11183                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           5815                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         284219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              290034                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    473762000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  23182164500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23655926500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       289330                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            301217                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.489190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.982335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.962874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81472.398968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81564.443264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81562.597833                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         5815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       284219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         290034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    415612000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  20339984500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20755596500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.489190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.982335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.962874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71472.398968                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71564.478448                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71562.632312                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         62711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7134                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              69845                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8562                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1756                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    718900000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    142531000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    861431000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8890                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          80163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.120130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.197525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.128713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83964.027096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81167.995444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83488.176003                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8562                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1756                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10318                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    633280000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    124971000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    758251000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.120130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.197525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.128713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73964.027096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71167.995444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73488.176003                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       167136                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            180350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       101349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2886                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          104235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   8564967500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    240078500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8805046000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        284585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.377485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.179255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.366270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84509.639957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83187.283437                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84473.027294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       101349                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2886                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       104235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   7551477500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    211218500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7762696000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.377485                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.179255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.366270                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74509.639957                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73187.283437                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74473.027294                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.141732                       # Cycle average of tags in use
system.l2.tags.total_refs                     1331835                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    409644                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.251201                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.027184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       87.944329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      541.119890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.468021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      379.582308                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.085883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.528437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.370686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999162                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11064564                       # Number of tag accesses
system.l2.tags.data_accesses                 11064564                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        547968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       6858496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        112384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      18374656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25893504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       547968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       112384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        660352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     21303104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21303104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         107164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         287104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              404586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       332861                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             332861                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19856964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        248534422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4072510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        665850720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             938314616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19856964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4072510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23929474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      771970215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            771970215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      771970215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19856964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       248534422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4072510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       665850720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1710284830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    332859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    107026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    287058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000110688500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20675                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20675                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1111985                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             312695                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      404586                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     332861                       # Number of write requests accepted
system.mem_ctrls.readBursts                    404586                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   332861                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    184                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            47684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            53590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            18766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            31122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25386                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4980693000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2022010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12563230500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12316.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31066.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   354525                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  305419                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                404586                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               332861                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  336509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        77288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    610.472622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   386.413093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   418.249290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16899     21.86%     21.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7922     10.25%     32.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4732      6.12%     38.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3876      5.02%     43.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2833      3.67%     46.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2714      3.51%     50.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2025      2.62%     53.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2222      2.87%     55.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34065     44.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        77288                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.559468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.869425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.162004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          20476     99.04%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           129      0.62%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            42      0.20%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20675                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.098331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.091163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.506755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19820     95.86%     95.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              151      0.73%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              306      1.48%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              332      1.61%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.27%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20675                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25881728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21301312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25893504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             21303104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       937.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       771.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    938.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    771.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27595732000                       # Total gap between requests
system.mem_ctrls.avgGap                      37420.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       547968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      6849664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       112384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     18371712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21301312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19856964.253094106913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 248214372.360622495413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4072509.837471765000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 665744036.973217487335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 771905277.184077382088                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       107164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       287104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       332861                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    281448500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   3532580500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     52958250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   8696243250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 684861769750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32871.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32964.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30158.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30289.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2057500.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            329439600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            175093710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1653202740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          949199580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2178284160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11624149650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        808014240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17717383680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        642.032846                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1927719500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    921440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24746599500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            222418140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            118214250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1234227540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          788188680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2178284160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9772484130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2367311520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16681128420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        604.481595                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5988495000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    921440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20685824000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            364748                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       835449                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        80131                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          158940                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           301217                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          301216                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         80163                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       284585                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       213803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       916272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1997829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9121920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     31476416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     38180480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               79915712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          408620                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21303104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1074585                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004760                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068828                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1069470     99.52%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5115      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1074585                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1248651500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         458862060                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13350967                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420591932                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106932953                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  27595759000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
