

================================================================
== Vivado HLS Report for 'iq_mult'
================================================================
* Date:           Mon Dec 21 15:44:30 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        d_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.610|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      0|       0|      83|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      18|    -|
|Register         |        -|      -|      34|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      34|     101|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |ret_V_1_fu_46_p2  |     *    |      0|  0|  41|           8|           8|
    |ret_V_fu_36_p2    |     *    |      0|  0|  41|           8|           8|
    |ap_block_state1   |    or    |      0|  0|   1|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  83|          17|          17|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_done        |   3|          2|    1|          2|
    |ap_return_0    |   3|          2|   16|         32|
    |ap_return_1    |   3|          2|   16|         32|
    |ref_i_V_blk_n  |   3|          2|    1|          2|
    |ref_q_V_blk_n  |   3|          2|    1|          2|
    |x_V_blk_n      |   3|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  18|         12|   36|         72|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  16|   0|   16|          0|
    |ap_return_1_preg  |  16|   0|   16|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  34|   0|   34|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_return_0     | out |   16| ap_ctrl_hs |    iq_mult   | return value |
|ap_return_1     | out |   16| ap_ctrl_hs |    iq_mult   | return value |
|x_V             |  in |    8|   ap_vld   |      x_V     |    scalar    |
|x_V_ap_vld      |  in |    1|   ap_vld   |      x_V     |    scalar    |
|ref_i_V         |  in |    8|   ap_vld   |    ref_i_V   |    scalar    |
|ref_i_V_ap_vld  |  in |    1|   ap_vld   |    ref_i_V   |    scalar    |
|ref_q_V         |  in |    8|   ap_vld   |    ref_q_V   |    scalar    |
|ref_q_V_ap_vld  |  in |    1|   ap_vld   |    ref_q_V   |    scalar    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%ref_q_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %ref_q_V)" [../sources/d_conv.cpp:31]   --->   Operation 2 'read' 'ref_q_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ref_i_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %ref_i_V)" [../sources/d_conv.cpp:31]   --->   Operation 3 'read' 'ref_i_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_V)" [../sources/d_conv.cpp:31]   --->   Operation 4 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %x_V_read to i16" [../sources/d_conv.cpp:31]   --->   Operation 5 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %ref_i_V_read to i16" [../sources/d_conv.cpp:31]   --->   Operation 6 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.61ns)   --->   "%ret_V = mul i16 %rhs_V, %lhs_V" [../sources/d_conv.cpp:31]   --->   Operation 7 'mul' 'ret_V' <Predicate = true> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i8 %ref_q_V_read to i16" [../sources/d_conv.cpp:32]   --->   Operation 8 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.61ns)   --->   "%ret_V_1 = mul i16 %rhs_V_1, %lhs_V" [../sources/d_conv.cpp:32]   --->   Operation 9 'mul' 'ret_V_1' <Predicate = true> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16 } undef, i16 %ret_V, 0" [../sources/d_conv.cpp:33]   --->   Operation 10 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16 } %mrv, i16 %ret_V_1, 1" [../sources/d_conv.cpp:33]   --->   Operation 11 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret { i16, i16 } %mrv_1" [../sources/d_conv.cpp:33]   --->   Operation 12 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ref_i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ref_q_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ref_q_V_read (read       ) [ 00]
ref_i_V_read (read       ) [ 00]
x_V_read     (read       ) [ 00]
lhs_V        (sext       ) [ 00]
rhs_V        (sext       ) [ 00]
ret_V        (mul        ) [ 00]
rhs_V_1      (sext       ) [ 00]
ret_V_1      (mul        ) [ 00]
mrv          (insertvalue) [ 00]
mrv_1        (insertvalue) [ 00]
ret_ln33     (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_i_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_i_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_q_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_q_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1004" name="ref_q_V_read_read_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="8" slack="0"/>
<pin id="12" dir="0" index="1" bw="8" slack="0"/>
<pin id="13" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ref_q_V_read/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="ref_i_V_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="8" slack="0"/>
<pin id="18" dir="0" index="1" bw="8" slack="0"/>
<pin id="19" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ref_i_V_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="x_V_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="8" slack="0"/>
<pin id="24" dir="0" index="1" bw="8" slack="0"/>
<pin id="25" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="lhs_V_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="8" slack="0"/>
<pin id="30" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="rhs_V_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="ret_V_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="rhs_V_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="ret_V_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mrv_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mrv_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="14"><net_src comp="6" pin="0"/><net_sink comp="10" pin=0"/></net>

<net id="15"><net_src comp="4" pin="0"/><net_sink comp="10" pin=1"/></net>

<net id="20"><net_src comp="6" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="31"><net_src comp="22" pin="2"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="16" pin="2"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="32" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="28" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="45"><net_src comp="10" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="42" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="28" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="36" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="52" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="46" pin="2"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: iq_mult : x_V | {1 }
	Port: iq_mult : ref_i_V | {1 }
	Port: iq_mult : ref_q_V | {1 }
  - Chain level:
	State 1
		ret_V : 1
		ret_V_1 : 1
		mrv : 2
		mrv_1 : 3
		ret_ln33 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       ret_V_fu_36       |    0    |    0    |    41   |
|          |      ret_V_1_fu_46      |    0    |    0    |    41   |
|----------|-------------------------|---------|---------|---------|
|          | ref_q_V_read_read_fu_10 |    0    |    0    |    0    |
|   read   | ref_i_V_read_read_fu_16 |    0    |    0    |    0    |
|          |   x_V_read_read_fu_22   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       lhs_V_fu_28       |    0    |    0    |    0    |
|   sext   |       rhs_V_fu_32       |    0    |    0    |    0    |
|          |      rhs_V_1_fu_42      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|insertvalue|        mrv_fu_52        |    0    |    0    |    0    |
|          |       mrv_1_fu_58       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    0    |    82   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   82   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   82   |
+-----------+--------+--------+--------+
