{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 00:31:23 2021 " "Info: Processing started: Sat Jul 03 00:31:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HDCPU.v(41) " "Warning (10268): Verilog HDL information at HDCPU.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdcpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hdcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDCPU " "Info: Found entity 1: HDCPU" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HDCPU " "Info: Elaborating entity \"HDCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SST0 HDCPU.v(53) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(53): variable \"SST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SST0 HDCPU.v(54) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(54): variable \"SST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(56) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(56): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(65) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(65): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(66) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(66): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(67) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(67): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(76) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(76): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(77) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(77): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(78) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(78): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(79) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(79): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(80) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(80): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(100) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(100): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(101) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(101): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(103) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(103): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "HDCPU.v(62) " "Warning (10270): Verilog HDL Case Statement warning at HDCPU.v(62): incomplete case statement has no default case item" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 62 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ST0 HDCPU.v(41) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(41): inferring latch(es) for variable \"ST0\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SST0 HDCPU.v(41) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(41): inferring latch(es) for variable \"SST0\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ST0 HDCPU.v(41) " "Info (10041): Inferred latch for \"ST0\" at HDCPU.v(41)" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SST0 HDCPU.v(51) " "Info (10041): Inferred latch for \"SST0\" at HDCPU.v(51)" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LDC GND " "Warning (13410): Pin \"LDC\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LDZ GND " "Warning (13410): Pin \"LDZ\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CIN GND " "Warning (13410): Pin \"CIN\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[0\] GND " "Warning (13410): Pin \"S\[0\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[1\] GND " "Warning (13410): Pin \"S\[1\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[2\] GND " "Warning (13410): Pin \"S\[2\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[3\] GND " "Warning (13410): Pin \"S\[3\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M GND " "Warning (13410): Pin \"M\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ABUS GND " "Warning (13410): Pin \"ABUS\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCINC GND " "Warning (13410): Pin \"PCINC\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LPC GND " "Warning (13410): Pin \"LPC\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCADD GND " "Warning (13410): Pin \"PCADD\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LIR GND " "Warning (13410): Pin \"LIR\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LONG GND " "Warning (13410): Pin \"LONG\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C " "Warning (15610): No output dependent on input pin \"C\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Z " "Warning (15610): No output dependent on input pin \"Z\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[4\] " "Warning (15610): No output dependent on input pin \"IR\[4\]\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[5\] " "Warning (15610): No output dependent on input pin \"IR\[5\]\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[6\] " "Warning (15610): No output dependent on input pin \"IR\[6\]\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[7\] " "Warning (15610): No output dependent on input pin \"IR\[7\]\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W\[3\] " "Warning (15610): No output dependent on input pin \"W\[3\]\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Info: Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "30 " "Info: Implemented 30 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "3 " "Info: Implemented 3 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.map.smsg " "Info: Generated suppressed messages file G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 03 00:31:24 2021 " "Info: Processing ended: Sat Jul 03 00:31:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 00:31:25 2021 " "Info: Processing started: Sat Jul 03 00:31:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "HDCPU EPM7128SLC84-15 " "Info: Selected device EPM7128SLC84-15 for design \"HDCPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 03 00:31:25 2021 " "Info: Processing ended: Sat Jul 03 00:31:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 00:31:26 2021 " "Info: Processing started: Sat Jul 03 00:31:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 03 00:31:26 2021 " "Info: Processing ended: Sat Jul 03 00:31:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 00:31:27 2021 " "Info: Processing started: Sat Jul 03 00:31:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "ST0~13 " "Warning: Node \"ST0~13\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 40 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux7~6 " "Warning: Node \"Mux7~6\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SST0~9 " "Warning: Node \"SST0~9\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 40 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 40 -1 0 } } { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 62 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] SBUS 42.000 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"SBUS\" is 42.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns SW\[0\] 1 PIN PIN_60 38 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 38; PIN Node = 'SW\[0\]'" {  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(27.000 ns) 29.000 ns ST0~13 2 COMB LOOP LC4 11 " "Info: 2: + IC(0.000 ns) + CELL(27.000 ns) = 29.000 ns; Loc. = LC4; Fanout = 11; COMB LOOP Node = 'ST0~13'" { { "Info" "ITDB_PART_OF_SCC" "Mux7~6 LC1 " "Info: Loc. = LC1; Node \"Mux7~6\"" {  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "ST0~13 LC4 " "Info: Loc. = LC4; Node \"ST0~13\"" {  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "SST0~9 LC2 " "Info: Loc. = LC2; Node \"SST0~9\"" {  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SST0~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~6 } "NODE_NAME" } } { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 62 -1 0 } } { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST0~13 } "NODE_NAME" } } { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 40 -1 0 } } { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SST0~9 } "NODE_NAME" } } { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { SW[0] ST0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 38.000 ns Mux1~8 3 COMB LC16 1 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 38.000 ns; Loc. = LC16; Fanout = 1; COMB Node = 'Mux1~8'" {  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ST0~13 Mux1~8 } "NODE_NAME" } } { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 42.000 ns SBUS 4 PIN PIN_4 0 " "Info: 4: + IC(0.000 ns) + CELL(4.000 ns) = 42.000 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'SBUS'" {  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Mux1~8 SBUS } "NODE_NAME" } } { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "40.000 ns ( 95.24 % ) " "Info: Total cell delay = 40.000 ns ( 95.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 4.76 % ) " "Info: Total interconnect delay = 2.000 ns ( 4.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "42.000 ns" { SW[0] ST0~13 Mux1~8 SBUS } "NODE_NAME" } } { "g:/programfiles/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/programfiles/altera/91/quartus/bin/Technology_Viewer.qrui" "42.000 ns" { SW[0] {} SW[0]~out {} ST0~13 {} Mux1~8 {} SBUS {} } { 0.000ns 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 27.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 03 00:31:27 2021 " "Info: Processing ended: Sat Jul 03 00:31:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 00:31:28 2021 " "Info: Processing started: Sat Jul 03 00:31:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Warning: Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 0 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 03 00:31:28 2021 " "Info: Processing ended: Sat Jul 03 00:31:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Info: Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
