$date
	Fri Aug 22 13:37:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instr_mem_tb $end
$var wire 32 ! instr [31:0] $end
$var reg 32 " pc [31:0] $end
$scope module uut $end
$var wire 32 # instr [31:0] $end
$var wire 32 $ pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b10011000000010000000111111110 #
b0 "
b10011000000010000000111111110 !
$end
#5000
b100011001011100001000100000000 !
b100011001011100001000100000000 #
b100 "
b100 $
#10000
b100011001011001000000100000000 !
b100011001011001000000100000000 #
b1000 "
b1000 $
#15000
b10011000001000000000100000010 !
b10011000001000000000100000010 #
b1100 "
b1100 $
#20000
b10010011000001111100000000000000 !
b10010011000001111100000000000000 #
b10000 "
b10000 $
#25000
b100011001001101111010011111110 !
b100011001001101111010011111110 #
b10100 "
b10100 $
#30000
b10010011000001111111000000000001 !
b10010011000001111111000000000001 #
b11000 "
b11000 $
#35000
b100011001001001111010011111110 !
b100011001001001111010011111110 #
b11100 "
b11100 $
#40000
b11001001111100010011111110 !
b11001001111100010011111110 #
b100000 "
b100000 $
#45000
b10000011001001111000010011111110 !
b10000011001001111000010011111110 #
b100100 "
b100100 $
#50000
b10110011000001111111011100000000 !
b10110011000001111111011100000000 #
b101000 "
b101000 $
#55000
b100011001000101111010011111110 !
b100011001000101111010011111110 #
b101100 "
b101100 $
#60000
b10010011000001110000000000000000 !
b10010011000001110000000000000000 #
b110000 "
b110000 $
#65000
b10011100001010000011100000000 !
b10011100001010000011100000000 #
b110100 "
b110100 $
#70000
