0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sim_1/new/testbench.v,1587395276,verilog,,,,testbench,,,,,,,,
C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/ClockDiv.v,1587395945,verilog,,C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sim_1/new/testbench.v,,ClockDiv,,,,,,,,
