INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rober/Desktop/laburi cn/project_3/project_3.srcs/sources_1/new/sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rober/Desktop/laburi cn/project_3/project_3.srcs/sources_1/new/sum_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rober/Desktop/laburi cn/project_3/project_3.srcs/sources_1/new/sum_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rober/Desktop/laburi cn/project_3/project_3.srcs/sources_1/new/uat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rober/Desktop/laburi cn/project_3/project_3.srcs/sources_1/new/sim_sum_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_sum_16
