//===- handle-sop1.cpp - Hotswap transpiler -------------------------------===//
//
// Part of Comgr, under the Apache License v2.0 with LLVM Exceptions. See
// amd/comgr/LICENSE.TXT in this repository for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//

#include "hotswap/raiser/handlers.h"

#include "llvm/IR/Intrinsics.h"

#include <cassert>
#include <cstdint>
#include <optional>

using namespace llvm;

namespace COMGR::hotswap {

// Write V to Dst at the width the opcode operates on.
static void writeDst(RegisterState &Registers, ParsedReg Dst, Value *V,
                     bool Is64) {
  if (Is64)
    Registers.writeReg64(Dst, V);
  else
    Registers.writeReg32(Dst, V);
}

// Whether CanonOp is one of the scalar float opcodes, each of which takes one
// 32-bit source SGPR and writes one 32-bit destination SGPR.
static bool isScalarFloat(CanonicalOp CanonOp) {
  switch (CanonOp) {
  case CanonicalOp::S_CEIL_F32:
  case CanonicalOp::S_FLOOR_F32:
  case CanonicalOp::S_TRUNC_F32:
  case CanonicalOp::S_RNDNE_F32:
  case CanonicalOp::S_CVT_F32_I32:
  case CanonicalOp::S_CVT_F32_U32:
  case CanonicalOp::S_CVT_I32_F32:
  case CanonicalOp::S_CVT_U32_F32:
  case CanonicalOp::S_CVT_F16_F32:
  case CanonicalOp::S_CVT_F32_F16:
  case CanonicalOp::S_CVT_HI_F32_F16:
  case CanonicalOp::S_CEIL_F16:
  case CanonicalOp::S_FLOOR_F16:
  case CanonicalOp::S_TRUNC_F16:
  case CanonicalOp::S_RNDNE_F16:
    return true;
  default:
    return false;
  }
}

// Round the f32 in Src with intrinsic ID. The result stays in floating-point
// form, so it goes back as an f32 bit pattern rather than as an integer.
static Value *roundF32(IRBuilder<> &B, Value *Src, Intrinsic::ID ID) {
  Value *Rounded =
      B.CreateUnaryIntrinsic(ID, B.CreateBitCast(Src, B.getFloatTy()));
  return B.CreateBitCast(Rounded, B.getInt32Ty());
}

// Round the f16 in the low half of Src with intrinsic ID. A scalar f16 opcode
// reads the low half of its source SGPR and zeroes the high half of its
// destination.
static Value *roundF16(IRBuilder<> &B, Value *Src, Intrinsic::ID ID) {
  Value *Half =
      B.CreateBitCast(B.CreateTrunc(Src, B.getInt16Ty()), B.getHalfTy());
  Value *Rounded = B.CreateUnaryIntrinsic(ID, Half);
  return B.CreateZExt(B.CreateBitCast(Rounded, B.getInt16Ty()), B.getInt32Ty());
}

// The 32 bits the scalar float opcode CanonOp writes to its destination SGPR,
// given the 32 bits Src of its source. CanonOp must satisfy isScalarFloat.
static Value *emitScalarFloat(IRBuilder<> &B, CanonicalOp CanonOp, Value *Src) {
  switch (CanonOp) {
  case CanonicalOp::S_CEIL_F32:
    return roundF32(B, Src, Intrinsic::ceil);
  case CanonicalOp::S_FLOOR_F32:
    return roundF32(B, Src, Intrinsic::floor);
  case CanonicalOp::S_TRUNC_F32:
    return roundF32(B, Src, Intrinsic::trunc);
  case CanonicalOp::S_RNDNE_F32:
    return roundF32(B, Src, Intrinsic::roundeven);
  case CanonicalOp::S_CEIL_F16:
    return roundF16(B, Src, Intrinsic::ceil);
  case CanonicalOp::S_FLOOR_F16:
    return roundF16(B, Src, Intrinsic::floor);
  case CanonicalOp::S_TRUNC_F16:
    return roundF16(B, Src, Intrinsic::trunc);
  case CanonicalOp::S_RNDNE_F16:
    return roundF16(B, Src, Intrinsic::roundeven);
  case CanonicalOp::S_CVT_F32_I32:
    return B.CreateBitCast(B.CreateSIToFP(Src, B.getFloatTy()), B.getInt32Ty());
  case CanonicalOp::S_CVT_F32_U32:
    return B.CreateBitCast(B.CreateUIToFP(Src, B.getFloatTy()), B.getInt32Ty());
  // The hardware saturates an out-of-range input and converts NaN to zero,
  // which is what the saturating intrinsics are defined to do. Plain fptosi
  // and fptoui make both of those poison.
  case CanonicalOp::S_CVT_I32_F32:
    return B.CreateIntrinsic(Intrinsic::fptosi_sat,
                             {B.getInt32Ty(), B.getFloatTy()},
                             {B.CreateBitCast(Src, B.getFloatTy())});
  case CanonicalOp::S_CVT_U32_F32:
    return B.CreateIntrinsic(Intrinsic::fptoui_sat,
                             {B.getInt32Ty(), B.getFloatTy()},
                             {B.CreateBitCast(Src, B.getFloatTy())});
  case CanonicalOp::S_CVT_F16_F32: {
    Value *Half =
        B.CreateFPTrunc(B.CreateBitCast(Src, B.getFloatTy()), B.getHalfTy());
    return B.CreateZExt(B.CreateBitCast(Half, B.getInt16Ty()), B.getInt32Ty());
  }
  case CanonicalOp::S_CVT_F32_F16:
  case CanonicalOp::S_CVT_HI_F32_F16: {
    Value *Bits =
        CanonOp == CanonicalOp::S_CVT_HI_F32_F16 ? B.CreateLShr(Src, 16) : Src;
    Value *Half =
        B.CreateBitCast(B.CreateTrunc(Bits, B.getInt16Ty()), B.getHalfTy());
    return B.CreateBitCast(B.CreateFPExt(Half, B.getFloatTy()), B.getInt32Ty());
  }
  default:
    llvm_unreachable("not a scalar float opcode");
  }
}

// Refuse Di as a relative access that does not resolve statically.
static Error refuseMovrel(RaiseContext &Ctx, const DecodedInst &Di,
                          const Twine &Detail) {
  return unsupported(Ctx, Di, Twine("movrel: ") + Detail);
}

// The M0 value a relative register index is displaced by. The register file is
// one alloca per register rather than addressable memory, so only a constant M0
// resolves to a named register.
static Expected<uint64_t> constantM0(RaiseContext &Ctx, const DecodedInst &Di) {
  std::optional<uint64_t> M0 = Ctx.registers().getM0Const();
  if (!M0)
    return refuseMovrel(Ctx, Di, "M0 does not hold a constant here");
  return *M0;
}

// The SGPR the register operand at OpIdx names once displaced by Displacement.
// Refuses an operand that is not an SGPR, an odd index for a 64-bit access,
// and a displaced index outside the scalar register file.
static Expected<unsigned> displacedSgpr(RaiseContext &Ctx,
                                        const DecodedInst &Di, unsigned OpIdx,
                                        uint64_t Displacement,
                                        unsigned WidthInDwords) {
  if (!Di.isReg(OpIdx))
    return refuseMovrel(Ctx, Di, "relative operand is not a register");
  Expected<ParsedReg> Base = Ctx.registers().parseReg(Di, OpIdx);
  if (!Base)
    return Base.takeError();
  if (Base->RegKind != ParsedReg::SGPR)
    return refuseMovrel(Ctx, Di, "relative operand is not an SGPR");
  assert(Base->BaseIdx && "SGPR must have a base register index");

  uint64_t Idx = *Base->BaseIdx + Displacement;
  if (WidthInDwords == 2 && Idx % 2 != 0)
    return refuseMovrel(
        Ctx, Di, "64-bit access resolves to odd SGPR index " + Twine(Idx));
  if (Idx + WidthInDwords > Ctx.registers().numSgprs())
    return refuseMovrel(
        Ctx, Di, "resolved SGPR index " + Twine(Idx) + " is out of range");
  return static_cast<unsigned>(Idx);
}

Error handleSOP1(RaiseContext &Ctx, const DecodedInst &Di,
                 OperandResolver &Op) {
  if (Di.CanonOp == CanonicalOp::S_MOV_B32 ||
      Di.CanonOp == CanonicalOp::S_MOV_B64) {
    bool Is64 = Di.CanonOp == CanonicalOp::S_MOV_B64;
    Expected<ParsedReg> Dst = Op.dst();
    if (!Dst)
      return Dst.takeError();
    Expected<Value *> Src = Op.src(0, Is64);
    if (!Src)
      return Src.takeError();
    writeDst(Ctx.registers(), *Dst, *Src, Is64);
    return Error::success();
  }

  if (Di.CanonOp == CanonicalOp::S_BREV_B32 ||
      Di.CanonOp == CanonicalOp::S_BREV_B64) {
    bool Is64 = Di.CanonOp == CanonicalOp::S_BREV_B64;
    Expected<ParsedReg> Dst = Op.dst();
    if (!Dst)
      return Dst.takeError();
    Expected<Value *> Src = Op.src(0, Is64);
    if (!Src)
      return Src.takeError();
    Value *Reversed = Ctx.B.CreateUnaryIntrinsic(Intrinsic::bitreverse, *Src,
                                                 /*FMFSource=*/{}, "s_brev");
    writeDst(Ctx.registers(), *Dst, Reversed, Is64);
    return Error::success();
  }

  if (Di.CanonOp == CanonicalOp::S_NOT_B32 ||
      Di.CanonOp == CanonicalOp::S_NOT_B64) {
    bool Is64 = Di.CanonOp == CanonicalOp::S_NOT_B64;
    Expected<ParsedReg> Dst = Op.dst();
    if (!Dst)
      return Dst.takeError();
    Expected<Value *> Src = Op.src(0, Is64);
    if (!Src)
      return Src.takeError();
    Value *Result = Ctx.B.CreateNot(*Src, "s_not");
    writeDst(Ctx.registers(), *Dst, Result, Is64);
    // SCC is the result compared against zero, which storeSCC does for a
    // value wider than the single bit SCC holds.
    Ctx.registers().regFile().storeSCC(Ctx.B, Result);
    return Error::success();
  }

  // A clear SCC leaves the destination alone. The MC form carries no tied
  // operand for that preserved value, so it is read back off the destination.
  if (Di.CanonOp == CanonicalOp::S_CMOV_B32 ||
      Di.CanonOp == CanonicalOp::S_CMOV_B64) {
    bool Is64 = Di.CanonOp == CanonicalOp::S_CMOV_B64;
    Expected<ParsedReg> Dst = Op.dst();
    if (!Dst)
      return Dst.takeError();
    Expected<Value *> Src = Op.src(0, Is64);
    if (!Src)
      return Src.takeError();
    Expected<Value *> Old = Is64 ? Op.dstValue64() : Op.dstValue();
    if (!Old)
      return Old.takeError();
    Value *Moved = Ctx.B.CreateSelect(Ctx.registers().regFile().loadSCC(Ctx.B),
                                      *Src, *Old, "s_cmov");
    writeDst(Ctx.registers(), *Dst, Moved, Is64);
    return Error::success();
  }

  if (isScalarFloat(Di.CanonOp)) {
    Expected<ParsedReg> Dst = Op.dst();
    if (!Dst)
      return Dst.takeError();
    Expected<Value *> Src = Op.src(0);
    if (!Src)
      return Src.takeError();
    Ctx.registers().writeReg32(*Dst, emitScalarFloat(Ctx.B, Di.CanonOp, *Src));
    return Error::success();
  }

  if (Di.CanonOp == CanonicalOp::S_MOVRELS_B32 ||
      Di.CanonOp == CanonicalOp::S_MOVRELS_B64) {
    bool Is64 = Di.CanonOp == CanonicalOp::S_MOVRELS_B64;
    Expected<uint64_t> M0 = constantM0(Ctx, Di);
    if (!M0)
      return M0.takeError();
    Expected<unsigned> Src =
        displacedSgpr(Ctx, Di, Op.srcIdx(0), *M0, Is64 ? 2 : 1);
    if (!Src)
      return Src.takeError();
    Expected<ParsedReg> Dst = Op.dst();
    if (!Dst)
      return Dst.takeError();
    if (Is64)
      Ctx.registers().writeReg64(*Dst, Ctx.registers().readSgpr64(*Src));
    else
      Ctx.registers().writeReg32(*Dst, Ctx.registers().readSgpr32(*Src));
    return Error::success();
  }

  if (Di.CanonOp == CanonicalOp::S_MOVRELD_B32 ||
      Di.CanonOp == CanonicalOp::S_MOVRELD_B64) {
    bool Is64 = Di.CanonOp == CanonicalOp::S_MOVRELD_B64;
    Expected<uint64_t> M0 = constantM0(Ctx, Di);
    if (!M0)
      return M0.takeError();
    // These opcodes only read their destination register for its index, so it
    // is an input operand and heads the source map.
    Expected<unsigned> DstIdx =
        displacedSgpr(Ctx, Di, Op.srcIdx(0), *M0, Is64 ? 2 : 1);
    if (!DstIdx)
      return DstIdx.takeError();
    Expected<Value *> Src = Is64 ? Op.src64(1) : Op.src(1);
    if (!Src)
      return Src.takeError();
    ParsedReg Dst{ParsedReg::SGPR, *DstIdx, static_cast<uint8_t>(Is64 ? 2 : 1)};
    if (Is64)
      Ctx.registers().writeReg64(Dst, *Src);
    else
      Ctx.registers().writeReg32(Dst, *Src);
    return Error::success();
  }

  if (Di.CanonOp == CanonicalOp::S_MOVRELSD_2_B32) {
    Expected<uint64_t> M0 = constantM0(Ctx, Di);
    if (!M0)
      return M0.takeError();
    // The source index is displaced by M0[9:0] and the destination index by
    // M0[25:16].
    constexpr uint64_t FieldMask = (1u << 10) - 1;
    Expected<unsigned> Src =
        displacedSgpr(Ctx, Di, Op.srcIdx(0), *M0 & FieldMask, 1);
    if (!Src)
      return Src.takeError();
    Expected<unsigned> DstIdx =
        displacedSgpr(Ctx, Di, /*OpIdx=*/0, (*M0 >> 16) & FieldMask, 1);
    if (!DstIdx)
      return DstIdx.takeError();
    Ctx.registers().writeReg32(ParsedReg{ParsedReg::SGPR, *DstIdx, 1},
                               Ctx.registers().readSgpr32(*Src));
    return Error::success();
  }

  return unsupported(Ctx, Di);
}

} // namespace COMGR::hotswap
