Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls.qsys --block-symbol-file --output-directory=/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls --family="Stratix IV" --part=EP4SGX230KF40C2
Progress: Loading TestBench_CLONE_RECOVERED/testbench_ls.qsys
Progress: Reading input file
Progress: Adding clk_200 [altera_clock_bridge 18.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding ctrl_sig [altera_avalon_pio 18.1]
Progress: Parameterizing module ctrl_sig
Progress: Adding ddr2_ram [altera_mem_if_ddr2_emif 18.1]
Progress: Parameterizing module ddr2_ram
Progress: Adding ddr2_ram_1 [altera_mem_if_ddr2_emif 18.1]
Progress: Parameterizing module ddr2_ram_1
Progress: Adding dma_fifo_subsystem_1 [subsystemA 1.0]
Progress: Reading input file
Progress: Adding FIFO_stream [streamFIFO 1.6]
Progress: Parameterizing module FIFO_stream
Progress: Adding dma [altera_msgdma 18.1]
Progress: Parameterizing module dma
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module dma_fifo_subsystem_1
Progress: Adding dma_fifo_susbystem [subsystemA 1.0]
Progress: Parameterizing module dma_fifo_susbystem
Progress: Adding from_ETH_to_DDR [subsystemB 1.0]
Progress: Reading input file
Progress: Adding ETH_DMA [altera_msgdma 18.1]
Progress: Parameterizing module ETH_DMA
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding data_format_adapter_0 [data_format_adapter 18.1]
Progress: Parameterizing module data_format_adapter_0
Progress: Adding eth_fifo [ethFIFO 1.0]
Progress: Parameterizing module eth_fifo
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module from_ETH_to_DDR
Progress: Adding input_IO [altera_avalon_pio 18.1]
Progress: Parameterizing module input_IO
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding nios_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios_cpu
Progress: Adding pilot_sig [altera_avalon_pio 18.1]
Progress: Parameterizing module pilot_sig
Progress: Adding sys_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_timer
Progress: Adding system_ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module system_ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: testbench_ls.ddr2_ram: Auto interface leveling mode set to 'Leveling'
Warning: testbench_ls.ddr2_ram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Info: testbench_ls.ddr2_ram_1: Auto interface leveling mode set to 'Leveling'
Warning: testbench_ls.ddr2_ram_1: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Info: testbench_ls.from_ETH_to_DDR.ETH_DMA: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: testbench_ls.from_ETH_to_DDR.eth_fifo.avalon_streaming_source/data_format_adapter_0.in: The sink has a empty signal of 3 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: testbench_ls.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: testbench_ls.pilot_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: testbench_ls.ddr2_ram_1: ddr2_ram_1.status must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls.qsys --synthesis=VERILOG --output-directory=/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis --family="Stratix IV" --part=EP4SGX230KF40C2
Progress: Loading TestBench_CLONE_RECOVERED/testbench_ls.qsys
Progress: Reading input file
Progress: Adding clk_200 [altera_clock_bridge 18.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding ctrl_sig [altera_avalon_pio 18.1]
Progress: Parameterizing module ctrl_sig
Progress: Adding ddr2_ram [altera_mem_if_ddr2_emif 18.1]
Progress: Parameterizing module ddr2_ram
Progress: Adding ddr2_ram_1 [altera_mem_if_ddr2_emif 18.1]
Progress: Parameterizing module ddr2_ram_1
Progress: Adding dma_fifo_subsystem_1 [subsystemA 1.0]
Progress: Parameterizing module dma_fifo_subsystem_1
Progress: Adding dma_fifo_susbystem [subsystemA 1.0]
Progress: Parameterizing module dma_fifo_susbystem
Progress: Adding from_ETH_to_DDR [subsystemB 1.0]
Progress: Parameterizing module from_ETH_to_DDR
Progress: Adding input_IO [altera_avalon_pio 18.1]
Progress: Parameterizing module input_IO
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding nios_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios_cpu
Progress: Adding pilot_sig [altera_avalon_pio 18.1]
Progress: Parameterizing module pilot_sig
Progress: Adding sys_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_timer
Progress: Adding system_ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module system_ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: testbench_ls.ddr2_ram: Auto interface leveling mode set to 'Leveling'
Warning: testbench_ls.ddr2_ram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Info: testbench_ls.ddr2_ram_1: Auto interface leveling mode set to 'Leveling'
Warning: testbench_ls.ddr2_ram_1: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Info: testbench_ls.from_ETH_to_DDR.ETH_DMA: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: testbench_ls.from_ETH_to_DDR.eth_fifo.avalon_streaming_source/data_format_adapter_0.in: The sink has a empty signal of 3 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: testbench_ls.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: testbench_ls.pilot_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: testbench_ls.ddr2_ram_1: ddr2_ram_1.status must be exported, or connected to a matching conduit.
Info: testbench_ls: Generating testbench_ls "testbench_ls" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_001.sink2
Info: Inserting clock-crossing logic between cmd_demux_003.src1 and cmd_mux_001.sink3
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src2 and rsp_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src3 and rsp_mux_003.sink1
Info: Inserting clock-crossing logic between nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.src and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.src and rsp_mux_001.sink1
Info: ctrl_sig: Starting RTL generation for module 'testbench_ls_ctrl_sig'
Info: ctrl_sig:   Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testbench_ls_ctrl_sig --dir=/tmp/alt8430_6211286803865717262.dir/0002_ctrl_sig_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8430_6211286803865717262.dir/0002_ctrl_sig_gen//testbench_ls_ctrl_sig_component_configuration.pl  --do_build_sim=0  ]
Info: ctrl_sig: Done RTL generation for module 'testbench_ls_ctrl_sig'
Info: ctrl_sig: "testbench_ls" instantiated altera_avalon_pio "ctrl_sig"
Info: ddr2_ram: "testbench_ls" instantiated altera_mem_if_ddr2_emif "ddr2_ram"
Info: dma_fifo_subsystem_1: "testbench_ls" instantiated subsystemA "dma_fifo_subsystem_1"
Info: dma_fifo_susbystem: "testbench_ls" instantiated subsystemA "dma_fifo_susbystem"
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: from_ETH_to_DDR: "testbench_ls" instantiated subsystemB "from_ETH_to_DDR"
Info: input_IO: Starting RTL generation for module 'testbench_ls_input_IO'
Info: input_IO:   Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testbench_ls_input_IO --dir=/tmp/alt8430_6211286803865717262.dir/0003_input_IO_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8430_6211286803865717262.dir/0003_input_IO_gen//testbench_ls_input_IO_component_configuration.pl  --do_build_sim=0  ]
Info: input_IO: Done RTL generation for module 'testbench_ls_input_IO'
Info: input_IO: "testbench_ls" instantiated altera_avalon_pio "input_IO"
Info: jtag: Starting RTL generation for module 'testbench_ls_jtag'
Info: jtag:   Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=testbench_ls_jtag --dir=/tmp/alt8430_6211286803865717262.dir/0004_jtag_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8430_6211286803865717262.dir/0004_jtag_gen//testbench_ls_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'testbench_ls_jtag'
Info: jtag: "testbench_ls" instantiated altera_avalon_jtag_uart "jtag"
Info: nios_cpu: "testbench_ls" instantiated altera_nios2_gen2 "nios_cpu"
Info: pilot_sig: Starting RTL generation for module 'testbench_ls_pilot_sig'
Info: pilot_sig:   Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testbench_ls_pilot_sig --dir=/tmp/alt8430_6211286803865717262.dir/0005_pilot_sig_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8430_6211286803865717262.dir/0005_pilot_sig_gen//testbench_ls_pilot_sig_component_configuration.pl  --do_build_sim=0  ]
Info: pilot_sig: Done RTL generation for module 'testbench_ls_pilot_sig'
Info: pilot_sig: "testbench_ls" instantiated altera_avalon_pio "pilot_sig"
Info: sys_timer: Starting RTL generation for module 'testbench_ls_sys_timer'
Info: sys_timer:   Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=testbench_ls_sys_timer --dir=/tmp/alt8430_6211286803865717262.dir/0006_sys_timer_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8430_6211286803865717262.dir/0006_sys_timer_gen//testbench_ls_sys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_timer: Done RTL generation for module 'testbench_ls_sys_timer'
Info: sys_timer: "testbench_ls" instantiated altera_avalon_timer "sys_timer"
Info: system_ram: Starting RTL generation for module 'testbench_ls_system_ram'
Info: system_ram:   Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=testbench_ls_system_ram --dir=/tmp/alt8430_6211286803865717262.dir/0007_system_ram_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8430_6211286803865717262.dir/0007_system_ram_gen//testbench_ls_system_ram_component_configuration.pl  --do_build_sim=0  ]
Info: system_ram: Done RTL generation for module 'testbench_ls_system_ram'
Info: system_ram: "testbench_ls" instantiated altera_avalon_onchip_memory2 "system_ram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "testbench_ls" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "testbench_ls" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "testbench_ls" instantiated altera_reset_controller "rst_controller"
Info: pll0: "ddr2_ram" instantiated altera_mem_if_ddr2_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating testbench_ls_ddr2_ram_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the testbench_ls_ddr2_ram_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "ddr2_ram" instantiated altera_mem_if_ddr2_phy_core "p0"
Error: Generation stopped, 170 or more modules remaining
Info: testbench_ls: Done "testbench_ls" with 64 modules, 47 files
Error: qsys-generate failed with exit code 1: 1 Error, 3 Warnings
Info: Stopping: Create HDL design files for synthesis
