{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615717325985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.01std SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.01std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615717325985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 17:22:05 2021 " "Processing started: Sun Mar 14 17:22:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615717325985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717325985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off backprop_stack -c backprop_stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off backprop_stack -c backprop_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717325985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615717326360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615717326360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 1 1 " "Found 1 design units, including 1 entities, in source file /neural-burning/mult_matrix_revert/mult_matrix_revert.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_matrix_revert " "Found entity 1: mult_matrix_revert" {  } { { "../mult_matrix_revert/mult_matrix_revert.sv" "" { Text "G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717332522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717332522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/register_delay/delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file /neural-burning/register_delay/delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../register_delay/delay.sv" "" { Text "G:/neural-burning/register_delay/delay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717332523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717332523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file start_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_store " "Found entity 1: start_store" {  } { { "start_store.sv" "" { Text "G:/neural-burning/backprop_stack/start_store.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717332524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717332524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolic_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file systolic_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array " "Found entity 1: systolic_array" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717332525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717332525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "continuous_systolic.sv 1 1 " "Found 1 design units, including 1 entities, in source file continuous_systolic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 continuous_systolic " "Found entity 1: continuous_systolic" {  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717332526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717332526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 1 1 " "Found 1 design units, including 1 entities, in source file /neural-burning/mult_matrix_prep/mult_matrix_prep.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_matrix_prep " "Found entity 1: mult_matrix_prep" {  } { { "../mult_matrix_prep/mult_matrix_prep.sv" "" { Text "G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717332527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717332527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_to_z_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file z_to_z_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 z_to_z_calculator " "Found entity 1: z_to_z_calculator" {  } { { "z_to_z_calculator.sv" "" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717332528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717332528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/general_data_operator/src/gdo.sv 1 0 " "Found 1 design units, including 0 entities, in source file /neural-burning/general_data_operator/src/gdo.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gdo (SystemVerilog) " "Found design unit 1: gdo (SystemVerilog)" {  } { { "../general_data_operator/src/gdo.sv" "" { Text "G:/neural-burning/general_data_operator/src/gdo.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717332529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717332529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file backprop_stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backprop_stack " "Found entity 1: backprop_stack" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717332532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717332532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "backprop_stack " "Elaborating entity \"backprop_stack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615717332623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z_to_z_current_row backprop_stack.sv(95) " "Verilog HDL or VHDL warning at backprop_stack.sv(95): object \"z_to_z_current_row\" assigned a value but never read" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615717332638 "|backprop_stack"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_active_train backprop_stack.sv(342) " "Verilog HDL or VHDL warning at backprop_stack.sv(342): object \"start_active_train\" assigned a value but never read" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615717332640 "|backprop_stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 backprop_stack.sv(74) " "Verilog HDL assignment warning at backprop_stack.sv(74): truncated value with size 32 to match size of target (3)" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615717332643 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(470) " "Verilog HDL warning at backprop_stack.sv(470): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 470 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332657 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(472) " "Verilog HDL warning at backprop_stack.sv(472): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 472 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332657 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(475) " "Verilog HDL warning at backprop_stack.sv(475): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 475 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332657 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(478) " "Verilog HDL warning at backprop_stack.sv(478): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 478 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332657 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(481) " "Verilog HDL warning at backprop_stack.sv(481): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 481 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332657 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(484) " "Verilog HDL warning at backprop_stack.sv(484): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 484 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332657 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(487) " "Verilog HDL warning at backprop_stack.sv(487): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 487 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332657 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(490) " "Verilog HDL warning at backprop_stack.sv(490): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 490 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332657 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(493) " "Verilog HDL warning at backprop_stack.sv(493): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 493 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332658 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(495) " "Verilog HDL warning at backprop_stack.sv(495): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 495 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332658 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(498) " "Verilog HDL warning at backprop_stack.sv(498): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 498 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332658 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(501) " "Verilog HDL warning at backprop_stack.sv(501): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 501 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332658 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(504) " "Verilog HDL warning at backprop_stack.sv(504): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 504 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332658 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(507) " "Verilog HDL warning at backprop_stack.sv(507): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 507 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332658 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(510) " "Verilog HDL warning at backprop_stack.sv(510): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 510 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332658 "|backprop_stack"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "backprop_stack.sv(513) " "Verilog HDL warning at backprop_stack.sv(513): ignoring unsupported system task" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 513 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1615717332658 "|backprop_stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_to_z_calculator z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst " "Elaborating entity \"z_to_z_calculator\" for hierarchy \"z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\"" {  } { { "backprop_stack.sv" "set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_matrix_prep z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|mult_matrix_prep:mult_z_to_z_matrix_prep_inst " "Elaborating entity \"mult_matrix_prep\" for hierarchy \"z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|mult_matrix_prep:mult_z_to_z_matrix_prep_inst\"" {  } { { "z_to_z_calculator.sv" "mult_z_to_z_matrix_prep_inst" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332786 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615717332787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|delay:delay_inst_start_new_layer_delay_value " "Elaborating entity \"delay\" for hierarchy \"z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|delay:delay_inst_start_new_layer_delay_value\"" {  } { { "z_to_z_calculator.sv" "delay_inst_start_new_layer_delay_value" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "continuous_systolic z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic " "Elaborating entity \"continuous_systolic\" for hierarchy \"z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\"" {  } { { "z_to_z_calculator.sv" "continuous_systolic" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615717332793 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615717332793 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "b_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"b_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615717332793 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum_wire " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum_wire\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615717332793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_matrix_revert z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|mult_matrix_revert:a_matrix_revert_inst " "Elaborating entity \"mult_matrix_revert\" for hierarchy \"z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|mult_matrix_revert:a_matrix_revert_inst\"" {  } { { "continuous_systolic.sv" "a_matrix_revert_inst" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332794 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615717332795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|delay:delay_inst_reverted_a_delay " "Elaborating entity \"delay\" for hierarchy \"z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|delay:delay_inst_reverted_a_delay\"" {  } { { "continuous_systolic.sv" "delay_inst_reverted_a_delay" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332796 ""}
{ "Warning" "WSGN_SEARCH_FILE" "transformer.sv 1 1 " "Using design file transformer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 transformer " "Found entity 1: transformer" {  } { { "transformer.sv" "" { Text "G:/neural-burning/backprop_stack/transformer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717332806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615717332806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transformer z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|transformer:transformer_reverted_inst " "Elaborating entity \"transformer\" for hierarchy \"z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|transformer:transformer_reverted_inst\"" {  } { { "continuous_systolic.sv" "transformer_reverted_inst" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332807 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "index transformer.sv(19) " "Verilog HDL or VHDL warning at transformer.sv(19): object \"index\" assigned a value but never read" {  } { { "transformer.sv" "" { Text "G:/neural-burning/backprop_stack/transformer.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615717332808 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|transformer:transformer_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "transform_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"transform_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615717332808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:delay_inst_predict_value " "Elaborating entity \"delay\" for hierarchy \"delay:delay_inst_predict_value\"" {  } { { "backprop_stack.sv" "delay_inst_predict_value" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:delay_inst_systolic_array_to_z_to_z_single " "Elaborating entity \"delay\" for hierarchy \"delay:delay_inst_systolic_array_to_z_to_z_single\"" {  } { { "backprop_stack.sv" "delay_inst_systolic_array_to_z_to_z_single" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_array systolic_array:set_up_systolic_array\[0\].systolic_array " "Elaborating entity \"systolic_array\" for hierarchy \"systolic_array:set_up_systolic_array\[0\].systolic_array\"" {  } { { "backprop_stack.sv" "set_up_systolic_array\[0\].systolic_array" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332823 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trans_list systolic_array.sv(26) " "Verilog HDL or VHDL warning at systolic_array.sv(26): object \"trans_list\" assigned a value but never read" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615717332824 "|backprop_stack|systolic_array:set_up_systolic_array[0].systolic_array"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay systolic_array:set_up_systolic_array\[0\].systolic_array\|delay:delay_inst_current_layer_wire " "Elaborating entity \"delay\" for hierarchy \"systolic_array:set_up_systolic_array\[0\].systolic_array\|delay:delay_inst_current_layer_wire\"" {  } { { "systolic_array.sv" "delay_inst_current_layer_wire" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay systolic_array:set_up_systolic_array\[0\].systolic_array\|delay:delay_inst_one_address_wire " "Elaborating entity \"delay\" for hierarchy \"systolic_array:set_up_systolic_array\[0\].systolic_array\|delay:delay_inst_one_address_wire\"" {  } { { "systolic_array.sv" "delay_inst_one_address_wire" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 delay.sv(15) " "Verilog HDL assignment warning at delay.sv(15): truncated value with size 32 to match size of target (3)" {  } { { "../register_delay/delay.sv" "" { Text "G:/neural-burning/register_delay/delay.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615717332868 "|backprop_stack|systolic_array:set_up_systolic_array[0].systolic_array|delay:delay_inst_one_address_wire"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:set_up_systolic_array\[0\].delay_inst_systolic_array_result " "Elaborating entity \"delay\" for hierarchy \"delay:set_up_systolic_array\[0\].delay_inst_systolic_array_result\"" {  } { { "backprop_stack.sv" "set_up_systolic_array\[0\].delay_inst_systolic_array_result" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_store start_store:set_up_start_diff\[0\].start_store_inst " "Elaborating entity \"start_store\" for hierarchy \"start_store:set_up_start_diff\[0\].start_store_inst\"" {  } { { "backprop_stack.sv" "set_up_start_diff\[0\].start_store_inst" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:set_up_start_diff\[0\].delay_inst_systolic_array_result " "Elaborating entity \"delay\" for hierarchy \"delay:set_up_start_diff\[0\].delay_inst_systolic_array_result\"" {  } { { "backprop_stack.sv" "set_up_start_diff\[0\].delay_inst_systolic_array_result" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:delay_inst_systolic_array_result " "Elaborating entity \"delay\" for hierarchy \"delay:delay_inst_systolic_array_result\"" {  } { { "backprop_stack.sv" "delay_inst_systolic_array_result" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717332935 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333567 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333567 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333569 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333569 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333571 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333571 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333573 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333573 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333580 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333580 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333582 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333582 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333584 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333584 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333586 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333586 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333593 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333593 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333596 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333596 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333598 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333598 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333601 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333601 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333609 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333610 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_start_new_layer_delay_value 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_start_new_layer_delay_value\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "z_to_z_calculator.sv" "delay_inst_start_new_layer_delay_value" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 110 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333611 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|delay:delay_inst_start_new_layer_delay_value"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_start_new_layer_delay_value 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_start_new_layer_delay_value\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "z_to_z_calculator.sv" "delay_inst_start_new_layer_delay_value" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 110 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333611 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|delay:delay_inst_start_new_layer_delay_value"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333614 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333614 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|continuous_systolic:continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_start_new_layer_delay_value 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_start_new_layer_delay_value\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "z_to_z_calculator.sv" "delay_inst_start_new_layer_delay_value" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 110 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615717333615 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|delay:delay_inst_start_new_layer_delay_value"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_start_new_layer_delay_value 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_start_new_layer_delay_value\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "z_to_z_calculator.sv" "delay_inst_start_new_layer_delay_value" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 110 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615717333615 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|delay:delay_inst_start_new_layer_delay_value"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615717336406 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "start_store:set_up_start_diff\[2\].start_store_inst\|act_storage " "RAM logic \"start_store:set_up_start_diff\[2\].start_store_inst\|act_storage\" is uninferred due to asynchronous read logic" {  } { { "start_store.sv" "act_storage" { Text "G:/neural-burning/backprop_stack/start_store.sv" 39 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1615717336472 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "start_store:set_up_start_diff\[2\].start_store_inst\|start_storage " "RAM logic \"start_store:set_up_start_diff\[2\].start_store_inst\|start_storage\" is uninferred due to asynchronous read logic" {  } { { "start_store.sv" "start_storage" { Text "G:/neural-burning/backprop_stack/start_store.sv" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1615717336472 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "start_store:set_up_start_diff\[1\].start_store_inst\|act_storage " "RAM logic \"start_store:set_up_start_diff\[1\].start_store_inst\|act_storage\" is uninferred due to asynchronous read logic" {  } { { "start_store.sv" "act_storage" { Text "G:/neural-burning/backprop_stack/start_store.sv" 39 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1615717336472 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "start_store:set_up_start_diff\[1\].start_store_inst\|start_storage " "RAM logic \"start_store:set_up_start_diff\[1\].start_store_inst\|start_storage\" is uninferred due to asynchronous read logic" {  } { { "start_store.sv" "start_storage" { Text "G:/neural-burning/backprop_stack/start_store.sv" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1615717336472 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "start_store:set_up_start_diff\[0\].start_store_inst\|act_storage " "RAM logic \"start_store:set_up_start_diff\[0\].start_store_inst\|act_storage\" is uninferred due to asynchronous read logic" {  } { { "start_store.sv" "act_storage" { Text "G:/neural-burning/backprop_stack/start_store.sv" 39 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1615717336472 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "start_store:set_up_start_diff\[0\].start_store_inst\|start_storage " "RAM logic \"start_store:set_up_start_diff\[0\].start_store_inst\|start_storage\" is uninferred due to asynchronous read logic" {  } { { "start_store.sv" "start_storage" { Text "G:/neural-burning/backprop_stack/start_store.sv" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1615717336472 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1615717336472 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "backprop_stack.ram1_start_store_bd82d460.hdl.mif " "Width of data items in \"backprop_stack.ram1_start_store_bd82d460.hdl.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "G:/neural-burning/backprop_stack/db/backprop_stack.ram1_start_store_bd82d460.hdl.mif" "" { Text "G:/neural-burning/backprop_stack/db/backprop_stack.ram1_start_store_bd82d460.hdl.mif" 15 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 3 1615717338760 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 3 G:/neural-burning/backprop_stack/db/backprop_stack.ram1_start_store_bd82d460.hdl.mif " "Memory depth (16) in the design file differs from memory depth (3) in the Memory Initialization File \"G:/neural-burning/backprop_stack/db/backprop_stack.ram1_start_store_bd82d460.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 3 1615717338761 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "backprop_stack.ram0_start_store_bd82d460.hdl.mif " "Width of data items in \"backprop_stack.ram0_start_store_bd82d460.hdl.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "G:/neural-burning/backprop_stack/db/backprop_stack.ram0_start_store_bd82d460.hdl.mif" "" { Text "G:/neural-burning/backprop_stack/db/backprop_stack.ram0_start_store_bd82d460.hdl.mif" 15 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 3 1615717338762 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 3 G:/neural-burning/backprop_stack/db/backprop_stack.ram0_start_store_bd82d460.hdl.mif " "Memory depth (16) in the design file differs from memory depth (3) in the Memory Initialization File \"G:/neural-burning/backprop_stack/db/backprop_stack.ram0_start_store_bd82d460.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 3 1615717338762 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "42 " "Inferred 42 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "backprop_stack.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 369 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "backprop_stack.sv" "Div2" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 370 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[1\].systolic_array\|continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[0\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"systolic_array:set_up_systolic_array\[2\].systolic_array\|continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "z_to_z_calculator:set_up_z_to_z_calculator\[2\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"z_to_z_calculator:set_up_z_to_z_calculator\[2\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "z_to_z_calculator:set_up_z_to_z_calculator\[2\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"z_to_z_calculator:set_up_z_to_z_calculator\[2\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "z_to_z_calculator:set_up_z_to_z_calculator\[2\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"z_to_z_calculator:set_up_z_to_z_calculator\[2\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "z_to_z_calculator:set_up_z_to_z_calculator\[1\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"z_to_z_calculator:set_up_z_to_z_calculator\[1\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "z_to_z_calculator:set_up_z_to_z_calculator\[1\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"z_to_z_calculator:set_up_z_to_z_calculator\[1\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "z_to_z_calculator:set_up_z_to_z_calculator\[1\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"z_to_z_calculator:set_up_z_to_z_calculator\[1\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"z_to_z_calculator:set_up_z_to_z_calculator\[0\].z_to_z_calculator_inst\|continuous_systolic:continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "backprop_stack.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "backprop_stack.sv" "Div0" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "backprop_stack.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "backprop_stack.sv" "Div1" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717340119 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615717340119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 369 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717340256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340257 ""}  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 369 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615717340257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "G:/neural-burning/backprop_stack/db/lpm_divide_j3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717340320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717340320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "G:/neural-burning/backprop_stack/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717340330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717340330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "G:/neural-burning/backprop_stack/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717340355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717340355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 370 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717340399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340399 ""}  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 370 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615717340399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "G:/neural-burning/backprop_stack/db/lpm_divide_gbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717340435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717340435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717340698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340698 ""}  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615717340698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "G:/neural-burning/backprop_stack/db/lpm_divide_k3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717340740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717340740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "G:/neural-burning/backprop_stack/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717340761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717340761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "G:/neural-burning/backprop_stack/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717340817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717340817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717340893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615717340893 ""}  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615717340893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "G:/neural-burning/backprop_stack/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615717340932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717340932 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615717341928 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_layer\[31\] GND " "Pin \"update_weight_layer\[31\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_layer[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[2\] GND " "Pin \"update_weight_row\[2\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[3\] GND " "Pin \"update_weight_row\[3\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[4\] GND " "Pin \"update_weight_row\[4\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[5\] GND " "Pin \"update_weight_row\[5\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[6\] GND " "Pin \"update_weight_row\[6\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[7\] GND " "Pin \"update_weight_row\[7\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[8\] GND " "Pin \"update_weight_row\[8\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[9\] GND " "Pin \"update_weight_row\[9\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[10\] GND " "Pin \"update_weight_row\[10\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[11\] GND " "Pin \"update_weight_row\[11\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[12\] GND " "Pin \"update_weight_row\[12\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[13\] GND " "Pin \"update_weight_row\[13\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[14\] GND " "Pin \"update_weight_row\[14\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[15\] GND " "Pin \"update_weight_row\[15\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[16\] GND " "Pin \"update_weight_row\[16\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[17\] GND " "Pin \"update_weight_row\[17\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[18\] GND " "Pin \"update_weight_row\[18\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[19\] GND " "Pin \"update_weight_row\[19\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[20\] GND " "Pin \"update_weight_row\[20\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[21\] GND " "Pin \"update_weight_row\[21\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[22\] GND " "Pin \"update_weight_row\[22\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[23\] GND " "Pin \"update_weight_row\[23\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[24\] GND " "Pin \"update_weight_row\[24\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[25\] GND " "Pin \"update_weight_row\[25\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[26\] GND " "Pin \"update_weight_row\[26\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[27\] GND " "Pin \"update_weight_row\[27\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[28\] GND " "Pin \"update_weight_row\[28\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[29\] GND " "Pin \"update_weight_row\[29\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[30\] GND " "Pin \"update_weight_row\[30\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "update_weight_row\[31\] GND " "Pin \"update_weight_row\[31\]\" is stuck at GND" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615717346603 "|backprop_stack|update_weight_row[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615717346603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615717359430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615717359430 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "is_last_layer " "No output dependent on input pin \"is_last_layer\"" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615717361395 "|backprop_stack|is_last_layer"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615717361395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32701 " "Implemented 32701 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "261 " "Implemented 261 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615717361462 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615717361462 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32165 " "Implemented 32165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615717361462 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "162 " "Implemented 162 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1615717361462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615717361462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615717361547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 17:22:41 2021 " "Processing ended: Sun Mar 14 17:22:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615717361547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615717361547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615717361547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615717361547 ""}
