* 模拟电路
  * demo
* 数字电路
  * demo


* Logic Synthesis
  * [Reference](notes/Logic_Synthesis/reference.md)
* VLSI CAD

  * [Reference](notes/VLSI_CAD/reference.md)
* 语言和工具

  * Verilog
* Tcl Tk

