Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: test00.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test00.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test00"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : test00
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\mateu\Downloads\wyswietlacz\test00.vhd" into library work
Parsing entity <test00>.
Parsing architecture <Behavioral> of entity <test00>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <test00> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\mateu\Downloads\wyswietlacz\test00.vhd" Line 77: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mateu\Downloads\wyswietlacz\test00.vhd" Line 96: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mateu\Downloads\wyswietlacz\test00.vhd" Line 119: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\mateu\Downloads\wyswietlacz\test00.vhd" Line 142: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:794 - "C:\Users\mateu\Downloads\wyswietlacz\test00.vhd" Line 189: Statement might not cover all choices ; 'others' clause recommended

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test00>.
    Related source file is "C:\Users\mateu\Downloads\wyswietlacz\test00.vhd".
WARNING:Xst:647 - Input <licznik_sek> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <licznik_sek_10> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <licznik_min> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <licznik_min_10> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <cs1>.
    Found 4-bit register for signal <cs10>.
    Found 4-bit register for signal <cs100>.
    Found 4-bit register for signal <cs1000>.
    Found 2-bit register for signal <poz_licz>.
    Found 16-bit register for signal <_v2>.
    Found 1-bit register for signal <p_clk>.
    Found 1-bit register for signal <enable1>.
    Found 1-bit register for signal <enable2>.
    Found 1-bit register for signal <enable3>.
    Found 16-bit adder for signal <dzielnik[15]_GND_6_o_add_0_OUT> created at line 48.
    Found 4-bit adder for signal <cs1[3]_GND_6_o_add_9_OUT> created at line 78.
    Found 4-bit adder for signal <cs10[3]_GND_6_o_add_14_OUT> created at line 101.
    Found 4-bit adder for signal <cs100[3]_GND_6_o_add_20_OUT> created at line 124.
    Found 4-bit adder for signal <cs1000[3]_GND_6_o_add_26_OUT> created at line 144.
    Found 2-bit adder for signal <poz_licz[1]_GND_6_o_add_31_OUT> created at line 162.
    Found 4x4-bit Read Only RAM for signal <wlacznik>
    Found 16x7-bit Read Only RAM for signal <koniec>
    Found 1-bit 4-to-1 multiplexer for signal <wejscie_dekodera<3>> created at line 189.
    Found 1-bit 4-to-1 multiplexer for signal <wejscie_dekodera<2>> created at line 189.
    Found 1-bit 4-to-1 multiplexer for signal <wejscie_dekodera<1>> created at line 189.
    Found 1-bit 4-to-1 multiplexer for signal <wejscie_dekodera<0>> created at line 189.
    Summary:
	inferred   2 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <test00> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 4-bit adder                                           : 4
# Registers                                            : 10
 1-bit register                                        : 4
 16-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 4
# Multiplexers                                         : 9
 1-bit 4-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <test00>.
The following registers are absorbed into counter <cs1>: 1 register on signal <cs1>.
The following registers are absorbed into counter <cs100>: 1 register on signal <cs100>.
The following registers are absorbed into counter <cs10>: 1 register on signal <cs10>.
The following registers are absorbed into counter <cs1000>: 1 register on signal <cs1000>.
The following registers are absorbed into counter <poz_licz>: 1 register on signal <poz_licz>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_wlacznik> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <poz_licz>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wlacznik>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_koniec> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wejscie_dekodera> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <koniec>        |          |
    -----------------------------------------------------------------------
Unit <test00> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 5
 2-bit up counter                                      : 1
 4-bit up counter                                      : 4
# Registers                                            : 20
 Flip-Flops                                            : 20
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test00> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test00, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : test00.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 103
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 14
#      LUT2                        : 6
#      LUT3                        : 4
#      LUT4                        : 20
#      LUT5                        : 1
#      LUT6                        : 18
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 38
#      FD                          : 3
#      FDC                         : 6
#      FDC_1                       : 16
#      FDCE                        : 12
#      FDE_1                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              38  out of  126800     0%  
 Number of Slice LUTs:                   70  out of  63400     0%  
    Number used as Logic:                70  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     70
   Number with an unused Flip Flop:      32  out of     70    45%  
   Number with an unused LUT:             0  out of     70     0%  
   Number of fully used LUT-FF pairs:    38  out of     70    54%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  13  out of    210     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 36    |
p_clk                              | NONE(poz_licz_0)       | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.844ns (Maximum Frequency: 351.617MHz)
   Minimum input arrival time before clock: 1.378ns
   Maximum output required time after clock: 2.153ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.844ns (frequency: 351.617MHz)
  Total number of paths / destination ports: 1110 / 49
-------------------------------------------------------------------------
Delay:               2.844ns (Levels of Logic = 12)
  Source:            _i000009_0 (FF)
  Destination:       _i000009_4 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: _i000009_0 to _i000009_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.364   0.279  _i000009_0 (_i000009_0)
     INV:I->O              1   0.113   0.000  Madd_dzielnik[15]_GND_6_o_add_0_OUT_lut<0>_INV_0 (Madd_dzielnik[15]_GND_6_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<0> (Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<1> (Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<2> (Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<3> (Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<4> (Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<5> (Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<6> (Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<7> (Madd_dzielnik[15]_GND_6_o_add_0_OUT_cy<7>)
     XORCY:CI->O           6   0.370   0.706  Madd_dzielnik[15]_GND_6_o_add_0_OUT_xor<8> (dzielnik[15]_GND_6_o_add_0_OUT<8>)
     LUT6:I1->O            1   0.097   0.295  PWR_6_o_dzielnik[15]_equal_2_o<15>1 (PWR_6_o_dzielnik[15]_equal_2_o<15>)
     LUT6:I5->O            1   0.097   0.000  Mmux_dzielnik[15]_GND_6_o_mux_2_OUT111 (dzielnik[15]_GND_6_o_mux_2_OUT<4>)
     FDC_1:D                   0.008          _i000009_4
    ----------------------------------------
    Total                      2.844ns (1.563ns logic, 1.281ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p_clk'
  Clock period: 1.082ns (frequency: 924.300MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.082ns (Levels of Logic = 1)
  Source:            poz_licz_0 (FF)
  Destination:       poz_licz_0 (FF)
  Source Clock:      p_clk falling
  Destination Clock: p_clk falling

  Data Path: poz_licz_0 to poz_licz_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.361   0.321  poz_licz_0 (poz_licz_0)
     INV:I->O              1   0.113   0.279  Mcount_poz_licz_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.008          poz_licz_0
    ----------------------------------------
    Total                      1.082ns (0.482ns logic, 0.600ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       p_clk (FF)
  Destination Clock: clk falling

  Data Path: reset to p_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   0.001   0.664  reset_IBUF (reset_IBUF)
     LUT4:I0->O            1   0.097   0.511  PWR_6_o_dzielnik[15]_equal_2_o<15>3_rstpot_SW0 (N18)
     LUT6:I3->O            1   0.097   0.000  p_clk_dpot1 (p_clk_dpot1)
     FDE_1:D                   0.008          p_clk
    ----------------------------------------
    Total                      1.378ns (0.203ns logic, 1.175ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       poz_licz_0 (FF)
  Destination Clock: p_clk falling

  Data Path: reset to poz_licz_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   0.001   0.387  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          poz_licz_0
    ----------------------------------------
    Total                      0.737ns (0.350ns logic, 0.387ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'p_clk'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              2.153ns (Levels of Logic = 3)
  Source:            poz_licz_0 (FF)
  Destination:       koniec<6> (PAD)
  Source Clock:      p_clk falling

  Data Path: poz_licz_0 to koniec<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.361   0.735  poz_licz_0 (poz_licz_0)
     LUT6:I0->O            7   0.097   0.584  Mmux_wejscie_dekodera<3>11 (wejscie_dekodera<3>)
     LUT4:I0->O            1   0.097   0.279  Mram_koniec31 (koniec_3_OBUF)
     OBUF:I->O                 0.000          koniec_3_OBUF (koniec<3>)
    ----------------------------------------
    Total                      2.153ns (0.555ns logic, 1.598ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              1.998ns (Levels of Logic = 3)
  Source:            cs10_0 (FF)
  Destination:       koniec<2> (PAD)
  Source Clock:      clk rising

  Data Path: cs10_0 to koniec<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.361   0.579  cs10_0 (cs10_0)
     LUT6:I2->O            7   0.097   0.584  Mmux_wejscie_dekodera<0>11 (wejscie_dekodera<0>)
     LUT4:I0->O            1   0.097   0.279  Mram_koniec21 (koniec_2_OBUF)
     OBUF:I->O                 0.000          koniec_2_OBUF (koniec<2>)
    ----------------------------------------
    Total                      1.998ns (0.555ns logic, 1.443ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.513|         |    2.844|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p_clk          |         |         |    1.082|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.15 secs
 
--> 

Total memory usage is 4690208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    3 (   0 filtered)

