// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/02/2022 11:59:25"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AUEB_PROCESSOR (
	keyData,
	fromData,
	instr,
	clock,
	clock2,
	printEnable,
	keyEnable,
	DataWriteFlag,
	dataAD,
	toData,
	printCode,
	printData,
	intstructionAD,
	regOUT);
input 	[15:0] keyData;
input 	[15:0] fromData;
input 	[15:0] instr;
input 	clock;
input 	clock2;
output 	printEnable;
output 	keyEnable;
output 	DataWriteFlag;
output 	[15:0] dataAD;
output 	[15:0] toData;
output 	[15:0] printCode;
output 	[15:0] printData;
output 	[15:0] intstructionAD;
output 	[143:0] regOUT;

// Design Ports Information
// printEnable	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// keyEnable	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataWriteFlag	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[0]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[2]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[3]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[5]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[6]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[7]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[8]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[9]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[10]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[11]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[12]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[13]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[14]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[15]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[0]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[1]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[2]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[3]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[5]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[7]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[8]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[9]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[10]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[11]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[12]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[13]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[14]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[15]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[0]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[3]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[4]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[5]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[6]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[7]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[8]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[9]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[10]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[11]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[12]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[13]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[14]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[15]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[0]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[1]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[2]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[3]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[4]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[5]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[6]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[8]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[9]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[10]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[11]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[12]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[13]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[14]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[15]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[0]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[1]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[2]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[3]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[4]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[5]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[7]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[8]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[9]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[10]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[11]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[12]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[13]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[14]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// intstructionAD[15]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[0]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[1]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[2]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[3]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[4]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[5]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[6]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[7]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[9]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[10]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[11]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[12]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[13]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[14]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[15]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[16]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[17]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[18]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[19]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[20]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[21]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[22]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[23]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[24]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[25]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[26]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[27]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[28]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[29]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[30]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[31]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[32]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[33]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[34]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[35]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[36]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[37]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[38]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[39]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[40]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[41]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[42]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[43]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[44]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[45]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[46]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[47]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[48]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[49]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[50]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[51]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[52]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[53]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[54]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[55]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[56]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[57]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[58]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[59]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[60]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[61]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[62]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[63]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[64]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[65]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[66]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[67]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[68]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[69]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[70]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[71]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[72]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[73]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[74]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[75]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[76]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[77]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[78]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[79]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[80]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[81]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[82]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[83]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[84]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[85]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[86]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[87]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[88]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[89]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[90]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[91]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[92]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[93]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[94]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[95]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[96]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[97]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[98]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[99]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[100]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[101]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[102]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[103]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[104]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[105]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[106]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[107]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[108]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[109]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[110]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[111]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[112]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[113]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[114]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[115]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[116]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[117]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[118]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[119]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[120]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[121]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[122]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[123]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[124]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[125]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[126]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[127]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[128]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[129]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[130]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[131]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[132]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[133]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[134]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[135]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[136]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[137]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[138]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[139]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[140]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[141]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[142]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[143]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[15]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[15]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[0]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[0]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[1]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[3]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[5]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[5]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[7]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[7]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[9]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[9]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[11]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[11]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[13]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[13]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[14]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[14]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[12]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[12]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[10]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[10]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[8]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[8]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[6]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[6]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[4]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[4]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[2]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock2	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[13]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[14]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[15]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[12]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[4]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[6]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[3]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[8]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[5]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[2]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[1]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[0]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[9]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[10]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[11]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("AUEB_PROCESSOR_v.sdo");
// synopsys translate_on

wire \IFIDREG|Add0~8_combout ;
wire \IFIDREG|Add0~10_combout ;
wire \IFIDREG|Add0~16_combout ;
wire \ALUInput1|out0[15]~4_combout ;
wire \result_MEMWB2|out0[0]~2_combout ;
wire \ForwardUnit|Equal3~0_combout ;
wire \ALUInput1|out0[9]~11_combout ;
wire \ALUInput2|out0[3]~7_combout ;
wire \ALU16|A7|M30|M13|or_loop:4:OR160|out1~0_combout ;
wire \ALU16|A7|M30|M13|or_loop:5:OR160|out1~0_combout ;
wire \ALUInput2|out0[6]~10_combout ;
wire \ALUInput2|out0[8]~12_combout ;
wire \ALU16|A7|M30|M13|or_loop:10:OR160|out1~0_combout ;
wire \ALUInput2|out0[12]~16_combout ;
wire \RegisterFile|G9|Mux15~0_combout ;
wire \RegisterFile|G9|Mux15~1_combout ;
wire \RegisterFile|G9|Mux15~2_combout ;
wire \RegisterFile|G9|Mux15~3_combout ;
wire \RegisterFile|G9|Mux15~4_combout ;
wire \RegisterFile|G9|Mux5~0_combout ;
wire \RegisterFile|G9|Mux5~1_combout ;
wire \RegisterFile|G9|Mux5~2_combout ;
wire \RegisterFile|G9|Mux5~3_combout ;
wire \RegisterFile|G9|Mux5~4_combout ;
wire \RegisterFile|G9|Mux7~0_combout ;
wire \RegisterFile|G9|Mux7~1_combout ;
wire \RegisterFile|G9|Mux7~2_combout ;
wire \RegisterFile|G9|Mux7~3_combout ;
wire \RegisterFile|G9|Mux7~4_combout ;
wire \RegisterFile|G9|Mux9~2_combout ;
wire \RegisterFile|G9|Mux11~0_combout ;
wire \RegisterFile|G9|Mux11~1_combout ;
wire \RegisterFile|G9|Mux11~2_combout ;
wire \RegisterFile|G9|Mux11~3_combout ;
wire \RegisterFile|G9|Mux11~4_combout ;
wire \RegisterFile|G2|reg_loop:1:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:2:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:13:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:7:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:8:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:2:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:9:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:12:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:1:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:14:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:15:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:7:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:9:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:0:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:6:REG0|p1~0_combout ;
wire \Controller|isMPFC~0_combout ;
wire \Controller|isMPFC~3_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \Controller|isBranch~0_combout ;
wire \Controller|isJR~0_combout ;
wire \Controller|isJR~2_combout ;
wire \Controller|isLW~0_combout ;
wire \Controller|isLW~2_combout ;
wire \Trap|Equal0~0_combout ;
wire \IDEXREG|isEOR_IDEX~regout ;
wire \Controller|isJumpD~3_combout ;
wire \Controller|isJumpD~4_combout ;
wire \Controller|isJumpD~0_combout ;
wire \Controller|isJumpD~1_combout ;
wire \Controller|isJumpD~2_combout ;
wire \Controller|isJumpD~combout ;
wire \Controller|isReadDigit~0_combout ;
wire \Controller|isLW~1_combout ;
wire \Controller|isLW~combout ;
wire \IDEXREG|isLW_IDEX~regout ;
wire \EXMEMREG|isLW_EXMEM~feeder_combout ;
wire \EXMEMREG|isLW_EXMEM~regout ;
wire \ALUController|Mux2~0_combout ;
wire \ALUController|Mux3~0_combout ;
wire \ALU16|A1|M11|and_loop:14:AND160|out1~combout ;
wire \Controller|isR~0_combout ;
wire \Controller|isR~1_combout ;
wire \Controller|isR~2_combout ;
wire \Controller|isR~combout ;
wire \R2AD|out0[0]~1_combout ;
wire \R2AD|out0[1]~0_combout ;
wire \ALUInput2|out0[3]~2_combout ;
wire \IDEXREG|isR_IDEX~regout ;
wire \R2AD|out0[2]~2_combout ;
wire \ALUInput2|out0[3]~0_combout ;
wire \ALUInput2|out0[3]~1_combout ;
wire \ALUInput2|out0[3]~3_combout ;
wire \ALUInput2|out0[13]~17_combout ;
wire \IDEXREG|R2Reg_IDEX[13]~1_combout ;
wire \IDEXREG|R2Reg_IDEX[13]~0_combout ;
wire \EXMEMREG|Result_EXMEM[13]~16_combout ;
wire \ALU16|A1|M11|and_loop:13:AND160|out1~combout ;
wire \clock2~combout ;
wire \RegisterFile|G0|Mux3~2_combout ;
wire \IDEXREG|R1Reg_IDEX[1]~0_combout ;
wire \RegisterFile|G0|Mux3~0_combout ;
wire \RegisterFile|G2|reg_loop:12:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:12:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:12:REG0|p5~0_combout ;
wire \RegisterFile|G0|Mux3~1_combout ;
wire \RegisterFile|G3|reg_loop:12:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:12:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:12:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux3~2_combout ;
wire \RegisterFile|G0|Mux3~4_combout ;
wire \RegisterFile|G6|reg_loop:12:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:12:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:12:REG0|p5~0_combout ;
wire \RegisterFile|G0|Mux3~5_combout ;
wire \RegisterFile|G7|reg_loop:12:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:12:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:12:REG0|p5~0_combout ;
wire \RegisterFile|G0|Mux3~3_combout ;
wire \RegisterFile|G5|reg_loop:12:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:12:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:12:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux3~0_combout ;
wire \RegisterFile|G9|Mux3~1_combout ;
wire \RegisterFile|G9|Mux3~3_combout ;
wire \RegisterFile|G9|Mux3~4_combout ;
wire \ForwardUnit|Equal1~0_combout ;
wire \IDEXREG|jumpShortAddress_IDEX[7]~feeder_combout ;
wire \ALUInput1|out0[11]~2_combout ;
wire \ALUInput1|out0[11]~0_combout ;
wire \Controller|isMPFC~4_combout ;
wire \Controller|isMPFC~1_combout ;
wire \Controller|isMPFC~2_combout ;
wire \Controller|isMPFC~combout ;
wire \IDEXREG|isMFPC_IDEX~regout ;
wire \ALUInput1|out0[11]~1_combout ;
wire \ALUInput1|out0[11]~3_combout ;
wire \JR|Mux6~0_combout ;
wire \comb1out~combout ;
wire \JR|Mux7~0_combout ;
wire \JR|Mux10~0_combout ;
wire \IFIDREG|Add0~0_combout ;
wire \JR|Mux14~0_combout ;
wire \IFIDREG|Add0~1 ;
wire \IFIDREG|Add0~2_combout ;
wire \JR|Mux13~0_combout ;
wire \IFIDREG|Add0~3 ;
wire \IFIDREG|Add0~4_combout ;
wire \JR|Mux12~0_combout ;
wire \IFIDREG|Add0~5 ;
wire \IFIDREG|Add0~6_combout ;
wire \JR|Mux11~0_combout ;
wire \IFIDREG|Add0~7 ;
wire \IFIDREG|Add0~9 ;
wire \IFIDREG|Add0~11 ;
wire \IFIDREG|Add0~12_combout ;
wire \JR|Mux8~0_combout ;
wire \IFIDREG|Add0~13 ;
wire \IFIDREG|Add0~15 ;
wire \IFIDREG|Add0~17 ;
wire \IFIDREG|Add0~18_combout ;
wire \JR|Mux5~0_combout ;
wire \IFIDREG|Add0~19 ;
wire \IFIDREG|Add0~20_combout ;
wire \JR|Mux4~0_combout ;
wire \IFIDREG|Add0~21 ;
wire \IFIDREG|Add0~22_combout ;
wire \ALUInput1|out0[12]~15_combout ;
wire \ALU16|A7|M30|M13|or_loop:12:OR160|out1~0_combout ;
wire \ALU16|A1|M11|and_loop:12:AND160|out1~combout ;
wire \Controller|Mux6~0_combout ;
wire \Controller|isReadDigit~3_combout ;
wire \Controller|isReadDigit~1_combout ;
wire \Controller|isReadDigit~combout ;
wire \IDEXREG|isReadDigit_IDEX~regout ;
wire \EXMEMREG|ReadDigit_EXMEM~regout ;
wire \RegisterFile|G3|reg_loop:7:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:7:REG0|p5~0_combout ;
wire \RegisterFile|G2|reg_loop:7:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:7:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:7:REG0|p5~0_combout ;
wire \RegisterFile|G0|Mux3~6_combout ;
wire \RegisterFile|G8|reg_loop:7:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:7:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:7:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:7:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:7:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:7:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:7:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:7:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:7:REG0|p5~0_combout ;
wire \RegisterFile|G6|reg_loop:7:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:7:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux8~0_combout ;
wire \RegisterFile|G9|Mux8~1_combout ;
wire \RegisterFile|G9|Mux8~2_combout ;
wire \RegisterFile|G9|Mux8~3_combout ;
wire \RegisterFile|G9|Mux8~4_combout ;
wire \ALUInput1|out0[7]~10_combout ;
wire \ALU16|A7|M30|M13|or_loop:7:OR160|out1~0_combout ;
wire \ALU16|A1|M11|and_loop:7:AND160|out1~combout ;
wire \RegisterFile|G2|reg_loop:6:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:6:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:6:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux9~2_combout ;
wire \ALUInput1|out0[6]~18_combout ;
wire \IDEXREG|R1Reg_IDEX[1]~1_combout ;
wire \RegisterFile|G4|reg_loop:6:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:6:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:6:REG0|p5~0_combout ;
wire \RegisterFile|G8|reg_loop:6:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:6:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:6:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:6:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:6:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:6:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:6:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:6:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux9~0_combout ;
wire \RegisterFile|G9|Mux9~1_combout ;
wire \RegisterFile|G9|Mux9~3_combout ;
wire \RegisterFile|G9|Mux9~4_combout ;
wire \ALU16|A7|M30|M13|or_loop:6:OR160|out1~0_combout ;
wire \ALU16|A1|M11|and_loop:6:AND160|out1~combout ;
wire \RegisterFile|G4|reg_loop:3:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:3:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:3:REG0|p5~0_combout ;
wire \RegisterFile|G2|reg_loop:3:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:3:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:3:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:3:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:3:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:3:REG0|p5~0_combout ;
wire \RegisterFile|G8|reg_loop:3:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:3:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:3:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:3:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:3:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:3:REG0|p5~0_combout ;
wire \RegisterFile|G6|reg_loop:3:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:3:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:3:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux12~0_combout ;
wire \RegisterFile|G9|Mux12~1_combout ;
wire \RegisterFile|G9|Mux12~2_combout ;
wire \RegisterFile|G9|Mux12~3_combout ;
wire \RegisterFile|G9|Mux12~4_combout ;
wire \ALUInput1|out0[3]~8_combout ;
wire \ALU16|A7|M30|M13|or_loop:3:OR160|out1~0_combout ;
wire \ALU16|A1|M11|and_loop:3:AND160|out1~combout ;
wire \result_MEMWB2|out0[0]~3_combout ;
wire \RegisterFile|G4|reg_loop:0:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:0:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:0:REG0|p5~0_combout ;
wire \RegisterFile|G2|reg_loop:0:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:0:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:0:REG0|p5~0_combout ;
wire \RegisterFile|G3|reg_loop:0:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:0:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:0:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux15~2_combout ;
wire \RegisterFile|G8|reg_loop:0:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:0:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:0:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:0:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:0:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:0:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:0:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:0:REG0|p5~0_combout ;
wire \RegisterFile|G6|reg_loop:0:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:0:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:0:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux15~0_combout ;
wire \RegisterFile|G10|Mux15~1_combout ;
wire \RegisterFile|G10|Mux15~3_combout ;
wire \RegisterFile|G10|Mux15~4_combout ;
wire \ALUInput2|out0[0]~4_combout ;
wire \ALUInput1|out0[1]~7_combout ;
wire \RegisterFile|G3|reg_loop:1:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:1:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:1:REG0|p5~0_combout ;
wire \RegisterFile|G2|reg_loop:1:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:1:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:1:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:1:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:1:REG0|p5~0_combout ;
wire \RegisterFile|G8|reg_loop:1:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:1:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:1:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:1:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:1:REG0|p5~0_combout ;
wire \RegisterFile|G6|reg_loop:1:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:1:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:1:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux14~0_combout ;
wire \RegisterFile|G9|Mux14~1_combout ;
wire \RegisterFile|G9|Mux14~2_combout ;
wire \RegisterFile|G9|Mux14~3_combout ;
wire \RegisterFile|G9|Mux14~4_combout ;
wire \ALU16|A7|M30|M13|or_loop:1:OR160|out1~0_combout ;
wire \ALU16|A1|M11|and_loop:1:AND160|out1~combout ;
wire \JR|Mux15~0_combout ;
wire \ALUInput1|out0[0]~5_combout ;
wire \ALUInput1|out0[0]~6_combout ;
wire \ALU16|A2|FA160|FAO3|out1~combout ;
wire \ALU16|A2|FA161|FAO1|out1~combout ;
wire \EXMEMREG|Result_EXMEM[1]~0_combout ;
wire \ALU16|A7|M35|M12|and_loop:1:AND160|out1~combout ;
wire \ALUController|Mux1~0_combout ;
wire \result_MEMWB2|out0[1]~4_combout ;
wire \result_MEMWB2|out0[1]~5_combout ;
wire \ALUInput2|out0[1]~5_combout ;
wire \RegisterFile|G10|Mux14~0_combout ;
wire \RegisterFile|G10|Mux14~1_combout ;
wire \RegisterFile|G10|Mux14~2_combout ;
wire \RegisterFile|G10|Mux14~3_combout ;
wire \RegisterFile|G10|Mux14~4_combout ;
wire \ALUInput2|out0[2]~6_combout ;
wire \RegisterFile|G3|reg_loop:2:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:2:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:2:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux13~2_combout ;
wire \RegisterFile|G4|reg_loop:2:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:2:REG0|p5~0_combout ;
wire \RegisterFile|G8|reg_loop:2:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:2:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:2:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:2:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:2:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:2:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:2:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:2:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:2:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux13~0_combout ;
wire \RegisterFile|G9|Mux13~1_combout ;
wire \RegisterFile|G9|Mux13~3_combout ;
wire \RegisterFile|G9|Mux13~4_combout ;
wire \ALUInput1|out0[2]~20_combout ;
wire \ALU16|A7|M30|M13|or_loop:2:OR160|out1~0_combout ;
wire \ALU16|A1|M11|and_loop:2:AND160|out1~combout ;
wire \ALU16|A1|M12|and_loop:1:AND160|out1~0_combout ;
wire \ALU16|A2|FA161|FAO4|out1~0_combout ;
wire \ALU16|A2|FA162|FAO1|out1~combout ;
wire \EXMEMREG|Result_EXMEM[2]~1_combout ;
wire \ALUController|Mux2~1_combout ;
wire \ALU16|A7|M35|M12|and_loop:2:AND160|out1~combout ;
wire \result_MEMWB2|out0[2]~30_combout ;
wire \result_MEMWB2|out0[2]~31_combout ;
wire \RegisterFile|G2|reg_loop:2:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:2:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux13~2_combout ;
wire \RegisterFile|G10|Mux13~0_combout ;
wire \RegisterFile|G10|Mux13~1_combout ;
wire \RegisterFile|G10|Mux13~3_combout ;
wire \RegisterFile|G10|Mux13~4_combout ;
wire \ALU16|A0|CG161|FA162|FAO2|out1~combout ;
wire \ALU16|A1|M12|and_loop:3:AND160|out1~0_combout ;
wire \ALU16|A1|M12|and_loop:2:AND160|out1~0_combout ;
wire \ALU16|A2|FA162|FAO4|out1~0_combout ;
wire \ALU16|A2|FA163|FAO1|out1~combout ;
wire \EXMEMREG|Result_EXMEM[3]~2_combout ;
wire \ALU16|A7|M35|M12|and_loop:3:AND160|out1~combout ;
wire \result_MEMWB2|out0[3]~6_combout ;
wire \result_MEMWB2|out0[3]~7_combout ;
wire \RegisterFile|G3|reg_loop:3:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:3:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:3:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux12~0_combout ;
wire \RegisterFile|G10|Mux12~1_combout ;
wire \RegisterFile|G10|Mux12~2_combout ;
wire \RegisterFile|G10|Mux12~3_combout ;
wire \RegisterFile|G10|Mux12~4_combout ;
wire \ALU16|A0|CG161|FA163|FAO2|out1~combout ;
wire \ALU16|A1|M11|and_loop:5:AND160|out1~combout ;
wire \RegisterFile|G3|reg_loop:5:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:5:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:5:REG0|p5~0_combout ;
wire \RegisterFile|G2|reg_loop:5:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:5:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:5:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:5:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:5:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:5:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:5:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:5:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:5:REG0|p5~0_combout ;
wire \RegisterFile|G6|reg_loop:5:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:5:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:5:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux10~0_combout ;
wire \RegisterFile|G9|Mux10~1_combout ;
wire \RegisterFile|G9|Mux10~2_combout ;
wire \RegisterFile|G9|Mux10~3_combout ;
wire \RegisterFile|G9|Mux10~4_combout ;
wire \ALUInput1|out0[5]~9_combout ;
wire \ALU16|A1|M12|and_loop:4:AND160|out1~0_combout ;
wire \ALU16|A2|FA163|FAO4|out1~0_combout ;
wire \ALU16|A2|FA164|FAO1|out1~combout ;
wire \EXMEMREG|Result_EXMEM[4]~3_combout ;
wire \ALUInput1|out0[4]~19_combout ;
wire \ALU16|A7|M35|M12|and_loop:4:AND160|out1~combout ;
wire \result_MEMWB2|out0[4]~28_combout ;
wire \result_MEMWB2|out0[4]~29_combout ;
wire \ALUInput2|out0[4]~8_combout ;
wire \ALU16|A1|M11|and_loop:4:AND160|out1~combout ;
wire \ALU16|A2|FA164|FAO4|out1~0_combout ;
wire \ALU16|A2|FA165|FAO1|out1~combout ;
wire \EXMEMREG|Result_EXMEM[5]~4_combout ;
wire \ALU16|A7|M35|M12|and_loop:5:AND160|out1~combout ;
wire \result_MEMWB2|out0[5]~8_combout ;
wire \result_MEMWB2|out0[5]~9_combout ;
wire \ALUInput2|out0[5]~9_combout ;
wire \ALU16|A0|CG161|FA165|FAO2|out1~combout ;
wire \ALU16|A1|M12|and_loop:6:AND160|out1~0_combout ;
wire \ALU16|A1|M12|and_loop:5:AND160|out1~0_combout ;
wire \ALU16|A2|FA165|FAO4|out1~0_combout ;
wire \ALU16|A2|FA166|FAO1|out1~combout ;
wire \EXMEMREG|Result_EXMEM[6]~5_combout ;
wire \ALU16|A7|M35|M12|and_loop:6:AND160|out1~combout ;
wire \result_MEMWB2|out0[6]~26_combout ;
wire \result_MEMWB2|out0[6]~27_combout ;
wire \RegisterFile|G6|reg_loop:6:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:6:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:6:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux9~0_combout ;
wire \RegisterFile|G10|Mux9~1_combout ;
wire \RegisterFile|G10|Mux9~3_combout ;
wire \RegisterFile|G10|Mux9~4_combout ;
wire \ALU16|A1|M12|and_loop:7:AND160|out1~0_combout ;
wire \ALU16|A2|FA166|FAO4|out1~0_combout ;
wire \ALU16|A2|FA167|FAO1|out1~combout ;
wire \EXMEMREG|Result_EXMEM[7]~6_combout ;
wire \ALU16|A7|M35|M12|and_loop:7:AND160|out1~combout ;
wire \result_MEMWB2|out0[7]~10_combout ;
wire \result_MEMWB2|out0[7]~11_combout ;
wire \ALUInput2|out0[7]~11_combout ;
wire \RegisterFile|G10|Mux8~0_combout ;
wire \RegisterFile|G10|Mux8~1_combout ;
wire \RegisterFile|G10|Mux8~2_combout ;
wire \RegisterFile|G10|Mux8~3_combout ;
wire \RegisterFile|G10|Mux8~4_combout ;
wire \IFIDREG|Add0~14_combout ;
wire \ALUInput1|out0[8]~17_combout ;
wire \ALU16|A7|M30|M13|or_loop:8:OR160|out1~0_combout ;
wire \ALU16|A0|CG161|FA166|FAO2|out1~combout ;
wire \ALU16|A1|M12|and_loop:8:AND160|out1~0_combout ;
wire \ALU16|A2|FA167|FAO4|out1~0_combout ;
wire \ALU16|A2|FA168|FAO1|out1~combout ;
wire \EXMEMREG|Result_EXMEM[8]~7_combout ;
wire \ALU16|A7|M35|M12|and_loop:8:AND160|out1~combout ;
wire \result_MEMWB2|out0[8]~24_combout ;
wire \result_MEMWB2|out0[8]~25_combout ;
wire \RegisterFile|G3|reg_loop:8:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:8:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux7~2_combout ;
wire \RegisterFile|G6|reg_loop:8:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:8:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:8:REG0|p5~0_combout ;
wire \RegisterFile|G8|reg_loop:8:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:8:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:8:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:8:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:8:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:8:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux7~0_combout ;
wire \RegisterFile|G10|Mux7~1_combout ;
wire \RegisterFile|G10|Mux7~3_combout ;
wire \RegisterFile|G10|Mux7~4_combout ;
wire \ALU16|A0|CG161|FA168|FAO2|out1~combout ;
wire \ALUInput1|out0[10]~16_combout ;
wire \ALUInput2|out0[9]~13_combout ;
wire \RegisterFile|G4|reg_loop:9:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:9:REG0|p5~0_combout ;
wire \RegisterFile|G3|reg_loop:9:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:9:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:9:REG0|p5~0_combout ;
wire \RegisterFile|G2|reg_loop:9:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:9:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:9:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:9:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:9:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:9:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:9:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:9:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:9:REG0|p5~0_combout ;
wire \RegisterFile|G6|reg_loop:9:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:9:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux6~0_combout ;
wire \RegisterFile|G9|Mux6~1_combout ;
wire \RegisterFile|G9|Mux6~2_combout ;
wire \RegisterFile|G9|Mux6~3_combout ;
wire \RegisterFile|G9|Mux6~4_combout ;
wire \ALU16|A7|M30|M13|or_loop:9:OR160|out1~0_combout ;
wire \ALU16|A1|M11|and_loop:8:AND160|out1~combout ;
wire \ALU16|A2|FA168|FAO4|out1~0_combout ;
wire \ALU16|A1|M12|and_loop:9:AND160|out1~0_combout ;
wire \ALU16|A2|FA169|FAO1|out1~combout ;
wire \EXMEMREG|Result_EXMEM[9]~8_combout ;
wire \ALU16|A7|M35|M12|and_loop:9:AND160|out1~combout ;
wire \result_MEMWB2|out0[9]~12_combout ;
wire \result_MEMWB2|out0[9]~13_combout ;
wire \ALU16|A1|M11|and_loop:9:AND160|out1~combout ;
wire \ALU16|A2|FA169|FAO4|out1~0_combout ;
wire \ALU16|A1|M12|and_loop:10:AND160|out1~0_combout ;
wire \ALU16|A2|FA1610|FAO1|out1~combout ;
wire \EXMEMREG|Result_EXMEM[10]~9_combout ;
wire \ALU16|A7|M35|M12|and_loop:10:AND160|out1~combout ;
wire \result_MEMWB2|out0[10]~22_combout ;
wire \result_MEMWB2|out0[10]~23_combout ;
wire \ALUInput2|out0[10]~14_combout ;
wire \RegisterFile|G3|reg_loop:10:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:10:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:10:REG0|p5~0_combout ;
wire \RegisterFile|G2|reg_loop:10:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:10:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:10:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux5~2_combout ;
wire \RegisterFile|G4|reg_loop:10:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:10:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:10:REG0|p5~0_combout ;
wire \RegisterFile|G6|reg_loop:10:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:10:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:10:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:10:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:10:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:10:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:10:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:10:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:10:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux5~0_combout ;
wire \RegisterFile|G10|Mux5~1_combout ;
wire \RegisterFile|G10|Mux5~3_combout ;
wire \RegisterFile|G10|Mux5~4_combout ;
wire \RegisterFile|G4|reg_loop:11:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:11:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:11:REG0|p5~0_combout ;
wire \ALUInput1|out0[11]~12_combout ;
wire \RegisterFile|G2|reg_loop:11:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:11:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:11:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:11:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:11:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:11:REG0|p5~0_combout ;
wire \RegisterFile|G6|reg_loop:11:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:11:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:11:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux4~0_combout ;
wire \RegisterFile|G8|reg_loop:11:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:11:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:11:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux4~1_combout ;
wire \RegisterFile|G9|Mux4~2_combout ;
wire \RegisterFile|G9|Mux4~3_combout ;
wire \RegisterFile|G9|Mux4~4_combout ;
wire \ALU16|A7|M30|M13|or_loop:11:OR160|out1~0_combout ;
wire \ALU16|A0|CG161|FA1611|FAO1|out1~combout ;
wire \ALU16|A1|M12|and_loop:11:AND160|out1~0_combout ;
wire \ALU16|A1|M11|and_loop:10:AND160|out1~combout ;
wire \ALU16|A2|FA1610|FAO4|out1~0_combout ;
wire \ALU16|A2|FA1611|FAO1|out1~combout ;
wire \EXMEMREG|Result_EXMEM[11]~10_combout ;
wire \ALU16|A7|M35|M12|and_loop:11:AND160|out1~combout ;
wire \result_MEMWB2|out0[11]~14_combout ;
wire \result_MEMWB2|out0[11]~15_combout ;
wire \RegisterFile|G3|reg_loop:11:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:11:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:11:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:11:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:11:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:11:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux4~0_combout ;
wire \RegisterFile|G10|Mux4~1_combout ;
wire \RegisterFile|G10|Mux4~2_combout ;
wire \RegisterFile|G10|Mux4~3_combout ;
wire \RegisterFile|G10|Mux4~4_combout ;
wire \ALUInput2|out0[11]~15_combout ;
wire \ALU16|A0|CG161|FA1611|FAO2|out1~combout ;
wire \ALU16|A1|M12|and_loop:12:AND160|out1~0_combout ;
wire \ALU16|A1|M11|and_loop:11:AND160|out1~combout ;
wire \ALU16|A2|FA1611|FAO4|out1~0_combout ;
wire \ALU16|A2|FA1612|FAO1|out1~combout ;
wire \EXMEMREG|Result_EXMEM[12]~11_combout ;
wire \ALU16|A7|M35|M12|and_loop:12:AND160|out1~combout ;
wire \result_MEMWB2|out0[12]~20_combout ;
wire \result_MEMWB2|out0[12]~21_combout ;
wire \RegisterFile|G4|reg_loop:12:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:12:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux3~2_combout ;
wire \RegisterFile|G10|Mux3~0_combout ;
wire \RegisterFile|G10|Mux3~1_combout ;
wire \RegisterFile|G10|Mux3~3_combout ;
wire \RegisterFile|G10|Mux3~4_combout ;
wire \ALU16|A1|M12|and_loop:13:AND160|out1~0_combout ;
wire \JR|Mux2~0_combout ;
wire \IFIDREG|Add0~23 ;
wire \IFIDREG|Add0~24_combout ;
wire \ALUInput1|out0[13]~13_combout ;
wire \RegisterFile|G3|reg_loop:13:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:13:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:13:REG0|p5~0_combout ;
wire \RegisterFile|G2|reg_loop:13:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:13:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:13:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:13:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:13:REG0|p5~0_combout ;
wire \RegisterFile|G8|reg_loop:13:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:13:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:13:REG0|p5~0_combout ;
wire \RegisterFile|G6|reg_loop:13:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:13:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:13:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:13:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:13:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:13:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux2~0_combout ;
wire \RegisterFile|G9|Mux2~1_combout ;
wire \RegisterFile|G9|Mux2~2_combout ;
wire \RegisterFile|G9|Mux2~3_combout ;
wire \RegisterFile|G9|Mux2~4_combout ;
wire \EXMEMREG|Result_EXMEM[13]~15_combout ;
wire \ALU16|A2|FA1612|FAO4|out1~0_combout ;
wire \EXMEMREG|Result_EXMEM[13]~12_combout ;
wire \EXMEMREG|Result_EXMEM[13]~feeder_combout ;
wire \ALU16|A7|M35|M12|and_loop:13:AND160|out1~combout ;
wire \result_MEMWB2|out0[13]~16_combout ;
wire \result_MEMWB2|out0[13]~17_combout ;
wire \RegisterFile|G4|reg_loop:13:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:13:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:13:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux2~0_combout ;
wire \RegisterFile|G10|Mux2~1_combout ;
wire \RegisterFile|G10|Mux2~2_combout ;
wire \RegisterFile|G10|Mux2~3_combout ;
wire \RegisterFile|G10|Mux2~4_combout ;
wire \ALU16|A0|CG161|FA1613|FAO2|out1~combout ;
wire \ALU16|A1|M12|and_loop:14:AND160|out1~0_combout ;
wire \EXMEMREG|Result_EXMEM[14]~17_combout ;
wire \IFIDREG|Add0~25 ;
wire \IFIDREG|Add0~26_combout ;
wire \ALUInput1|out0[14]~14_combout ;
wire \RegisterFile|G4|reg_loop:14:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:14:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:14:REG0|p5~0_combout ;
wire \RegisterFile|G2|reg_loop:14:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:14:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:14:REG0|p5~0_combout ;
wire \RegisterFile|G3|reg_loop:14:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:14:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:14:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux1~2_combout ;
wire \RegisterFile|G6|reg_loop:14:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:14:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:14:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:14:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:14:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:14:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:14:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:14:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux1~0_combout ;
wire \RegisterFile|G9|Mux1~1_combout ;
wire \RegisterFile|G9|Mux1~3_combout ;
wire \RegisterFile|G9|Mux1~4_combout ;
wire \EXMEMREG|Result_EXMEM[14]~18_combout ;
wire \ALU16|A2|FA1613|FAO4|out1~0_combout ;
wire \EXMEMREG|Result_EXMEM[14]~13_combout ;
wire \EXMEMREG|Result_EXMEM[14]~feeder_combout ;
wire \ALU16|A7|M35|M12|and_loop:14:AND160|out1~combout ;
wire \result_MEMWB2|out0[14]~18_combout ;
wire \result_MEMWB2|out0[14]~19_combout ;
wire \ALUInput2|out0[14]~18_combout ;
wire \RegisterFile|G10|Mux1~2_combout ;
wire \RegisterFile|G10|Mux1~0_combout ;
wire \RegisterFile|G10|Mux1~1_combout ;
wire \RegisterFile|G10|Mux1~3_combout ;
wire \RegisterFile|G10|Mux1~4_combout ;
wire \ALU16|A1|M12|and_loop:15:AND160|out1~0_combout ;
wire \ALUInput2|out0[15]~19_combout ;
wire \EXMEMREG|Result_EXMEM[15]~20_combout ;
wire \RegisterFile|G4|reg_loop:15:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:15:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:15:REG0|p5~0_combout ;
wire \RegisterFile|G2|reg_loop:15:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:15:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:15:REG0|p5~0_combout ;
wire \RegisterFile|G8|reg_loop:15:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:15:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:15:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:15:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:15:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:15:REG0|p5~0_combout ;
wire \RegisterFile|G6|reg_loop:15:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:15:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:15:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:15:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:15:REG0|p5~0_combout ;
wire \RegisterFile|G9|Mux0~0_combout ;
wire \RegisterFile|G9|Mux0~1_combout ;
wire \RegisterFile|G9|Mux0~2_combout ;
wire \RegisterFile|G9|Mux0~3_combout ;
wire \RegisterFile|G9|Mux0~4_combout ;
wire \EXMEMREG|Result_EXMEM[15]~19_combout ;
wire \ALU16|A2|FA1614|FAO4|out1~0_combout ;
wire \EXMEMREG|Result_EXMEM[15]~14_combout ;
wire \EXMEMREG|Result_EXMEM[15]~feeder_combout ;
wire \ALU16|A7|M35|M12|and_loop:15:AND160|out1~0_combout ;
wire \result_MEMWB2|out0[15]~0_combout ;
wire \result_MEMWB2|out0[15]~1_combout ;
wire \ALU16|A1|M11|and_loop:15:AND160|out1~0_combout ;
wire \ALU16|A2|FA1615|FAO4|out1~0_combout ;
wire \Controller|isJR~1_combout ;
wire \Controller|isJR~combout ;
wire \Controller|isReadDigit~2_combout ;
wire \Controller|isBranch~2_combout ;
wire \Controller|isBranch~1_combout ;
wire \Controller|isBranch~combout ;
wire \IDEXREG|isBranch_IDEX~regout ;
wire \Controller|isPrintDigit~2_combout ;
wire \Controller|isPrintDigit~3_combout ;
wire \Controller|isPrintDigit~0_combout ;
wire \Controller|isPrintDigit~1_combout ;
wire \Controller|isPrintDigit~combout ;
wire \IDEXREG|isPrintDigit_IDEX~regout ;
wire \EXMEMREG|PrintDigit_EXMEM~regout ;
wire \Controller|isSW~0_combout ;
wire \Controller|isSW~2_combout ;
wire \Controller|isSW~1_combout ;
wire \Controller|isSW~combout ;
wire \IDEXREG|isSW_IDEX~regout ;
wire \EXMEMREG|WriteEnable_EXMEM~feeder_combout ;
wire \EXMEMREG|WriteEnable_EXMEM~regout ;
wire \EXMEMREG|R2Reg_EXMEM[1]~feeder_combout ;
wire \RegisterFile|G3|reg_loop:4:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:4:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:4:REG0|p5~0_combout ;
wire \RegisterFile|G2|reg_loop:4:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:4:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:4:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux11~2_combout ;
wire \RegisterFile|G8|reg_loop:4:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:4:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:4:REG0|p5~0_combout ;
wire \RegisterFile|G6|reg_loop:4:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:4:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:4:REG0|p5~0_combout ;
wire \RegisterFile|G7|reg_loop:4:REG0|p4~0_combout ;
wire \RegisterFile|G7|reg_loop:4:REG0|p1~0_combout ;
wire \RegisterFile|G7|reg_loop:4:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:4:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:4:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:4:REG0|p5~0_combout ;
wire \RegisterFile|G10|Mux11~0_combout ;
wire \RegisterFile|G10|Mux11~1_combout ;
wire \RegisterFile|G10|Mux11~3_combout ;
wire \RegisterFile|G10|Mux11~4_combout ;
wire \EXMEMREG|R2Reg_EXMEM[4]~feeder_combout ;
wire \RegisterFile|G10|Mux10~0_combout ;
wire \RegisterFile|G10|Mux10~1_combout ;
wire \RegisterFile|G10|Mux10~2_combout ;
wire \RegisterFile|G10|Mux10~3_combout ;
wire \RegisterFile|G10|Mux10~4_combout ;
wire \EXMEMREG|R2Reg_EXMEM[6]~feeder_combout ;
wire \RegisterFile|G10|Mux6~0_combout ;
wire \RegisterFile|G10|Mux6~1_combout ;
wire \RegisterFile|G10|Mux6~2_combout ;
wire \RegisterFile|G10|Mux6~3_combout ;
wire \RegisterFile|G10|Mux6~4_combout ;
wire \EXMEMREG|R2Reg_EXMEM[9]~feeder_combout ;
wire \EXMEMREG|R2Reg_EXMEM[14]~feeder_combout ;
wire \RegisterFile|G10|Mux0~0_combout ;
wire \RegisterFile|G10|Mux0~1_combout ;
wire \RegisterFile|G10|Mux0~2_combout ;
wire \RegisterFile|G10|Mux0~3_combout ;
wire \RegisterFile|G10|Mux0~4_combout ;
wire \ALU16|A7|M36|M13|or_loop:0:OR160|out1~0_combout ;
wire \ALU16|A7|M36|M13|or_loop:0:OR160|out1~1_combout ;
wire \ALU16|A6|nor_loop:3:NOT162|out1~0_combout ;
wire \ALU16|A6|nor_loop:3:NOT162|out1~1_combout ;
wire \ALU16|A6|nor_loop:3:NOT162|out1~2_combout ;
wire \ALU16|A6|nor_loop:3:NOT162|out1~3_combout ;
wire \ALU16|A7|M36|M13|or_loop:0:OR160|out1~2_combout ;
wire \ALU16|A7|M36|M13|or_loop:0:OR160|out1~3_combout ;
wire \ALU16|A7|M36|M13|or_loop:0:OR160|out1~4_combout ;
wire \JR|Mux9~0_combout ;
wire \JR|Mux3~0_combout ;
wire \JR|Mux1~0_combout ;
wire \IFIDREG|Add0~27 ;
wire \IFIDREG|Add0~28_combout ;
wire \JR|Mux0~0_combout ;
wire \RegisterFile|G2|reg_loop:8:REG0|p4~0_combout ;
wire \RegisterFile|G2|reg_loop:8:REG0|p1~0_combout ;
wire \RegisterFile|G2|reg_loop:8:REG0|p5~0_combout ;
wire \RegisterFile|G3|reg_loop:6:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:6:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:6:REG0|p5~0_combout ;
wire \RegisterFile|G3|reg_loop:15:REG0|p4~0_combout ;
wire \RegisterFile|G3|reg_loop:15:REG0|p1~0_combout ;
wire \RegisterFile|G3|reg_loop:15:REG0|p5~0_combout ;
wire \RegisterFile|G4|reg_loop:1:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:1:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:1:REG0|p5~0_combout ;
wire \RegisterFile|G4|reg_loop:4:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:4:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:4:REG0|p5~0_combout ;
wire \RegisterFile|G4|reg_loop:5:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:5:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:5:REG0|p5~0_combout ;
wire \RegisterFile|G4|reg_loop:7:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:7:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:7:REG0|p5~0_combout ;
wire \RegisterFile|G4|reg_loop:8:REG0|p4~0_combout ;
wire \RegisterFile|G4|reg_loop:8:REG0|p1~0_combout ;
wire \RegisterFile|G4|reg_loop:8:REG0|p5~0_combout ;
wire \RegisterFile|G5|reg_loop:8:REG0|p1~0_combout ;
wire \RegisterFile|G5|reg_loop:8:REG0|p4~0_combout ;
wire \RegisterFile|G5|reg_loop:8:REG0|p5~0_combout ;
wire \RegisterFile|G6|reg_loop:2:REG0|p4~0_combout ;
wire \RegisterFile|G6|reg_loop:2:REG0|p1~0_combout ;
wire \RegisterFile|G6|reg_loop:2:REG0|p5~0_combout ;
wire \RegisterFile|G8|reg_loop:5:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:5:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:5:REG0|p5~0_combout ;
wire \RegisterFile|G8|reg_loop:9:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:9:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:9:REG0|p5~0_combout ;
wire \RegisterFile|G8|reg_loop:10:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:10:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:10:REG0|p5~0_combout ;
wire \RegisterFile|G8|reg_loop:12:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:12:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:12:REG0|p5~0_combout ;
wire \RegisterFile|G8|reg_loop:14:REG0|p4~0_combout ;
wire \RegisterFile|G8|reg_loop:14:REG0|p1~0_combout ;
wire \RegisterFile|G8|reg_loop:14:REG0|p5~0_combout ;
wire [15:0] \ALUInput1|out0 ;
wire [15:0] \ALUInput2|out0 ;
wire [15:0] \PC|Output ;
wire [15:0] \MEMWBREG|writeData ;
wire [2:0] \MEMWBREG|writeAD ;
wire [15:0] \IFIDREG|outPC ;
wire [15:0] \IFIDREG|outInstruction ;
wire [11:0] \IDEXREG|jumpShortAddress_IDEX ;
wire [15:0] \IDEXREG|R2Reg_IDEX ;
wire [2:0] \IDEXREG|R2AD_IDEX ;
wire [15:0] \IDEXREG|R1Reg_IDEX ;
wire [3:0] \IDEXREG|ALUFunc_IDEX ;
wire [15:0] \EXMEMREG|Result_EXMEM ;
wire [2:0] \EXMEMREG|RegAD_EXMEM ;
wire [15:0] \EXMEMREG|R2Reg_EXMEM ;
wire [15:0] \keyData~combout ;
wire [15:0] \instr~combout ;
wire [15:0] \fromData~combout ;


// Location: LCCOMB_X12_Y18_N8
cycloneii_lcell_comb \IFIDREG|Add0~8 (
// Equation(s):
// \IFIDREG|Add0~8_combout  = (\PC|Output [5] & (\IFIDREG|Add0~7  $ (GND))) # (!\PC|Output [5] & (!\IFIDREG|Add0~7  & VCC))
// \IFIDREG|Add0~9  = CARRY((\PC|Output [5] & !\IFIDREG|Add0~7 ))

	.dataa(vcc),
	.datab(\PC|Output [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IFIDREG|Add0~7 ),
	.combout(\IFIDREG|Add0~8_combout ),
	.cout(\IFIDREG|Add0~9 ));
// synopsys translate_off
defparam \IFIDREG|Add0~8 .lut_mask = 16'hC30C;
defparam \IFIDREG|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneii_lcell_comb \IFIDREG|Add0~10 (
// Equation(s):
// \IFIDREG|Add0~10_combout  = (\PC|Output [6] & (!\IFIDREG|Add0~9 )) # (!\PC|Output [6] & ((\IFIDREG|Add0~9 ) # (GND)))
// \IFIDREG|Add0~11  = CARRY((!\IFIDREG|Add0~9 ) # (!\PC|Output [6]))

	.dataa(\PC|Output [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IFIDREG|Add0~9 ),
	.combout(\IFIDREG|Add0~10_combout ),
	.cout(\IFIDREG|Add0~11 ));
// synopsys translate_off
defparam \IFIDREG|Add0~10 .lut_mask = 16'h5A5F;
defparam \IFIDREG|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneii_lcell_comb \IFIDREG|Add0~16 (
// Equation(s):
// \IFIDREG|Add0~16_combout  = (\PC|Output [9] & (\IFIDREG|Add0~15  $ (GND))) # (!\PC|Output [9] & (!\IFIDREG|Add0~15  & VCC))
// \IFIDREG|Add0~17  = CARRY((\PC|Output [9] & !\IFIDREG|Add0~15 ))

	.dataa(vcc),
	.datab(\PC|Output [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IFIDREG|Add0~15 ),
	.combout(\IFIDREG|Add0~16_combout ),
	.cout(\IFIDREG|Add0~17 ));
// synopsys translate_off
defparam \IFIDREG|Add0~16 .lut_mask = 16'hC30C;
defparam \IFIDREG|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N6
cycloneii_lcell_comb \ALUInput1|out0[15]~4 (
// Equation(s):
// \ALUInput1|out0[15]~4_combout  = (\ALUInput1|out0[11]~1_combout  & (\ALUInput1|out0[11]~3_combout )) # (!\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[11]~3_combout  & ((\IFIDREG|outPC [15]))) # (!\ALUInput1|out0[11]~3_combout  & 
// (\result_MEMWB2|out0[15]~1_combout ))))

	.dataa(\ALUInput1|out0[11]~1_combout ),
	.datab(\ALUInput1|out0[11]~3_combout ),
	.datac(\result_MEMWB2|out0[15]~1_combout ),
	.datad(\IFIDREG|outPC [15]),
	.cin(gnd),
	.combout(\ALUInput1|out0[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[15]~4 .lut_mask = 16'hDC98;
defparam \ALUInput1|out0[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneii_lcell_comb \result_MEMWB2|out0[0]~2 (
// Equation(s):
// \result_MEMWB2|out0[0]~2_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [0])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [0])))))

	.dataa(\keyData~combout [0]),
	.datab(\EXMEMREG|isLW_EXMEM~regout ),
	.datac(\EXMEMREG|Result_EXMEM [0]),
	.datad(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[0]~2 .lut_mask = 16'h2230;
defparam \result_MEMWB2|out0[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N4
cycloneii_lcell_comb \ForwardUnit|Equal3~0 (
// Equation(s):
// \ForwardUnit|Equal3~0_combout  = \IDEXREG|R2AD_IDEX [2] $ (\MEMWBREG|writeAD [2])

	.dataa(vcc),
	.datab(\IDEXREG|R2AD_IDEX [2]),
	.datac(\MEMWBREG|writeAD [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ForwardUnit|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardUnit|Equal3~0 .lut_mask = 16'h3C3C;
defparam \ForwardUnit|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y17_N25
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[0] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux15~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [0]));

// Location: LCCOMB_X14_Y21_N26
cycloneii_lcell_comb \ALUInput1|out0[9]~11 (
// Equation(s):
// \ALUInput1|out0[9]~11_combout  = (\ALUInput1|out0[11]~3_combout  & (((\IFIDREG|outPC [9]) # (\ALUInput1|out0[11]~1_combout )))) # (!\ALUInput1|out0[11]~3_combout  & (\result_MEMWB2|out0[9]~13_combout  & ((!\ALUInput1|out0[11]~1_combout ))))

	.dataa(\ALUInput1|out0[11]~3_combout ),
	.datab(\result_MEMWB2|out0[9]~13_combout ),
	.datac(\IFIDREG|outPC [9]),
	.datad(\ALUInput1|out0[11]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[9]~11 .lut_mask = 16'hAAE4;
defparam \ALUInput1|out0[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y23_N23
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[10] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux5~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [10]));

// Location: LCFF_X12_Y19_N21
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[8] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux7~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [8]));

// Location: LCFF_X8_Y18_N5
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[4] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux11~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [4]));

// Location: LCCOMB_X11_Y20_N26
cycloneii_lcell_comb \ALUInput2|out0[3]~7 (
// Equation(s):
// \ALUInput2|out0[3]~7_combout  = (\ALUInput2|out0[3]~3_combout  & (\result_MEMWB2|out0[3]~7_combout  & ((!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[3]~3_combout  & (((\IDEXREG|jumpShortAddress_IDEX [3]) # (\ALUInput2|out0[3]~1_combout ))))

	.dataa(\result_MEMWB2|out0[3]~7_combout ),
	.datab(\ALUInput2|out0[3]~3_combout ),
	.datac(\IDEXREG|jumpShortAddress_IDEX [3]),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[3]~7 .lut_mask = 16'h33B8;
defparam \ALUInput2|out0[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneii_lcell_comb \ALU16|A7|M30|M13|or_loop:4:OR160|out1~0 (
// Equation(s):
// \ALU16|A7|M30|M13|or_loop:4:OR160|out1~0_combout  = (\ALUInput1|out0 [4] & ((\IDEXREG|ALUFunc_IDEX [0]) # (\ALUInput2|out0 [4]))) # (!\ALUInput1|out0 [4] & (\IDEXREG|ALUFunc_IDEX [0] & \ALUInput2|out0 [4]))

	.dataa(vcc),
	.datab(\ALUInput1|out0 [4]),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\ALUInput2|out0 [4]),
	.cin(gnd),
	.combout(\ALU16|A7|M30|M13|or_loop:4:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M30|M13|or_loop:4:OR160|out1~0 .lut_mask = 16'hFCC0;
defparam \ALU16|A7|M30|M13|or_loop:4:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
cycloneii_lcell_comb \ALU16|A7|M30|M13|or_loop:5:OR160|out1~0 (
// Equation(s):
// \ALU16|A7|M30|M13|or_loop:5:OR160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & ((\ALUInput2|out0 [5]) # (\ALUInput1|out0 [5]))) # (!\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [5] & \ALUInput1|out0 [5]))

	.dataa(\IDEXREG|ALUFunc_IDEX [0]),
	.datab(vcc),
	.datac(\ALUInput2|out0 [5]),
	.datad(\ALUInput1|out0 [5]),
	.cin(gnd),
	.combout(\ALU16|A7|M30|M13|or_loop:5:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M30|M13|or_loop:5:OR160|out1~0 .lut_mask = 16'hFAA0;
defparam \ALU16|A7|M30|M13|or_loop:5:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
cycloneii_lcell_comb \ALUInput2|out0[6]~10 (
// Equation(s):
// \ALUInput2|out0[6]~10_combout  = (\ALUInput2|out0[3]~3_combout  & (((\result_MEMWB2|out0[6]~27_combout  & !\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[3]~3_combout  & ((\IDEXREG|jumpShortAddress_IDEX [5]) # ((\ALUInput2|out0[3]~1_combout ))))

	.dataa(\ALUInput2|out0[3]~3_combout ),
	.datab(\IDEXREG|jumpShortAddress_IDEX [5]),
	.datac(\result_MEMWB2|out0[6]~27_combout ),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[6]~10 .lut_mask = 16'h55E4;
defparam \ALUInput2|out0[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N18
cycloneii_lcell_comb \ALUInput2|out0[8]~12 (
// Equation(s):
// \ALUInput2|out0[8]~12_combout  = (\ALUInput2|out0[3]~1_combout  & (((!\ALUInput2|out0[3]~3_combout )))) # (!\ALUInput2|out0[3]~1_combout  & ((\ALUInput2|out0[3]~3_combout  & ((\result_MEMWB2|out0[8]~25_combout ))) # (!\ALUInput2|out0[3]~3_combout  & 
// (\IDEXREG|jumpShortAddress_IDEX [5]))))

	.dataa(\IDEXREG|jumpShortAddress_IDEX [5]),
	.datab(\ALUInput2|out0[3]~1_combout ),
	.datac(\result_MEMWB2|out0[8]~25_combout ),
	.datad(\ALUInput2|out0[3]~3_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[8]~12 .lut_mask = 16'h30EE;
defparam \ALUInput2|out0[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneii_lcell_comb \ALU16|A7|M30|M13|or_loop:10:OR160|out1~0 (
// Equation(s):
// \ALU16|A7|M30|M13|or_loop:10:OR160|out1~0_combout  = (\ALUInput1|out0 [10] & ((\ALUInput2|out0 [10]) # (\IDEXREG|ALUFunc_IDEX [0]))) # (!\ALUInput1|out0 [10] & (\ALUInput2|out0 [10] & \IDEXREG|ALUFunc_IDEX [0]))

	.dataa(vcc),
	.datab(\ALUInput1|out0 [10]),
	.datac(\ALUInput2|out0 [10]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A7|M30|M13|or_loop:10:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M30|M13|or_loop:10:OR160|out1~0 .lut_mask = 16'hFCC0;
defparam \ALU16|A7|M30|M13|or_loop:10:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
cycloneii_lcell_comb \ALUInput2|out0[12]~16 (
// Equation(s):
// \ALUInput2|out0[12]~16_combout  = (\ALUInput2|out0[3]~3_combout  & (((\result_MEMWB2|out0[12]~21_combout  & !\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[3]~3_combout  & ((\IDEXREG|jumpShortAddress_IDEX [5]) # ((\ALUInput2|out0[3]~1_combout ))))

	.dataa(\IDEXREG|jumpShortAddress_IDEX [5]),
	.datab(\result_MEMWB2|out0[12]~21_combout ),
	.datac(\ALUInput2|out0[3]~3_combout ),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[12]~16 .lut_mask = 16'h0FCA;
defparam \ALUInput2|out0[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N10
cycloneii_lcell_comb \RegisterFile|G9|Mux15~0 (
// Equation(s):
// \RegisterFile|G9|Mux15~0_combout  = (\IFIDREG|outInstruction [6] & ((\IFIDREG|outInstruction [7]) # ((!\RegisterFile|G6|reg_loop:0:REG0|p5~0_combout )))) # (!\IFIDREG|outInstruction [6] & (!\IFIDREG|outInstruction [7] & 
// (!\RegisterFile|G5|reg_loop:0:REG0|p5~0_combout )))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\RegisterFile|G5|reg_loop:0:REG0|p5~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:0:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux15~0 .lut_mask = 16'h89AB;
defparam \RegisterFile|G9|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N18
cycloneii_lcell_comb \RegisterFile|G9|Mux15~1 (
// Equation(s):
// \RegisterFile|G9|Mux15~1_combout  = (\IFIDREG|outInstruction [7] & ((\RegisterFile|G9|Mux15~0_combout  & (!\RegisterFile|G8|reg_loop:0:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux15~0_combout  & ((!\RegisterFile|G7|reg_loop:0:REG0|p5~0_combout ))))) # 
// (!\IFIDREG|outInstruction [7] & (((\RegisterFile|G9|Mux15~0_combout ))))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\RegisterFile|G8|reg_loop:0:REG0|p5~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:0:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux15~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux15~1 .lut_mask = 16'h770A;
defparam \RegisterFile|G9|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N4
cycloneii_lcell_comb \RegisterFile|G9|Mux15~2 (
// Equation(s):
// \RegisterFile|G9|Mux15~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & (\IDEXREG|R1Reg_IDEX[1]~0_combout )) # (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((!\RegisterFile|G3|reg_loop:0:REG0|p5~0_combout ))) # 
// (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (!\RegisterFile|G2|reg_loop:0:REG0|p5~0_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:0:REG0|p5~0_combout ),
	.datad(\RegisterFile|G3|reg_loop:0:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux15~2 .lut_mask = 16'h89CD;
defparam \RegisterFile|G9|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N22
cycloneii_lcell_comb \RegisterFile|G9|Mux15~3 (
// Equation(s):
// \RegisterFile|G9|Mux15~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\RegisterFile|G9|Mux15~2_combout  & (!\RegisterFile|G4|reg_loop:0:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux15~2_combout  & ((\RegisterFile|G9|Mux15~1_combout ))))) # 
// (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (\RegisterFile|G9|Mux15~2_combout ))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\RegisterFile|G9|Mux15~2_combout ),
	.datac(\RegisterFile|G4|reg_loop:0:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux15~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux15~3 .lut_mask = 16'h6E4C;
defparam \RegisterFile|G9|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N24
cycloneii_lcell_comb \RegisterFile|G9|Mux15~4 (
// Equation(s):
// \RegisterFile|G9|Mux15~4_combout  = (\RegisterFile|G9|Mux15~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # ((\IFIDREG|outInstruction [6]) # (\IDEXREG|R1Reg_IDEX[1]~1_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datad(\RegisterFile|G9|Mux15~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux15~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N28
cycloneii_lcell_comb \RegisterFile|G9|Mux5~0 (
// Equation(s):
// \RegisterFile|G9|Mux5~0_combout  = (\IFIDREG|outInstruction [7] & ((\IFIDREG|outInstruction [6]) # ((!\RegisterFile|G7|reg_loop:10:REG0|p5~0_combout )))) # (!\IFIDREG|outInstruction [7] & (!\IFIDREG|outInstruction [6] & 
// ((!\RegisterFile|G5|reg_loop:10:REG0|p5~0_combout ))))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\RegisterFile|G7|reg_loop:10:REG0|p5~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:10:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux5~0 .lut_mask = 16'h8A9B;
defparam \RegisterFile|G9|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N0
cycloneii_lcell_comb \RegisterFile|G9|Mux5~1 (
// Equation(s):
// \RegisterFile|G9|Mux5~1_combout  = (\IFIDREG|outInstruction [6] & ((\RegisterFile|G9|Mux5~0_combout  & ((!\RegisterFile|G8|reg_loop:10:REG0|p5~0_combout ))) # (!\RegisterFile|G9|Mux5~0_combout  & (!\RegisterFile|G6|reg_loop:10:REG0|p5~0_combout )))) # 
// (!\IFIDREG|outInstruction [6] & (((\RegisterFile|G9|Mux5~0_combout ))))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\RegisterFile|G6|reg_loop:10:REG0|p5~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:10:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux5~1 .lut_mask = 16'h5F22;
defparam \RegisterFile|G9|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N0
cycloneii_lcell_comb \RegisterFile|G9|Mux5~2 (
// Equation(s):
// \RegisterFile|G9|Mux5~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # ((!\RegisterFile|G3|reg_loop:10:REG0|p5~0_combout )))) # (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & 
// ((!\RegisterFile|G2|reg_loop:10:REG0|p5~0_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:10:REG0|p5~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:10:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux5~2 .lut_mask = 16'h8A9B;
defparam \RegisterFile|G9|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N16
cycloneii_lcell_comb \RegisterFile|G9|Mux5~3 (
// Equation(s):
// \RegisterFile|G9|Mux5~3_combout  = (\RegisterFile|G9|Mux5~2_combout  & (((!\RegisterFile|G4|reg_loop:10:REG0|p5~0_combout )) # (!\IDEXREG|R1Reg_IDEX[1]~1_combout ))) # (!\RegisterFile|G9|Mux5~2_combout  & (\IDEXREG|R1Reg_IDEX[1]~1_combout  & 
// ((\RegisterFile|G9|Mux5~1_combout ))))

	.dataa(\RegisterFile|G9|Mux5~2_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datac(\RegisterFile|G4|reg_loop:10:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux5~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux5~3 .lut_mask = 16'h6E2A;
defparam \RegisterFile|G9|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N22
cycloneii_lcell_comb \RegisterFile|G9|Mux5~4 (
// Equation(s):
// \RegisterFile|G9|Mux5~4_combout  = (\RegisterFile|G9|Mux5~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # (\IFIDREG|outInstruction [6]))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datac(\IFIDREG|outInstruction [6]),
	.datad(\RegisterFile|G9|Mux5~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux5~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneii_lcell_comb \RegisterFile|G9|Mux7~0 (
// Equation(s):
// \RegisterFile|G9|Mux7~0_combout  = (\IFIDREG|outInstruction [6] & (\IFIDREG|outInstruction [7])) # (!\IFIDREG|outInstruction [6] & ((\IFIDREG|outInstruction [7] & ((!\RegisterFile|G7|reg_loop:8:REG0|p5~0_combout ))) # (!\IFIDREG|outInstruction [7] & 
// (!\RegisterFile|G5|reg_loop:8:REG0|p5~0_combout ))))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\RegisterFile|G5|reg_loop:8:REG0|p5~0_combout ),
	.datad(\RegisterFile|G7|reg_loop:8:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux7~0 .lut_mask = 16'h89CD;
defparam \RegisterFile|G9|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneii_lcell_comb \RegisterFile|G9|Mux7~1 (
// Equation(s):
// \RegisterFile|G9|Mux7~1_combout  = (\IFIDREG|outInstruction [6] & ((\RegisterFile|G9|Mux7~0_combout  & ((!\RegisterFile|G8|reg_loop:8:REG0|p5~0_combout ))) # (!\RegisterFile|G9|Mux7~0_combout  & (!\RegisterFile|G6|reg_loop:8:REG0|p5~0_combout )))) # 
// (!\IFIDREG|outInstruction [6] & (((\RegisterFile|G9|Mux7~0_combout ))))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\RegisterFile|G6|reg_loop:8:REG0|p5~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:8:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux7~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux7~1 .lut_mask = 16'h5F22;
defparam \RegisterFile|G9|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneii_lcell_comb \RegisterFile|G9|Mux7~2 (
// Equation(s):
// \RegisterFile|G9|Mux7~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & (\IDEXREG|R1Reg_IDEX[1]~0_combout )) # (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((!\RegisterFile|G3|reg_loop:8:REG0|p5~0_combout ))) # 
// (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (!\RegisterFile|G2|reg_loop:8:REG0|p5~0_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:8:REG0|p5~0_combout ),
	.datad(\RegisterFile|G3|reg_loop:8:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux7~2 .lut_mask = 16'h89CD;
defparam \RegisterFile|G9|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneii_lcell_comb \RegisterFile|G9|Mux7~3 (
// Equation(s):
// \RegisterFile|G9|Mux7~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\RegisterFile|G9|Mux7~2_combout  & (!\RegisterFile|G4|reg_loop:8:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux7~2_combout  & ((\RegisterFile|G9|Mux7~1_combout ))))) # 
// (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (\RegisterFile|G9|Mux7~2_combout ))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\RegisterFile|G9|Mux7~2_combout ),
	.datac(\RegisterFile|G4|reg_loop:8:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux7~3 .lut_mask = 16'h6E4C;
defparam \RegisterFile|G9|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneii_lcell_comb \RegisterFile|G9|Mux7~4 (
// Equation(s):
// \RegisterFile|G9|Mux7~4_combout  = (\RegisterFile|G9|Mux7~3_combout  & ((\IFIDREG|outInstruction [6]) # ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # (\IDEXREG|R1Reg_IDEX[1]~1_combout ))))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datad(\RegisterFile|G9|Mux7~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux7~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneii_lcell_comb \RegisterFile|G9|Mux9~2 (
// Equation(s):
// \RegisterFile|G9|Mux9~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # ((!\RegisterFile|G3|reg_loop:6:REG0|p5~0_combout )))) # (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & 
// (!\RegisterFile|G2|reg_loop:6:REG0|p5~0_combout )))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datac(\RegisterFile|G2|reg_loop:6:REG0|p5~0_combout ),
	.datad(\RegisterFile|G3|reg_loop:6:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux9~2 .lut_mask = 16'h89AB;
defparam \RegisterFile|G9|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N22
cycloneii_lcell_comb \RegisterFile|G9|Mux11~0 (
// Equation(s):
// \RegisterFile|G9|Mux11~0_combout  = (\IFIDREG|outInstruction [7] & (((\IFIDREG|outInstruction [6])) # (!\RegisterFile|G7|reg_loop:4:REG0|p5~0_combout ))) # (!\IFIDREG|outInstruction [7] & (((!\IFIDREG|outInstruction [6] & 
// !\RegisterFile|G5|reg_loop:4:REG0|p5~0_combout ))))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\RegisterFile|G7|reg_loop:4:REG0|p5~0_combout ),
	.datac(\IFIDREG|outInstruction [6]),
	.datad(\RegisterFile|G5|reg_loop:4:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux11~0 .lut_mask = 16'hA2A7;
defparam \RegisterFile|G9|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N12
cycloneii_lcell_comb \RegisterFile|G9|Mux11~1 (
// Equation(s):
// \RegisterFile|G9|Mux11~1_combout  = (\IFIDREG|outInstruction [6] & ((\RegisterFile|G9|Mux11~0_combout  & (!\RegisterFile|G8|reg_loop:4:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux11~0_combout  & ((!\RegisterFile|G6|reg_loop:4:REG0|p5~0_combout ))))) # 
// (!\IFIDREG|outInstruction [6] & (((\RegisterFile|G9|Mux11~0_combout ))))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\RegisterFile|G8|reg_loop:4:REG0|p5~0_combout ),
	.datac(\RegisterFile|G6|reg_loop:4:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux11~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux11~1 .lut_mask = 16'h770A;
defparam \RegisterFile|G9|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N14
cycloneii_lcell_comb \RegisterFile|G9|Mux11~2 (
// Equation(s):
// \RegisterFile|G9|Mux11~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & (\IDEXREG|R1Reg_IDEX[1]~0_combout )) # (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout  & (!\RegisterFile|G3|reg_loop:4:REG0|p5~0_combout )) # 
// (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((!\RegisterFile|G2|reg_loop:4:REG0|p5~0_combout )))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:4:REG0|p5~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:4:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux11~2 .lut_mask = 16'h8C9D;
defparam \RegisterFile|G9|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N6
cycloneii_lcell_comb \RegisterFile|G9|Mux11~3 (
// Equation(s):
// \RegisterFile|G9|Mux11~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\RegisterFile|G9|Mux11~2_combout  & (!\RegisterFile|G4|reg_loop:4:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux11~2_combout  & ((\RegisterFile|G9|Mux11~1_combout ))))) # 
// (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (\RegisterFile|G9|Mux11~2_combout ))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\RegisterFile|G9|Mux11~2_combout ),
	.datac(\RegisterFile|G4|reg_loop:4:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux11~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux11~3 .lut_mask = 16'h6E4C;
defparam \RegisterFile|G9|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N4
cycloneii_lcell_comb \RegisterFile|G9|Mux11~4 (
// Equation(s):
// \RegisterFile|G9|Mux11~4_combout  = (\RegisterFile|G9|Mux11~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # (\IFIDREG|outInstruction [6]))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\IFIDREG|outInstruction [6]),
	.datad(\RegisterFile|G9|Mux11~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux11~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N20
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:1:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:1:REG0|p1~0_combout ) # (\RegisterFile|G2|reg_loop:1:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G2|reg_loop:1:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:1:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \RegisterFile|G2|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N14
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:2:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:2:REG0|p1~0_combout ) # (\RegisterFile|G2|reg_loop:2:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G2|reg_loop:2:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G2|reg_loop:2:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:2:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \RegisterFile|G2|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:13:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:13:REG0|p1~0_combout ) # (\RegisterFile|G2|reg_loop:13:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G2|reg_loop:13:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G2|reg_loop:13:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:13:REG0|p1~0 .lut_mask = 16'hFA00;
defparam \RegisterFile|G2|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N16
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:7:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:7:REG0|p4~0_combout ) # (\RegisterFile|G3|reg_loop:7:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G3|reg_loop:7:REG0|p4~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:7:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:7:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \RegisterFile|G3|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N24
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:8:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:8:REG0|p1~0_combout ) # (\RegisterFile|G3|reg_loop:8:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G0|Mux3~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:8:REG0|p1~0_combout ),
	.datad(\RegisterFile|G3|reg_loop:8:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:8:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \RegisterFile|G3|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N10
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:2:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:2:REG0|p1~0_combout ) # (\RegisterFile|G4|reg_loop:2:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G4|reg_loop:2:REG0|p1~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:2:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:2:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \RegisterFile|G4|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N24
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:9:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:9:REG0|p1~0_combout ) # (\RegisterFile|G4|reg_loop:9:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G4|reg_loop:9:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~2_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G4|reg_loop:9:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:9:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \RegisterFile|G4|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N12
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:12:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:12:REG0|p4~0_combout ) # (\RegisterFile|G4|reg_loop:12:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~2_combout ),
	.datab(\RegisterFile|G4|reg_loop:12:REG0|p4~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G4|reg_loop:12:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:12:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \RegisterFile|G4|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N0
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:1:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:1:REG0|p1~0_combout ) # (\RegisterFile|G5|reg_loop:1:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G5|reg_loop:1:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~3_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G5|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:1:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \RegisterFile|G5|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N8
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:14:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:14:REG0|p4~0_combout ) # (\RegisterFile|G5|reg_loop:14:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G5|reg_loop:14:REG0|p4~0_combout ),
	.datac(\RegisterFile|G5|reg_loop:14:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:14:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \RegisterFile|G5|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N14
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:15:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:15:REG0|p4~0_combout ) # (\RegisterFile|G5|reg_loop:15:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G5|reg_loop:15:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:15:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:15:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G5|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N20
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:7:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:7:REG0|p1~0_combout ) # (\RegisterFile|G6|reg_loop:7:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G6|reg_loop:7:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G6|reg_loop:7:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:7:REG0|p1~0 .lut_mask = 16'hFA00;
defparam \RegisterFile|G6|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N28
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:9:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:9:REG0|p1~0_combout ) # (\RegisterFile|G6|reg_loop:9:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G6|reg_loop:9:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:9:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:9:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G6|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N30
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:0:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:0:REG0|p1~0_combout ) # (\RegisterFile|G8|reg_loop:0:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G8|reg_loop:0:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:0:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:0:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \RegisterFile|G8|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N16
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:6:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:6:REG0|p1~0_combout ) # (\RegisterFile|G8|reg_loop:6:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G8|reg_loop:6:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:6:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \RegisterFile|G8|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N20
cycloneii_lcell_comb \Controller|isMPFC~0 (
// Equation(s):
// \Controller|isMPFC~0_combout  = (\IFIDREG|outInstruction [1] & (\IFIDREG|outInstruction [2] & \IFIDREG|outInstruction [0]))

	.dataa(vcc),
	.datab(\IFIDREG|outInstruction [1]),
	.datac(\IFIDREG|outInstruction [2]),
	.datad(\IFIDREG|outInstruction [0]),
	.cin(gnd),
	.combout(\Controller|isMPFC~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isMPFC~0 .lut_mask = 16'hC000;
defparam \Controller|isMPFC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneii_lcell_comb \Controller|isMPFC~3 (
// Equation(s):
// \Controller|isMPFC~3_combout  = (\Controller|isJumpD~combout ) # ((\Controller|isJR~combout ) # ((\Controller|isMPFC~0_combout  & \ALUController|Mux2~0_combout )))

	.dataa(\Controller|isMPFC~0_combout ),
	.datab(\Controller|isJumpD~combout ),
	.datac(\Controller|isJR~combout ),
	.datad(\ALUController|Mux2~0_combout ),
	.cin(gnd),
	.combout(\Controller|isMPFC~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isMPFC~3 .lut_mask = 16'hFEFC;
defparam \Controller|isMPFC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[15]));
// synopsys translate_off
defparam \keyData[15]~I .input_async_reset = "none";
defparam \keyData[15]~I .input_power_up = "low";
defparam \keyData[15]~I .input_register_mode = "none";
defparam \keyData[15]~I .input_sync_reset = "none";
defparam \keyData[15]~I .oe_async_reset = "none";
defparam \keyData[15]~I .oe_power_up = "low";
defparam \keyData[15]~I .oe_register_mode = "none";
defparam \keyData[15]~I .oe_sync_reset = "none";
defparam \keyData[15]~I .operation_mode = "input";
defparam \keyData[15]~I .output_async_reset = "none";
defparam \keyData[15]~I .output_power_up = "low";
defparam \keyData[15]~I .output_register_mode = "none";
defparam \keyData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[15]));
// synopsys translate_off
defparam \fromData[15]~I .input_async_reset = "none";
defparam \fromData[15]~I .input_power_up = "low";
defparam \fromData[15]~I .input_register_mode = "none";
defparam \fromData[15]~I .input_sync_reset = "none";
defparam \fromData[15]~I .oe_async_reset = "none";
defparam \fromData[15]~I .oe_power_up = "low";
defparam \fromData[15]~I .oe_register_mode = "none";
defparam \fromData[15]~I .oe_sync_reset = "none";
defparam \fromData[15]~I .operation_mode = "input";
defparam \fromData[15]~I .output_async_reset = "none";
defparam \fromData[15]~I .output_power_up = "low";
defparam \fromData[15]~I .output_register_mode = "none";
defparam \fromData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[0]));
// synopsys translate_off
defparam \keyData[0]~I .input_async_reset = "none";
defparam \keyData[0]~I .input_power_up = "low";
defparam \keyData[0]~I .input_register_mode = "none";
defparam \keyData[0]~I .input_sync_reset = "none";
defparam \keyData[0]~I .oe_async_reset = "none";
defparam \keyData[0]~I .oe_power_up = "low";
defparam \keyData[0]~I .oe_register_mode = "none";
defparam \keyData[0]~I .oe_sync_reset = "none";
defparam \keyData[0]~I .operation_mode = "input";
defparam \keyData[0]~I .output_async_reset = "none";
defparam \keyData[0]~I .output_power_up = "low";
defparam \keyData[0]~I .output_register_mode = "none";
defparam \keyData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[3]));
// synopsys translate_off
defparam \keyData[3]~I .input_async_reset = "none";
defparam \keyData[3]~I .input_power_up = "low";
defparam \keyData[3]~I .input_register_mode = "none";
defparam \keyData[3]~I .input_sync_reset = "none";
defparam \keyData[3]~I .oe_async_reset = "none";
defparam \keyData[3]~I .oe_power_up = "low";
defparam \keyData[3]~I .oe_register_mode = "none";
defparam \keyData[3]~I .oe_sync_reset = "none";
defparam \keyData[3]~I .operation_mode = "input";
defparam \keyData[3]~I .output_async_reset = "none";
defparam \keyData[3]~I .output_power_up = "low";
defparam \keyData[3]~I .output_register_mode = "none";
defparam \keyData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[5]));
// synopsys translate_off
defparam \fromData[5]~I .input_async_reset = "none";
defparam \fromData[5]~I .input_power_up = "low";
defparam \fromData[5]~I .input_register_mode = "none";
defparam \fromData[5]~I .input_sync_reset = "none";
defparam \fromData[5]~I .oe_async_reset = "none";
defparam \fromData[5]~I .oe_power_up = "low";
defparam \fromData[5]~I .oe_register_mode = "none";
defparam \fromData[5]~I .oe_sync_reset = "none";
defparam \fromData[5]~I .operation_mode = "input";
defparam \fromData[5]~I .output_async_reset = "none";
defparam \fromData[5]~I .output_power_up = "low";
defparam \fromData[5]~I .output_register_mode = "none";
defparam \fromData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[7]));
// synopsys translate_off
defparam \fromData[7]~I .input_async_reset = "none";
defparam \fromData[7]~I .input_power_up = "low";
defparam \fromData[7]~I .input_register_mode = "none";
defparam \fromData[7]~I .input_sync_reset = "none";
defparam \fromData[7]~I .oe_async_reset = "none";
defparam \fromData[7]~I .oe_power_up = "low";
defparam \fromData[7]~I .oe_register_mode = "none";
defparam \fromData[7]~I .oe_sync_reset = "none";
defparam \fromData[7]~I .operation_mode = "input";
defparam \fromData[7]~I .output_async_reset = "none";
defparam \fromData[7]~I .output_power_up = "low";
defparam \fromData[7]~I .output_register_mode = "none";
defparam \fromData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[9]));
// synopsys translate_off
defparam \keyData[9]~I .input_async_reset = "none";
defparam \keyData[9]~I .input_power_up = "low";
defparam \keyData[9]~I .input_register_mode = "none";
defparam \keyData[9]~I .input_sync_reset = "none";
defparam \keyData[9]~I .oe_async_reset = "none";
defparam \keyData[9]~I .oe_power_up = "low";
defparam \keyData[9]~I .oe_register_mode = "none";
defparam \keyData[9]~I .oe_sync_reset = "none";
defparam \keyData[9]~I .operation_mode = "input";
defparam \keyData[9]~I .output_async_reset = "none";
defparam \keyData[9]~I .output_power_up = "low";
defparam \keyData[9]~I .output_register_mode = "none";
defparam \keyData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[9]));
// synopsys translate_off
defparam \fromData[9]~I .input_async_reset = "none";
defparam \fromData[9]~I .input_power_up = "low";
defparam \fromData[9]~I .input_register_mode = "none";
defparam \fromData[9]~I .input_sync_reset = "none";
defparam \fromData[9]~I .oe_async_reset = "none";
defparam \fromData[9]~I .oe_power_up = "low";
defparam \fromData[9]~I .oe_register_mode = "none";
defparam \fromData[9]~I .oe_sync_reset = "none";
defparam \fromData[9]~I .operation_mode = "input";
defparam \fromData[9]~I .output_async_reset = "none";
defparam \fromData[9]~I .output_power_up = "low";
defparam \fromData[9]~I .output_register_mode = "none";
defparam \fromData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[11]));
// synopsys translate_off
defparam \fromData[11]~I .input_async_reset = "none";
defparam \fromData[11]~I .input_power_up = "low";
defparam \fromData[11]~I .input_register_mode = "none";
defparam \fromData[11]~I .input_sync_reset = "none";
defparam \fromData[11]~I .oe_async_reset = "none";
defparam \fromData[11]~I .oe_power_up = "low";
defparam \fromData[11]~I .oe_register_mode = "none";
defparam \fromData[11]~I .oe_sync_reset = "none";
defparam \fromData[11]~I .operation_mode = "input";
defparam \fromData[11]~I .output_async_reset = "none";
defparam \fromData[11]~I .output_power_up = "low";
defparam \fromData[11]~I .output_register_mode = "none";
defparam \fromData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[13]));
// synopsys translate_off
defparam \keyData[13]~I .input_async_reset = "none";
defparam \keyData[13]~I .input_power_up = "low";
defparam \keyData[13]~I .input_register_mode = "none";
defparam \keyData[13]~I .input_sync_reset = "none";
defparam \keyData[13]~I .oe_async_reset = "none";
defparam \keyData[13]~I .oe_power_up = "low";
defparam \keyData[13]~I .oe_register_mode = "none";
defparam \keyData[13]~I .oe_sync_reset = "none";
defparam \keyData[13]~I .operation_mode = "input";
defparam \keyData[13]~I .output_async_reset = "none";
defparam \keyData[13]~I .output_power_up = "low";
defparam \keyData[13]~I .output_register_mode = "none";
defparam \keyData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[13]));
// synopsys translate_off
defparam \fromData[13]~I .input_async_reset = "none";
defparam \fromData[13]~I .input_power_up = "low";
defparam \fromData[13]~I .input_register_mode = "none";
defparam \fromData[13]~I .input_sync_reset = "none";
defparam \fromData[13]~I .oe_async_reset = "none";
defparam \fromData[13]~I .oe_power_up = "low";
defparam \fromData[13]~I .oe_register_mode = "none";
defparam \fromData[13]~I .oe_sync_reset = "none";
defparam \fromData[13]~I .operation_mode = "input";
defparam \fromData[13]~I .output_async_reset = "none";
defparam \fromData[13]~I .output_power_up = "low";
defparam \fromData[13]~I .output_register_mode = "none";
defparam \fromData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[12]));
// synopsys translate_off
defparam \keyData[12]~I .input_async_reset = "none";
defparam \keyData[12]~I .input_power_up = "low";
defparam \keyData[12]~I .input_register_mode = "none";
defparam \keyData[12]~I .input_sync_reset = "none";
defparam \keyData[12]~I .oe_async_reset = "none";
defparam \keyData[12]~I .oe_power_up = "low";
defparam \keyData[12]~I .oe_register_mode = "none";
defparam \keyData[12]~I .oe_sync_reset = "none";
defparam \keyData[12]~I .operation_mode = "input";
defparam \keyData[12]~I .output_async_reset = "none";
defparam \keyData[12]~I .output_power_up = "low";
defparam \keyData[12]~I .output_register_mode = "none";
defparam \keyData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[10]));
// synopsys translate_off
defparam \keyData[10]~I .input_async_reset = "none";
defparam \keyData[10]~I .input_power_up = "low";
defparam \keyData[10]~I .input_register_mode = "none";
defparam \keyData[10]~I .input_sync_reset = "none";
defparam \keyData[10]~I .oe_async_reset = "none";
defparam \keyData[10]~I .oe_power_up = "low";
defparam \keyData[10]~I .oe_register_mode = "none";
defparam \keyData[10]~I .oe_sync_reset = "none";
defparam \keyData[10]~I .operation_mode = "input";
defparam \keyData[10]~I .output_async_reset = "none";
defparam \keyData[10]~I .output_power_up = "low";
defparam \keyData[10]~I .output_register_mode = "none";
defparam \keyData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[10]));
// synopsys translate_off
defparam \fromData[10]~I .input_async_reset = "none";
defparam \fromData[10]~I .input_power_up = "low";
defparam \fromData[10]~I .input_register_mode = "none";
defparam \fromData[10]~I .input_sync_reset = "none";
defparam \fromData[10]~I .oe_async_reset = "none";
defparam \fromData[10]~I .oe_power_up = "low";
defparam \fromData[10]~I .oe_register_mode = "none";
defparam \fromData[10]~I .oe_sync_reset = "none";
defparam \fromData[10]~I .operation_mode = "input";
defparam \fromData[10]~I .output_async_reset = "none";
defparam \fromData[10]~I .output_power_up = "low";
defparam \fromData[10]~I .output_register_mode = "none";
defparam \fromData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[8]));
// synopsys translate_off
defparam \fromData[8]~I .input_async_reset = "none";
defparam \fromData[8]~I .input_power_up = "low";
defparam \fromData[8]~I .input_register_mode = "none";
defparam \fromData[8]~I .input_sync_reset = "none";
defparam \fromData[8]~I .oe_async_reset = "none";
defparam \fromData[8]~I .oe_power_up = "low";
defparam \fromData[8]~I .oe_register_mode = "none";
defparam \fromData[8]~I .oe_sync_reset = "none";
defparam \fromData[8]~I .operation_mode = "input";
defparam \fromData[8]~I .output_async_reset = "none";
defparam \fromData[8]~I .output_power_up = "low";
defparam \fromData[8]~I .output_register_mode = "none";
defparam \fromData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[4]));
// synopsys translate_off
defparam \keyData[4]~I .input_async_reset = "none";
defparam \keyData[4]~I .input_power_up = "low";
defparam \keyData[4]~I .input_register_mode = "none";
defparam \keyData[4]~I .input_sync_reset = "none";
defparam \keyData[4]~I .oe_async_reset = "none";
defparam \keyData[4]~I .oe_power_up = "low";
defparam \keyData[4]~I .oe_register_mode = "none";
defparam \keyData[4]~I .oe_sync_reset = "none";
defparam \keyData[4]~I .operation_mode = "input";
defparam \keyData[4]~I .output_async_reset = "none";
defparam \keyData[4]~I .output_power_up = "low";
defparam \keyData[4]~I .output_register_mode = "none";
defparam \keyData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[2]));
// synopsys translate_off
defparam \fromData[2]~I .input_async_reset = "none";
defparam \fromData[2]~I .input_power_up = "low";
defparam \fromData[2]~I .input_register_mode = "none";
defparam \fromData[2]~I .input_sync_reset = "none";
defparam \fromData[2]~I .oe_async_reset = "none";
defparam \fromData[2]~I .oe_power_up = "low";
defparam \fromData[2]~I .oe_register_mode = "none";
defparam \fromData[2]~I .oe_sync_reset = "none";
defparam \fromData[2]~I .operation_mode = "input";
defparam \fromData[2]~I .output_async_reset = "none";
defparam \fromData[2]~I .output_power_up = "low";
defparam \fromData[2]~I .output_register_mode = "none";
defparam \fromData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[14]));
// synopsys translate_off
defparam \instr[14]~I .input_async_reset = "none";
defparam \instr[14]~I .input_power_up = "low";
defparam \instr[14]~I .input_register_mode = "none";
defparam \instr[14]~I .input_sync_reset = "none";
defparam \instr[14]~I .oe_async_reset = "none";
defparam \instr[14]~I .oe_power_up = "low";
defparam \instr[14]~I .oe_register_mode = "none";
defparam \instr[14]~I .oe_sync_reset = "none";
defparam \instr[14]~I .operation_mode = "input";
defparam \instr[14]~I .output_async_reset = "none";
defparam \instr[14]~I .output_power_up = "low";
defparam \instr[14]~I .output_register_mode = "none";
defparam \instr[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[4]));
// synopsys translate_off
defparam \instr[4]~I .input_async_reset = "none";
defparam \instr[4]~I .input_power_up = "low";
defparam \instr[4]~I .input_register_mode = "none";
defparam \instr[4]~I .input_sync_reset = "none";
defparam \instr[4]~I .oe_async_reset = "none";
defparam \instr[4]~I .oe_power_up = "low";
defparam \instr[4]~I .oe_register_mode = "none";
defparam \instr[4]~I .oe_sync_reset = "none";
defparam \instr[4]~I .operation_mode = "input";
defparam \instr[4]~I .output_async_reset = "none";
defparam \instr[4]~I .output_power_up = "low";
defparam \instr[4]~I .output_register_mode = "none";
defparam \instr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[1]));
// synopsys translate_off
defparam \instr[1]~I .input_async_reset = "none";
defparam \instr[1]~I .input_power_up = "low";
defparam \instr[1]~I .input_register_mode = "none";
defparam \instr[1]~I .input_sync_reset = "none";
defparam \instr[1]~I .oe_async_reset = "none";
defparam \instr[1]~I .oe_power_up = "low";
defparam \instr[1]~I .oe_register_mode = "none";
defparam \instr[1]~I .oe_sync_reset = "none";
defparam \instr[1]~I .operation_mode = "input";
defparam \instr[1]~I .output_async_reset = "none";
defparam \instr[1]~I .output_power_up = "low";
defparam \instr[1]~I .output_register_mode = "none";
defparam \instr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[15]));
// synopsys translate_off
defparam \instr[15]~I .input_async_reset = "none";
defparam \instr[15]~I .input_power_up = "low";
defparam \instr[15]~I .input_register_mode = "none";
defparam \instr[15]~I .input_sync_reset = "none";
defparam \instr[15]~I .oe_async_reset = "none";
defparam \instr[15]~I .oe_power_up = "low";
defparam \instr[15]~I .oe_register_mode = "none";
defparam \instr[15]~I .oe_sync_reset = "none";
defparam \instr[15]~I .operation_mode = "input";
defparam \instr[15]~I .output_async_reset = "none";
defparam \instr[15]~I .output_power_up = "low";
defparam \instr[15]~I .output_register_mode = "none";
defparam \instr[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneii_lcell_comb \IFIDREG|outInstruction[15] (
// Equation(s):
// \IFIDREG|outInstruction [15] = (\clock~combout  & ((\instr~combout [15]))) # (!\clock~combout  & (\IFIDREG|outInstruction [15]))

	.dataa(vcc),
	.datab(\IFIDREG|outInstruction [15]),
	.datac(\instr~combout [15]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [15]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[15] .lut_mask = 16'hF0CC;
defparam \IFIDREG|outInstruction[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneii_lcell_comb \IFIDREG|outInstruction[14] (
// Equation(s):
// \IFIDREG|outInstruction [14] = (\clock~combout  & (\instr~combout [14])) # (!\clock~combout  & ((\IFIDREG|outInstruction [14])))

	.dataa(\instr~combout [14]),
	.datab(vcc),
	.datac(\IFIDREG|outInstruction [14]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [14]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[14] .lut_mask = 16'hAAF0;
defparam \IFIDREG|outInstruction[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[12]));
// synopsys translate_off
defparam \instr[12]~I .input_async_reset = "none";
defparam \instr[12]~I .input_power_up = "low";
defparam \instr[12]~I .input_register_mode = "none";
defparam \instr[12]~I .input_sync_reset = "none";
defparam \instr[12]~I .oe_async_reset = "none";
defparam \instr[12]~I .oe_power_up = "low";
defparam \instr[12]~I .oe_register_mode = "none";
defparam \instr[12]~I .oe_sync_reset = "none";
defparam \instr[12]~I .operation_mode = "input";
defparam \instr[12]~I .output_async_reset = "none";
defparam \instr[12]~I .output_power_up = "low";
defparam \instr[12]~I .output_register_mode = "none";
defparam \instr[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneii_lcell_comb \IFIDREG|outInstruction[12] (
// Equation(s):
// \IFIDREG|outInstruction [12] = (\clock~combout  & ((\instr~combout [12]))) # (!\clock~combout  & (\IFIDREG|outInstruction [12]))

	.dataa(vcc),
	.datab(\IFIDREG|outInstruction [12]),
	.datac(\instr~combout [12]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [12]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[12] .lut_mask = 16'hF0CC;
defparam \IFIDREG|outInstruction[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneii_lcell_comb \Controller|isBranch~0 (
// Equation(s):
// \Controller|isBranch~0_combout  = (!\IFIDREG|outInstruction [13] & (!\IFIDREG|outInstruction [15] & (\IFIDREG|outInstruction [14] & !\IFIDREG|outInstruction [12])))

	.dataa(\IFIDREG|outInstruction [13]),
	.datab(\IFIDREG|outInstruction [15]),
	.datac(\IFIDREG|outInstruction [14]),
	.datad(\IFIDREG|outInstruction [12]),
	.cin(gnd),
	.combout(\Controller|isBranch~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isBranch~0 .lut_mask = 16'h0010;
defparam \Controller|isBranch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneii_lcell_comb \Controller|isJR~0 (
// Equation(s):
// \Controller|isJR~0_combout  = (!\IFIDREG|outInstruction [13] & (\IFIDREG|outInstruction [15] & (\IFIDREG|outInstruction [14] & \IFIDREG|outInstruction [12])))

	.dataa(\IFIDREG|outInstruction [13]),
	.datab(\IFIDREG|outInstruction [15]),
	.datac(\IFIDREG|outInstruction [14]),
	.datad(\IFIDREG|outInstruction [12]),
	.cin(gnd),
	.combout(\Controller|isJR~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isJR~0 .lut_mask = 16'h4000;
defparam \Controller|isJR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneii_lcell_comb \Controller|isJR~2 (
// Equation(s):
// \Controller|isJR~2_combout  = (\Controller|isJR~0_combout ) # ((\Controller|isReadDigit~2_combout ) # ((\ALU16|A2|FA1615|FAO4|out1~0_combout  & \IDEXREG|isBranch_IDEX~regout )))

	.dataa(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.datab(\Controller|isJR~0_combout ),
	.datac(\IDEXREG|isBranch_IDEX~regout ),
	.datad(\Controller|isReadDigit~2_combout ),
	.cin(gnd),
	.combout(\Controller|isJR~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isJR~2 .lut_mask = 16'hFFEC;
defparam \Controller|isJR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[14]));
// synopsys translate_off
defparam \fromData[14]~I .input_async_reset = "none";
defparam \fromData[14]~I .input_power_up = "low";
defparam \fromData[14]~I .input_register_mode = "none";
defparam \fromData[14]~I .input_sync_reset = "none";
defparam \fromData[14]~I .oe_async_reset = "none";
defparam \fromData[14]~I .oe_power_up = "low";
defparam \fromData[14]~I .oe_register_mode = "none";
defparam \fromData[14]~I .oe_sync_reset = "none";
defparam \fromData[14]~I .operation_mode = "input";
defparam \fromData[14]~I .output_async_reset = "none";
defparam \fromData[14]~I .output_power_up = "low";
defparam \fromData[14]~I .output_register_mode = "none";
defparam \fromData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[13]));
// synopsys translate_off
defparam \instr[13]~I .input_async_reset = "none";
defparam \instr[13]~I .input_power_up = "low";
defparam \instr[13]~I .input_register_mode = "none";
defparam \instr[13]~I .input_sync_reset = "none";
defparam \instr[13]~I .oe_async_reset = "none";
defparam \instr[13]~I .oe_power_up = "low";
defparam \instr[13]~I .oe_register_mode = "none";
defparam \instr[13]~I .oe_sync_reset = "none";
defparam \instr[13]~I .operation_mode = "input";
defparam \instr[13]~I .output_async_reset = "none";
defparam \instr[13]~I .output_power_up = "low";
defparam \instr[13]~I .output_register_mode = "none";
defparam \instr[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneii_lcell_comb \IFIDREG|outInstruction[13] (
// Equation(s):
// \IFIDREG|outInstruction [13] = (\clock~combout  & ((\instr~combout [13]))) # (!\clock~combout  & (\IFIDREG|outInstruction [13]))

	.dataa(\IFIDREG|outInstruction [13]),
	.datab(vcc),
	.datac(\instr~combout [13]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [13]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[13] .lut_mask = 16'hF0AA;
defparam \IFIDREG|outInstruction[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneii_lcell_comb \Controller|isLW~0 (
// Equation(s):
// \Controller|isLW~0_combout  = (!\IFIDREG|outInstruction [14] & (\IFIDREG|outInstruction [12] & (!\IFIDREG|outInstruction [15] & !\IFIDREG|outInstruction [13])))

	.dataa(\IFIDREG|outInstruction [14]),
	.datab(\IFIDREG|outInstruction [12]),
	.datac(\IFIDREG|outInstruction [15]),
	.datad(\IFIDREG|outInstruction [13]),
	.cin(gnd),
	.combout(\Controller|isLW~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isLW~0 .lut_mask = 16'h0004;
defparam \Controller|isLW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneii_lcell_comb \Controller|isLW~2 (
// Equation(s):
// \Controller|isLW~2_combout  = (\Controller|isLW~0_combout ) # ((\Controller|isReadDigit~2_combout ) # ((\IDEXREG|isBranch_IDEX~regout  & \ALU16|A2|FA1615|FAO4|out1~0_combout )))

	.dataa(\IDEXREG|isBranch_IDEX~regout ),
	.datab(\Controller|isLW~0_combout ),
	.datac(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.datad(\Controller|isReadDigit~2_combout ),
	.cin(gnd),
	.combout(\Controller|isLW~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isLW~2 .lut_mask = 16'hFFEC;
defparam \Controller|isLW~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneii_lcell_comb \Trap|Equal0~0 (
// Equation(s):
// \Trap|Equal0~0_combout  = (\IFIDREG|outInstruction [14] & (\IFIDREG|outInstruction [15] & (\IFIDREG|outInstruction [13] & !\IFIDREG|outInstruction [12])))

	.dataa(\IFIDREG|outInstruction [14]),
	.datab(\IFIDREG|outInstruction [15]),
	.datac(\IFIDREG|outInstruction [13]),
	.datad(\IFIDREG|outInstruction [12]),
	.cin(gnd),
	.combout(\Trap|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Trap|Equal0~0 .lut_mask = 16'h0080;
defparam \Trap|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N5
cycloneii_lcell_ff \IDEXREG|isEOR_IDEX (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\Trap|Equal0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|isEOR_IDEX~regout ));

// Location: LCCOMB_X19_Y20_N12
cycloneii_lcell_comb \Controller|isJumpD~3 (
// Equation(s):
// \Controller|isJumpD~3_combout  = (\Controller|isJumpD~combout ) # ((\Controller|isJR~combout ) # ((\Controller|isJumpD~0_combout  & \IFIDREG|outInstruction [15])))

	.dataa(\Controller|isJumpD~0_combout ),
	.datab(\Controller|isJumpD~combout ),
	.datac(\Controller|isJR~combout ),
	.datad(\IFIDREG|outInstruction [15]),
	.cin(gnd),
	.combout(\Controller|isJumpD~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isJumpD~3 .lut_mask = 16'hFEFC;
defparam \Controller|isJumpD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneii_lcell_comb \Controller|isJumpD~4 (
// Equation(s):
// \Controller|isJumpD~4_combout  = (\IDEXREG|isEOR_IDEX~regout ) # ((\Controller|isJumpD~3_combout ) # ((\ALU16|A2|FA1615|FAO4|out1~0_combout  & \IDEXREG|isBranch_IDEX~regout )))

	.dataa(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.datab(\IDEXREG|isBranch_IDEX~regout ),
	.datac(\IDEXREG|isEOR_IDEX~regout ),
	.datad(\Controller|isJumpD~3_combout ),
	.cin(gnd),
	.combout(\Controller|isJumpD~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isJumpD~4 .lut_mask = 16'hFFF8;
defparam \Controller|isJumpD~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneii_lcell_comb \Controller|isJumpD~0 (
// Equation(s):
// \Controller|isJumpD~0_combout  = (\IFIDREG|outInstruction [13] & (\IFIDREG|outInstruction [14] & \IFIDREG|outInstruction [12]))

	.dataa(\IFIDREG|outInstruction [13]),
	.datab(vcc),
	.datac(\IFIDREG|outInstruction [14]),
	.datad(\IFIDREG|outInstruction [12]),
	.cin(gnd),
	.combout(\Controller|isJumpD~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isJumpD~0 .lut_mask = 16'hA000;
defparam \Controller|isJumpD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneii_lcell_comb \Controller|isJumpD~1 (
// Equation(s):
// \Controller|isJumpD~1_combout  = (!\IDEXREG|isEOR_IDEX~regout  & (\Controller|isJumpD~0_combout  & (!\Controller|isJumpD~combout  & !\Controller|isJR~combout )))

	.dataa(\IDEXREG|isEOR_IDEX~regout ),
	.datab(\Controller|isJumpD~0_combout ),
	.datac(\Controller|isJumpD~combout ),
	.datad(\Controller|isJR~combout ),
	.cin(gnd),
	.combout(\Controller|isJumpD~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isJumpD~1 .lut_mask = 16'h0004;
defparam \Controller|isJumpD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneii_lcell_comb \Controller|isJumpD~2 (
// Equation(s):
// \Controller|isJumpD~2_combout  = (\IFIDREG|outInstruction [15] & (\Controller|isJumpD~1_combout  & ((!\ALU16|A2|FA1615|FAO4|out1~0_combout ) # (!\IDEXREG|isBranch_IDEX~regout ))))

	.dataa(\IDEXREG|isBranch_IDEX~regout ),
	.datab(\IFIDREG|outInstruction [15]),
	.datac(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.datad(\Controller|isJumpD~1_combout ),
	.cin(gnd),
	.combout(\Controller|isJumpD~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isJumpD~2 .lut_mask = 16'h4C00;
defparam \Controller|isJumpD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneii_lcell_comb \Controller|isJumpD (
// Equation(s):
// \Controller|isJumpD~combout  = (\Controller|isJumpD~4_combout  & ((\Controller|isJumpD~2_combout ))) # (!\Controller|isJumpD~4_combout  & (\Controller|isJumpD~combout ))

	.dataa(\Controller|isJumpD~combout ),
	.datab(vcc),
	.datac(\Controller|isJumpD~4_combout ),
	.datad(\Controller|isJumpD~2_combout ),
	.cin(gnd),
	.combout(\Controller|isJumpD~combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isJumpD .lut_mask = 16'hFA0A;
defparam \Controller|isJumpD .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneii_lcell_comb \Controller|isReadDigit~0 (
// Equation(s):
// \Controller|isReadDigit~0_combout  = (!\IDEXREG|isEOR_IDEX~regout  & (!\Controller|isJR~combout  & !\Controller|isJumpD~combout ))

	.dataa(\IDEXREG|isEOR_IDEX~regout ),
	.datab(\Controller|isJR~combout ),
	.datac(vcc),
	.datad(\Controller|isJumpD~combout ),
	.cin(gnd),
	.combout(\Controller|isReadDigit~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isReadDigit~0 .lut_mask = 16'h0011;
defparam \Controller|isReadDigit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneii_lcell_comb \Controller|isLW~1 (
// Equation(s):
// \Controller|isLW~1_combout  = (\Controller|isLW~0_combout  & (\Controller|isReadDigit~0_combout  & ((!\ALU16|A2|FA1615|FAO4|out1~0_combout ) # (!\IDEXREG|isBranch_IDEX~regout ))))

	.dataa(\IDEXREG|isBranch_IDEX~regout ),
	.datab(\Controller|isLW~0_combout ),
	.datac(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.datad(\Controller|isReadDigit~0_combout ),
	.cin(gnd),
	.combout(\Controller|isLW~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isLW~1 .lut_mask = 16'h4C00;
defparam \Controller|isLW~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneii_lcell_comb \Controller|isLW (
// Equation(s):
// \Controller|isLW~combout  = (\Controller|isLW~2_combout  & ((\Controller|isLW~1_combout ))) # (!\Controller|isLW~2_combout  & (\Controller|isLW~combout ))

	.dataa(vcc),
	.datab(\Controller|isLW~combout ),
	.datac(\Controller|isLW~2_combout ),
	.datad(\Controller|isLW~1_combout ),
	.cin(gnd),
	.combout(\Controller|isLW~combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isLW .lut_mask = 16'hFC0C;
defparam \Controller|isLW .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N3
cycloneii_lcell_ff \IDEXREG|isLW_IDEX (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Controller|isLW~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|isLW_IDEX~regout ));

// Location: LCCOMB_X14_Y20_N26
cycloneii_lcell_comb \EXMEMREG|isLW_EXMEM~feeder (
// Equation(s):
// \EXMEMREG|isLW_EXMEM~feeder_combout  = \IDEXREG|isLW_IDEX~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXREG|isLW_IDEX~regout ),
	.cin(gnd),
	.combout(\EXMEMREG|isLW_EXMEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|isLW_EXMEM~feeder .lut_mask = 16'hFF00;
defparam \EXMEMREG|isLW_EXMEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N27
cycloneii_lcell_ff \EXMEMREG|isLW_EXMEM (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|isLW_EXMEM~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|isLW_EXMEM~regout ));

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[0]));
// synopsys translate_off
defparam \instr[0]~I .input_async_reset = "none";
defparam \instr[0]~I .input_power_up = "low";
defparam \instr[0]~I .input_register_mode = "none";
defparam \instr[0]~I .input_sync_reset = "none";
defparam \instr[0]~I .oe_async_reset = "none";
defparam \instr[0]~I .oe_power_up = "low";
defparam \instr[0]~I .oe_register_mode = "none";
defparam \instr[0]~I .oe_sync_reset = "none";
defparam \instr[0]~I .operation_mode = "input";
defparam \instr[0]~I .output_async_reset = "none";
defparam \instr[0]~I .output_power_up = "low";
defparam \instr[0]~I .output_register_mode = "none";
defparam \instr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N22
cycloneii_lcell_comb \IFIDREG|outInstruction[0] (
// Equation(s):
// \IFIDREG|outInstruction [0] = (\clock~combout  & ((\instr~combout [0]))) # (!\clock~combout  & (\IFIDREG|outInstruction [0]))

	.dataa(vcc),
	.datab(\IFIDREG|outInstruction [0]),
	.datac(\instr~combout [0]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [0]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[0] .lut_mask = 16'hF0CC;
defparam \IFIDREG|outInstruction[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneii_lcell_comb \ALUController|Mux2~0 (
// Equation(s):
// \ALUController|Mux2~0_combout  = (!\IFIDREG|outInstruction [13] & (!\IFIDREG|outInstruction [15] & (!\IFIDREG|outInstruction [14] & !\IFIDREG|outInstruction [12])))

	.dataa(\IFIDREG|outInstruction [13]),
	.datab(\IFIDREG|outInstruction [15]),
	.datac(\IFIDREG|outInstruction [14]),
	.datad(\IFIDREG|outInstruction [12]),
	.cin(gnd),
	.combout(\ALUController|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUController|Mux2~0 .lut_mask = 16'h0001;
defparam \ALUController|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N24
cycloneii_lcell_comb \ALUController|Mux3~0 (
// Equation(s):
// \ALUController|Mux3~0_combout  = (\IFIDREG|outInstruction [12]) # ((\IFIDREG|outInstruction [0] & \ALUController|Mux2~0_combout ))

	.dataa(vcc),
	.datab(\IFIDREG|outInstruction [0]),
	.datac(\ALUController|Mux2~0_combout ),
	.datad(\IFIDREG|outInstruction [12]),
	.cin(gnd),
	.combout(\ALUController|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUController|Mux3~0 .lut_mask = 16'hFFC0;
defparam \ALUController|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y21_N25
cycloneii_lcell_ff \IDEXREG|ALUFunc_IDEX[0] (
	.clk(\clock~combout ),
	.datain(\ALUController|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|ALUFunc_IDEX [0]));

// Location: LCCOMB_X14_Y21_N24
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:14:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:14:AND160|out1~combout  = (\ALUInput2|out0 [14] & !\IDEXREG|ALUFunc_IDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALUInput2|out0 [14]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:14:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:14:AND160|out1 .lut_mask = 16'h00F0;
defparam \ALU16|A1|M11|and_loop:14:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[5]));
// synopsys translate_off
defparam \instr[5]~I .input_async_reset = "none";
defparam \instr[5]~I .input_power_up = "low";
defparam \instr[5]~I .input_register_mode = "none";
defparam \instr[5]~I .input_sync_reset = "none";
defparam \instr[5]~I .oe_async_reset = "none";
defparam \instr[5]~I .oe_power_up = "low";
defparam \instr[5]~I .oe_register_mode = "none";
defparam \instr[5]~I .oe_sync_reset = "none";
defparam \instr[5]~I .operation_mode = "input";
defparam \instr[5]~I .output_async_reset = "none";
defparam \instr[5]~I .output_power_up = "low";
defparam \instr[5]~I .output_register_mode = "none";
defparam \instr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneii_lcell_comb \IFIDREG|outInstruction[5] (
// Equation(s):
// \IFIDREG|outInstruction [5] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [5])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\IFIDREG|outInstruction [5])))

	.dataa(vcc),
	.datab(\instr~combout [5]),
	.datac(\IFIDREG|outInstruction [5]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [5]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[5] .lut_mask = 16'hCCF0;
defparam \IFIDREG|outInstruction[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y20_N1
cycloneii_lcell_ff \IDEXREG|jumpShortAddress_IDEX[5] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\IFIDREG|outInstruction [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|jumpShortAddress_IDEX [5]));

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[6]));
// synopsys translate_off
defparam \instr[6]~I .input_async_reset = "none";
defparam \instr[6]~I .input_power_up = "low";
defparam \instr[6]~I .input_register_mode = "none";
defparam \instr[6]~I .input_sync_reset = "none";
defparam \instr[6]~I .oe_async_reset = "none";
defparam \instr[6]~I .oe_power_up = "low";
defparam \instr[6]~I .oe_register_mode = "none";
defparam \instr[6]~I .oe_sync_reset = "none";
defparam \instr[6]~I .operation_mode = "input";
defparam \instr[6]~I .output_async_reset = "none";
defparam \instr[6]~I .output_power_up = "low";
defparam \instr[6]~I .output_register_mode = "none";
defparam \instr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N14
cycloneii_lcell_comb \IFIDREG|outInstruction[6] (
// Equation(s):
// \IFIDREG|outInstruction [6] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [6])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\IFIDREG|outInstruction [6])))

	.dataa(vcc),
	.datab(\instr~combout [6]),
	.datac(\IFIDREG|outInstruction [6]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [6]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[6] .lut_mask = 16'hCCF0;
defparam \IFIDREG|outInstruction[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N10
cycloneii_lcell_comb \Controller|isR~0 (
// Equation(s):
// \Controller|isR~0_combout  = (\Controller|isReadDigit~0_combout  & (\ALUController|Mux2~0_combout  & ((!\ALU16|A2|FA1615|FAO4|out1~0_combout ) # (!\IDEXREG|isBranch_IDEX~regout ))))

	.dataa(\IDEXREG|isBranch_IDEX~regout ),
	.datab(\Controller|isReadDigit~0_combout ),
	.datac(\ALUController|Mux2~0_combout ),
	.datad(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\Controller|isR~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isR~0 .lut_mask = 16'h40C0;
defparam \Controller|isR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneii_lcell_comb \Controller|isR~1 (
// Equation(s):
// \Controller|isR~1_combout  = (\IFIDREG|outInstruction [12] & (\IFIDREG|outInstruction [14] $ (((\IFIDREG|outInstruction [13]) # (\IFIDREG|outInstruction [15]))))) # (!\IFIDREG|outInstruction [12] & ((\IFIDREG|outInstruction [15]) # 
// ((!\IFIDREG|outInstruction [13] & !\IFIDREG|outInstruction [14]))))

	.dataa(\IFIDREG|outInstruction [13]),
	.datab(\IFIDREG|outInstruction [15]),
	.datac(\IFIDREG|outInstruction [14]),
	.datad(\IFIDREG|outInstruction [12]),
	.cin(gnd),
	.combout(\Controller|isR~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isR~1 .lut_mask = 16'h1ECD;
defparam \Controller|isR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneii_lcell_comb \Controller|isR~2 (
// Equation(s):
// \Controller|isR~2_combout  = (\Controller|isR~1_combout ) # ((\Controller|isReadDigit~2_combout ) # ((\ALU16|A2|FA1615|FAO4|out1~0_combout  & \IDEXREG|isBranch_IDEX~regout )))

	.dataa(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.datab(\Controller|isR~1_combout ),
	.datac(\IDEXREG|isBranch_IDEX~regout ),
	.datad(\Controller|isReadDigit~2_combout ),
	.cin(gnd),
	.combout(\Controller|isR~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isR~2 .lut_mask = 16'hFFEC;
defparam \Controller|isR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N22
cycloneii_lcell_comb \Controller|isR (
// Equation(s):
// \Controller|isR~combout  = (\Controller|isR~2_combout  & ((\Controller|isR~0_combout ))) # (!\Controller|isR~2_combout  & (\Controller|isR~combout ))

	.dataa(vcc),
	.datab(\Controller|isR~combout ),
	.datac(\Controller|isR~0_combout ),
	.datad(\Controller|isR~2_combout ),
	.cin(gnd),
	.combout(\Controller|isR~combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isR .lut_mask = 16'hF0CC;
defparam \Controller|isR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N30
cycloneii_lcell_comb \R2AD|out0[0]~1 (
// Equation(s):
// \R2AD|out0[0]~1_combout  = (\Controller|isR~combout  & ((\IFIDREG|outInstruction [6]))) # (!\Controller|isR~combout  & (\IFIDREG|outInstruction [3]))

	.dataa(\IFIDREG|outInstruction [3]),
	.datab(vcc),
	.datac(\IFIDREG|outInstruction [6]),
	.datad(\Controller|isR~combout ),
	.cin(gnd),
	.combout(\R2AD|out0[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R2AD|out0[0]~1 .lut_mask = 16'hF0AA;
defparam \R2AD|out0[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y20_N5
cycloneii_lcell_ff \IDEXREG|R2AD_IDEX[0] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\R2AD|out0[0]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2AD_IDEX [0]));

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[7]));
// synopsys translate_off
defparam \instr[7]~I .input_async_reset = "none";
defparam \instr[7]~I .input_power_up = "low";
defparam \instr[7]~I .input_register_mode = "none";
defparam \instr[7]~I .input_sync_reset = "none";
defparam \instr[7]~I .oe_async_reset = "none";
defparam \instr[7]~I .oe_power_up = "low";
defparam \instr[7]~I .oe_register_mode = "none";
defparam \instr[7]~I .oe_sync_reset = "none";
defparam \instr[7]~I .operation_mode = "input";
defparam \instr[7]~I .output_async_reset = "none";
defparam \instr[7]~I .output_power_up = "low";
defparam \instr[7]~I .output_register_mode = "none";
defparam \instr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N28
cycloneii_lcell_comb \IFIDREG|outInstruction[7] (
// Equation(s):
// \IFIDREG|outInstruction [7] = (GLOBAL(\clock~clkctrl_outclk ) & ((\instr~combout [7]))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\IFIDREG|outInstruction [7]))

	.dataa(vcc),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\instr~combout [7]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [7]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[7] .lut_mask = 16'hF0CC;
defparam \IFIDREG|outInstruction[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneii_lcell_comb \IFIDREG|outInstruction[4] (
// Equation(s):
// \IFIDREG|outInstruction [4] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [4])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\IFIDREG|outInstruction [4])))

	.dataa(\instr~combout [4]),
	.datab(vcc),
	.datac(\IFIDREG|outInstruction [4]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [4]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[4] .lut_mask = 16'hAAF0;
defparam \IFIDREG|outInstruction[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N16
cycloneii_lcell_comb \R2AD|out0[1]~0 (
// Equation(s):
// \R2AD|out0[1]~0_combout  = (\Controller|isR~combout  & (\IFIDREG|outInstruction [7])) # (!\Controller|isR~combout  & ((\IFIDREG|outInstruction [4])))

	.dataa(vcc),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\IFIDREG|outInstruction [4]),
	.datad(\Controller|isR~combout ),
	.cin(gnd),
	.combout(\R2AD|out0[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2AD|out0[1]~0 .lut_mask = 16'hCCF0;
defparam \R2AD|out0[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N29
cycloneii_lcell_ff \IDEXREG|R2AD_IDEX[1] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\R2AD|out0[1]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2AD_IDEX [1]));

// Location: LCFF_X10_Y20_N15
cycloneii_lcell_ff \EXMEMREG|RegAD_EXMEM[1] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\IDEXREG|R2AD_IDEX [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|RegAD_EXMEM [1]));

// Location: LCFF_X10_Y20_N31
cycloneii_lcell_ff \MEMWBREG|writeAD[1] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\EXMEMREG|RegAD_EXMEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeAD [1]));

// Location: LCFF_X10_Y20_N3
cycloneii_lcell_ff \EXMEMREG|RegAD_EXMEM[0] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\IDEXREG|R2AD_IDEX [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|RegAD_EXMEM [0]));

// Location: LCFF_X10_Y20_N9
cycloneii_lcell_ff \MEMWBREG|writeAD[0] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\EXMEMREG|RegAD_EXMEM [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeAD [0]));

// Location: LCCOMB_X10_Y20_N30
cycloneii_lcell_comb \ALUInput2|out0[3]~2 (
// Equation(s):
// \ALUInput2|out0[3]~2_combout  = (\IDEXREG|R2AD_IDEX [1] & (\MEMWBREG|writeAD [1] & (\IDEXREG|R2AD_IDEX [0] $ (!\MEMWBREG|writeAD [0])))) # (!\IDEXREG|R2AD_IDEX [1] & (!\MEMWBREG|writeAD [1] & (\IDEXREG|R2AD_IDEX [0] $ (!\MEMWBREG|writeAD [0]))))

	.dataa(\IDEXREG|R2AD_IDEX [1]),
	.datab(\IDEXREG|R2AD_IDEX [0]),
	.datac(\MEMWBREG|writeAD [1]),
	.datad(\MEMWBREG|writeAD [0]),
	.cin(gnd),
	.combout(\ALUInput2|out0[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[3]~2 .lut_mask = 16'h8421;
defparam \ALUInput2|out0[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N19
cycloneii_lcell_ff \IDEXREG|isR_IDEX (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\Controller|isR~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|isR_IDEX~regout ));

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[8]));
// synopsys translate_off
defparam \instr[8]~I .input_async_reset = "none";
defparam \instr[8]~I .input_power_up = "low";
defparam \instr[8]~I .input_register_mode = "none";
defparam \instr[8]~I .input_sync_reset = "none";
defparam \instr[8]~I .oe_async_reset = "none";
defparam \instr[8]~I .oe_power_up = "low";
defparam \instr[8]~I .oe_register_mode = "none";
defparam \instr[8]~I .oe_sync_reset = "none";
defparam \instr[8]~I .operation_mode = "input";
defparam \instr[8]~I .output_async_reset = "none";
defparam \instr[8]~I .output_power_up = "low";
defparam \instr[8]~I .output_register_mode = "none";
defparam \instr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N26
cycloneii_lcell_comb \IFIDREG|outInstruction[8] (
// Equation(s):
// \IFIDREG|outInstruction [8] = (GLOBAL(\clock~clkctrl_outclk ) & ((\instr~combout [8]))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\IFIDREG|outInstruction [8]))

	.dataa(vcc),
	.datab(\IFIDREG|outInstruction [8]),
	.datac(\instr~combout [8]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [8]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[8] .lut_mask = 16'hF0CC;
defparam \IFIDREG|outInstruction[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N4
cycloneii_lcell_comb \R2AD|out0[2]~2 (
// Equation(s):
// \R2AD|out0[2]~2_combout  = (\Controller|isR~combout  & ((\IFIDREG|outInstruction [8]))) # (!\Controller|isR~combout  & (\IFIDREG|outInstruction [5]))

	.dataa(\IFIDREG|outInstruction [5]),
	.datab(vcc),
	.datac(\IFIDREG|outInstruction [8]),
	.datad(\Controller|isR~combout ),
	.cin(gnd),
	.combout(\R2AD|out0[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R2AD|out0[2]~2 .lut_mask = 16'hF0AA;
defparam \R2AD|out0[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N13
cycloneii_lcell_ff \IDEXREG|R2AD_IDEX[2] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\R2AD|out0[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2AD_IDEX [2]));

// Location: LCCOMB_X10_Y20_N2
cycloneii_lcell_comb \ALUInput2|out0[3]~0 (
// Equation(s):
// \ALUInput2|out0[3]~0_combout  = (\EXMEMREG|RegAD_EXMEM [1] & ((\IDEXREG|R2AD_IDEX [0] $ (\EXMEMREG|RegAD_EXMEM [0])) # (!\IDEXREG|R2AD_IDEX [1]))) # (!\EXMEMREG|RegAD_EXMEM [1] & ((\IDEXREG|R2AD_IDEX [1]) # (\IDEXREG|R2AD_IDEX [0] $ (\EXMEMREG|RegAD_EXMEM 
// [0]))))

	.dataa(\EXMEMREG|RegAD_EXMEM [1]),
	.datab(\IDEXREG|R2AD_IDEX [0]),
	.datac(\EXMEMREG|RegAD_EXMEM [0]),
	.datad(\IDEXREG|R2AD_IDEX [1]),
	.cin(gnd),
	.combout(\ALUInput2|out0[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[3]~0 .lut_mask = 16'h7DBE;
defparam \ALUInput2|out0[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N12
cycloneii_lcell_comb \ALUInput2|out0[3]~1 (
// Equation(s):
// \ALUInput2|out0[3]~1_combout  = (!\IDEXREG|isR_IDEX~regout  & ((\ALUInput2|out0[3]~0_combout ) # (\EXMEMREG|RegAD_EXMEM [2] $ (\IDEXREG|R2AD_IDEX [2]))))

	.dataa(\EXMEMREG|RegAD_EXMEM [2]),
	.datab(\IDEXREG|isR_IDEX~regout ),
	.datac(\IDEXREG|R2AD_IDEX [2]),
	.datad(\ALUInput2|out0[3]~0_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[3]~1 .lut_mask = 16'h3312;
defparam \ALUInput2|out0[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N18
cycloneii_lcell_comb \ALUInput2|out0[3]~3 (
// Equation(s):
// \ALUInput2|out0[3]~3_combout  = (\ALUInput2|out0[3]~1_combout  & (!\ForwardUnit|Equal3~0_combout  & (\ALUInput2|out0[3]~2_combout ))) # (!\ALUInput2|out0[3]~1_combout  & (((!\IDEXREG|isR_IDEX~regout ))))

	.dataa(\ForwardUnit|Equal3~0_combout ),
	.datab(\ALUInput2|out0[3]~2_combout ),
	.datac(\IDEXREG|isR_IDEX~regout ),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[3]~3 .lut_mask = 16'h440F;
defparam \ALUInput2|out0[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneii_lcell_comb \ALUInput2|out0[13]~17 (
// Equation(s):
// \ALUInput2|out0[13]~17_combout  = (\ALUInput2|out0[3]~3_combout  & (\result_MEMWB2|out0[13]~17_combout  & ((!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[3]~3_combout  & (((\IDEXREG|jumpShortAddress_IDEX [5]) # (\ALUInput2|out0[3]~1_combout ))))

	.dataa(\result_MEMWB2|out0[13]~17_combout ),
	.datab(\IDEXREG|jumpShortAddress_IDEX [5]),
	.datac(\ALUInput2|out0[3]~3_combout ),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[13]~17 .lut_mask = 16'h0FAC;
defparam \ALUInput2|out0[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N12
cycloneii_lcell_comb \IDEXREG|R2Reg_IDEX[13]~1 (
// Equation(s):
// \IDEXREG|R2Reg_IDEX[13]~1_combout  = (\R2AD|out0[1]~0_combout  & ((\Controller|isR~combout  & ((!\IFIDREG|outInstruction [8]))) # (!\Controller|isR~combout  & (!\IFIDREG|outInstruction [5]))))

	.dataa(\IFIDREG|outInstruction [5]),
	.datab(\Controller|isR~combout ),
	.datac(\R2AD|out0[1]~0_combout ),
	.datad(\IFIDREG|outInstruction [8]),
	.cin(gnd),
	.combout(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXREG|R2Reg_IDEX[13]~1 .lut_mask = 16'h10D0;
defparam \IDEXREG|R2Reg_IDEX[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N2
cycloneii_lcell_comb \IDEXREG|R2Reg_IDEX[13]~0 (
// Equation(s):
// \IDEXREG|R2Reg_IDEX[13]~0_combout  = (\R2AD|out0[2]~2_combout ) # ((\R2AD|out0[1]~0_combout  & \R2AD|out0[0]~1_combout ))

	.dataa(vcc),
	.datab(\R2AD|out0[2]~2_combout ),
	.datac(\R2AD|out0[1]~0_combout ),
	.datad(\R2AD|out0[0]~1_combout ),
	.cin(gnd),
	.combout(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXREG|R2Reg_IDEX[13]~0 .lut_mask = 16'hFCCC;
defparam \IDEXREG|R2Reg_IDEX[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[13]~16 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[13]~16_combout  = (\ALUInput1|out0 [13] & ((\IDEXREG|ALUFunc_IDEX [0]) # (\ALUInput2|out0 [13]))) # (!\ALUInput1|out0 [13] & (\IDEXREG|ALUFunc_IDEX [0] & \ALUInput2|out0 [13]))

	.dataa(\ALUInput1|out0 [13]),
	.datab(vcc),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\ALUInput2|out0 [13]),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[13]~16 .lut_mask = 16'hFAA0;
defparam \EXMEMREG|Result_EXMEM[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:13:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:13:AND160|out1~combout  = (\ALUInput2|out0 [13] & !\IDEXREG|ALUFunc_IDEX [0])

	.dataa(vcc),
	.datab(\ALUInput2|out0 [13]),
	.datac(vcc),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:13:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:13:AND160|out1 .lut_mask = 16'h00CC;
defparam \ALU16|A1|M11|and_loop:13:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock2~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock2));
// synopsys translate_off
defparam \clock2~I .input_async_reset = "none";
defparam \clock2~I .input_power_up = "low";
defparam \clock2~I .input_register_mode = "none";
defparam \clock2~I .input_sync_reset = "none";
defparam \clock2~I .oe_async_reset = "none";
defparam \clock2~I .oe_power_up = "low";
defparam \clock2~I .oe_register_mode = "none";
defparam \clock2~I .oe_sync_reset = "none";
defparam \clock2~I .operation_mode = "input";
defparam \clock2~I .output_async_reset = "none";
defparam \clock2~I .output_power_up = "low";
defparam \clock2~I .output_register_mode = "none";
defparam \clock2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N24
cycloneii_lcell_comb \RegisterFile|G0|Mux3~2 (
// Equation(s):
// \RegisterFile|G0|Mux3~2_combout  = (!\MEMWBREG|writeAD [2] & (\MEMWBREG|writeAD [1] & (\MEMWBREG|writeAD [0] & \clock2~combout )))

	.dataa(\MEMWBREG|writeAD [2]),
	.datab(\MEMWBREG|writeAD [1]),
	.datac(\MEMWBREG|writeAD [0]),
	.datad(\clock2~combout ),
	.cin(gnd),
	.combout(\RegisterFile|G0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G0|Mux3~2 .lut_mask = 16'h4000;
defparam \RegisterFile|G0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[12]));
// synopsys translate_off
defparam \fromData[12]~I .input_async_reset = "none";
defparam \fromData[12]~I .input_power_up = "low";
defparam \fromData[12]~I .input_register_mode = "none";
defparam \fromData[12]~I .input_sync_reset = "none";
defparam \fromData[12]~I .oe_async_reset = "none";
defparam \fromData[12]~I .oe_power_up = "low";
defparam \fromData[12]~I .oe_register_mode = "none";
defparam \fromData[12]~I .oe_sync_reset = "none";
defparam \fromData[12]~I .operation_mode = "input";
defparam \fromData[12]~I .output_async_reset = "none";
defparam \fromData[12]~I .output_power_up = "low";
defparam \fromData[12]~I .output_register_mode = "none";
defparam \fromData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N4
cycloneii_lcell_comb \IDEXREG|R1Reg_IDEX[1]~0 (
// Equation(s):
// \IDEXREG|R1Reg_IDEX[1]~0_combout  = (\IFIDREG|outInstruction [7] & !\IFIDREG|outInstruction [8])

	.dataa(vcc),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(vcc),
	.datad(\IFIDREG|outInstruction [8]),
	.cin(gnd),
	.combout(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXREG|R1Reg_IDEX[1]~0 .lut_mask = 16'h00CC;
defparam \IDEXREG|R1Reg_IDEX[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N16
cycloneii_lcell_comb \RegisterFile|G0|Mux3~0 (
// Equation(s):
// \RegisterFile|G0|Mux3~0_combout  = (!\MEMWBREG|writeAD [2] & (!\MEMWBREG|writeAD [1] & (\MEMWBREG|writeAD [0] & \clock2~combout )))

	.dataa(\MEMWBREG|writeAD [2]),
	.datab(\MEMWBREG|writeAD [1]),
	.datac(\MEMWBREG|writeAD [0]),
	.datad(\clock2~combout ),
	.cin(gnd),
	.combout(\RegisterFile|G0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G0|Mux3~0 .lut_mask = 16'h1000;
defparam \RegisterFile|G0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N8
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:12:REG0|p4~0_combout  = (\MEMWBREG|writeData [12] & ((\RegisterFile|G2|reg_loop:12:REG0|p4~0_combout ) # ((\RegisterFile|G2|reg_loop:12:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:12:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:12:REG0|p1~0_combout ),
	.datad(\MEMWBREG|writeData [12]),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:12:REG0|p4~0 .lut_mask = 16'hFB00;
defparam \RegisterFile|G2|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N20
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:12:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:12:REG0|p1~0_combout ) # (\RegisterFile|G2|reg_loop:12:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G2|reg_loop:12:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G2|reg_loop:12:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:12:REG0|p1~0 .lut_mask = 16'hFA00;
defparam \RegisterFile|G2|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N16
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:12:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:12:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:12:REG0|p5~0_combout ) # ((!\RegisterFile|G2|reg_loop:12:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:12:REG0|p5~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:12:REG0|p1~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:12:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:12:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G2|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y20_N17
cycloneii_lcell_ff \EXMEMREG|RegAD_EXMEM[2] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\IDEXREG|R2AD_IDEX [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|RegAD_EXMEM [2]));

// Location: LCFF_X10_Y20_N5
cycloneii_lcell_ff \MEMWBREG|writeAD[2] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\EXMEMREG|RegAD_EXMEM [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeAD [2]));

// Location: LCCOMB_X9_Y23_N28
cycloneii_lcell_comb \RegisterFile|G0|Mux3~1 (
// Equation(s):
// \RegisterFile|G0|Mux3~1_combout  = (!\MEMWBREG|writeAD [0] & (\MEMWBREG|writeAD [1] & (!\MEMWBREG|writeAD [2] & \clock2~combout )))

	.dataa(\MEMWBREG|writeAD [0]),
	.datab(\MEMWBREG|writeAD [1]),
	.datac(\MEMWBREG|writeAD [2]),
	.datad(\clock2~combout ),
	.cin(gnd),
	.combout(\RegisterFile|G0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G0|Mux3~1 .lut_mask = 16'h0400;
defparam \RegisterFile|G0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N8
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:12:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:12:REG0|p1~0_combout ) # (\RegisterFile|G3|reg_loop:12:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G3|reg_loop:12:REG0|p1~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:12:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:12:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \RegisterFile|G3|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N18
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:12:REG0|p4~0_combout  = (\MEMWBREG|writeData [12] & ((\RegisterFile|G3|reg_loop:12:REG0|p4~0_combout ) # ((\RegisterFile|G3|reg_loop:12:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:12:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:12:REG0|p1~0_combout ),
	.datad(\MEMWBREG|writeData [12]),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:12:REG0|p4~0 .lut_mask = 16'hFB00;
defparam \RegisterFile|G3|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N18
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:12:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:12:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:12:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~1_combout  & !\RegisterFile|G3|reg_loop:12:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:12:REG0|p1~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:12:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~1_combout ),
	.datad(\RegisterFile|G3|reg_loop:12:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:12:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G3|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N24
cycloneii_lcell_comb \RegisterFile|G9|Mux3~2 (
// Equation(s):
// \RegisterFile|G9|Mux3~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & (\IDEXREG|R1Reg_IDEX[1]~0_combout )) # (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((!\RegisterFile|G3|reg_loop:12:REG0|p5~0_combout ))) # 
// (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (!\RegisterFile|G2|reg_loop:12:REG0|p5~0_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:12:REG0|p5~0_combout ),
	.datad(\RegisterFile|G3|reg_loop:12:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux3~2 .lut_mask = 16'h89CD;
defparam \RegisterFile|G9|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N6
cycloneii_lcell_comb \RegisterFile|G0|Mux3~4 (
// Equation(s):
// \RegisterFile|G0|Mux3~4_combout  = (\clock2~combout  & (\MEMWBREG|writeAD [2] & (!\MEMWBREG|writeAD [1] & \MEMWBREG|writeAD [0])))

	.dataa(\clock2~combout ),
	.datab(\MEMWBREG|writeAD [2]),
	.datac(\MEMWBREG|writeAD [1]),
	.datad(\MEMWBREG|writeAD [0]),
	.cin(gnd),
	.combout(\RegisterFile|G0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G0|Mux3~4 .lut_mask = 16'h0800;
defparam \RegisterFile|G0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N14
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:12:REG0|p4~0_combout  = (\MEMWBREG|writeData [12] & ((\RegisterFile|G6|reg_loop:12:REG0|p1~0_combout ) # ((\RegisterFile|G6|reg_loop:12:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:12:REG0|p1~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:12:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\MEMWBREG|writeData [12]),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:12:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G6|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N20
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:12:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:12:REG0|p1~0_combout ) # (\RegisterFile|G6|reg_loop:12:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G6|reg_loop:12:REG0|p1~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:12:REG0|p4~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:12:REG0|p1~0 .lut_mask = 16'hEE00;
defparam \RegisterFile|G6|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N14
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:12:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:12:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:12:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~4_combout  & !\RegisterFile|G6|reg_loop:12:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:12:REG0|p5~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:12:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:12:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:12:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G6|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N16
cycloneii_lcell_comb \RegisterFile|G0|Mux3~5 (
// Equation(s):
// \RegisterFile|G0|Mux3~5_combout  = (!\MEMWBREG|writeAD [0] & (\MEMWBREG|writeAD [1] & (\MEMWBREG|writeAD [2] & \clock2~combout )))

	.dataa(\MEMWBREG|writeAD [0]),
	.datab(\MEMWBREG|writeAD [1]),
	.datac(\MEMWBREG|writeAD [2]),
	.datad(\clock2~combout ),
	.cin(gnd),
	.combout(\RegisterFile|G0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G0|Mux3~5 .lut_mask = 16'h4000;
defparam \RegisterFile|G0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N10
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:12:REG0|p4~0_combout  = (\MEMWBREG|writeData [12] & ((\RegisterFile|G7|reg_loop:12:REG0|p4~0_combout ) # ((\RegisterFile|G7|reg_loop:12:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:12:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~5_combout ),
	.datac(\RegisterFile|G7|reg_loop:12:REG0|p1~0_combout ),
	.datad(\MEMWBREG|writeData [12]),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:12:REG0|p4~0 .lut_mask = 16'hFB00;
defparam \RegisterFile|G7|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N4
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:12:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:12:REG0|p4~0_combout ) # (\RegisterFile|G7|reg_loop:12:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G7|reg_loop:12:REG0|p4~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:12:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:12:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \RegisterFile|G7|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N20
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:12:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:12:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:12:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~5_combout  & !\RegisterFile|G7|reg_loop:12:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:12:REG0|p5~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:12:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\RegisterFile|G7|reg_loop:12:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:12:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G7|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N26
cycloneii_lcell_comb \RegisterFile|G0|Mux3~3 (
// Equation(s):
// \RegisterFile|G0|Mux3~3_combout  = (!\MEMWBREG|writeAD [0] & (\MEMWBREG|writeAD [2] & (!\MEMWBREG|writeAD [1] & \clock2~combout )))

	.dataa(\MEMWBREG|writeAD [0]),
	.datab(\MEMWBREG|writeAD [2]),
	.datac(\MEMWBREG|writeAD [1]),
	.datad(\clock2~combout ),
	.cin(gnd),
	.combout(\RegisterFile|G0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G0|Mux3~3 .lut_mask = 16'h0400;
defparam \RegisterFile|G0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N26
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:12:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:12:REG0|p1~0_combout ) # (\RegisterFile|G5|reg_loop:12:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G5|reg_loop:12:REG0|p1~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:12:REG0|p4~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:12:REG0|p1~0 .lut_mask = 16'hEE00;
defparam \RegisterFile|G5|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N6
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:12:REG0|p4~0_combout  = (\MEMWBREG|writeData [12] & ((\RegisterFile|G5|reg_loop:12:REG0|p4~0_combout ) # ((\RegisterFile|G5|reg_loop:12:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:12:REG0|p4~0_combout ),
	.datab(\MEMWBREG|writeData [12]),
	.datac(\RegisterFile|G5|reg_loop:12:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:12:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \RegisterFile|G5|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N14
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:12:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:12:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:12:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~3_combout  & !\RegisterFile|G5|reg_loop:12:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:12:REG0|p1~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:12:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:12:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:12:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G5|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N22
cycloneii_lcell_comb \RegisterFile|G9|Mux3~0 (
// Equation(s):
// \RegisterFile|G9|Mux3~0_combout  = (\IFIDREG|outInstruction [7] & ((\IFIDREG|outInstruction [6]) # ((!\RegisterFile|G7|reg_loop:12:REG0|p5~0_combout )))) # (!\IFIDREG|outInstruction [7] & (!\IFIDREG|outInstruction [6] & 
// ((!\RegisterFile|G5|reg_loop:12:REG0|p5~0_combout ))))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\RegisterFile|G7|reg_loop:12:REG0|p5~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:12:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux3~0 .lut_mask = 16'h8A9B;
defparam \RegisterFile|G9|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N26
cycloneii_lcell_comb \RegisterFile|G9|Mux3~1 (
// Equation(s):
// \RegisterFile|G9|Mux3~1_combout  = (\IFIDREG|outInstruction [6] & ((\RegisterFile|G9|Mux3~0_combout  & (!\RegisterFile|G8|reg_loop:12:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux3~0_combout  & ((!\RegisterFile|G6|reg_loop:12:REG0|p5~0_combout ))))) # 
// (!\IFIDREG|outInstruction [6] & (((\RegisterFile|G9|Mux3~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:12:REG0|p5~0_combout ),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\RegisterFile|G6|reg_loop:12:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux3~1 .lut_mask = 16'h770C;
defparam \RegisterFile|G9|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N28
cycloneii_lcell_comb \RegisterFile|G9|Mux3~3 (
// Equation(s):
// \RegisterFile|G9|Mux3~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\RegisterFile|G9|Mux3~2_combout  & (!\RegisterFile|G4|reg_loop:12:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux3~2_combout  & ((\RegisterFile|G9|Mux3~1_combout ))))) # 
// (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (((\RegisterFile|G9|Mux3~2_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\RegisterFile|G4|reg_loop:12:REG0|p5~0_combout ),
	.datac(\RegisterFile|G9|Mux3~2_combout ),
	.datad(\RegisterFile|G9|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux3~3 .lut_mask = 16'h7A70;
defparam \RegisterFile|G9|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N0
cycloneii_lcell_comb \RegisterFile|G9|Mux3~4 (
// Equation(s):
// \RegisterFile|G9|Mux3~4_combout  = (\RegisterFile|G9|Mux3~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # ((\IFIDREG|outInstruction [6]) # (\IDEXREG|R1Reg_IDEX[1]~0_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datad(\RegisterFile|G9|Mux3~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux3~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y21_N1
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[12] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux3~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [12]));

// Location: LCCOMB_X10_Y20_N28
cycloneii_lcell_comb \ForwardUnit|Equal1~0 (
// Equation(s):
// \ForwardUnit|Equal1~0_combout  = \IDEXREG|jumpShortAddress_IDEX [8] $ (\MEMWBREG|writeAD [2])

	.dataa(\IDEXREG|jumpShortAddress_IDEX [8]),
	.datab(\MEMWBREG|writeAD [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ForwardUnit|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ForwardUnit|Equal1~0 .lut_mask = 16'h6666;
defparam \ForwardUnit|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N2
cycloneii_lcell_comb \IDEXREG|jumpShortAddress_IDEX[7]~feeder (
// Equation(s):
// \IDEXREG|jumpShortAddress_IDEX[7]~feeder_combout  = \IFIDREG|outInstruction [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IFIDREG|outInstruction [7]),
	.cin(gnd),
	.combout(\IDEXREG|jumpShortAddress_IDEX[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXREG|jumpShortAddress_IDEX[7]~feeder .lut_mask = 16'hFF00;
defparam \IDEXREG|jumpShortAddress_IDEX[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y20_N3
cycloneii_lcell_ff \IDEXREG|jumpShortAddress_IDEX[7] (
	.clk(\clock~combout ),
	.datain(\IDEXREG|jumpShortAddress_IDEX[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|jumpShortAddress_IDEX [7]));

// Location: LCCOMB_X10_Y20_N8
cycloneii_lcell_comb \ALUInput1|out0[11]~2 (
// Equation(s):
// \ALUInput1|out0[11]~2_combout  = (\IDEXREG|jumpShortAddress_IDEX [6] & (\MEMWBREG|writeAD [0] & (\MEMWBREG|writeAD [1] $ (!\IDEXREG|jumpShortAddress_IDEX [7])))) # (!\IDEXREG|jumpShortAddress_IDEX [6] & (!\MEMWBREG|writeAD [0] & (\MEMWBREG|writeAD [1] $ 
// (!\IDEXREG|jumpShortAddress_IDEX [7]))))

	.dataa(\IDEXREG|jumpShortAddress_IDEX [6]),
	.datab(\MEMWBREG|writeAD [1]),
	.datac(\MEMWBREG|writeAD [0]),
	.datad(\IDEXREG|jumpShortAddress_IDEX [7]),
	.cin(gnd),
	.combout(\ALUInput1|out0[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[11]~2 .lut_mask = 16'h8421;
defparam \ALUInput1|out0[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y20_N13
cycloneii_lcell_ff \IDEXREG|jumpShortAddress_IDEX[6] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\IFIDREG|outInstruction [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|jumpShortAddress_IDEX [6]));

// Location: LCCOMB_X10_Y20_N14
cycloneii_lcell_comb \ALUInput1|out0[11]~0 (
// Equation(s):
// \ALUInput1|out0[11]~0_combout  = (\IDEXREG|jumpShortAddress_IDEX [7] & ((\EXMEMREG|RegAD_EXMEM [0] $ (\IDEXREG|jumpShortAddress_IDEX [6])) # (!\EXMEMREG|RegAD_EXMEM [1]))) # (!\IDEXREG|jumpShortAddress_IDEX [7] & ((\EXMEMREG|RegAD_EXMEM [1]) # 
// (\EXMEMREG|RegAD_EXMEM [0] $ (\IDEXREG|jumpShortAddress_IDEX [6]))))

	.dataa(\IDEXREG|jumpShortAddress_IDEX [7]),
	.datab(\EXMEMREG|RegAD_EXMEM [0]),
	.datac(\EXMEMREG|RegAD_EXMEM [1]),
	.datad(\IDEXREG|jumpShortAddress_IDEX [6]),
	.cin(gnd),
	.combout(\ALUInput1|out0[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[11]~0 .lut_mask = 16'h7BDE;
defparam \ALUInput1|out0[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneii_lcell_comb \Controller|isMPFC~4 (
// Equation(s):
// \Controller|isMPFC~4_combout  = (\Controller|isMPFC~3_combout ) # ((\IDEXREG|isEOR_IDEX~regout ) # ((\IDEXREG|isBranch_IDEX~regout  & \ALU16|A2|FA1615|FAO4|out1~0_combout )))

	.dataa(\Controller|isMPFC~3_combout ),
	.datab(\IDEXREG|isBranch_IDEX~regout ),
	.datac(\IDEXREG|isEOR_IDEX~regout ),
	.datad(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\Controller|isMPFC~4_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isMPFC~4 .lut_mask = 16'hFEFA;
defparam \Controller|isMPFC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneii_lcell_comb \Controller|isMPFC~1 (
// Equation(s):
// \Controller|isMPFC~1_combout  = (\Controller|isMPFC~0_combout  & (!\IDEXREG|isEOR_IDEX~regout  & (!\Controller|isJumpD~combout  & !\Controller|isJR~combout )))

	.dataa(\Controller|isMPFC~0_combout ),
	.datab(\IDEXREG|isEOR_IDEX~regout ),
	.datac(\Controller|isJumpD~combout ),
	.datad(\Controller|isJR~combout ),
	.cin(gnd),
	.combout(\Controller|isMPFC~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isMPFC~1 .lut_mask = 16'h0002;
defparam \Controller|isMPFC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneii_lcell_comb \Controller|isMPFC~2 (
// Equation(s):
// \Controller|isMPFC~2_combout  = (\ALUController|Mux2~0_combout  & (\Controller|isMPFC~1_combout  & ((!\ALU16|A2|FA1615|FAO4|out1~0_combout ) # (!\IDEXREG|isBranch_IDEX~regout ))))

	.dataa(\ALUController|Mux2~0_combout ),
	.datab(\IDEXREG|isBranch_IDEX~regout ),
	.datac(\Controller|isMPFC~1_combout ),
	.datad(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\Controller|isMPFC~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isMPFC~2 .lut_mask = 16'h20A0;
defparam \Controller|isMPFC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneii_lcell_comb \Controller|isMPFC (
// Equation(s):
// \Controller|isMPFC~combout  = (\Controller|isMPFC~4_combout  & ((\Controller|isMPFC~2_combout ))) # (!\Controller|isMPFC~4_combout  & (\Controller|isMPFC~combout ))

	.dataa(vcc),
	.datab(\Controller|isMPFC~combout ),
	.datac(\Controller|isMPFC~4_combout ),
	.datad(\Controller|isMPFC~2_combout ),
	.cin(gnd),
	.combout(\Controller|isMPFC~combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isMPFC .lut_mask = 16'hFC0C;
defparam \Controller|isMPFC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N19
cycloneii_lcell_ff \IDEXREG|isMFPC_IDEX (
	.clk(\clock~combout ),
	.datain(\Controller|isMPFC~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|isMFPC_IDEX~regout ));

// Location: LCCOMB_X10_Y20_N16
cycloneii_lcell_comb \ALUInput1|out0[11]~1 (
// Equation(s):
// \ALUInput1|out0[11]~1_combout  = (\IDEXREG|isMFPC_IDEX~regout  & ((\ALUInput1|out0[11]~0_combout ) # (\IDEXREG|jumpShortAddress_IDEX [8] $ (\EXMEMREG|RegAD_EXMEM [2]))))

	.dataa(\IDEXREG|jumpShortAddress_IDEX [8]),
	.datab(\ALUInput1|out0[11]~0_combout ),
	.datac(\EXMEMREG|RegAD_EXMEM [2]),
	.datad(\IDEXREG|isMFPC_IDEX~regout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[11]~1 .lut_mask = 16'hDE00;
defparam \ALUInput1|out0[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
cycloneii_lcell_comb \ALUInput1|out0[11]~3 (
// Equation(s):
// \ALUInput1|out0[11]~3_combout  = ((!\ForwardUnit|Equal1~0_combout  & (\ALUInput1|out0[11]~2_combout  & \ALUInput1|out0[11]~1_combout ))) # (!\IDEXREG|isMFPC_IDEX~regout )

	.dataa(\IDEXREG|isMFPC_IDEX~regout ),
	.datab(\ForwardUnit|Equal1~0_combout ),
	.datac(\ALUInput1|out0[11]~2_combout ),
	.datad(\ALUInput1|out0[11]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[11]~3 .lut_mask = 16'h7555;
defparam \ALUInput1|out0[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[10]));
// synopsys translate_off
defparam \instr[10]~I .input_async_reset = "none";
defparam \instr[10]~I .input_power_up = "low";
defparam \instr[10]~I .input_register_mode = "none";
defparam \instr[10]~I .input_sync_reset = "none";
defparam \instr[10]~I .oe_async_reset = "none";
defparam \instr[10]~I .oe_power_up = "low";
defparam \instr[10]~I .oe_register_mode = "none";
defparam \instr[10]~I .oe_sync_reset = "none";
defparam \instr[10]~I .operation_mode = "input";
defparam \instr[10]~I .output_async_reset = "none";
defparam \instr[10]~I .output_power_up = "low";
defparam \instr[10]~I .output_register_mode = "none";
defparam \instr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneii_lcell_comb \IFIDREG|outInstruction[10] (
// Equation(s):
// \IFIDREG|outInstruction [10] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [10])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\IFIDREG|outInstruction [10])))

	.dataa(vcc),
	.datab(\instr~combout [10]),
	.datac(\IFIDREG|outInstruction [10]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [10]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[10] .lut_mask = 16'hCCF0;
defparam \IFIDREG|outInstruction[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N19
cycloneii_lcell_ff \IDEXREG|jumpShortAddress_IDEX[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IFIDREG|outInstruction [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|jumpShortAddress_IDEX [10]));

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[9]));
// synopsys translate_off
defparam \instr[9]~I .input_async_reset = "none";
defparam \instr[9]~I .input_power_up = "low";
defparam \instr[9]~I .input_register_mode = "none";
defparam \instr[9]~I .input_sync_reset = "none";
defparam \instr[9]~I .oe_async_reset = "none";
defparam \instr[9]~I .oe_power_up = "low";
defparam \instr[9]~I .oe_register_mode = "none";
defparam \instr[9]~I .oe_sync_reset = "none";
defparam \instr[9]~I .operation_mode = "input";
defparam \instr[9]~I .output_async_reset = "none";
defparam \instr[9]~I .output_power_up = "low";
defparam \instr[9]~I .output_register_mode = "none";
defparam \instr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneii_lcell_comb \IFIDREG|outInstruction[9] (
// Equation(s):
// \IFIDREG|outInstruction [9] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [9])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\IFIDREG|outInstruction [9])))

	.dataa(vcc),
	.datab(\instr~combout [9]),
	.datac(\IFIDREG|outInstruction [9]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [9]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[9] .lut_mask = 16'hCCF0;
defparam \IFIDREG|outInstruction[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N29
cycloneii_lcell_ff \IDEXREG|jumpShortAddress_IDEX[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IFIDREG|outInstruction [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|jumpShortAddress_IDEX [9]));

// Location: LCCOMB_X14_Y21_N20
cycloneii_lcell_comb \IFIDREG|outPC[9] (
// Equation(s):
// \IFIDREG|outPC [9] = (\clock~combout  & (\IFIDREG|Add0~16_combout )) # (!\clock~combout  & ((\IFIDREG|outPC [9])))

	.dataa(\IFIDREG|Add0~16_combout ),
	.datab(vcc),
	.datac(\IFIDREG|outPC [9]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [9]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[9] .lut_mask = 16'hAAF0;
defparam \IFIDREG|outPC[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneii_lcell_comb \JR|Mux6~0 (
// Equation(s):
// \JR|Mux6~0_combout  = (\Controller|isJumpD~combout  & (\IDEXREG|jumpShortAddress_IDEX [9])) # (!\Controller|isJumpD~combout  & ((\IFIDREG|outPC [9])))

	.dataa(vcc),
	.datab(\IDEXREG|jumpShortAddress_IDEX [9]),
	.datac(\IFIDREG|outPC [9]),
	.datad(\Controller|isJumpD~combout ),
	.cin(gnd),
	.combout(\JR|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux6~0 .lut_mask = 16'hCCF0;
defparam \JR|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneii_lcell_comb comb1out(
// Equation(s):
// \comb1out~combout  = (!\Trap|Equal0~0_combout  & !\IDEXREG|isEOR_IDEX~regout )

	.dataa(vcc),
	.datab(\Trap|Equal0~0_combout ),
	.datac(\IDEXREG|isEOR_IDEX~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb1out~combout ),
	.cout());
// synopsys translate_off
defparam comb1out.lut_mask = 16'h0303;
defparam comb1out.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N27
cycloneii_lcell_ff \PC|Output[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [9]));

// Location: LCFF_X10_Y20_N23
cycloneii_lcell_ff \IDEXREG|jumpShortAddress_IDEX[8] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\IFIDREG|outInstruction [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|jumpShortAddress_IDEX [8]));

// Location: LCCOMB_X17_Y18_N12
cycloneii_lcell_comb \JR|Mux7~0 (
// Equation(s):
// \JR|Mux7~0_combout  = (\Controller|isJumpD~combout  & ((\IDEXREG|jumpShortAddress_IDEX [8]))) # (!\Controller|isJumpD~combout  & (\IFIDREG|outPC [8]))

	.dataa(\IFIDREG|outPC [8]),
	.datab(vcc),
	.datac(\IDEXREG|jumpShortAddress_IDEX [8]),
	.datad(\Controller|isJumpD~combout ),
	.cin(gnd),
	.combout(\JR|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux7~0 .lut_mask = 16'hF0AA;
defparam \JR|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N13
cycloneii_lcell_ff \PC|Output[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [8]));

// Location: LCCOMB_X9_Y20_N10
cycloneii_lcell_comb \IFIDREG|outPC[5] (
// Equation(s):
// \IFIDREG|outPC [5] = (\clock~combout  & (\IFIDREG|Add0~8_combout )) # (!\clock~combout  & ((\IFIDREG|outPC [5])))

	.dataa(\IFIDREG|Add0~8_combout ),
	.datab(vcc),
	.datac(\IFIDREG|outPC [5]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [5]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[5] .lut_mask = 16'hAAF0;
defparam \IFIDREG|outPC[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneii_lcell_comb \JR|Mux10~0 (
// Equation(s):
// \JR|Mux10~0_combout  = (\Controller|isJumpD~combout  & (\IDEXREG|jumpShortAddress_IDEX [5])) # (!\Controller|isJumpD~combout  & ((\IFIDREG|outPC [5])))

	.dataa(vcc),
	.datab(\IDEXREG|jumpShortAddress_IDEX [5]),
	.datac(\IFIDREG|outPC [5]),
	.datad(\Controller|isJumpD~combout ),
	.cin(gnd),
	.combout(\JR|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux10~0 .lut_mask = 16'hCCF0;
defparam \JR|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N11
cycloneii_lcell_ff \PC|Output[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [5]));

// Location: LCCOMB_X12_Y18_N0
cycloneii_lcell_comb \IFIDREG|Add0~0 (
// Equation(s):
// \IFIDREG|Add0~0_combout  = \PC|Output [1] $ (VCC)
// \IFIDREG|Add0~1  = CARRY(\PC|Output [1])

	.dataa(vcc),
	.datab(\PC|Output [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\IFIDREG|Add0~0_combout ),
	.cout(\IFIDREG|Add0~1 ));
// synopsys translate_off
defparam \IFIDREG|Add0~0 .lut_mask = 16'h33CC;
defparam \IFIDREG|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
cycloneii_lcell_comb \IFIDREG|outPC[1] (
// Equation(s):
// \IFIDREG|outPC [1] = (\clock~combout  & (\IFIDREG|Add0~0_combout )) # (!\clock~combout  & ((\IFIDREG|outPC [1])))

	.dataa(vcc),
	.datab(\IFIDREG|Add0~0_combout ),
	.datac(\IFIDREG|outPC [1]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [1]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[1] .lut_mask = 16'hCCF0;
defparam \IFIDREG|outPC[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N26
cycloneii_lcell_comb \IFIDREG|outInstruction[1] (
// Equation(s):
// \IFIDREG|outInstruction [1] = (\clock~combout  & (\instr~combout [1])) # (!\clock~combout  & ((\IFIDREG|outInstruction [1])))

	.dataa(\instr~combout [1]),
	.datab(\IFIDREG|outInstruction [1]),
	.datac(vcc),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [1]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[1] .lut_mask = 16'hAACC;
defparam \IFIDREG|outInstruction[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N17
cycloneii_lcell_ff \IDEXREG|jumpShortAddress_IDEX[1] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\IFIDREG|outInstruction [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|jumpShortAddress_IDEX [1]));

// Location: LCCOMB_X19_Y20_N16
cycloneii_lcell_comb \JR|Mux14~0 (
// Equation(s):
// \JR|Mux14~0_combout  = (\Controller|isJumpD~combout  & ((\IDEXREG|jumpShortAddress_IDEX [1]))) # (!\Controller|isJumpD~combout  & (\IFIDREG|outPC [1]))

	.dataa(vcc),
	.datab(\IFIDREG|outPC [1]),
	.datac(\Controller|isJumpD~combout ),
	.datad(\IDEXREG|jumpShortAddress_IDEX [1]),
	.cin(gnd),
	.combout(\JR|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux14~0 .lut_mask = 16'hFC0C;
defparam \JR|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N17
cycloneii_lcell_ff \PC|Output[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux14~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [1]));

// Location: LCCOMB_X12_Y18_N2
cycloneii_lcell_comb \IFIDREG|Add0~2 (
// Equation(s):
// \IFIDREG|Add0~2_combout  = (\PC|Output [2] & (!\IFIDREG|Add0~1 )) # (!\PC|Output [2] & ((\IFIDREG|Add0~1 ) # (GND)))
// \IFIDREG|Add0~3  = CARRY((!\IFIDREG|Add0~1 ) # (!\PC|Output [2]))

	.dataa(vcc),
	.datab(\PC|Output [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IFIDREG|Add0~1 ),
	.combout(\IFIDREG|Add0~2_combout ),
	.cout(\IFIDREG|Add0~3 ));
// synopsys translate_off
defparam \IFIDREG|Add0~2 .lut_mask = 16'h3C3F;
defparam \IFIDREG|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
cycloneii_lcell_comb \IFIDREG|outPC[2] (
// Equation(s):
// \IFIDREG|outPC [2] = (\clock~combout  & ((\IFIDREG|Add0~2_combout ))) # (!\clock~combout  & (\IFIDREG|outPC [2]))

	.dataa(vcc),
	.datab(\IFIDREG|outPC [2]),
	.datac(\IFIDREG|Add0~2_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [2]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[2] .lut_mask = 16'hF0CC;
defparam \IFIDREG|outPC[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[2]));
// synopsys translate_off
defparam \instr[2]~I .input_async_reset = "none";
defparam \instr[2]~I .input_power_up = "low";
defparam \instr[2]~I .input_register_mode = "none";
defparam \instr[2]~I .input_sync_reset = "none";
defparam \instr[2]~I .oe_async_reset = "none";
defparam \instr[2]~I .oe_power_up = "low";
defparam \instr[2]~I .oe_register_mode = "none";
defparam \instr[2]~I .oe_sync_reset = "none";
defparam \instr[2]~I .operation_mode = "input";
defparam \instr[2]~I .output_async_reset = "none";
defparam \instr[2]~I .output_power_up = "low";
defparam \instr[2]~I .output_register_mode = "none";
defparam \instr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N24
cycloneii_lcell_comb \IFIDREG|outInstruction[2] (
// Equation(s):
// \IFIDREG|outInstruction [2] = (\clock~combout  & (\instr~combout [2])) # (!\clock~combout  & ((\IFIDREG|outInstruction [2])))

	.dataa(vcc),
	.datab(\instr~combout [2]),
	.datac(\IFIDREG|outInstruction [2]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [2]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[2] .lut_mask = 16'hCCF0;
defparam \IFIDREG|outInstruction[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N23
cycloneii_lcell_ff \IDEXREG|jumpShortAddress_IDEX[2] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\IFIDREG|outInstruction [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|jumpShortAddress_IDEX [2]));

// Location: LCCOMB_X19_Y20_N22
cycloneii_lcell_comb \JR|Mux13~0 (
// Equation(s):
// \JR|Mux13~0_combout  = (\Controller|isJumpD~combout  & ((\IDEXREG|jumpShortAddress_IDEX [2]))) # (!\Controller|isJumpD~combout  & (\IFIDREG|outPC [2]))

	.dataa(vcc),
	.datab(\IFIDREG|outPC [2]),
	.datac(\Controller|isJumpD~combout ),
	.datad(\IDEXREG|jumpShortAddress_IDEX [2]),
	.cin(gnd),
	.combout(\JR|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux13~0 .lut_mask = 16'hFC0C;
defparam \JR|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N23
cycloneii_lcell_ff \PC|Output[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [2]));

// Location: LCCOMB_X12_Y18_N4
cycloneii_lcell_comb \IFIDREG|Add0~4 (
// Equation(s):
// \IFIDREG|Add0~4_combout  = (\PC|Output [3] & (\IFIDREG|Add0~3  $ (GND))) # (!\PC|Output [3] & (!\IFIDREG|Add0~3  & VCC))
// \IFIDREG|Add0~5  = CARRY((\PC|Output [3] & !\IFIDREG|Add0~3 ))

	.dataa(vcc),
	.datab(\PC|Output [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IFIDREG|Add0~3 ),
	.combout(\IFIDREG|Add0~4_combout ),
	.cout(\IFIDREG|Add0~5 ));
// synopsys translate_off
defparam \IFIDREG|Add0~4 .lut_mask = 16'hC30C;
defparam \IFIDREG|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N16
cycloneii_lcell_comb \IFIDREG|outPC[3] (
// Equation(s):
// \IFIDREG|outPC [3] = (\clock~combout  & (\IFIDREG|Add0~4_combout )) # (!\clock~combout  & ((\IFIDREG|outPC [3])))

	.dataa(vcc),
	.datab(\IFIDREG|Add0~4_combout ),
	.datac(\IFIDREG|outPC [3]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [3]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[3] .lut_mask = 16'hCCF0;
defparam \IFIDREG|outPC[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[3]));
// synopsys translate_off
defparam \instr[3]~I .input_async_reset = "none";
defparam \instr[3]~I .input_power_up = "low";
defparam \instr[3]~I .input_register_mode = "none";
defparam \instr[3]~I .input_sync_reset = "none";
defparam \instr[3]~I .oe_async_reset = "none";
defparam \instr[3]~I .oe_power_up = "low";
defparam \instr[3]~I .oe_register_mode = "none";
defparam \instr[3]~I .oe_sync_reset = "none";
defparam \instr[3]~I .operation_mode = "input";
defparam \instr[3]~I .output_async_reset = "none";
defparam \instr[3]~I .output_power_up = "low";
defparam \instr[3]~I .output_register_mode = "none";
defparam \instr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
cycloneii_lcell_comb \IFIDREG|outInstruction[3] (
// Equation(s):
// \IFIDREG|outInstruction [3] = (GLOBAL(\clock~clkctrl_outclk ) & ((\instr~combout [3]))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\IFIDREG|outInstruction [3]))

	.dataa(vcc),
	.datab(\IFIDREG|outInstruction [3]),
	.datac(\instr~combout [3]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [3]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[3] .lut_mask = 16'hF0CC;
defparam \IFIDREG|outInstruction[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N27
cycloneii_lcell_ff \IDEXREG|jumpShortAddress_IDEX[3] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\IFIDREG|outInstruction [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|jumpShortAddress_IDEX [3]));

// Location: LCCOMB_X18_Y18_N24
cycloneii_lcell_comb \JR|Mux12~0 (
// Equation(s):
// \JR|Mux12~0_combout  = (\Controller|isJumpD~combout  & ((\IDEXREG|jumpShortAddress_IDEX [3]))) # (!\Controller|isJumpD~combout  & (\IFIDREG|outPC [3]))

	.dataa(vcc),
	.datab(\IFIDREG|outPC [3]),
	.datac(\IDEXREG|jumpShortAddress_IDEX [3]),
	.datad(\Controller|isJumpD~combout ),
	.cin(gnd),
	.combout(\JR|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux12~0 .lut_mask = 16'hF0CC;
defparam \JR|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N25
cycloneii_lcell_ff \PC|Output[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [3]));

// Location: LCCOMB_X12_Y18_N6
cycloneii_lcell_comb \IFIDREG|Add0~6 (
// Equation(s):
// \IFIDREG|Add0~6_combout  = (\PC|Output [4] & (!\IFIDREG|Add0~5 )) # (!\PC|Output [4] & ((\IFIDREG|Add0~5 ) # (GND)))
// \IFIDREG|Add0~7  = CARRY((!\IFIDREG|Add0~5 ) # (!\PC|Output [4]))

	.dataa(vcc),
	.datab(\PC|Output [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IFIDREG|Add0~5 ),
	.combout(\IFIDREG|Add0~6_combout ),
	.cout(\IFIDREG|Add0~7 ));
// synopsys translate_off
defparam \IFIDREG|Add0~6 .lut_mask = 16'h3C3F;
defparam \IFIDREG|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneii_lcell_comb \IFIDREG|outPC[4] (
// Equation(s):
// \IFIDREG|outPC [4] = (\clock~combout  & ((\IFIDREG|Add0~6_combout ))) # (!\clock~combout  & (\IFIDREG|outPC [4]))

	.dataa(vcc),
	.datab(\IFIDREG|outPC [4]),
	.datac(\IFIDREG|Add0~6_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [4]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[4] .lut_mask = 16'hF0CC;
defparam \IFIDREG|outPC[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N1
cycloneii_lcell_ff \IDEXREG|jumpShortAddress_IDEX[4] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\IFIDREG|outInstruction [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|jumpShortAddress_IDEX [4]));

// Location: LCCOMB_X17_Y18_N16
cycloneii_lcell_comb \JR|Mux11~0 (
// Equation(s):
// \JR|Mux11~0_combout  = (\Controller|isJumpD~combout  & ((\IDEXREG|jumpShortAddress_IDEX [4]))) # (!\Controller|isJumpD~combout  & (\IFIDREG|outPC [4]))

	.dataa(vcc),
	.datab(\IFIDREG|outPC [4]),
	.datac(\IDEXREG|jumpShortAddress_IDEX [4]),
	.datad(\Controller|isJumpD~combout ),
	.cin(gnd),
	.combout(\JR|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux11~0 .lut_mask = 16'hF0CC;
defparam \JR|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N17
cycloneii_lcell_ff \PC|Output[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [4]));

// Location: LCCOMB_X12_Y18_N12
cycloneii_lcell_comb \IFIDREG|Add0~12 (
// Equation(s):
// \IFIDREG|Add0~12_combout  = (\PC|Output [7] & (\IFIDREG|Add0~11  $ (GND))) # (!\PC|Output [7] & (!\IFIDREG|Add0~11  & VCC))
// \IFIDREG|Add0~13  = CARRY((\PC|Output [7] & !\IFIDREG|Add0~11 ))

	.dataa(vcc),
	.datab(\PC|Output [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IFIDREG|Add0~11 ),
	.combout(\IFIDREG|Add0~12_combout ),
	.cout(\IFIDREG|Add0~13 ));
// synopsys translate_off
defparam \IFIDREG|Add0~12 .lut_mask = 16'hC30C;
defparam \IFIDREG|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N26
cycloneii_lcell_comb \IFIDREG|outPC[7] (
// Equation(s):
// \IFIDREG|outPC [7] = (\clock~combout  & ((\IFIDREG|Add0~12_combout ))) # (!\clock~combout  & (\IFIDREG|outPC [7]))

	.dataa(vcc),
	.datab(\IFIDREG|outPC [7]),
	.datac(\IFIDREG|Add0~12_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [7]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[7] .lut_mask = 16'hF0CC;
defparam \IFIDREG|outPC[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneii_lcell_comb \JR|Mux8~0 (
// Equation(s):
// \JR|Mux8~0_combout  = (\Controller|isJumpD~combout  & (\IDEXREG|jumpShortAddress_IDEX [7])) # (!\Controller|isJumpD~combout  & ((\IFIDREG|outPC [7])))

	.dataa(\IDEXREG|jumpShortAddress_IDEX [7]),
	.datab(vcc),
	.datac(\Controller|isJumpD~combout ),
	.datad(\IFIDREG|outPC [7]),
	.cin(gnd),
	.combout(\JR|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux8~0 .lut_mask = 16'hAFA0;
defparam \JR|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N31
cycloneii_lcell_ff \PC|Output[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [7]));

// Location: LCCOMB_X12_Y18_N14
cycloneii_lcell_comb \IFIDREG|Add0~14 (
// Equation(s):
// \IFIDREG|Add0~14_combout  = (\PC|Output [8] & (!\IFIDREG|Add0~13 )) # (!\PC|Output [8] & ((\IFIDREG|Add0~13 ) # (GND)))
// \IFIDREG|Add0~15  = CARRY((!\IFIDREG|Add0~13 ) # (!\PC|Output [8]))

	.dataa(vcc),
	.datab(\PC|Output [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IFIDREG|Add0~13 ),
	.combout(\IFIDREG|Add0~14_combout ),
	.cout(\IFIDREG|Add0~15 ));
// synopsys translate_off
defparam \IFIDREG|Add0~14 .lut_mask = 16'h3C3F;
defparam \IFIDREG|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneii_lcell_comb \IFIDREG|Add0~18 (
// Equation(s):
// \IFIDREG|Add0~18_combout  = (\PC|Output [10] & (!\IFIDREG|Add0~17 )) # (!\PC|Output [10] & ((\IFIDREG|Add0~17 ) # (GND)))
// \IFIDREG|Add0~19  = CARRY((!\IFIDREG|Add0~17 ) # (!\PC|Output [10]))

	.dataa(vcc),
	.datab(\PC|Output [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IFIDREG|Add0~17 ),
	.combout(\IFIDREG|Add0~18_combout ),
	.cout(\IFIDREG|Add0~19 ));
// synopsys translate_off
defparam \IFIDREG|Add0~18 .lut_mask = 16'h3C3F;
defparam \IFIDREG|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N6
cycloneii_lcell_comb \IFIDREG|outPC[10] (
// Equation(s):
// \IFIDREG|outPC [10] = (\clock~combout  & ((\IFIDREG|Add0~18_combout ))) # (!\clock~combout  & (\IFIDREG|outPC [10]))

	.dataa(\IFIDREG|outPC [10]),
	.datab(vcc),
	.datac(\IFIDREG|Add0~18_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [10]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[10] .lut_mask = 16'hF0AA;
defparam \IFIDREG|outPC[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneii_lcell_comb \JR|Mux5~0 (
// Equation(s):
// \JR|Mux5~0_combout  = (\Controller|isJumpD~combout  & (\IDEXREG|jumpShortAddress_IDEX [10])) # (!\Controller|isJumpD~combout  & ((\IFIDREG|outPC [10])))

	.dataa(vcc),
	.datab(\IDEXREG|jumpShortAddress_IDEX [10]),
	.datac(\IFIDREG|outPC [10]),
	.datad(\Controller|isJumpD~combout ),
	.cin(gnd),
	.combout(\JR|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux5~0 .lut_mask = 16'hCCF0;
defparam \JR|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N1
cycloneii_lcell_ff \PC|Output[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [10]));

// Location: LCCOMB_X12_Y18_N20
cycloneii_lcell_comb \IFIDREG|Add0~20 (
// Equation(s):
// \IFIDREG|Add0~20_combout  = (\PC|Output [11] & (\IFIDREG|Add0~19  $ (GND))) # (!\PC|Output [11] & (!\IFIDREG|Add0~19  & VCC))
// \IFIDREG|Add0~21  = CARRY((\PC|Output [11] & !\IFIDREG|Add0~19 ))

	.dataa(vcc),
	.datab(\PC|Output [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IFIDREG|Add0~19 ),
	.combout(\IFIDREG|Add0~20_combout ),
	.cout(\IFIDREG|Add0~21 ));
// synopsys translate_off
defparam \IFIDREG|Add0~20 .lut_mask = 16'hC30C;
defparam \IFIDREG|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
cycloneii_lcell_comb \IFIDREG|outPC[11] (
// Equation(s):
// \IFIDREG|outPC [11] = (\clock~combout  & (\IFIDREG|Add0~20_combout )) # (!\clock~combout  & ((\IFIDREG|outPC [11])))

	.dataa(vcc),
	.datab(\IFIDREG|Add0~20_combout ),
	.datac(\IFIDREG|outPC [11]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [11]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[11] .lut_mask = 16'hCCF0;
defparam \IFIDREG|outPC[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[11]));
// synopsys translate_off
defparam \instr[11]~I .input_async_reset = "none";
defparam \instr[11]~I .input_power_up = "low";
defparam \instr[11]~I .input_register_mode = "none";
defparam \instr[11]~I .input_sync_reset = "none";
defparam \instr[11]~I .oe_async_reset = "none";
defparam \instr[11]~I .oe_power_up = "low";
defparam \instr[11]~I .oe_register_mode = "none";
defparam \instr[11]~I .oe_sync_reset = "none";
defparam \instr[11]~I .operation_mode = "input";
defparam \instr[11]~I .output_async_reset = "none";
defparam \instr[11]~I .output_power_up = "low";
defparam \instr[11]~I .output_register_mode = "none";
defparam \instr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneii_lcell_comb \IFIDREG|outInstruction[11] (
// Equation(s):
// \IFIDREG|outInstruction [11] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [11])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\IFIDREG|outInstruction [11])))

	.dataa(vcc),
	.datab(\instr~combout [11]),
	.datac(\IFIDREG|outInstruction [11]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IFIDREG|outInstruction [11]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outInstruction[11] .lut_mask = 16'hCCF0;
defparam \IFIDREG|outInstruction[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N9
cycloneii_lcell_ff \IDEXREG|jumpShortAddress_IDEX[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IFIDREG|outInstruction [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|jumpShortAddress_IDEX [11]));

// Location: LCCOMB_X17_Y18_N22
cycloneii_lcell_comb \JR|Mux4~0 (
// Equation(s):
// \JR|Mux4~0_combout  = (\Controller|isJumpD~combout  & ((\IDEXREG|jumpShortAddress_IDEX [11]))) # (!\Controller|isJumpD~combout  & (\IFIDREG|outPC [11]))

	.dataa(vcc),
	.datab(\IFIDREG|outPC [11]),
	.datac(\IDEXREG|jumpShortAddress_IDEX [11]),
	.datad(\Controller|isJumpD~combout ),
	.cin(gnd),
	.combout(\JR|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux4~0 .lut_mask = 16'hF0CC;
defparam \JR|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N23
cycloneii_lcell_ff \PC|Output[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [11]));

// Location: LCCOMB_X12_Y18_N22
cycloneii_lcell_comb \IFIDREG|Add0~22 (
// Equation(s):
// \IFIDREG|Add0~22_combout  = (\PC|Output [12] & (!\IFIDREG|Add0~21 )) # (!\PC|Output [12] & ((\IFIDREG|Add0~21 ) # (GND)))
// \IFIDREG|Add0~23  = CARRY((!\IFIDREG|Add0~21 ) # (!\PC|Output [12]))

	.dataa(\PC|Output [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IFIDREG|Add0~21 ),
	.combout(\IFIDREG|Add0~22_combout ),
	.cout(\IFIDREG|Add0~23 ));
// synopsys translate_off
defparam \IFIDREG|Add0~22 .lut_mask = 16'h5A5F;
defparam \IFIDREG|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N20
cycloneii_lcell_comb \IFIDREG|outPC[12] (
// Equation(s):
// \IFIDREG|outPC [12] = (\clock~combout  & ((\IFIDREG|Add0~22_combout ))) # (!\clock~combout  & (\IFIDREG|outPC [12]))

	.dataa(\IFIDREG|outPC [12]),
	.datab(vcc),
	.datac(\IFIDREG|Add0~22_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [12]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[12] .lut_mask = 16'hF0AA;
defparam \IFIDREG|outPC[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N28
cycloneii_lcell_comb \ALUInput1|out0[12]~15 (
// Equation(s):
// \ALUInput1|out0[12]~15_combout  = (\ALUInput1|out0[11]~3_combout  & (((\IFIDREG|outPC [12]) # (\ALUInput1|out0[11]~1_combout )))) # (!\ALUInput1|out0[11]~3_combout  & (\result_MEMWB2|out0[12]~21_combout  & ((!\ALUInput1|out0[11]~1_combout ))))

	.dataa(\result_MEMWB2|out0[12]~21_combout ),
	.datab(\ALUInput1|out0[11]~3_combout ),
	.datac(\IFIDREG|outPC [12]),
	.datad(\ALUInput1|out0[11]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[12]~15 .lut_mask = 16'hCCE2;
defparam \ALUInput1|out0[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N16
cycloneii_lcell_comb \ALUInput1|out0[12] (
// Equation(s):
// \ALUInput1|out0 [12] = (\ALUInput1|out0[12]~15_combout  & ((\MEMWBREG|writeData [12]) # ((!\ALUInput1|out0[11]~1_combout )))) # (!\ALUInput1|out0[12]~15_combout  & (((\IDEXREG|R1Reg_IDEX [12] & \ALUInput1|out0[11]~1_combout ))))

	.dataa(\MEMWBREG|writeData [12]),
	.datab(\IDEXREG|R1Reg_IDEX [12]),
	.datac(\ALUInput1|out0[12]~15_combout ),
	.datad(\ALUInput1|out0[11]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0 [12]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[12] .lut_mask = 16'hACF0;
defparam \ALUInput1|out0[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneii_lcell_comb \ALU16|A7|M30|M13|or_loop:12:OR160|out1~0 (
// Equation(s):
// \ALU16|A7|M30|M13|or_loop:12:OR160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & ((\ALUInput2|out0 [12]) # (\ALUInput1|out0 [12]))) # (!\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [12] & \ALUInput1|out0 [12]))

	.dataa(\IDEXREG|ALUFunc_IDEX [0]),
	.datab(vcc),
	.datac(\ALUInput2|out0 [12]),
	.datad(\ALUInput1|out0 [12]),
	.cin(gnd),
	.combout(\ALU16|A7|M30|M13|or_loop:12:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M30|M13|or_loop:12:OR160|out1~0 .lut_mask = 16'hFAA0;
defparam \ALU16|A7|M30|M13|or_loop:12:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:12:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:12:AND160|out1~combout  = (\ALUInput2|out0 [12] & !\IDEXREG|ALUFunc_IDEX [0])

	.dataa(\ALUInput2|out0 [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:12:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:12:AND160|out1 .lut_mask = 16'h00AA;
defparam \ALU16|A1|M11|and_loop:12:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneii_lcell_comb \Controller|Mux6~0 (
// Equation(s):
// \Controller|Mux6~0_combout  = (\IFIDREG|outInstruction [13] & (!\IFIDREG|outInstruction [15] & (\IFIDREG|outInstruction [14] & !\IFIDREG|outInstruction [12])))

	.dataa(\IFIDREG|outInstruction [13]),
	.datab(\IFIDREG|outInstruction [15]),
	.datac(\IFIDREG|outInstruction [14]),
	.datad(\IFIDREG|outInstruction [12]),
	.cin(gnd),
	.combout(\Controller|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|Mux6~0 .lut_mask = 16'h0020;
defparam \Controller|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneii_lcell_comb \Controller|isReadDigit~3 (
// Equation(s):
// \Controller|isReadDigit~3_combout  = (\Controller|Mux6~0_combout ) # ((\Controller|isReadDigit~2_combout ) # ((\IDEXREG|isBranch_IDEX~regout  & \ALU16|A2|FA1615|FAO4|out1~0_combout )))

	.dataa(\IDEXREG|isBranch_IDEX~regout ),
	.datab(\Controller|Mux6~0_combout ),
	.datac(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.datad(\Controller|isReadDigit~2_combout ),
	.cin(gnd),
	.combout(\Controller|isReadDigit~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isReadDigit~3 .lut_mask = 16'hFFEC;
defparam \Controller|isReadDigit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneii_lcell_comb \Controller|isReadDigit~1 (
// Equation(s):
// \Controller|isReadDigit~1_combout  = (\Controller|Mux6~0_combout  & (\Controller|isReadDigit~0_combout  & ((!\ALU16|A2|FA1615|FAO4|out1~0_combout ) # (!\IDEXREG|isBranch_IDEX~regout ))))

	.dataa(\Controller|Mux6~0_combout ),
	.datab(\Controller|isReadDigit~0_combout ),
	.datac(\IDEXREG|isBranch_IDEX~regout ),
	.datad(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\Controller|isReadDigit~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isReadDigit~1 .lut_mask = 16'h0888;
defparam \Controller|isReadDigit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneii_lcell_comb \Controller|isReadDigit (
// Equation(s):
// \Controller|isReadDigit~combout  = (\Controller|isReadDigit~3_combout  & ((\Controller|isReadDigit~1_combout ))) # (!\Controller|isReadDigit~3_combout  & (\Controller|isReadDigit~combout ))

	.dataa(\Controller|isReadDigit~combout ),
	.datab(vcc),
	.datac(\Controller|isReadDigit~3_combout ),
	.datad(\Controller|isReadDigit~1_combout ),
	.cin(gnd),
	.combout(\Controller|isReadDigit~combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isReadDigit .lut_mask = 16'hFA0A;
defparam \Controller|isReadDigit .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N25
cycloneii_lcell_ff \IDEXREG|isReadDigit_IDEX (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Controller|isReadDigit~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|isReadDigit_IDEX~regout ));

// Location: LCFF_X14_Y20_N7
cycloneii_lcell_ff \EXMEMREG|ReadDigit_EXMEM (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\IDEXREG|isReadDigit_IDEX~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|ReadDigit_EXMEM~regout ));

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[7]));
// synopsys translate_off
defparam \keyData[7]~I .input_async_reset = "none";
defparam \keyData[7]~I .input_power_up = "low";
defparam \keyData[7]~I .input_register_mode = "none";
defparam \keyData[7]~I .input_sync_reset = "none";
defparam \keyData[7]~I .oe_async_reset = "none";
defparam \keyData[7]~I .oe_power_up = "low";
defparam \keyData[7]~I .oe_register_mode = "none";
defparam \keyData[7]~I .oe_sync_reset = "none";
defparam \keyData[7]~I .operation_mode = "input";
defparam \keyData[7]~I .output_async_reset = "none";
defparam \keyData[7]~I .output_power_up = "low";
defparam \keyData[7]~I .output_register_mode = "none";
defparam \keyData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y20_N11
cycloneii_lcell_ff \MEMWBREG|writeData[7] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[7]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [7]));

// Location: LCCOMB_X7_Y20_N10
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:7:REG0|p4~0_combout  = (\MEMWBREG|writeData [7] & ((\RegisterFile|G3|reg_loop:7:REG0|p1~0_combout ) # ((\RegisterFile|G3|reg_loop:7:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:7:REG0|p1~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:7:REG0|p4~0_combout ),
	.datac(\MEMWBREG|writeData [7]),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:7:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \RegisterFile|G3|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N30
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:7:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:7:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:7:REG0|p5~0_combout ) # ((!\RegisterFile|G3|reg_loop:7:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:7:REG0|p1~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:7:REG0|p5~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:7:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:7:REG0|p5~0 .lut_mask = 16'h4544;
defparam \RegisterFile|G3|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N26
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:7:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:7:REG0|p1~0_combout ) # (\RegisterFile|G2|reg_loop:7:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:7:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G2|reg_loop:7:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:7:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \RegisterFile|G2|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N18
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:7:REG0|p4~0_combout  = (\MEMWBREG|writeData [7] & ((\RegisterFile|G2|reg_loop:7:REG0|p4~0_combout ) # ((\RegisterFile|G2|reg_loop:7:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\MEMWBREG|writeData [7]),
	.datab(\RegisterFile|G2|reg_loop:7:REG0|p4~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:7:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:7:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \RegisterFile|G2|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N8
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:7:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:7:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:7:REG0|p5~0_combout ) # ((!\RegisterFile|G2|reg_loop:7:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:7:REG0|p5~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:7:REG0|p4~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:7:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:7:REG0|p5~0 .lut_mask = 16'h0B0A;
defparam \RegisterFile|G2|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N4
cycloneii_lcell_comb \RegisterFile|G0|Mux3~6 (
// Equation(s):
// \RegisterFile|G0|Mux3~6_combout  = (\MEMWBREG|writeAD [1] & (\MEMWBREG|writeAD [2] & (\MEMWBREG|writeAD [0] & \clock2~combout )))

	.dataa(\MEMWBREG|writeAD [1]),
	.datab(\MEMWBREG|writeAD [2]),
	.datac(\MEMWBREG|writeAD [0]),
	.datad(\clock2~combout ),
	.cin(gnd),
	.combout(\RegisterFile|G0|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G0|Mux3~6 .lut_mask = 16'h8000;
defparam \RegisterFile|G0|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N28
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:7:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:7:REG0|p4~0_combout ) # (\RegisterFile|G8|reg_loop:7:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G8|reg_loop:7:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~6_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G8|reg_loop:7:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:7:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \RegisterFile|G8|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N24
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:7:REG0|p4~0_combout  = (\MEMWBREG|writeData [7] & ((\RegisterFile|G8|reg_loop:7:REG0|p1~0_combout ) # ((\RegisterFile|G8|reg_loop:7:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\MEMWBREG|writeData [7]),
	.datab(\RegisterFile|G8|reg_loop:7:REG0|p1~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:7:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:7:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \RegisterFile|G8|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N4
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:7:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:7:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:7:REG0|p5~0_combout ) # ((!\RegisterFile|G8|reg_loop:7:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:7:REG0|p5~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:7:REG0|p1~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:7:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:7:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G8|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N8
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:7:REG0|p4~0_combout  = (\MEMWBREG|writeData [7] & ((\RegisterFile|G7|reg_loop:7:REG0|p1~0_combout ) # ((\RegisterFile|G7|reg_loop:7:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:7:REG0|p1~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:7:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\MEMWBREG|writeData [7]),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:7:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G7|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N12
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:7:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:7:REG0|p4~0_combout ) # (\RegisterFile|G7|reg_loop:7:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~5_combout ),
	.datab(\RegisterFile|G7|reg_loop:7:REG0|p4~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G7|reg_loop:7:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:7:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \RegisterFile|G7|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N20
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:7:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:7:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:7:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~5_combout  & !\RegisterFile|G7|reg_loop:7:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:7:REG0|p5~0_combout ),
	.datab(\RegisterFile|G0|Mux3~5_combout ),
	.datac(\RegisterFile|G7|reg_loop:7:REG0|p1~0_combout ),
	.datad(\RegisterFile|G7|reg_loop:7:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:7:REG0|p5~0 .lut_mask = 16'h0A0E;
defparam \RegisterFile|G7|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N20
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:7:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:7:REG0|p1~0_combout ) # (\RegisterFile|G5|reg_loop:7:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G5|reg_loop:7:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~3_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G5|reg_loop:7:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:7:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \RegisterFile|G5|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N2
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:7:REG0|p4~0_combout  = (\MEMWBREG|writeData [7] & ((\RegisterFile|G5|reg_loop:7:REG0|p4~0_combout ) # ((\RegisterFile|G5|reg_loop:7:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:7:REG0|p4~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:7:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\MEMWBREG|writeData [7]),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:7:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G5|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N24
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:7:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:7:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:7:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~3_combout  & !\RegisterFile|G5|reg_loop:7:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:7:REG0|p1~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:7:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:7:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:7:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G5|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N14
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:7:REG0|p4~0_combout  = (\MEMWBREG|writeData [7] & ((\RegisterFile|G6|reg_loop:7:REG0|p1~0_combout ) # ((\RegisterFile|G6|reg_loop:7:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:7:REG0|p1~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:7:REG0|p4~0_combout ),
	.datac(\MEMWBREG|writeData [7]),
	.datad(\RegisterFile|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:7:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \RegisterFile|G6|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N26
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:7:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:7:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:7:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~4_combout  & !\RegisterFile|G6|reg_loop:7:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:7:REG0|p1~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:7:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:7:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:7:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G6|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N2
cycloneii_lcell_comb \RegisterFile|G9|Mux8~0 (
// Equation(s):
// \RegisterFile|G9|Mux8~0_combout  = (\IFIDREG|outInstruction [7] & (\IFIDREG|outInstruction [6])) # (!\IFIDREG|outInstruction [7] & ((\IFIDREG|outInstruction [6] & ((!\RegisterFile|G6|reg_loop:7:REG0|p5~0_combout ))) # (!\IFIDREG|outInstruction [6] & 
// (!\RegisterFile|G5|reg_loop:7:REG0|p5~0_combout ))))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\RegisterFile|G5|reg_loop:7:REG0|p5~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:7:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux8~0 .lut_mask = 16'h89CD;
defparam \RegisterFile|G9|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N0
cycloneii_lcell_comb \RegisterFile|G9|Mux8~1 (
// Equation(s):
// \RegisterFile|G9|Mux8~1_combout  = (\IFIDREG|outInstruction [7] & ((\RegisterFile|G9|Mux8~0_combout  & (!\RegisterFile|G8|reg_loop:7:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux8~0_combout  & ((!\RegisterFile|G7|reg_loop:7:REG0|p5~0_combout ))))) # 
// (!\IFIDREG|outInstruction [7] & (((\RegisterFile|G9|Mux8~0_combout ))))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\RegisterFile|G8|reg_loop:7:REG0|p5~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:7:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux8~1 .lut_mask = 16'h770A;
defparam \RegisterFile|G9|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N28
cycloneii_lcell_comb \RegisterFile|G9|Mux8~2 (
// Equation(s):
// \RegisterFile|G9|Mux8~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # ((\RegisterFile|G9|Mux8~1_combout )))) # (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & 
// (!\RegisterFile|G2|reg_loop:7:REG0|p5~0_combout )))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:7:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux8~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux8~2 .lut_mask = 16'hAB89;
defparam \RegisterFile|G9|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N22
cycloneii_lcell_comb \RegisterFile|G9|Mux8~3 (
// Equation(s):
// \RegisterFile|G9|Mux8~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((\RegisterFile|G9|Mux8~2_combout  & (!\RegisterFile|G4|reg_loop:7:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux8~2_combout  & ((!\RegisterFile|G3|reg_loop:7:REG0|p5~0_combout ))))) # 
// (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (((\RegisterFile|G9|Mux8~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:7:REG0|p5~0_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:7:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux8~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux8~3 .lut_mask = 16'h770C;
defparam \RegisterFile|G9|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N14
cycloneii_lcell_comb \RegisterFile|G9|Mux8~4 (
// Equation(s):
// \RegisterFile|G9|Mux8~4_combout  = (\RegisterFile|G9|Mux8~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # ((\IFIDREG|outInstruction [6]) # (\IDEXREG|R1Reg_IDEX[1]~0_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datad(\RegisterFile|G9|Mux8~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux8~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y20_N15
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[7] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux8~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [7]));

// Location: LCCOMB_X7_Y20_N6
cycloneii_lcell_comb \ALUInput1|out0[7]~10 (
// Equation(s):
// \ALUInput1|out0[7]~10_combout  = (\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[11]~3_combout )))) # (!\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[11]~3_combout  & (\IFIDREG|outPC [7])) # (!\ALUInput1|out0[11]~3_combout  & 
// ((\result_MEMWB2|out0[7]~11_combout )))))

	.dataa(\ALUInput1|out0[11]~1_combout ),
	.datab(\IFIDREG|outPC [7]),
	.datac(\result_MEMWB2|out0[7]~11_combout ),
	.datad(\ALUInput1|out0[11]~3_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[7]~10 .lut_mask = 16'hEE50;
defparam \ALUInput1|out0[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N20
cycloneii_lcell_comb \ALUInput1|out0[7] (
// Equation(s):
// \ALUInput1|out0 [7] = (\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[7]~10_combout  & (\MEMWBREG|writeData [7])) # (!\ALUInput1|out0[7]~10_combout  & ((\IDEXREG|R1Reg_IDEX [7]))))) # (!\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[7]~10_combout 
// ))))

	.dataa(\MEMWBREG|writeData [7]),
	.datab(\IDEXREG|R1Reg_IDEX [7]),
	.datac(\ALUInput1|out0[11]~1_combout ),
	.datad(\ALUInput1|out0[7]~10_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0 [7]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[7] .lut_mask = 16'hAFC0;
defparam \ALUInput1|out0[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
cycloneii_lcell_comb \ALU16|A7|M30|M13|or_loop:7:OR160|out1~0 (
// Equation(s):
// \ALU16|A7|M30|M13|or_loop:7:OR160|out1~0_combout  = (\ALUInput2|out0 [7] & ((\IDEXREG|ALUFunc_IDEX [0]) # (\ALUInput1|out0 [7]))) # (!\ALUInput2|out0 [7] & (\IDEXREG|ALUFunc_IDEX [0] & \ALUInput1|out0 [7]))

	.dataa(\ALUInput2|out0 [7]),
	.datab(\IDEXREG|ALUFunc_IDEX [0]),
	.datac(vcc),
	.datad(\ALUInput1|out0 [7]),
	.cin(gnd),
	.combout(\ALU16|A7|M30|M13|or_loop:7:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M30|M13|or_loop:7:OR160|out1~0 .lut_mask = 16'hEE88;
defparam \ALU16|A7|M30|M13|or_loop:7:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:7:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:7:AND160|out1~combout  = (\ALUInput2|out0 [7] & !\IDEXREG|ALUFunc_IDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALUInput2|out0 [7]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:7:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:7:AND160|out1 .lut_mask = 16'h00F0;
defparam \ALU16|A1|M11|and_loop:7:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:6:REG0|p4~0_combout  = (\MEMWBREG|writeData [6] & ((\RegisterFile|G2|reg_loop:6:REG0|p1~0_combout ) # ((\RegisterFile|G2|reg_loop:6:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\MEMWBREG|writeData [6]),
	.datab(\RegisterFile|G2|reg_loop:6:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:6:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \RegisterFile|G2|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N12
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:6:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:6:REG0|p4~0_combout ) # (\RegisterFile|G2|reg_loop:6:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G2|reg_loop:6:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:6:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:6:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G2|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:6:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:6:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:6:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~0_combout  & !\RegisterFile|G2|reg_loop:6:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:6:REG0|p5~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:6:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:6:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G2|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneii_lcell_comb \RegisterFile|G10|Mux9~2 (
// Equation(s):
// \RegisterFile|G10|Mux9~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & (((\IDEXREG|R2Reg_IDEX[13]~0_combout )) # (!\RegisterFile|G3|reg_loop:6:REG0|p5~0_combout ))) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & 
// (((!\RegisterFile|G2|reg_loop:6:REG0|p5~0_combout  & !\IDEXREG|R2Reg_IDEX[13]~0_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:6:REG0|p5~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:6:REG0|p5~0_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datad(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux9~2 .lut_mask = 16'hF053;
defparam \RegisterFile|G10|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[6]));
// synopsys translate_off
defparam \fromData[6]~I .input_async_reset = "none";
defparam \fromData[6]~I .input_power_up = "low";
defparam \fromData[6]~I .input_register_mode = "none";
defparam \fromData[6]~I .input_sync_reset = "none";
defparam \fromData[6]~I .oe_async_reset = "none";
defparam \fromData[6]~I .oe_power_up = "low";
defparam \fromData[6]~I .oe_register_mode = "none";
defparam \fromData[6]~I .oe_sync_reset = "none";
defparam \fromData[6]~I .operation_mode = "input";
defparam \fromData[6]~I .output_async_reset = "none";
defparam \fromData[6]~I .output_power_up = "low";
defparam \fromData[6]~I .output_register_mode = "none";
defparam \fromData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[6]));
// synopsys translate_off
defparam \keyData[6]~I .input_async_reset = "none";
defparam \keyData[6]~I .input_power_up = "low";
defparam \keyData[6]~I .input_register_mode = "none";
defparam \keyData[6]~I .input_sync_reset = "none";
defparam \keyData[6]~I .oe_async_reset = "none";
defparam \keyData[6]~I .oe_power_up = "low";
defparam \keyData[6]~I .oe_register_mode = "none";
defparam \keyData[6]~I .oe_sync_reset = "none";
defparam \keyData[6]~I .operation_mode = "input";
defparam \keyData[6]~I .output_async_reset = "none";
defparam \keyData[6]~I .output_power_up = "low";
defparam \keyData[6]~I .output_register_mode = "none";
defparam \keyData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N30
cycloneii_lcell_comb \IFIDREG|outPC[6] (
// Equation(s):
// \IFIDREG|outPC [6] = (\clock~combout  & (\IFIDREG|Add0~10_combout )) # (!\clock~combout  & ((\IFIDREG|outPC [6])))

	.dataa(\IFIDREG|Add0~10_combout ),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\IFIDREG|outPC [6]),
	.cin(gnd),
	.combout(\IFIDREG|outPC [6]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[6] .lut_mask = 16'hAFA0;
defparam \IFIDREG|outPC[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N0
cycloneii_lcell_comb \ALUInput1|out0[6]~18 (
// Equation(s):
// \ALUInput1|out0[6]~18_combout  = (\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[11]~3_combout )))) # (!\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[11]~3_combout  & ((\IFIDREG|outPC [6]))) # (!\ALUInput1|out0[11]~3_combout  & 
// (\result_MEMWB2|out0[6]~27_combout ))))

	.dataa(\ALUInput1|out0[11]~1_combout ),
	.datab(\result_MEMWB2|out0[6]~27_combout ),
	.datac(\ALUInput1|out0[11]~3_combout ),
	.datad(\IFIDREG|outPC [6]),
	.cin(gnd),
	.combout(\ALUInput1|out0[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[6]~18 .lut_mask = 16'hF4A4;
defparam \ALUInput1|out0[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N8
cycloneii_lcell_comb \IDEXREG|R1Reg_IDEX[1]~1 (
// Equation(s):
// \IDEXREG|R1Reg_IDEX[1]~1_combout  = (\IFIDREG|outInstruction [8]) # ((\IFIDREG|outInstruction [7] & \IFIDREG|outInstruction [6]))

	.dataa(\IFIDREG|outInstruction [8]),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\IFIDREG|outInstruction [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXREG|R1Reg_IDEX[1]~1 .lut_mask = 16'hEAEA;
defparam \IDEXREG|R1Reg_IDEX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N10
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:6:REG0|p4~0_combout  = (\MEMWBREG|writeData [6] & ((\RegisterFile|G4|reg_loop:6:REG0|p4~0_combout ) # ((\RegisterFile|G4|reg_loop:6:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:6:REG0|p4~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:6:REG0|p1~0_combout ),
	.datac(\MEMWBREG|writeData [6]),
	.datad(\RegisterFile|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:6:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \RegisterFile|G4|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N28
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:6:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:6:REG0|p1~0_combout ) # (\RegisterFile|G4|reg_loop:6:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G4|reg_loop:6:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:6:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G4|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N16
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:6:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:6:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:6:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~2_combout  & !\RegisterFile|G4|reg_loop:6:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:6:REG0|p5~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:6:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:6:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G4|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N10
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:6:REG0|p4~0_combout  = (\MEMWBREG|writeData [6] & ((\RegisterFile|G8|reg_loop:6:REG0|p1~0_combout ) # ((\RegisterFile|G8|reg_loop:6:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:6:REG0|p1~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:6:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\MEMWBREG|writeData [6]),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:6:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G8|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N18
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:6:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:6:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:6:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~6_combout  & !\RegisterFile|G8|reg_loop:6:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:6:REG0|p1~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:6:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:6:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G8|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:6:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:6:REG0|p4~0_combout ) # (\RegisterFile|G5|reg_loop:6:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G5|reg_loop:6:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:6:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:6:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G5|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N28
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:6:REG0|p4~0_combout  = (\MEMWBREG|writeData [6] & (((\RegisterFile|G5|reg_loop:6:REG0|p4~0_combout ) # (\RegisterFile|G5|reg_loop:6:REG0|p1~0_combout )) # (!\RegisterFile|G0|Mux3~3_combout )))

	.dataa(\RegisterFile|G0|Mux3~3_combout ),
	.datab(\MEMWBREG|writeData [6]),
	.datac(\RegisterFile|G5|reg_loop:6:REG0|p4~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:6:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:6:REG0|p4~0 .lut_mask = 16'hCCC4;
defparam \RegisterFile|G5|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:6:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:6:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:6:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~3_combout  & !\RegisterFile|G5|reg_loop:6:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:6:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~3_combout ),
	.datac(\RegisterFile|G5|reg_loop:6:REG0|p5~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:6:REG0|p5~0 .lut_mask = 16'h5054;
defparam \RegisterFile|G5|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:6:REG0|p4~0_combout  = (\MEMWBREG|writeData [6] & ((\RegisterFile|G7|reg_loop:6:REG0|p4~0_combout ) # ((\RegisterFile|G7|reg_loop:6:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:6:REG0|p4~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:6:REG0|p1~0_combout ),
	.datac(\MEMWBREG|writeData [6]),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:6:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \RegisterFile|G7|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:6:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:6:REG0|p1~0_combout ) # (\RegisterFile|G7|reg_loop:6:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G7|reg_loop:6:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G7|reg_loop:6:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:6:REG0|p1~0 .lut_mask = 16'hFA00;
defparam \RegisterFile|G7|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:6:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:6:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:6:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~5_combout  & !\RegisterFile|G7|reg_loop:6:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:6:REG0|p5~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:6:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\RegisterFile|G7|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:6:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G7|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneii_lcell_comb \RegisterFile|G9|Mux9~0 (
// Equation(s):
// \RegisterFile|G9|Mux9~0_combout  = (\IFIDREG|outInstruction [6] & (\IFIDREG|outInstruction [7])) # (!\IFIDREG|outInstruction [6] & ((\IFIDREG|outInstruction [7] & ((!\RegisterFile|G7|reg_loop:6:REG0|p5~0_combout ))) # (!\IFIDREG|outInstruction [7] & 
// (!\RegisterFile|G5|reg_loop:6:REG0|p5~0_combout ))))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\RegisterFile|G5|reg_loop:6:REG0|p5~0_combout ),
	.datad(\RegisterFile|G7|reg_loop:6:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux9~0 .lut_mask = 16'h89CD;
defparam \RegisterFile|G9|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneii_lcell_comb \RegisterFile|G9|Mux9~1 (
// Equation(s):
// \RegisterFile|G9|Mux9~1_combout  = (\IFIDREG|outInstruction [6] & ((\RegisterFile|G9|Mux9~0_combout  & ((!\RegisterFile|G8|reg_loop:6:REG0|p5~0_combout ))) # (!\RegisterFile|G9|Mux9~0_combout  & (!\RegisterFile|G6|reg_loop:6:REG0|p5~0_combout )))) # 
// (!\IFIDREG|outInstruction [6] & (((\RegisterFile|G9|Mux9~0_combout ))))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\RegisterFile|G6|reg_loop:6:REG0|p5~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:6:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux9~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux9~1 .lut_mask = 16'h5F22;
defparam \RegisterFile|G9|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneii_lcell_comb \RegisterFile|G9|Mux9~3 (
// Equation(s):
// \RegisterFile|G9|Mux9~3_combout  = (\RegisterFile|G9|Mux9~2_combout  & (((!\RegisterFile|G4|reg_loop:6:REG0|p5~0_combout )) # (!\IDEXREG|R1Reg_IDEX[1]~1_combout ))) # (!\RegisterFile|G9|Mux9~2_combout  & (\IDEXREG|R1Reg_IDEX[1]~1_combout  & 
// ((\RegisterFile|G9|Mux9~1_combout ))))

	.dataa(\RegisterFile|G9|Mux9~2_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datac(\RegisterFile|G4|reg_loop:6:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux9~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux9~3 .lut_mask = 16'h6E2A;
defparam \RegisterFile|G9|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneii_lcell_comb \RegisterFile|G9|Mux9~4 (
// Equation(s):
// \RegisterFile|G9|Mux9~4_combout  = (\RegisterFile|G9|Mux9~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # ((\IFIDREG|outInstruction [6]) # (\IDEXREG|R1Reg_IDEX[1]~1_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datad(\RegisterFile|G9|Mux9~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux9~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N5
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[6] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux9~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [6]));

// Location: LCCOMB_X9_Y20_N20
cycloneii_lcell_comb \ALUInput1|out0[6] (
// Equation(s):
// \ALUInput1|out0 [6] = (\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[6]~18_combout  & ((\MEMWBREG|writeData [6]))) # (!\ALUInput1|out0[6]~18_combout  & (\IDEXREG|R1Reg_IDEX [6])))) # (!\ALUInput1|out0[11]~1_combout  & (\ALUInput1|out0[6]~18_combout 
// ))

	.dataa(\ALUInput1|out0[11]~1_combout ),
	.datab(\ALUInput1|out0[6]~18_combout ),
	.datac(\IDEXREG|R1Reg_IDEX [6]),
	.datad(\MEMWBREG|writeData [6]),
	.cin(gnd),
	.combout(\ALUInput1|out0 [6]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[6] .lut_mask = 16'hEC64;
defparam \ALUInput1|out0[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
cycloneii_lcell_comb \ALU16|A7|M30|M13|or_loop:6:OR160|out1~0 (
// Equation(s):
// \ALU16|A7|M30|M13|or_loop:6:OR160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & ((\ALUInput1|out0 [6]) # (\ALUInput2|out0 [6]))) # (!\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput1|out0 [6] & \ALUInput2|out0 [6]))

	.dataa(\IDEXREG|ALUFunc_IDEX [0]),
	.datab(vcc),
	.datac(\ALUInput1|out0 [6]),
	.datad(\ALUInput2|out0 [6]),
	.cin(gnd),
	.combout(\ALU16|A7|M30|M13|or_loop:6:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M30|M13|or_loop:6:OR160|out1~0 .lut_mask = 16'hFAA0;
defparam \ALU16|A7|M30|M13|or_loop:6:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:6:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:6:AND160|out1~combout  = (\ALUInput2|out0 [6] & !\IDEXREG|ALUFunc_IDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALUInput2|out0 [6]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:6:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:6:AND160|out1 .lut_mask = 16'h00F0;
defparam \ALU16|A1|M11|and_loop:6:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[3]));
// synopsys translate_off
defparam \fromData[3]~I .input_async_reset = "none";
defparam \fromData[3]~I .input_power_up = "low";
defparam \fromData[3]~I .input_register_mode = "none";
defparam \fromData[3]~I .input_sync_reset = "none";
defparam \fromData[3]~I .oe_async_reset = "none";
defparam \fromData[3]~I .oe_power_up = "low";
defparam \fromData[3]~I .oe_register_mode = "none";
defparam \fromData[3]~I .oe_sync_reset = "none";
defparam \fromData[3]~I .operation_mode = "input";
defparam \fromData[3]~I .output_async_reset = "none";
defparam \fromData[3]~I .output_power_up = "low";
defparam \fromData[3]~I .output_register_mode = "none";
defparam \fromData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N30
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:3:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:3:REG0|p4~0_combout ) # (\RegisterFile|G4|reg_loop:3:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G4|reg_loop:3:REG0|p4~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:3:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:3:REG0|p1~0 .lut_mask = 16'hEE00;
defparam \RegisterFile|G4|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N6
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:3:REG0|p4~0_combout  = (\MEMWBREG|writeData [3] & ((\RegisterFile|G4|reg_loop:3:REG0|p4~0_combout ) # ((\RegisterFile|G4|reg_loop:3:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:3:REG0|p4~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:3:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\MEMWBREG|writeData [3]),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:3:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G4|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N30
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:3:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:3:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:3:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~2_combout  & !\RegisterFile|G4|reg_loop:3:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:3:REG0|p1~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:3:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:3:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:3:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G4|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N30
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:3:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:3:REG0|p4~0_combout ) # (\RegisterFile|G2|reg_loop:3:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:3:REG0|p4~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G2|reg_loop:3:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:3:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \RegisterFile|G2|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N4
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:3:REG0|p4~0_combout  = (\MEMWBREG|writeData [3] & ((\RegisterFile|G2|reg_loop:3:REG0|p4~0_combout ) # ((\RegisterFile|G2|reg_loop:3:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:3:REG0|p4~0_combout ),
	.datab(\MEMWBREG|writeData [3]),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:3:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:3:REG0|p4~0 .lut_mask = 16'hCC8C;
defparam \RegisterFile|G2|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N28
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:3:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:3:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:3:REG0|p5~0_combout ) # ((!\RegisterFile|G2|reg_loop:3:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:3:REG0|p1~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:3:REG0|p5~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:3:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:3:REG0|p5~0 .lut_mask = 16'h4544;
defparam \RegisterFile|G2|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N24
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:3:REG0|p4~0_combout  = (\MEMWBREG|writeData [3] & ((\RegisterFile|G7|reg_loop:3:REG0|p1~0_combout ) # ((\RegisterFile|G7|reg_loop:3:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:3:REG0|p1~0_combout ),
	.datab(\MEMWBREG|writeData [3]),
	.datac(\RegisterFile|G7|reg_loop:3:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:3:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \RegisterFile|G7|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N14
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:3:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:3:REG0|p4~0_combout ) # (\RegisterFile|G7|reg_loop:3:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G7|reg_loop:3:REG0|p4~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:3:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:3:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \RegisterFile|G7|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N8
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:3:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:3:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:3:REG0|p5~0_combout ) # ((!\RegisterFile|G7|reg_loop:3:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:3:REG0|p5~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:3:REG0|p1~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:3:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:3:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G7|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N28
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:3:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:3:REG0|p4~0_combout ) # (\RegisterFile|G8|reg_loop:3:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G8|reg_loop:3:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~6_combout ),
	.datac(\RegisterFile|G8|reg_loop:3:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:3:REG0|p1~0 .lut_mask = 16'hC8C8;
defparam \RegisterFile|G8|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N10
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:3:REG0|p4~0_combout  = (\MEMWBREG|writeData [3] & ((\RegisterFile|G8|reg_loop:3:REG0|p4~0_combout ) # ((\RegisterFile|G8|reg_loop:3:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\MEMWBREG|writeData [3]),
	.datab(\RegisterFile|G8|reg_loop:3:REG0|p4~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:3:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:3:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \RegisterFile|G8|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N8
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:3:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:3:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:3:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~6_combout  & !\RegisterFile|G8|reg_loop:3:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:3:REG0|p1~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:3:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:3:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:3:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G8|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:3:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:3:REG0|p4~0_combout ) # (\RegisterFile|G5|reg_loop:3:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G5|reg_loop:3:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:3:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:3:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \RegisterFile|G5|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N14
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:3:REG0|p4~0_combout  = (\MEMWBREG|writeData [3] & ((\RegisterFile|G5|reg_loop:3:REG0|p4~0_combout ) # ((\RegisterFile|G5|reg_loop:3:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:3:REG0|p4~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:3:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\MEMWBREG|writeData [3]),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:3:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G5|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N24
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:3:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:3:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:3:REG0|p5~0_combout ) # ((!\RegisterFile|G5|reg_loop:3:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:3:REG0|p5~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:3:REG0|p1~0_combout ),
	.datac(\RegisterFile|G5|reg_loop:3:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:3:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G5|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:3:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:3:REG0|p1~0_combout ) # (\RegisterFile|G6|reg_loop:3:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G6|reg_loop:3:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G6|reg_loop:3:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:3:REG0|p1~0 .lut_mask = 16'hFA00;
defparam \RegisterFile|G6|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:3:REG0|p4~0_combout  = (\MEMWBREG|writeData [3] & ((\RegisterFile|G6|reg_loop:3:REG0|p4~0_combout ) # ((\RegisterFile|G6|reg_loop:3:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:3:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~4_combout ),
	.datac(\MEMWBREG|writeData [3]),
	.datad(\RegisterFile|G6|reg_loop:3:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:3:REG0|p4~0 .lut_mask = 16'hF0B0;
defparam \RegisterFile|G6|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:3:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:3:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:3:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~4_combout  & !\RegisterFile|G6|reg_loop:3:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:3:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~4_combout ),
	.datac(\RegisterFile|G6|reg_loop:3:REG0|p5~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:3:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:3:REG0|p5~0 .lut_mask = 16'h5054;
defparam \RegisterFile|G6|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N0
cycloneii_lcell_comb \RegisterFile|G9|Mux12~0 (
// Equation(s):
// \RegisterFile|G9|Mux12~0_combout  = (\IFIDREG|outInstruction [6] & ((\IFIDREG|outInstruction [7]) # ((!\RegisterFile|G6|reg_loop:3:REG0|p5~0_combout )))) # (!\IFIDREG|outInstruction [6] & (!\IFIDREG|outInstruction [7] & 
// (!\RegisterFile|G5|reg_loop:3:REG0|p5~0_combout )))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\RegisterFile|G5|reg_loop:3:REG0|p5~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:3:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux12~0 .lut_mask = 16'h89AB;
defparam \RegisterFile|G9|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N30
cycloneii_lcell_comb \RegisterFile|G9|Mux12~1 (
// Equation(s):
// \RegisterFile|G9|Mux12~1_combout  = (\IFIDREG|outInstruction [7] & ((\RegisterFile|G9|Mux12~0_combout  & ((!\RegisterFile|G8|reg_loop:3:REG0|p5~0_combout ))) # (!\RegisterFile|G9|Mux12~0_combout  & (!\RegisterFile|G7|reg_loop:3:REG0|p5~0_combout )))) # 
// (!\IFIDREG|outInstruction [7] & (((\RegisterFile|G9|Mux12~0_combout ))))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\RegisterFile|G7|reg_loop:3:REG0|p5~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:3:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux12~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux12~1 .lut_mask = 16'h5F22;
defparam \RegisterFile|G9|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N22
cycloneii_lcell_comb \RegisterFile|G9|Mux12~2 (
// Equation(s):
// \RegisterFile|G9|Mux12~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & (((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # (\RegisterFile|G9|Mux12~1_combout )))) # (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (!\RegisterFile|G2|reg_loop:3:REG0|p5~0_combout  & 
// (!\IDEXREG|R1Reg_IDEX[1]~0_combout )))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\RegisterFile|G2|reg_loop:3:REG0|p5~0_combout ),
	.datac(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datad(\RegisterFile|G9|Mux12~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux12~2 .lut_mask = 16'hABA1;
defparam \RegisterFile|G9|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N2
cycloneii_lcell_comb \RegisterFile|G9|Mux12~3 (
// Equation(s):
// \RegisterFile|G9|Mux12~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((\RegisterFile|G9|Mux12~2_combout  & ((!\RegisterFile|G4|reg_loop:3:REG0|p5~0_combout ))) # (!\RegisterFile|G9|Mux12~2_combout  & (!\RegisterFile|G3|reg_loop:3:REG0|p5~0_combout 
// )))) # (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (((\RegisterFile|G9|Mux12~2_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:3:REG0|p5~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:3:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux12~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux12~3 .lut_mask = 16'h5F22;
defparam \RegisterFile|G9|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N12
cycloneii_lcell_comb \RegisterFile|G9|Mux12~4 (
// Equation(s):
// \RegisterFile|G9|Mux12~4_combout  = (\RegisterFile|G9|Mux12~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # (\IFIDREG|outInstruction [6]))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\IFIDREG|outInstruction [6]),
	.datad(\RegisterFile|G9|Mux12~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux12~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y18_N13
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[3] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux12~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [3]));

// Location: LCCOMB_X11_Y22_N12
cycloneii_lcell_comb \ALUInput1|out0[3]~8 (
// Equation(s):
// \ALUInput1|out0[3]~8_combout  = (\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[11]~3_combout )))) # (!\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[11]~3_combout  & (\IFIDREG|outPC [3])) # (!\ALUInput1|out0[11]~3_combout  & 
// ((\result_MEMWB2|out0[3]~7_combout )))))

	.dataa(\IFIDREG|outPC [3]),
	.datab(\ALUInput1|out0[11]~1_combout ),
	.datac(\result_MEMWB2|out0[3]~7_combout ),
	.datad(\ALUInput1|out0[11]~3_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[3]~8 .lut_mask = 16'hEE30;
defparam \ALUInput1|out0[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N20
cycloneii_lcell_comb \ALUInput1|out0[3] (
// Equation(s):
// \ALUInput1|out0 [3] = (\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[3]~8_combout  & (\MEMWBREG|writeData [3])) # (!\ALUInput1|out0[3]~8_combout  & ((\IDEXREG|R1Reg_IDEX [3]))))) # (!\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[3]~8_combout 
// ))))

	.dataa(\MEMWBREG|writeData [3]),
	.datab(\IDEXREG|R1Reg_IDEX [3]),
	.datac(\ALUInput1|out0[11]~1_combout ),
	.datad(\ALUInput1|out0[3]~8_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0 [3]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[3] .lut_mask = 16'hAFC0;
defparam \ALUInput1|out0[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneii_lcell_comb \ALU16|A7|M30|M13|or_loop:3:OR160|out1~0 (
// Equation(s):
// \ALU16|A7|M30|M13|or_loop:3:OR160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & ((\ALUInput2|out0 [3]) # (\ALUInput1|out0 [3]))) # (!\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [3] & \ALUInput1|out0 [3]))

	.dataa(\IDEXREG|ALUFunc_IDEX [0]),
	.datab(\ALUInput2|out0 [3]),
	.datac(vcc),
	.datad(\ALUInput1|out0 [3]),
	.cin(gnd),
	.combout(\ALU16|A7|M30|M13|or_loop:3:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M30|M13|or_loop:3:OR160|out1~0 .lut_mask = 16'hEE88;
defparam \ALU16|A7|M30|M13|or_loop:3:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N18
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:3:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:3:AND160|out1~combout  = (!\IDEXREG|ALUFunc_IDEX [0] & \ALUInput2|out0 [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\ALUInput2|out0 [3]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:3:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:3:AND160|out1 .lut_mask = 16'h0F00;
defparam \ALU16|A1|M11|and_loop:3:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[0]));
// synopsys translate_off
defparam \fromData[0]~I .input_async_reset = "none";
defparam \fromData[0]~I .input_power_up = "low";
defparam \fromData[0]~I .input_register_mode = "none";
defparam \fromData[0]~I .input_sync_reset = "none";
defparam \fromData[0]~I .oe_async_reset = "none";
defparam \fromData[0]~I .oe_power_up = "low";
defparam \fromData[0]~I .oe_register_mode = "none";
defparam \fromData[0]~I .oe_sync_reset = "none";
defparam \fromData[0]~I .operation_mode = "input";
defparam \fromData[0]~I .output_async_reset = "none";
defparam \fromData[0]~I .output_power_up = "low";
defparam \fromData[0]~I .output_register_mode = "none";
defparam \fromData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N22
cycloneii_lcell_comb \result_MEMWB2|out0[0]~3 (
// Equation(s):
// \result_MEMWB2|out0[0]~3_combout  = (\result_MEMWB2|out0[0]~2_combout ) # ((\EXMEMREG|isLW_EXMEM~regout  & \fromData~combout [0]))

	.dataa(\result_MEMWB2|out0[0]~2_combout ),
	.datab(\EXMEMREG|isLW_EXMEM~regout ),
	.datac(vcc),
	.datad(\fromData~combout [0]),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[0]~3 .lut_mask = 16'hEEAA;
defparam \result_MEMWB2|out0[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N3
cycloneii_lcell_ff \MEMWBREG|writeData[0] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[0]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [0]));

// Location: LCCOMB_X10_Y17_N2
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:0:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:0:REG0|p4~0_combout ) # (\RegisterFile|G4|reg_loop:0:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G4|reg_loop:0:REG0|p4~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:0:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:0:REG0|p1~0 .lut_mask = 16'hEE00;
defparam \RegisterFile|G4|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N16
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:0:REG0|p4~0_combout  = (\MEMWBREG|writeData [0] & ((\RegisterFile|G4|reg_loop:0:REG0|p4~0_combout ) # ((\RegisterFile|G4|reg_loop:0:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:0:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~2_combout ),
	.datac(\RegisterFile|G4|reg_loop:0:REG0|p1~0_combout ),
	.datad(\MEMWBREG|writeData [0]),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:0:REG0|p4~0 .lut_mask = 16'hFB00;
defparam \RegisterFile|G4|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N14
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:0:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:0:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:0:REG0|p5~0_combout ) # ((!\RegisterFile|G4|reg_loop:0:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:0:REG0|p5~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:0:REG0|p1~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:0:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:0:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G4|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N4
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:0:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:0:REG0|p4~0_combout ) # (\RegisterFile|G2|reg_loop:0:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G2|reg_loop:0:REG0|p4~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:0:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:0:REG0|p1~0 .lut_mask = 16'hEE00;
defparam \RegisterFile|G2|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N20
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:0:REG0|p4~0_combout  = (\MEMWBREG|writeData [0] & ((\RegisterFile|G2|reg_loop:0:REG0|p4~0_combout ) # ((\RegisterFile|G2|reg_loop:0:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:0:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~0_combout ),
	.datac(\MEMWBREG|writeData [0]),
	.datad(\RegisterFile|G2|reg_loop:0:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:0:REG0|p4~0 .lut_mask = 16'hF0B0;
defparam \RegisterFile|G2|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N26
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:0:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:0:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:0:REG0|p5~0_combout ) # ((!\RegisterFile|G2|reg_loop:0:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:0:REG0|p1~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:0:REG0|p5~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:0:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:0:REG0|p5~0 .lut_mask = 16'h4544;
defparam \RegisterFile|G2|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:0:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:0:REG0|p4~0_combout ) # (\RegisterFile|G3|reg_loop:0:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G3|reg_loop:0:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G0|Mux3~1_combout ),
	.datad(\RegisterFile|G3|reg_loop:0:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:0:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \RegisterFile|G3|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N6
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:0:REG0|p4~0_combout  = (\MEMWBREG|writeData [0] & ((\RegisterFile|G3|reg_loop:0:REG0|p1~0_combout ) # ((\RegisterFile|G3|reg_loop:0:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\MEMWBREG|writeData [0]),
	.datab(\RegisterFile|G3|reg_loop:0:REG0|p1~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:0:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:0:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \RegisterFile|G3|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N30
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:0:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:0:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:0:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~1_combout  & !\RegisterFile|G3|reg_loop:0:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:0:REG0|p1~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:0:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~1_combout ),
	.datad(\RegisterFile|G3|reg_loop:0:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:0:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G3|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N14
cycloneii_lcell_comb \RegisterFile|G10|Mux15~2 (
// Equation(s):
// \RegisterFile|G10|Mux15~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & (\IDEXREG|R2Reg_IDEX[13]~1_combout )) # (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((!\RegisterFile|G3|reg_loop:0:REG0|p5~0_combout ))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & (!\RegisterFile|G2|reg_loop:0:REG0|p5~0_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\RegisterFile|G2|reg_loop:0:REG0|p5~0_combout ),
	.datad(\RegisterFile|G3|reg_loop:0:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux15~2 .lut_mask = 16'h89CD;
defparam \RegisterFile|G10|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N0
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:0:REG0|p4~0_combout  = (\MEMWBREG|writeData [0] & ((\RegisterFile|G8|reg_loop:0:REG0|p1~0_combout ) # ((\RegisterFile|G8|reg_loop:0:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:0:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~6_combout ),
	.datac(\MEMWBREG|writeData [0]),
	.datad(\RegisterFile|G8|reg_loop:0:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:0:REG0|p4~0 .lut_mask = 16'hF0B0;
defparam \RegisterFile|G8|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N22
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:0:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:0:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:0:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~6_combout  & !\RegisterFile|G8|reg_loop:0:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:0:REG0|p1~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:0:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:0:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:0:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G8|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N26
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:0:REG0|p4~0_combout  = (\MEMWBREG|writeData [0] & ((\RegisterFile|G7|reg_loop:0:REG0|p4~0_combout ) # ((\RegisterFile|G7|reg_loop:0:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:0:REG0|p4~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:0:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\MEMWBREG|writeData [0]),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:0:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G7|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N28
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:0:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:0:REG0|p4~0_combout ) # (\RegisterFile|G7|reg_loop:0:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G0|Mux3~5_combout ),
	.datac(\RegisterFile|G7|reg_loop:0:REG0|p4~0_combout ),
	.datad(\RegisterFile|G7|reg_loop:0:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:0:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \RegisterFile|G7|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N6
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:0:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:0:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:0:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~5_combout  & !\RegisterFile|G7|reg_loop:0:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:0:REG0|p5~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:0:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\RegisterFile|G7|reg_loop:0:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:0:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G7|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N14
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:0:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:0:REG0|p4~0_combout ) # (\RegisterFile|G5|reg_loop:0:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G5|reg_loop:0:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~3_combout ),
	.datac(\RegisterFile|G5|reg_loop:0:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:0:REG0|p1~0 .lut_mask = 16'hC8C8;
defparam \RegisterFile|G5|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N26
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:0:REG0|p4~0_combout  = (\MEMWBREG|writeData [0] & ((\RegisterFile|G5|reg_loop:0:REG0|p4~0_combout ) # ((\RegisterFile|G5|reg_loop:0:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\MEMWBREG|writeData [0]),
	.datab(\RegisterFile|G5|reg_loop:0:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:0:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:0:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \RegisterFile|G5|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N16
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:0:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:0:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:0:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~3_combout  & !\RegisterFile|G5|reg_loop:0:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:0:REG0|p1~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:0:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:0:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:0:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G5|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N6
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:0:REG0|p4~0_combout  = (\MEMWBREG|writeData [0] & ((\RegisterFile|G6|reg_loop:0:REG0|p4~0_combout ) # ((\RegisterFile|G6|reg_loop:0:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\MEMWBREG|writeData [0]),
	.datab(\RegisterFile|G6|reg_loop:0:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:0:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:0:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \RegisterFile|G6|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N26
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:0:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:0:REG0|p1~0_combout ) # (\RegisterFile|G6|reg_loop:0:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G6|reg_loop:0:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:0:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:0:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G6|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N2
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:0:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:0:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:0:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~4_combout  & !\RegisterFile|G6|reg_loop:0:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:0:REG0|p5~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:0:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:0:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:0:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G6|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N0
cycloneii_lcell_comb \RegisterFile|G10|Mux15~0 (
// Equation(s):
// \RegisterFile|G10|Mux15~0_combout  = (\R2AD|out0[1]~0_combout  & (\R2AD|out0[0]~1_combout )) # (!\R2AD|out0[1]~0_combout  & ((\R2AD|out0[0]~1_combout  & ((!\RegisterFile|G6|reg_loop:0:REG0|p5~0_combout ))) # (!\R2AD|out0[0]~1_combout  & 
// (!\RegisterFile|G5|reg_loop:0:REG0|p5~0_combout ))))

	.dataa(\R2AD|out0[1]~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\RegisterFile|G5|reg_loop:0:REG0|p5~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:0:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux15~0 .lut_mask = 16'h89CD;
defparam \RegisterFile|G10|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N12
cycloneii_lcell_comb \RegisterFile|G10|Mux15~1 (
// Equation(s):
// \RegisterFile|G10|Mux15~1_combout  = (\R2AD|out0[1]~0_combout  & ((\RegisterFile|G10|Mux15~0_combout  & (!\RegisterFile|G8|reg_loop:0:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux15~0_combout  & ((!\RegisterFile|G7|reg_loop:0:REG0|p5~0_combout ))))) # 
// (!\R2AD|out0[1]~0_combout  & (((\RegisterFile|G10|Mux15~0_combout ))))

	.dataa(\R2AD|out0[1]~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:0:REG0|p5~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:0:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux15~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux15~1 .lut_mask = 16'h770A;
defparam \RegisterFile|G10|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N28
cycloneii_lcell_comb \RegisterFile|G10|Mux15~3 (
// Equation(s):
// \RegisterFile|G10|Mux15~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\RegisterFile|G10|Mux15~2_combout  & (!\RegisterFile|G4|reg_loop:0:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux15~2_combout  & ((\RegisterFile|G10|Mux15~1_combout ))))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (((\RegisterFile|G10|Mux15~2_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:0:REG0|p5~0_combout ),
	.datac(\RegisterFile|G10|Mux15~2_combout ),
	.datad(\RegisterFile|G10|Mux15~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux15~3 .lut_mask = 16'h7A70;
defparam \RegisterFile|G10|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N20
cycloneii_lcell_comb \RegisterFile|G10|Mux15~4 (
// Equation(s):
// \RegisterFile|G10|Mux15~4_combout  = (\RegisterFile|G10|Mux15~3_combout  & ((\R2AD|out0[0]~1_combout ) # ((\IDEXREG|R2Reg_IDEX[13]~0_combout ) # (\IDEXREG|R2Reg_IDEX[13]~1_combout ))))

	.dataa(\R2AD|out0[0]~1_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datad(\RegisterFile|G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux15~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y17_N21
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[0] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux15~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [0]));

// Location: LCFF_X10_Y20_N1
cycloneii_lcell_ff \IDEXREG|jumpShortAddress_IDEX[0] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\IFIDREG|outInstruction [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|jumpShortAddress_IDEX [0]));

// Location: LCCOMB_X10_Y20_N0
cycloneii_lcell_comb \ALUInput2|out0[0]~4 (
// Equation(s):
// \ALUInput2|out0[0]~4_combout  = (\ALUInput2|out0[3]~1_combout  & (!\ALUInput2|out0[3]~3_combout )) # (!\ALUInput2|out0[3]~1_combout  & ((\ALUInput2|out0[3]~3_combout  & ((\result_MEMWB2|out0[0]~3_combout ))) # (!\ALUInput2|out0[3]~3_combout  & 
// (\IDEXREG|jumpShortAddress_IDEX [0]))))

	.dataa(\ALUInput2|out0[3]~1_combout ),
	.datab(\ALUInput2|out0[3]~3_combout ),
	.datac(\IDEXREG|jumpShortAddress_IDEX [0]),
	.datad(\result_MEMWB2|out0[0]~3_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[0]~4 .lut_mask = 16'h7632;
defparam \ALUInput2|out0[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N24
cycloneii_lcell_comb \ALUInput2|out0[0] (
// Equation(s):
// \ALUInput2|out0 [0] = (\ALUInput2|out0[3]~1_combout  & ((\ALUInput2|out0[0]~4_combout  & ((\IDEXREG|R2Reg_IDEX [0]))) # (!\ALUInput2|out0[0]~4_combout  & (\MEMWBREG|writeData [0])))) # (!\ALUInput2|out0[3]~1_combout  & (((\ALUInput2|out0[0]~4_combout ))))

	.dataa(\ALUInput2|out0[3]~1_combout ),
	.datab(\MEMWBREG|writeData [0]),
	.datac(\IDEXREG|R2Reg_IDEX [0]),
	.datad(\ALUInput2|out0[0]~4_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0 [0]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[0] .lut_mask = 16'hF588;
defparam \ALUInput2|out0[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[1]));
// synopsys translate_off
defparam \fromData[1]~I .input_async_reset = "none";
defparam \fromData[1]~I .input_power_up = "low";
defparam \fromData[1]~I .input_register_mode = "none";
defparam \fromData[1]~I .input_sync_reset = "none";
defparam \fromData[1]~I .oe_async_reset = "none";
defparam \fromData[1]~I .oe_power_up = "low";
defparam \fromData[1]~I .oe_register_mode = "none";
defparam \fromData[1]~I .oe_sync_reset = "none";
defparam \fromData[1]~I .operation_mode = "input";
defparam \fromData[1]~I .output_async_reset = "none";
defparam \fromData[1]~I .output_power_up = "low";
defparam \fromData[1]~I .output_register_mode = "none";
defparam \fromData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[1]));
// synopsys translate_off
defparam \keyData[1]~I .input_async_reset = "none";
defparam \keyData[1]~I .input_power_up = "low";
defparam \keyData[1]~I .input_register_mode = "none";
defparam \keyData[1]~I .input_sync_reset = "none";
defparam \keyData[1]~I .oe_async_reset = "none";
defparam \keyData[1]~I .oe_power_up = "low";
defparam \keyData[1]~I .oe_register_mode = "none";
defparam \keyData[1]~I .oe_sync_reset = "none";
defparam \keyData[1]~I .operation_mode = "input";
defparam \keyData[1]~I .output_async_reset = "none";
defparam \keyData[1]~I .output_power_up = "low";
defparam \keyData[1]~I .output_register_mode = "none";
defparam \keyData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
cycloneii_lcell_comb \ALUInput1|out0[1]~7 (
// Equation(s):
// \ALUInput1|out0[1]~7_combout  = (\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[11]~3_combout )))) # (!\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[11]~3_combout  & ((\IFIDREG|outPC [1]))) # (!\ALUInput1|out0[11]~3_combout  & 
// (\result_MEMWB2|out0[1]~5_combout ))))

	.dataa(\result_MEMWB2|out0[1]~5_combout ),
	.datab(\ALUInput1|out0[11]~1_combout ),
	.datac(\IFIDREG|outPC [1]),
	.datad(\ALUInput1|out0[11]~3_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[1]~7 .lut_mask = 16'hFC22;
defparam \ALUInput1|out0[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y22_N27
cycloneii_lcell_ff \MEMWBREG|writeData[1] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[1]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [1]));

// Location: LCCOMB_X10_Y22_N0
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:1:REG0|p4~0_combout  = (\MEMWBREG|writeData [1] & ((\RegisterFile|G3|reg_loop:1:REG0|p1~0_combout ) # ((\RegisterFile|G3|reg_loop:1:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:1:REG0|p1~0_combout ),
	.datab(\MEMWBREG|writeData [1]),
	.datac(\RegisterFile|G3|reg_loop:1:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:1:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \RegisterFile|G3|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N18
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:1:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:1:REG0|p1~0_combout ) # (\RegisterFile|G3|reg_loop:1:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G3|reg_loop:1:REG0|p1~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:1:REG0|p4~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:1:REG0|p1~0 .lut_mask = 16'hEE00;
defparam \RegisterFile|G3|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N6
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:1:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:1:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:1:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~1_combout  & !\RegisterFile|G3|reg_loop:1:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:1:REG0|p5~0_combout ),
	.datab(\RegisterFile|G0|Mux3~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:1:REG0|p1~0_combout ),
	.datad(\RegisterFile|G3|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:1:REG0|p5~0 .lut_mask = 16'h0A0E;
defparam \RegisterFile|G3|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N22
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:1:REG0|p4~0_combout  = (\MEMWBREG|writeData [1] & ((\RegisterFile|G2|reg_loop:1:REG0|p1~0_combout ) # ((\RegisterFile|G2|reg_loop:1:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:1:REG0|p1~0_combout ),
	.datab(\MEMWBREG|writeData [1]),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:1:REG0|p4~0 .lut_mask = 16'hCC8C;
defparam \RegisterFile|G2|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N28
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:1:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:1:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:1:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~0_combout  & !\RegisterFile|G2|reg_loop:1:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:1:REG0|p1~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:1:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:1:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G2|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N14
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:1:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:1:REG0|p1~0_combout ) # (\RegisterFile|G7|reg_loop:1:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G7|reg_loop:1:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\RegisterFile|G7|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:1:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G7|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N30
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:1:REG0|p4~0_combout  = (\MEMWBREG|writeData [1] & ((\RegisterFile|G7|reg_loop:1:REG0|p4~0_combout ) # ((\RegisterFile|G7|reg_loop:1:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:1:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~5_combout ),
	.datac(\RegisterFile|G7|reg_loop:1:REG0|p1~0_combout ),
	.datad(\MEMWBREG|writeData [1]),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:1:REG0|p4~0 .lut_mask = 16'hFB00;
defparam \RegisterFile|G7|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N18
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:1:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:1:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:1:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~5_combout  & !\RegisterFile|G7|reg_loop:1:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:1:REG0|p1~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:1:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\RegisterFile|G7|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:1:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G7|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N24
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:1:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:1:REG0|p4~0_combout ) # (\RegisterFile|G8|reg_loop:1:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G8|reg_loop:1:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~6_combout ),
	.datac(\RegisterFile|G8|reg_loop:1:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:1:REG0|p1~0 .lut_mask = 16'hC8C8;
defparam \RegisterFile|G8|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N12
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:1:REG0|p4~0_combout  = (\MEMWBREG|writeData [1] & ((\RegisterFile|G8|reg_loop:1:REG0|p4~0_combout ) # ((\RegisterFile|G8|reg_loop:1:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:1:REG0|p4~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:1:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\MEMWBREG|writeData [1]),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:1:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G8|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N22
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:1:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:1:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:1:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~6_combout  & !\RegisterFile|G8|reg_loop:1:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:1:REG0|p1~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:1:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:1:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G8|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N28
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:1:REG0|p4~0_combout  = (\MEMWBREG|writeData [1] & ((\RegisterFile|G5|reg_loop:1:REG0|p1~0_combout ) # ((\RegisterFile|G5|reg_loop:1:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:1:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~3_combout ),
	.datac(\MEMWBREG|writeData [1]),
	.datad(\RegisterFile|G5|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:1:REG0|p4~0 .lut_mask = 16'hF0B0;
defparam \RegisterFile|G5|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N8
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:1:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:1:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:1:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~3_combout  & !\RegisterFile|G5|reg_loop:1:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:1:REG0|p1~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:1:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:1:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G5|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N22
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:1:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:1:REG0|p4~0_combout ) # (\RegisterFile|G6|reg_loop:1:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G6|reg_loop:1:REG0|p4~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:1:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:1:REG0|p1~0 .lut_mask = 16'hEE00;
defparam \RegisterFile|G6|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N18
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:1:REG0|p4~0_combout  = (\MEMWBREG|writeData [1] & ((\RegisterFile|G6|reg_loop:1:REG0|p1~0_combout ) # ((\RegisterFile|G6|reg_loop:1:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:1:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~4_combout ),
	.datac(\MEMWBREG|writeData [1]),
	.datad(\RegisterFile|G6|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:1:REG0|p4~0 .lut_mask = 16'hF0B0;
defparam \RegisterFile|G6|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N30
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:1:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:1:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:1:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~4_combout  & !\RegisterFile|G6|reg_loop:1:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:1:REG0|p5~0_combout ),
	.datab(\RegisterFile|G0|Mux3~4_combout ),
	.datac(\RegisterFile|G6|reg_loop:1:REG0|p1~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:1:REG0|p5~0 .lut_mask = 16'h0A0E;
defparam \RegisterFile|G6|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N2
cycloneii_lcell_comb \RegisterFile|G9|Mux14~0 (
// Equation(s):
// \RegisterFile|G9|Mux14~0_combout  = (\IFIDREG|outInstruction [6] & ((\IFIDREG|outInstruction [7]) # ((!\RegisterFile|G6|reg_loop:1:REG0|p5~0_combout )))) # (!\IFIDREG|outInstruction [6] & (!\IFIDREG|outInstruction [7] & 
// (!\RegisterFile|G5|reg_loop:1:REG0|p5~0_combout )))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\RegisterFile|G5|reg_loop:1:REG0|p5~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:1:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux14~0 .lut_mask = 16'h89AB;
defparam \RegisterFile|G9|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N0
cycloneii_lcell_comb \RegisterFile|G9|Mux14~1 (
// Equation(s):
// \RegisterFile|G9|Mux14~1_combout  = (\IFIDREG|outInstruction [7] & ((\RegisterFile|G9|Mux14~0_combout  & ((!\RegisterFile|G8|reg_loop:1:REG0|p5~0_combout ))) # (!\RegisterFile|G9|Mux14~0_combout  & (!\RegisterFile|G7|reg_loop:1:REG0|p5~0_combout )))) # 
// (!\IFIDREG|outInstruction [7] & (((\RegisterFile|G9|Mux14~0_combout ))))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\RegisterFile|G7|reg_loop:1:REG0|p5~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:1:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux14~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux14~1 .lut_mask = 16'h5F22;
defparam \RegisterFile|G9|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N6
cycloneii_lcell_comb \RegisterFile|G9|Mux14~2 (
// Equation(s):
// \RegisterFile|G9|Mux14~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # ((\RegisterFile|G9|Mux14~1_combout )))) # (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & 
// (!\RegisterFile|G2|reg_loop:1:REG0|p5~0_combout )))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:1:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux14~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux14~2 .lut_mask = 16'hAB89;
defparam \RegisterFile|G9|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N26
cycloneii_lcell_comb \RegisterFile|G9|Mux14~3 (
// Equation(s):
// \RegisterFile|G9|Mux14~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((\RegisterFile|G9|Mux14~2_combout  & (!\RegisterFile|G4|reg_loop:1:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux14~2_combout  & ((!\RegisterFile|G3|reg_loop:1:REG0|p5~0_combout 
// ))))) # (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (((\RegisterFile|G9|Mux14~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:1:REG0|p5~0_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:1:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux14~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux14~3 .lut_mask = 16'h770C;
defparam \RegisterFile|G9|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N20
cycloneii_lcell_comb \RegisterFile|G9|Mux14~4 (
// Equation(s):
// \RegisterFile|G9|Mux14~4_combout  = (\RegisterFile|G9|Mux14~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # (\IFIDREG|outInstruction [6]))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\IFIDREG|outInstruction [6]),
	.datad(\RegisterFile|G9|Mux14~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux14~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y21_N21
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[1] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux14~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [1]));

// Location: LCCOMB_X15_Y20_N20
cycloneii_lcell_comb \ALUInput1|out0[1] (
// Equation(s):
// \ALUInput1|out0 [1] = (\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[1]~7_combout  & (\MEMWBREG|writeData [1])) # (!\ALUInput1|out0[1]~7_combout  & ((\IDEXREG|R1Reg_IDEX [1]))))) # (!\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[1]~7_combout 
// ))))

	.dataa(\MEMWBREG|writeData [1]),
	.datab(\ALUInput1|out0[11]~1_combout ),
	.datac(\ALUInput1|out0[1]~7_combout ),
	.datad(\IDEXREG|R1Reg_IDEX [1]),
	.cin(gnd),
	.combout(\ALUInput1|out0 [1]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[1] .lut_mask = 16'hBCB0;
defparam \ALUInput1|out0[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cycloneii_lcell_comb \ALU16|A7|M30|M13|or_loop:1:OR160|out1~0 (
// Equation(s):
// \ALU16|A7|M30|M13|or_loop:1:OR160|out1~0_combout  = (\ALUInput2|out0 [1] & ((\ALUInput1|out0 [1]) # (\IDEXREG|ALUFunc_IDEX [0]))) # (!\ALUInput2|out0 [1] & (\ALUInput1|out0 [1] & \IDEXREG|ALUFunc_IDEX [0]))

	.dataa(vcc),
	.datab(\ALUInput2|out0 [1]),
	.datac(\ALUInput1|out0 [1]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A7|M30|M13|or_loop:1:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M30|M13|or_loop:1:OR160|out1~0 .lut_mask = 16'hFCC0;
defparam \ALU16|A7|M30|M13|or_loop:1:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N24
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:1:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:1:AND160|out1~combout  = (\ALUInput2|out0 [1] & !\IDEXREG|ALUFunc_IDEX [0])

	.dataa(\ALUInput2|out0 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:1:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:1:AND160|out1 .lut_mask = 16'h00AA;
defparam \ALU16|A1|M11|and_loop:1:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneii_lcell_comb \JR|Mux15~0 (
// Equation(s):
// \JR|Mux15~0_combout  = (\Controller|isJumpD~combout  & ((\IDEXREG|jumpShortAddress_IDEX [0]))) # (!\Controller|isJumpD~combout  & (\IFIDREG|outPC [0]))

	.dataa(vcc),
	.datab(\IFIDREG|outPC [0]),
	.datac(\Controller|isJumpD~combout ),
	.datad(\IDEXREG|jumpShortAddress_IDEX [0]),
	.cin(gnd),
	.combout(\JR|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux15~0 .lut_mask = 16'hFC0C;
defparam \JR|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N15
cycloneii_lcell_ff \PC|Output[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux15~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [0]));

// Location: LCCOMB_X9_Y20_N18
cycloneii_lcell_comb \IFIDREG|outPC[0] (
// Equation(s):
// \IFIDREG|outPC [0] = (\clock~combout  & ((\PC|Output [0]))) # (!\clock~combout  & (\IFIDREG|outPC [0]))

	.dataa(vcc),
	.datab(\IFIDREG|outPC [0]),
	.datac(\PC|Output [0]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [0]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[0] .lut_mask = 16'hF0CC;
defparam \IFIDREG|outPC[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N20
cycloneii_lcell_comb \ALUInput1|out0[0]~5 (
// Equation(s):
// \ALUInput1|out0[0]~5_combout  = (\IDEXREG|isMFPC_IDEX~regout  & (!\ForwardUnit|Equal1~0_combout  & (\ALUInput1|out0[11]~2_combout ))) # (!\IDEXREG|isMFPC_IDEX~regout  & (((\IFIDREG|outPC [0]))))

	.dataa(\IDEXREG|isMFPC_IDEX~regout ),
	.datab(\ForwardUnit|Equal1~0_combout ),
	.datac(\ALUInput1|out0[11]~2_combout ),
	.datad(\IFIDREG|outPC [0]),
	.cin(gnd),
	.combout(\ALUInput1|out0[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[0]~5 .lut_mask = 16'h7520;
defparam \ALUInput1|out0[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N10
cycloneii_lcell_comb \ALUInput1|out0[0]~6 (
// Equation(s):
// \ALUInput1|out0[0]~6_combout  = (\IDEXREG|isMFPC_IDEX~regout  & ((\ALUInput1|out0[11]~1_combout  & (\ALUInput1|out0[0]~5_combout )) # (!\ALUInput1|out0[11]~1_combout  & ((\result_MEMWB2|out0[0]~3_combout ))))) # (!\IDEXREG|isMFPC_IDEX~regout  & 
// ((\ALUInput1|out0[11]~1_combout ) # ((\ALUInput1|out0[0]~5_combout ))))

	.dataa(\IDEXREG|isMFPC_IDEX~regout ),
	.datab(\ALUInput1|out0[11]~1_combout ),
	.datac(\ALUInput1|out0[0]~5_combout ),
	.datad(\result_MEMWB2|out0[0]~3_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[0]~6 .lut_mask = 16'hF6D4;
defparam \ALUInput1|out0[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N6
cycloneii_lcell_comb \ALUInput1|out0[0] (
// Equation(s):
// \ALUInput1|out0 [0] = (\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[0]~6_combout  & ((\MEMWBREG|writeData [0]))) # (!\ALUInput1|out0[0]~6_combout  & (\IDEXREG|R1Reg_IDEX [0])))) # (!\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[0]~6_combout 
// ))))

	.dataa(\IDEXREG|R1Reg_IDEX [0]),
	.datab(\MEMWBREG|writeData [0]),
	.datac(\ALUInput1|out0[11]~1_combout ),
	.datad(\ALUInput1|out0[0]~6_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0 [0]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[0] .lut_mask = 16'hCFA0;
defparam \ALUInput1|out0[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
cycloneii_lcell_comb \ALU16|A2|FA160|FAO3|out1 (
// Equation(s):
// \ALU16|A2|FA160|FAO3|out1~combout  = (\ALUInput2|out0 [0] & \ALUInput1|out0 [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALUInput2|out0 [0]),
	.datad(\ALUInput1|out0 [0]),
	.cin(gnd),
	.combout(\ALU16|A2|FA160|FAO3|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA160|FAO3|out1 .lut_mask = 16'hF000;
defparam \ALU16|A2|FA160|FAO3|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneii_lcell_comb \ALU16|A2|FA161|FAO1|out1 (
// Equation(s):
// \ALU16|A2|FA161|FAO1|out1~combout  = \ALUInput1|out0 [1] $ (\ALU16|A2|FA160|FAO3|out1~combout  $ (((\ALU16|A1|M12|and_loop:1:AND160|out1~0_combout ) # (\ALU16|A1|M11|and_loop:1:AND160|out1~combout ))))

	.dataa(\ALU16|A1|M12|and_loop:1:AND160|out1~0_combout ),
	.datab(\ALU16|A1|M11|and_loop:1:AND160|out1~combout ),
	.datac(\ALUInput1|out0 [1]),
	.datad(\ALU16|A2|FA160|FAO3|out1~combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA161|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA161|FAO1|out1 .lut_mask = 16'hE11E;
defparam \ALU16|A2|FA161|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[1]~0 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[1]~0_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\ALU16|A2|FA161|FAO1|out1~combout ))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\ALU16|A7|M30|M13|or_loop:1:OR160|out1~0_combout ))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\ALU16|A7|M30|M13|or_loop:1:OR160|out1~0_combout ),
	.datac(vcc),
	.datad(\ALU16|A2|FA161|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[1]~0 .lut_mask = 16'hEE44;
defparam \EXMEMREG|Result_EXMEM[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:1:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:1:AND160|out1~combout  = (\IDEXREG|ALUFunc_IDEX [1] & (\ALUInput1|out0 [1] & \IDEXREG|ALUFunc_IDEX [0]))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(vcc),
	.datac(\ALUInput1|out0 [1]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:1:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:1:AND160|out1 .lut_mask = 16'hA000;
defparam \ALU16|A7|M35|M12|and_loop:1:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneii_lcell_comb \ALUController|Mux1~0 (
// Equation(s):
// \ALUController|Mux1~0_combout  = (\IFIDREG|outInstruction [14]) # ((\ALUController|Mux2~0_combout  & \IFIDREG|outInstruction [2]))

	.dataa(vcc),
	.datab(\ALUController|Mux2~0_combout ),
	.datac(\IFIDREG|outInstruction [2]),
	.datad(\IFIDREG|outInstruction [14]),
	.cin(gnd),
	.combout(\ALUController|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUController|Mux1~0 .lut_mask = 16'hFFC0;
defparam \ALUController|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y21_N19
cycloneii_lcell_ff \IDEXREG|ALUFunc_IDEX[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALUController|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|ALUFunc_IDEX [2]));

// Location: LCFF_X15_Y19_N13
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[1] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[1]~0_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:1:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [1]));

// Location: LCCOMB_X14_Y20_N2
cycloneii_lcell_comb \result_MEMWB2|out0[1]~4 (
// Equation(s):
// \result_MEMWB2|out0[1]~4_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [1])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [1])))))

	.dataa(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.datab(\keyData~combout [1]),
	.datac(\EXMEMREG|Result_EXMEM [1]),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[1]~4 .lut_mask = 16'h00D8;
defparam \result_MEMWB2|out0[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneii_lcell_comb \result_MEMWB2|out0[1]~5 (
// Equation(s):
// \result_MEMWB2|out0[1]~5_combout  = (\result_MEMWB2|out0[1]~4_combout ) # ((\fromData~combout [1] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(vcc),
	.datab(\fromData~combout [1]),
	.datac(\EXMEMREG|isLW_EXMEM~regout ),
	.datad(\result_MEMWB2|out0[1]~4_combout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[1]~5 .lut_mask = 16'hFFC0;
defparam \result_MEMWB2|out0[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N16
cycloneii_lcell_comb \ALUInput2|out0[1]~5 (
// Equation(s):
// \ALUInput2|out0[1]~5_combout  = (\ALUInput2|out0[3]~1_combout  & (!\ALUInput2|out0[3]~3_combout )) # (!\ALUInput2|out0[3]~1_combout  & ((\ALUInput2|out0[3]~3_combout  & ((\result_MEMWB2|out0[1]~5_combout ))) # (!\ALUInput2|out0[3]~3_combout  & 
// (\IDEXREG|jumpShortAddress_IDEX [1]))))

	.dataa(\ALUInput2|out0[3]~1_combout ),
	.datab(\ALUInput2|out0[3]~3_combout ),
	.datac(\IDEXREG|jumpShortAddress_IDEX [1]),
	.datad(\result_MEMWB2|out0[1]~5_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[1]~5 .lut_mask = 16'h7632;
defparam \ALUInput2|out0[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N28
cycloneii_lcell_comb \RegisterFile|G10|Mux14~0 (
// Equation(s):
// \RegisterFile|G10|Mux14~0_combout  = (\R2AD|out0[1]~0_combout  & (\R2AD|out0[0]~1_combout )) # (!\R2AD|out0[1]~0_combout  & ((\R2AD|out0[0]~1_combout  & ((!\RegisterFile|G6|reg_loop:1:REG0|p5~0_combout ))) # (!\R2AD|out0[0]~1_combout  & 
// (!\RegisterFile|G5|reg_loop:1:REG0|p5~0_combout ))))

	.dataa(\R2AD|out0[1]~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\RegisterFile|G5|reg_loop:1:REG0|p5~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:1:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux14~0 .lut_mask = 16'h89CD;
defparam \RegisterFile|G10|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N18
cycloneii_lcell_comb \RegisterFile|G10|Mux14~1 (
// Equation(s):
// \RegisterFile|G10|Mux14~1_combout  = (\R2AD|out0[1]~0_combout  & ((\RegisterFile|G10|Mux14~0_combout  & ((!\RegisterFile|G8|reg_loop:1:REG0|p5~0_combout ))) # (!\RegisterFile|G10|Mux14~0_combout  & (!\RegisterFile|G7|reg_loop:1:REG0|p5~0_combout )))) # 
// (!\R2AD|out0[1]~0_combout  & (((\RegisterFile|G10|Mux14~0_combout ))))

	.dataa(\R2AD|out0[1]~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:1:REG0|p5~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:1:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux14~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux14~1 .lut_mask = 16'h5F22;
defparam \RegisterFile|G10|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N8
cycloneii_lcell_comb \RegisterFile|G10|Mux14~2 (
// Equation(s):
// \RegisterFile|G10|Mux14~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & (\IDEXREG|R2Reg_IDEX[13]~0_combout )) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\RegisterFile|G10|Mux14~1_combout ))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (!\RegisterFile|G2|reg_loop:1:REG0|p5~0_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:1:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux14~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux14~2 .lut_mask = 16'hCD89;
defparam \RegisterFile|G10|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N10
cycloneii_lcell_comb \RegisterFile|G10|Mux14~3 (
// Equation(s):
// \RegisterFile|G10|Mux14~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((\RegisterFile|G10|Mux14~2_combout  & (!\RegisterFile|G4|reg_loop:1:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux14~2_combout  & ((!\RegisterFile|G3|reg_loop:1:REG0|p5~0_combout 
// ))))) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & (((\RegisterFile|G10|Mux14~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:1:REG0|p5~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:1:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux14~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux14~3 .lut_mask = 16'h770C;
defparam \RegisterFile|G10|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N24
cycloneii_lcell_comb \RegisterFile|G10|Mux14~4 (
// Equation(s):
// \RegisterFile|G10|Mux14~4_combout  = (\RegisterFile|G10|Mux14~3_combout  & ((\R2AD|out0[0]~1_combout ) # ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # (\IDEXREG|R2Reg_IDEX[13]~0_combout ))))

	.dataa(\R2AD|out0[0]~1_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datad(\RegisterFile|G10|Mux14~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux14~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y21_N25
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[1] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux14~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [1]));

// Location: LCCOMB_X11_Y20_N20
cycloneii_lcell_comb \ALUInput2|out0[1] (
// Equation(s):
// \ALUInput2|out0 [1] = (\ALUInput2|out0[3]~1_combout  & ((\ALUInput2|out0[1]~5_combout  & ((\IDEXREG|R2Reg_IDEX [1]))) # (!\ALUInput2|out0[1]~5_combout  & (\MEMWBREG|writeData [1])))) # (!\ALUInput2|out0[3]~1_combout  & (((\ALUInput2|out0[1]~5_combout ))))

	.dataa(\MEMWBREG|writeData [1]),
	.datab(\ALUInput2|out0[3]~1_combout ),
	.datac(\ALUInput2|out0[1]~5_combout ),
	.datad(\IDEXREG|R2Reg_IDEX [1]),
	.cin(gnd),
	.combout(\ALUInput2|out0 [1]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[1] .lut_mask = 16'hF838;
defparam \ALUInput2|out0[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N22
cycloneii_lcell_comb \ALUInput2|out0[2]~6 (
// Equation(s):
// \ALUInput2|out0[2]~6_combout  = (\ALUInput2|out0[3]~3_combout  & (\result_MEMWB2|out0[2]~31_combout  & ((!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[3]~3_combout  & (((\IDEXREG|jumpShortAddress_IDEX [2]) # (\ALUInput2|out0[3]~1_combout ))))

	.dataa(\result_MEMWB2|out0[2]~31_combout ),
	.datab(\ALUInput2|out0[3]~3_combout ),
	.datac(\IDEXREG|jumpShortAddress_IDEX [2]),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[2]~6 .lut_mask = 16'h33B8;
defparam \ALUInput2|out0[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[2]));
// synopsys translate_off
defparam \keyData[2]~I .input_async_reset = "none";
defparam \keyData[2]~I .input_power_up = "low";
defparam \keyData[2]~I .input_register_mode = "none";
defparam \keyData[2]~I .input_sync_reset = "none";
defparam \keyData[2]~I .oe_async_reset = "none";
defparam \keyData[2]~I .oe_power_up = "low";
defparam \keyData[2]~I .oe_register_mode = "none";
defparam \keyData[2]~I .oe_sync_reset = "none";
defparam \keyData[2]~I .operation_mode = "input";
defparam \keyData[2]~I .output_async_reset = "none";
defparam \keyData[2]~I .output_power_up = "low";
defparam \keyData[2]~I .output_register_mode = "none";
defparam \keyData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N26
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:2:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:2:REG0|p4~0_combout ) # (\RegisterFile|G3|reg_loop:2:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G3|reg_loop:2:REG0|p4~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:2:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:2:REG0|p1~0 .lut_mask = 16'hEE00;
defparam \RegisterFile|G3|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N4
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:2:REG0|p4~0_combout  = (\MEMWBREG|writeData [2] & ((\RegisterFile|G3|reg_loop:2:REG0|p4~0_combout ) # ((\RegisterFile|G3|reg_loop:2:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:2:REG0|p4~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:2:REG0|p1~0_combout ),
	.datac(\MEMWBREG|writeData [2]),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:2:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \RegisterFile|G3|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N24
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:2:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:2:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:2:REG0|p5~0_combout ) # ((!\RegisterFile|G3|reg_loop:2:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:2:REG0|p5~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:2:REG0|p1~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:2:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:2:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G3|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N8
cycloneii_lcell_comb \RegisterFile|G9|Mux13~2 (
// Equation(s):
// \RegisterFile|G9|Mux13~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # ((!\RegisterFile|G3|reg_loop:2:REG0|p5~0_combout )))) # (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & 
// ((!\RegisterFile|G2|reg_loop:2:REG0|p5~0_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:2:REG0|p5~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:2:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux13~2 .lut_mask = 16'h8A9B;
defparam \RegisterFile|G9|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N2
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:2:REG0|p4~0_combout  = (\MEMWBREG|writeData [2] & ((\RegisterFile|G4|reg_loop:2:REG0|p1~0_combout ) # ((\RegisterFile|G4|reg_loop:2:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:2:REG0|p1~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:2:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\MEMWBREG|writeData [2]),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:2:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G4|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N0
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:2:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:2:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:2:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~2_combout  & !\RegisterFile|G4|reg_loop:2:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:2:REG0|p1~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:2:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:2:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:2:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G4|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N24
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:2:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:2:REG0|p4~0_combout ) # (\RegisterFile|G8|reg_loop:2:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~6_combout ),
	.datab(\RegisterFile|G8|reg_loop:2:REG0|p4~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:2:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:2:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \RegisterFile|G8|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N2
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:2:REG0|p4~0_combout  = (\MEMWBREG|writeData [2] & (((\RegisterFile|G8|reg_loop:2:REG0|p4~0_combout ) # (\RegisterFile|G8|reg_loop:2:REG0|p1~0_combout )) # (!\RegisterFile|G0|Mux3~6_combout )))

	.dataa(\RegisterFile|G0|Mux3~6_combout ),
	.datab(\RegisterFile|G8|reg_loop:2:REG0|p4~0_combout ),
	.datac(\MEMWBREG|writeData [2]),
	.datad(\RegisterFile|G8|reg_loop:2:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:2:REG0|p4~0 .lut_mask = 16'hF0D0;
defparam \RegisterFile|G8|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N30
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:2:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:2:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:2:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~6_combout  & !\RegisterFile|G8|reg_loop:2:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:2:REG0|p1~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:2:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:2:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:2:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G8|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N26
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:2:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:2:REG0|p4~0_combout ) # (\RegisterFile|G7|reg_loop:2:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G7|reg_loop:2:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\RegisterFile|G7|reg_loop:2:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:2:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G7|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N20
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:2:REG0|p4~0_combout  = (\MEMWBREG|writeData [2] & ((\RegisterFile|G7|reg_loop:2:REG0|p4~0_combout ) # ((\RegisterFile|G7|reg_loop:2:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:2:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~5_combout ),
	.datac(\RegisterFile|G7|reg_loop:2:REG0|p1~0_combout ),
	.datad(\MEMWBREG|writeData [2]),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:2:REG0|p4~0 .lut_mask = 16'hFB00;
defparam \RegisterFile|G7|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N14
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:2:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:2:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:2:REG0|p5~0_combout ) # ((!\RegisterFile|G7|reg_loop:2:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:2:REG0|p1~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:2:REG0|p5~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:2:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:2:REG0|p5~0 .lut_mask = 16'h4544;
defparam \RegisterFile|G7|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N22
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:2:REG0|p4~0_combout  = (\MEMWBREG|writeData [2] & ((\RegisterFile|G5|reg_loop:2:REG0|p4~0_combout ) # ((\RegisterFile|G5|reg_loop:2:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:2:REG0|p4~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:2:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\MEMWBREG|writeData [2]),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:2:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G5|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N22
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:2:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:2:REG0|p4~0_combout ) # (\RegisterFile|G5|reg_loop:2:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G5|reg_loop:2:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:2:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:2:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G5|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N6
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:2:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:2:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:2:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~3_combout  & !\RegisterFile|G5|reg_loop:2:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:2:REG0|p5~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:2:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:2:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:2:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G5|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N0
cycloneii_lcell_comb \RegisterFile|G9|Mux13~0 (
// Equation(s):
// \RegisterFile|G9|Mux13~0_combout  = (\IFIDREG|outInstruction [7] & ((\IFIDREG|outInstruction [6]) # ((!\RegisterFile|G7|reg_loop:2:REG0|p5~0_combout )))) # (!\IFIDREG|outInstruction [7] & (!\IFIDREG|outInstruction [6] & 
// ((!\RegisterFile|G5|reg_loop:2:REG0|p5~0_combout ))))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\RegisterFile|G7|reg_loop:2:REG0|p5~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:2:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux13~0 .lut_mask = 16'h8A9B;
defparam \RegisterFile|G9|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N2
cycloneii_lcell_comb \RegisterFile|G9|Mux13~1 (
// Equation(s):
// \RegisterFile|G9|Mux13~1_combout  = (\IFIDREG|outInstruction [6] & ((\RegisterFile|G9|Mux13~0_combout  & ((!\RegisterFile|G8|reg_loop:2:REG0|p5~0_combout ))) # (!\RegisterFile|G9|Mux13~0_combout  & (!\RegisterFile|G6|reg_loop:2:REG0|p5~0_combout )))) # 
// (!\IFIDREG|outInstruction [6] & (((\RegisterFile|G9|Mux13~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:2:REG0|p5~0_combout ),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\RegisterFile|G8|reg_loop:2:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux13~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux13~1 .lut_mask = 16'h3F44;
defparam \RegisterFile|G9|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N26
cycloneii_lcell_comb \RegisterFile|G9|Mux13~3 (
// Equation(s):
// \RegisterFile|G9|Mux13~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\RegisterFile|G9|Mux13~2_combout  & (!\RegisterFile|G4|reg_loop:2:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux13~2_combout  & ((\RegisterFile|G9|Mux13~1_combout ))))) # 
// (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (\RegisterFile|G9|Mux13~2_combout ))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\RegisterFile|G9|Mux13~2_combout ),
	.datac(\RegisterFile|G4|reg_loop:2:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux13~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux13~3 .lut_mask = 16'h6E4C;
defparam \RegisterFile|G9|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N16
cycloneii_lcell_comb \RegisterFile|G9|Mux13~4 (
// Equation(s):
// \RegisterFile|G9|Mux13~4_combout  = (\RegisterFile|G9|Mux13~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # (\IFIDREG|outInstruction [6]))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datac(\IFIDREG|outInstruction [6]),
	.datad(\RegisterFile|G9|Mux13~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux13~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y22_N17
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[2] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux13~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [2]));

// Location: LCCOMB_X15_Y20_N18
cycloneii_lcell_comb \ALUInput1|out0[2]~20 (
// Equation(s):
// \ALUInput1|out0[2]~20_combout  = (\ALUInput1|out0[11]~3_combout  & ((\IFIDREG|outPC [2]) # ((\ALUInput1|out0[11]~1_combout )))) # (!\ALUInput1|out0[11]~3_combout  & (((!\ALUInput1|out0[11]~1_combout  & \result_MEMWB2|out0[2]~31_combout ))))

	.dataa(\IFIDREG|outPC [2]),
	.datab(\ALUInput1|out0[11]~3_combout ),
	.datac(\ALUInput1|out0[11]~1_combout ),
	.datad(\result_MEMWB2|out0[2]~31_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[2]~20 .lut_mask = 16'hCBC8;
defparam \ALUInput1|out0[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N14
cycloneii_lcell_comb \ALUInput1|out0[2] (
// Equation(s):
// \ALUInput1|out0 [2] = (\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[2]~20_combout  & (\MEMWBREG|writeData [2])) # (!\ALUInput1|out0[2]~20_combout  & ((\IDEXREG|R1Reg_IDEX [2]))))) # (!\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[2]~20_combout 
// ))))

	.dataa(\MEMWBREG|writeData [2]),
	.datab(\ALUInput1|out0[11]~1_combout ),
	.datac(\IDEXREG|R1Reg_IDEX [2]),
	.datad(\ALUInput1|out0[2]~20_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0 [2]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[2] .lut_mask = 16'hBBC0;
defparam \ALUInput1|out0[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
cycloneii_lcell_comb \ALU16|A7|M30|M13|or_loop:2:OR160|out1~0 (
// Equation(s):
// \ALU16|A7|M30|M13|or_loop:2:OR160|out1~0_combout  = (\ALUInput2|out0 [2] & ((\ALUInput1|out0 [2]) # (\IDEXREG|ALUFunc_IDEX [0]))) # (!\ALUInput2|out0 [2] & (\ALUInput1|out0 [2] & \IDEXREG|ALUFunc_IDEX [0]))

	.dataa(\ALUInput2|out0 [2]),
	.datab(vcc),
	.datac(\ALUInput1|out0 [2]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A7|M30|M13|or_loop:2:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M30|M13|or_loop:2:OR160|out1~0 .lut_mask = 16'hFAA0;
defparam \ALU16|A7|M30|M13|or_loop:2:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N28
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:2:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:2:AND160|out1~combout  = (\ALUInput2|out0 [2] & !\IDEXREG|ALUFunc_IDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALUInput2|out0 [2]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:2:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:2:AND160|out1 .lut_mask = 16'h00F0;
defparam \ALU16|A1|M11|and_loop:2:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N12
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:1:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:1:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [1] $ (\ALUInput2|out0 [0])))

	.dataa(vcc),
	.datab(\IDEXREG|ALUFunc_IDEX [0]),
	.datac(\ALUInput2|out0 [1]),
	.datad(\ALUInput2|out0 [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:1:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:1:AND160|out1~0 .lut_mask = 16'h0CC0;
defparam \ALU16|A1|M12|and_loop:1:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
cycloneii_lcell_comb \ALU16|A2|FA161|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA161|FAO4|out1~0_combout  = (\ALUInput1|out0 [1] & ((\ALU16|A1|M11|and_loop:1:AND160|out1~combout ) # ((\ALU16|A1|M12|and_loop:1:AND160|out1~0_combout ) # (\ALU16|A2|FA160|FAO3|out1~combout )))) # (!\ALUInput1|out0 [1] & 
// (\ALU16|A2|FA160|FAO3|out1~combout  & ((\ALU16|A1|M11|and_loop:1:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:1:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [1]),
	.datab(\ALU16|A1|M11|and_loop:1:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:1:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA160|FAO3|out1~combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA161|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA161|FAO4|out1~0 .lut_mask = 16'hFEA8;
defparam \ALU16|A2|FA161|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
cycloneii_lcell_comb \ALU16|A2|FA162|FAO1|out1 (
// Equation(s):
// \ALU16|A2|FA162|FAO1|out1~combout  = \ALUInput1|out0 [2] $ (\ALU16|A2|FA161|FAO4|out1~0_combout  $ (((\ALU16|A1|M12|and_loop:2:AND160|out1~0_combout ) # (\ALU16|A1|M11|and_loop:2:AND160|out1~combout ))))

	.dataa(\ALU16|A1|M12|and_loop:2:AND160|out1~0_combout ),
	.datab(\ALUInput1|out0 [2]),
	.datac(\ALU16|A1|M11|and_loop:2:AND160|out1~combout ),
	.datad(\ALU16|A2|FA161|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA162|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA162|FAO1|out1 .lut_mask = 16'hC936;
defparam \ALU16|A2|FA162|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[2]~1 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[2]~1_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\ALU16|A2|FA162|FAO1|out1~combout ))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\ALU16|A7|M30|M13|or_loop:2:OR160|out1~0_combout ))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\ALU16|A7|M30|M13|or_loop:2:OR160|out1~0_combout ),
	.datac(vcc),
	.datad(\ALU16|A2|FA162|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[2]~1 .lut_mask = 16'hEE44;
defparam \EXMEMREG|Result_EXMEM[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N0
cycloneii_lcell_comb \ALUController|Mux2~1 (
// Equation(s):
// \ALUController|Mux2~1_combout  = (\IFIDREG|outInstruction [13]) # ((\IFIDREG|outInstruction [1] & \ALUController|Mux2~0_combout ))

	.dataa(vcc),
	.datab(\IFIDREG|outInstruction [13]),
	.datac(\IFIDREG|outInstruction [1]),
	.datad(\ALUController|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ALUController|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUController|Mux2~1 .lut_mask = 16'hFCCC;
defparam \ALUController|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N1
cycloneii_lcell_ff \IDEXREG|ALUFunc_IDEX[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALUController|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|ALUFunc_IDEX [1]));

// Location: LCCOMB_X15_Y19_N20
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:2:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:2:AND160|out1~combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput1|out0 [2] & \IDEXREG|ALUFunc_IDEX [1]))

	.dataa(vcc),
	.datab(\IDEXREG|ALUFunc_IDEX [0]),
	.datac(\ALUInput1|out0 [2]),
	.datad(\IDEXREG|ALUFunc_IDEX [1]),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:2:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:2:AND160|out1 .lut_mask = 16'hC000;
defparam \ALU16|A7|M35|M12|and_loop:2:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N23
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[2] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[2]~1_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:2:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [2]));

// Location: LCCOMB_X14_Y20_N18
cycloneii_lcell_comb \result_MEMWB2|out0[2]~30 (
// Equation(s):
// \result_MEMWB2|out0[2]~30_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [2])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [2])))))

	.dataa(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.datab(\keyData~combout [2]),
	.datac(\EXMEMREG|Result_EXMEM [2]),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[2]~30 .lut_mask = 16'h00D8;
defparam \result_MEMWB2|out0[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneii_lcell_comb \result_MEMWB2|out0[2]~31 (
// Equation(s):
// \result_MEMWB2|out0[2]~31_combout  = (\result_MEMWB2|out0[2]~30_combout ) # ((\fromData~combout [2] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(\fromData~combout [2]),
	.datab(\EXMEMREG|isLW_EXMEM~regout ),
	.datac(vcc),
	.datad(\result_MEMWB2|out0[2]~30_combout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[2]~31 .lut_mask = 16'hFF88;
defparam \result_MEMWB2|out0[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y22_N15
cycloneii_lcell_ff \MEMWBREG|writeData[2] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[2]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [2]));

// Location: LCCOMB_X11_Y22_N18
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:2:REG0|p4~0_combout  = (\MEMWBREG|writeData [2] & ((\RegisterFile|G2|reg_loop:2:REG0|p1~0_combout ) # ((\RegisterFile|G2|reg_loop:2:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:2:REG0|p1~0_combout ),
	.datab(\MEMWBREG|writeData [2]),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:2:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:2:REG0|p4~0 .lut_mask = 16'hCC8C;
defparam \RegisterFile|G2|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N22
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:2:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:2:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:2:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~0_combout  & !\RegisterFile|G2|reg_loop:2:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:2:REG0|p1~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:2:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:2:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:2:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G2|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N30
cycloneii_lcell_comb \RegisterFile|G10|Mux13~2 (
// Equation(s):
// \RegisterFile|G10|Mux13~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & (((\IDEXREG|R2Reg_IDEX[13]~1_combout )))) # (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\IDEXREG|R2Reg_IDEX[13]~1_combout  & (!\RegisterFile|G3|reg_loop:2:REG0|p5~0_combout )) # 
// (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((!\RegisterFile|G2|reg_loop:2:REG0|p5~0_combout )))))

	.dataa(\RegisterFile|G3|reg_loop:2:REG0|p5~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datad(\RegisterFile|G2|reg_loop:2:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux13~2 .lut_mask = 16'hD0D3;
defparam \RegisterFile|G10|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N10
cycloneii_lcell_comb \RegisterFile|G10|Mux13~0 (
// Equation(s):
// \RegisterFile|G10|Mux13~0_combout  = (\R2AD|out0[0]~1_combout  & (((\R2AD|out0[1]~0_combout )))) # (!\R2AD|out0[0]~1_combout  & ((\R2AD|out0[1]~0_combout  & (!\RegisterFile|G7|reg_loop:2:REG0|p5~0_combout )) # (!\R2AD|out0[1]~0_combout  & 
// ((!\RegisterFile|G5|reg_loop:2:REG0|p5~0_combout )))))

	.dataa(\R2AD|out0[0]~1_combout ),
	.datab(\RegisterFile|G7|reg_loop:2:REG0|p5~0_combout ),
	.datac(\R2AD|out0[1]~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:2:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux13~0 .lut_mask = 16'hB0B5;
defparam \RegisterFile|G10|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N28
cycloneii_lcell_comb \RegisterFile|G10|Mux13~1 (
// Equation(s):
// \RegisterFile|G10|Mux13~1_combout  = (\R2AD|out0[0]~1_combout  & ((\RegisterFile|G10|Mux13~0_combout  & ((!\RegisterFile|G8|reg_loop:2:REG0|p5~0_combout ))) # (!\RegisterFile|G10|Mux13~0_combout  & (!\RegisterFile|G6|reg_loop:2:REG0|p5~0_combout )))) # 
// (!\R2AD|out0[0]~1_combout  & (((\RegisterFile|G10|Mux13~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:2:REG0|p5~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\RegisterFile|G8|reg_loop:2:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux13~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux13~1 .lut_mask = 16'h3F44;
defparam \RegisterFile|G10|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N18
cycloneii_lcell_comb \RegisterFile|G10|Mux13~3 (
// Equation(s):
// \RegisterFile|G10|Mux13~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\RegisterFile|G10|Mux13~2_combout  & (!\RegisterFile|G4|reg_loop:2:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux13~2_combout  & ((\RegisterFile|G10|Mux13~1_combout ))))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (\RegisterFile|G10|Mux13~2_combout ))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\RegisterFile|G10|Mux13~2_combout ),
	.datac(\RegisterFile|G4|reg_loop:2:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux13~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux13~3 .lut_mask = 16'h6E4C;
defparam \RegisterFile|G10|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N4
cycloneii_lcell_comb \RegisterFile|G10|Mux13~4 (
// Equation(s):
// \RegisterFile|G10|Mux13~4_combout  = (\RegisterFile|G10|Mux13~3_combout  & ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # ((\IDEXREG|R2Reg_IDEX[13]~0_combout ) # (\R2AD|out0[0]~1_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\R2AD|out0[0]~1_combout ),
	.datad(\RegisterFile|G10|Mux13~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux13~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y22_N5
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[2] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux13~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [2]));

// Location: LCCOMB_X11_Y20_N4
cycloneii_lcell_comb \ALUInput2|out0[2] (
// Equation(s):
// \ALUInput2|out0 [2] = (\ALUInput2|out0[2]~6_combout  & (((\IDEXREG|R2Reg_IDEX [2]) # (!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[2]~6_combout  & (\MEMWBREG|writeData [2] & ((\ALUInput2|out0[3]~1_combout ))))

	.dataa(\MEMWBREG|writeData [2]),
	.datab(\ALUInput2|out0[2]~6_combout ),
	.datac(\IDEXREG|R2Reg_IDEX [2]),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0 [2]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[2] .lut_mask = 16'hE2CC;
defparam \ALUInput2|out0[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N8
cycloneii_lcell_comb \ALU16|A0|CG161|FA162|FAO2|out1 (
// Equation(s):
// \ALU16|A0|CG161|FA162|FAO2|out1~combout  = (\ALUInput2|out0 [0]) # ((\ALUInput2|out0 [1]) # (\ALUInput2|out0 [2]))

	.dataa(vcc),
	.datab(\ALUInput2|out0 [0]),
	.datac(\ALUInput2|out0 [1]),
	.datad(\ALUInput2|out0 [2]),
	.cin(gnd),
	.combout(\ALU16|A0|CG161|FA162|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A0|CG161|FA162|FAO2|out1 .lut_mask = 16'hFFFC;
defparam \ALU16|A0|CG161|FA162|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N14
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:3:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:3:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [3] $ (\ALU16|A0|CG161|FA162|FAO2|out1~combout )))

	.dataa(\ALUInput2|out0 [3]),
	.datab(vcc),
	.datac(\ALU16|A0|CG161|FA162|FAO2|out1~combout ),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:3:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:3:AND160|out1~0 .lut_mask = 16'h5A00;
defparam \ALU16|A1|M12|and_loop:3:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N2
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:2:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:2:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [2] $ (((\ALUInput2|out0 [1]) # (\ALUInput2|out0 [0])))))

	.dataa(\IDEXREG|ALUFunc_IDEX [0]),
	.datab(\ALUInput2|out0 [2]),
	.datac(\ALUInput2|out0 [1]),
	.datad(\ALUInput2|out0 [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:2:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:2:AND160|out1~0 .lut_mask = 16'h2228;
defparam \ALU16|A1|M12|and_loop:2:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
cycloneii_lcell_comb \ALU16|A2|FA162|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA162|FAO4|out1~0_combout  = (\ALUInput1|out0 [2] & ((\ALU16|A1|M11|and_loop:2:AND160|out1~combout ) # ((\ALU16|A1|M12|and_loop:2:AND160|out1~0_combout ) # (\ALU16|A2|FA161|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [2] & 
// (\ALU16|A2|FA161|FAO4|out1~0_combout  & ((\ALU16|A1|M11|and_loop:2:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:2:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [2]),
	.datab(\ALU16|A1|M11|and_loop:2:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:2:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA161|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA162|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA162|FAO4|out1~0 .lut_mask = 16'hFEA8;
defparam \ALU16|A2|FA162|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
cycloneii_lcell_comb \ALU16|A2|FA163|FAO1|out1 (
// Equation(s):
// \ALU16|A2|FA163|FAO1|out1~combout  = \ALUInput1|out0 [3] $ (\ALU16|A2|FA162|FAO4|out1~0_combout  $ (((\ALU16|A1|M11|and_loop:3:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:3:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [3]),
	.datab(\ALU16|A1|M11|and_loop:3:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:3:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA162|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA163|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA163|FAO1|out1 .lut_mask = 16'hA956;
defparam \ALU16|A2|FA163|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N16
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[3]~2 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[3]~2_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\ALU16|A2|FA163|FAO1|out1~combout ))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\ALU16|A7|M30|M13|or_loop:3:OR160|out1~0_combout ))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\ALU16|A7|M30|M13|or_loop:3:OR160|out1~0_combout ),
	.datac(vcc),
	.datad(\ALU16|A2|FA163|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[3]~2 .lut_mask = 16'hEE44;
defparam \EXMEMREG|Result_EXMEM[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:3:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:3:AND160|out1~combout  = (\IDEXREG|ALUFunc_IDEX [1] & (\IDEXREG|ALUFunc_IDEX [0] & \ALUInput1|out0 [3]))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(vcc),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\ALUInput1|out0 [3]),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:3:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:3:AND160|out1 .lut_mask = 16'hA000;
defparam \ALU16|A7|M35|M12|and_loop:3:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N17
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[3] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[3]~2_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:3:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [3]));

// Location: LCCOMB_X7_Y20_N0
cycloneii_lcell_comb \result_MEMWB2|out0[3]~6 (
// Equation(s):
// \result_MEMWB2|out0[3]~6_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [3])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [3])))))

	.dataa(\keyData~combout [3]),
	.datab(\EXMEMREG|Result_EXMEM [3]),
	.datac(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[3]~6 .lut_mask = 16'h00AC;
defparam \result_MEMWB2|out0[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N22
cycloneii_lcell_comb \result_MEMWB2|out0[3]~7 (
// Equation(s):
// \result_MEMWB2|out0[3]~7_combout  = (\result_MEMWB2|out0[3]~6_combout ) # ((\fromData~combout [3] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(vcc),
	.datab(\fromData~combout [3]),
	.datac(\EXMEMREG|isLW_EXMEM~regout ),
	.datad(\result_MEMWB2|out0[3]~6_combout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[3]~7 .lut_mask = 16'hFFC0;
defparam \result_MEMWB2|out0[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y22_N31
cycloneii_lcell_ff \MEMWBREG|writeData[3] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [3]));

// Location: LCCOMB_X10_Y22_N12
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:3:REG0|p4~0_combout  = (\MEMWBREG|writeData [3] & ((\RegisterFile|G3|reg_loop:3:REG0|p1~0_combout ) # ((\RegisterFile|G3|reg_loop:3:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:3:REG0|p1~0_combout ),
	.datab(\MEMWBREG|writeData [3]),
	.datac(\RegisterFile|G3|reg_loop:3:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:3:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \RegisterFile|G3|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N22
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:3:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:3:REG0|p1~0_combout ) # (\RegisterFile|G3|reg_loop:3:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~1_combout ),
	.datab(\RegisterFile|G3|reg_loop:3:REG0|p1~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:3:REG0|p4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:3:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \RegisterFile|G3|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N4
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:3:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:3:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:3:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~1_combout  & !\RegisterFile|G3|reg_loop:3:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:3:REG0|p5~0_combout ),
	.datab(\RegisterFile|G0|Mux3~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:3:REG0|p4~0_combout ),
	.datad(\RegisterFile|G3|reg_loop:3:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:3:REG0|p5~0 .lut_mask = 16'h00AE;
defparam \RegisterFile|G3|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N18
cycloneii_lcell_comb \RegisterFile|G10|Mux12~0 (
// Equation(s):
// \RegisterFile|G10|Mux12~0_combout  = (\R2AD|out0[0]~1_combout  & (((\R2AD|out0[1]~0_combout ) # (!\RegisterFile|G6|reg_loop:3:REG0|p5~0_combout )))) # (!\R2AD|out0[0]~1_combout  & (!\RegisterFile|G5|reg_loop:3:REG0|p5~0_combout  & 
// ((!\R2AD|out0[1]~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:3:REG0|p5~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:3:REG0|p5~0_combout ),
	.datac(\R2AD|out0[0]~1_combout ),
	.datad(\R2AD|out0[1]~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux12~0 .lut_mask = 16'hF035;
defparam \RegisterFile|G10|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneii_lcell_comb \RegisterFile|G10|Mux12~1 (
// Equation(s):
// \RegisterFile|G10|Mux12~1_combout  = (\R2AD|out0[1]~0_combout  & ((\RegisterFile|G10|Mux12~0_combout  & (!\RegisterFile|G8|reg_loop:3:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux12~0_combout  & ((!\RegisterFile|G7|reg_loop:3:REG0|p5~0_combout ))))) # 
// (!\R2AD|out0[1]~0_combout  & (((\RegisterFile|G10|Mux12~0_combout ))))

	.dataa(\R2AD|out0[1]~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:3:REG0|p5~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:3:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux12~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux12~1 .lut_mask = 16'h770A;
defparam \RegisterFile|G10|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N26
cycloneii_lcell_comb \RegisterFile|G10|Mux12~2 (
// Equation(s):
// \RegisterFile|G10|Mux12~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & (((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # (\RegisterFile|G10|Mux12~1_combout )))) # (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (!\RegisterFile|G2|reg_loop:3:REG0|p5~0_combout  & 
// (!\IDEXREG|R2Reg_IDEX[13]~1_combout )))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:3:REG0|p5~0_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datad(\RegisterFile|G10|Mux12~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux12~2 .lut_mask = 16'hABA1;
defparam \RegisterFile|G10|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N6
cycloneii_lcell_comb \RegisterFile|G10|Mux12~3 (
// Equation(s):
// \RegisterFile|G10|Mux12~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((\RegisterFile|G10|Mux12~2_combout  & ((!\RegisterFile|G4|reg_loop:3:REG0|p5~0_combout ))) # (!\RegisterFile|G10|Mux12~2_combout  & (!\RegisterFile|G3|reg_loop:3:REG0|p5~0_combout 
// )))) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & (((\RegisterFile|G10|Mux12~2_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\RegisterFile|G3|reg_loop:3:REG0|p5~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:3:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux12~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux12~3 .lut_mask = 16'h5F22;
defparam \RegisterFile|G10|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N20
cycloneii_lcell_comb \RegisterFile|G10|Mux12~4 (
// Equation(s):
// \RegisterFile|G10|Mux12~4_combout  = (\RegisterFile|G10|Mux12~3_combout  & ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # ((\R2AD|out0[0]~1_combout ) # (\IDEXREG|R2Reg_IDEX[13]~0_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datad(\RegisterFile|G10|Mux12~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux12~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y18_N21
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[3] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux12~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [3]));

// Location: LCCOMB_X11_Y20_N6
cycloneii_lcell_comb \ALUInput2|out0[3] (
// Equation(s):
// \ALUInput2|out0 [3] = (\ALUInput2|out0[3]~7_combout  & ((\IDEXREG|R2Reg_IDEX [3]) # ((!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[3]~7_combout  & (((\MEMWBREG|writeData [3] & \ALUInput2|out0[3]~1_combout ))))

	.dataa(\ALUInput2|out0[3]~7_combout ),
	.datab(\IDEXREG|R2Reg_IDEX [3]),
	.datac(\MEMWBREG|writeData [3]),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0 [3]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[3] .lut_mask = 16'hD8AA;
defparam \ALUInput2|out0[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N30
cycloneii_lcell_comb \ALU16|A0|CG161|FA163|FAO2|out1 (
// Equation(s):
// \ALU16|A0|CG161|FA163|FAO2|out1~combout  = (\ALUInput2|out0 [1]) # ((\ALUInput2|out0 [3]) # ((\ALUInput2|out0 [2]) # (\ALUInput2|out0 [0])))

	.dataa(\ALUInput2|out0 [1]),
	.datab(\ALUInput2|out0 [3]),
	.datac(\ALUInput2|out0 [2]),
	.datad(\ALUInput2|out0 [0]),
	.cin(gnd),
	.combout(\ALU16|A0|CG161|FA163|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A0|CG161|FA163|FAO2|out1 .lut_mask = 16'hFFFE;
defparam \ALU16|A0|CG161|FA163|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[5]));
// synopsys translate_off
defparam \keyData[5]~I .input_async_reset = "none";
defparam \keyData[5]~I .input_power_up = "low";
defparam \keyData[5]~I .input_register_mode = "none";
defparam \keyData[5]~I .input_sync_reset = "none";
defparam \keyData[5]~I .oe_async_reset = "none";
defparam \keyData[5]~I .oe_power_up = "low";
defparam \keyData[5]~I .oe_register_mode = "none";
defparam \keyData[5]~I .oe_sync_reset = "none";
defparam \keyData[5]~I .operation_mode = "input";
defparam \keyData[5]~I .output_async_reset = "none";
defparam \keyData[5]~I .output_power_up = "low";
defparam \keyData[5]~I .output_register_mode = "none";
defparam \keyData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:5:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:5:AND160|out1~combout  = (\ALUInput2|out0 [5] & !\IDEXREG|ALUFunc_IDEX [0])

	.dataa(vcc),
	.datab(\ALUInput2|out0 [5]),
	.datac(vcc),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:5:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:5:AND160|out1 .lut_mask = 16'h00CC;
defparam \ALU16|A1|M11|and_loop:5:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y23_N11
cycloneii_lcell_ff \MEMWBREG|writeData[5] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[5]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [5]));

// Location: LCCOMB_X9_Y23_N10
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:5:REG0|p4~0_combout  = (\MEMWBREG|writeData [5] & ((\RegisterFile|G3|reg_loop:5:REG0|p1~0_combout ) # ((\RegisterFile|G3|reg_loop:5:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:5:REG0|p1~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:5:REG0|p4~0_combout ),
	.datac(\MEMWBREG|writeData [5]),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:5:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \RegisterFile|G3|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N12
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:5:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:5:REG0|p1~0_combout ) # (\RegisterFile|G3|reg_loop:5:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G3|reg_loop:5:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G3|reg_loop:5:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:5:REG0|p1~0 .lut_mask = 16'hFA00;
defparam \RegisterFile|G3|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N2
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:5:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:5:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:5:REG0|p5~0_combout ) # ((!\RegisterFile|G3|reg_loop:5:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:5:REG0|p5~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:5:REG0|p1~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:5:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:5:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G3|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N22
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:5:REG0|p4~0_combout  = (\MEMWBREG|writeData [5] & (((\RegisterFile|G2|reg_loop:5:REG0|p1~0_combout ) # (\RegisterFile|G2|reg_loop:5:REG0|p4~0_combout )) # (!\RegisterFile|G0|Mux3~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:5:REG0|p1~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:5:REG0|p4~0_combout ),
	.datad(\MEMWBREG|writeData [5]),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:5:REG0|p4~0 .lut_mask = 16'hFD00;
defparam \RegisterFile|G2|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N26
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:5:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:5:REG0|p1~0_combout ) # (\RegisterFile|G2|reg_loop:5:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G2|reg_loop:5:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:5:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:5:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G2|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N0
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:5:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:5:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:5:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~0_combout  & !\RegisterFile|G2|reg_loop:5:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:5:REG0|p5~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:5:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:5:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:5:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G2|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N2
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:5:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:5:REG0|p4~0_combout ) # (\RegisterFile|G7|reg_loop:5:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G7|reg_loop:5:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~5_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G7|reg_loop:5:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:5:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \RegisterFile|G7|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N4
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:5:REG0|p4~0_combout  = (\MEMWBREG|writeData [5] & ((\RegisterFile|G7|reg_loop:5:REG0|p4~0_combout ) # ((\RegisterFile|G7|reg_loop:5:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:5:REG0|p4~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:5:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\MEMWBREG|writeData [5]),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:5:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G7|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N14
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:5:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:5:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:5:REG0|p5~0_combout ) # ((!\RegisterFile|G7|reg_loop:5:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:5:REG0|p5~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:5:REG0|p1~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:5:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:5:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G7|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N24
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:5:REG0|p4~0_combout  = (\MEMWBREG|writeData [5] & ((\RegisterFile|G5|reg_loop:5:REG0|p4~0_combout ) # ((\RegisterFile|G5|reg_loop:5:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:5:REG0|p4~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:5:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\MEMWBREG|writeData [5]),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:5:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G5|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N30
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:5:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:5:REG0|p4~0_combout ) # (\RegisterFile|G5|reg_loop:5:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~3_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G5|reg_loop:5:REG0|p4~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:5:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:5:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \RegisterFile|G5|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N16
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:5:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:5:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:5:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~3_combout  & !\RegisterFile|G5|reg_loop:5:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:5:REG0|p5~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:5:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:5:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:5:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G5|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N20
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:5:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:5:REG0|p1~0_combout ) # (\RegisterFile|G6|reg_loop:5:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G6|reg_loop:5:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:5:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:5:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G6|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N0
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:5:REG0|p4~0_combout  = (\MEMWBREG|writeData [5] & ((\RegisterFile|G6|reg_loop:5:REG0|p4~0_combout ) # ((\RegisterFile|G6|reg_loop:5:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\MEMWBREG|writeData [5]),
	.datab(\RegisterFile|G6|reg_loop:5:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:5:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:5:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \RegisterFile|G6|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N28
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:5:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:5:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:5:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~4_combout  & !\RegisterFile|G6|reg_loop:5:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:5:REG0|p1~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:5:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:5:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:5:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G6|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N18
cycloneii_lcell_comb \RegisterFile|G9|Mux10~0 (
// Equation(s):
// \RegisterFile|G9|Mux10~0_combout  = (\IFIDREG|outInstruction [6] & ((\IFIDREG|outInstruction [7]) # ((!\RegisterFile|G6|reg_loop:5:REG0|p5~0_combout )))) # (!\IFIDREG|outInstruction [6] & (!\IFIDREG|outInstruction [7] & 
// (!\RegisterFile|G5|reg_loop:5:REG0|p5~0_combout )))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\RegisterFile|G5|reg_loop:5:REG0|p5~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:5:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux10~0 .lut_mask = 16'h89AB;
defparam \RegisterFile|G9|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N0
cycloneii_lcell_comb \RegisterFile|G9|Mux10~1 (
// Equation(s):
// \RegisterFile|G9|Mux10~1_combout  = (\IFIDREG|outInstruction [7] & ((\RegisterFile|G9|Mux10~0_combout  & (!\RegisterFile|G8|reg_loop:5:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux10~0_combout  & ((!\RegisterFile|G7|reg_loop:5:REG0|p5~0_combout ))))) # 
// (!\IFIDREG|outInstruction [7] & (((\RegisterFile|G9|Mux10~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:5:REG0|p5~0_combout ),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\RegisterFile|G7|reg_loop:5:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux10~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux10~1 .lut_mask = 16'h770C;
defparam \RegisterFile|G9|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N26
cycloneii_lcell_comb \RegisterFile|G9|Mux10~2 (
// Equation(s):
// \RegisterFile|G9|Mux10~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # ((\RegisterFile|G9|Mux10~1_combout )))) # (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & 
// (!\RegisterFile|G2|reg_loop:5:REG0|p5~0_combout )))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:5:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux10~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux10~2 .lut_mask = 16'hAB89;
defparam \RegisterFile|G9|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N8
cycloneii_lcell_comb \RegisterFile|G9|Mux10~3 (
// Equation(s):
// \RegisterFile|G9|Mux10~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((\RegisterFile|G9|Mux10~2_combout  & (!\RegisterFile|G4|reg_loop:5:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux10~2_combout  & ((!\RegisterFile|G3|reg_loop:5:REG0|p5~0_combout 
// ))))) # (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (((\RegisterFile|G9|Mux10~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:5:REG0|p5~0_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:5:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux10~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux10~3 .lut_mask = 16'h770C;
defparam \RegisterFile|G9|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N4
cycloneii_lcell_comb \RegisterFile|G9|Mux10~4 (
// Equation(s):
// \RegisterFile|G9|Mux10~4_combout  = (\RegisterFile|G9|Mux10~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # ((\IFIDREG|outInstruction [6]) # (\IDEXREG|R1Reg_IDEX[1]~0_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datad(\RegisterFile|G9|Mux10~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux10~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y24_N5
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[5] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux10~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [5]));

// Location: LCCOMB_X9_Y20_N30
cycloneii_lcell_comb \ALUInput1|out0[5]~9 (
// Equation(s):
// \ALUInput1|out0[5]~9_combout  = (\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[11]~3_combout )))) # (!\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[11]~3_combout  & ((\IFIDREG|outPC [5]))) # (!\ALUInput1|out0[11]~3_combout  & 
// (\result_MEMWB2|out0[5]~9_combout ))))

	.dataa(\ALUInput1|out0[11]~1_combout ),
	.datab(\result_MEMWB2|out0[5]~9_combout ),
	.datac(\ALUInput1|out0[11]~3_combout ),
	.datad(\IFIDREG|outPC [5]),
	.cin(gnd),
	.combout(\ALUInput1|out0[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[5]~9 .lut_mask = 16'hF4A4;
defparam \ALUInput1|out0[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N28
cycloneii_lcell_comb \ALUInput1|out0[5] (
// Equation(s):
// \ALUInput1|out0 [5] = (\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[5]~9_combout  & (\MEMWBREG|writeData [5])) # (!\ALUInput1|out0[5]~9_combout  & ((\IDEXREG|R1Reg_IDEX [5]))))) # (!\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[5]~9_combout 
// ))))

	.dataa(\ALUInput1|out0[11]~1_combout ),
	.datab(\MEMWBREG|writeData [5]),
	.datac(\IDEXREG|R1Reg_IDEX [5]),
	.datad(\ALUInput1|out0[5]~9_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0 [5]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[5] .lut_mask = 16'hDDA0;
defparam \ALUInput1|out0[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[4]));
// synopsys translate_off
defparam \fromData[4]~I .input_async_reset = "none";
defparam \fromData[4]~I .input_power_up = "low";
defparam \fromData[4]~I .input_register_mode = "none";
defparam \fromData[4]~I .input_sync_reset = "none";
defparam \fromData[4]~I .oe_async_reset = "none";
defparam \fromData[4]~I .oe_power_up = "low";
defparam \fromData[4]~I .oe_register_mode = "none";
defparam \fromData[4]~I .oe_sync_reset = "none";
defparam \fromData[4]~I .operation_mode = "input";
defparam \fromData[4]~I .output_async_reset = "none";
defparam \fromData[4]~I .output_power_up = "low";
defparam \fromData[4]~I .output_register_mode = "none";
defparam \fromData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N10
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:4:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:4:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [4] $ (((\ALUInput2|out0 [3]) # (\ALU16|A0|CG161|FA162|FAO2|out1~combout )))))

	.dataa(\ALUInput2|out0 [3]),
	.datab(\ALU16|A0|CG161|FA162|FAO2|out1~combout ),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\ALUInput2|out0 [4]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:4:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:4:AND160|out1~0 .lut_mask = 16'h10E0;
defparam \ALU16|A1|M12|and_loop:4:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
cycloneii_lcell_comb \ALU16|A2|FA163|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA163|FAO4|out1~0_combout  = (\ALUInput1|out0 [3] & ((\ALU16|A1|M11|and_loop:3:AND160|out1~combout ) # ((\ALU16|A1|M12|and_loop:3:AND160|out1~0_combout ) # (\ALU16|A2|FA162|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [3] & 
// (\ALU16|A2|FA162|FAO4|out1~0_combout  & ((\ALU16|A1|M11|and_loop:3:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:3:AND160|out1~0_combout ))))

	.dataa(\ALU16|A1|M11|and_loop:3:AND160|out1~combout ),
	.datab(\ALU16|A1|M12|and_loop:3:AND160|out1~0_combout ),
	.datac(\ALUInput1|out0 [3]),
	.datad(\ALU16|A2|FA162|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA163|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA163|FAO4|out1~0 .lut_mask = 16'hFEE0;
defparam \ALU16|A2|FA163|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneii_lcell_comb \ALU16|A2|FA164|FAO1|out1 (
// Equation(s):
// \ALU16|A2|FA164|FAO1|out1~combout  = \ALUInput1|out0 [4] $ (\ALU16|A2|FA163|FAO4|out1~0_combout  $ (((\ALU16|A1|M11|and_loop:4:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:4:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [4]),
	.datab(\ALU16|A1|M11|and_loop:4:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:4:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA163|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA164|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA164|FAO1|out1 .lut_mask = 16'hA956;
defparam \ALU16|A2|FA164|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[4]~3 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[4]~3_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\ALU16|A2|FA164|FAO1|out1~combout ))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\ALU16|A7|M30|M13|or_loop:4:OR160|out1~0_combout ))

	.dataa(\ALU16|A7|M30|M13|or_loop:4:OR160|out1~0_combout ),
	.datab(\IDEXREG|ALUFunc_IDEX [1]),
	.datac(vcc),
	.datad(\ALU16|A2|FA164|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[4]~3 .lut_mask = 16'hEE22;
defparam \EXMEMREG|Result_EXMEM[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneii_lcell_comb \ALUInput1|out0[4]~19 (
// Equation(s):
// \ALUInput1|out0[4]~19_combout  = (\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[11]~3_combout )))) # (!\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[11]~3_combout  & ((\IFIDREG|outPC [4]))) # (!\ALUInput1|out0[11]~3_combout  & 
// (\result_MEMWB2|out0[4]~29_combout ))))

	.dataa(\result_MEMWB2|out0[4]~29_combout ),
	.datab(\IFIDREG|outPC [4]),
	.datac(\ALUInput1|out0[11]~1_combout ),
	.datad(\ALUInput1|out0[11]~3_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[4]~19 .lut_mask = 16'hFC0A;
defparam \ALUInput1|out0[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneii_lcell_comb \ALUInput1|out0[4] (
// Equation(s):
// \ALUInput1|out0 [4] = (\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[4]~19_combout  & ((\MEMWBREG|writeData [4]))) # (!\ALUInput1|out0[4]~19_combout  & (\IDEXREG|R1Reg_IDEX [4])))) # (!\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[4]~19_combout 
// ))))

	.dataa(\IDEXREG|R1Reg_IDEX [4]),
	.datab(\MEMWBREG|writeData [4]),
	.datac(\ALUInput1|out0[11]~1_combout ),
	.datad(\ALUInput1|out0[4]~19_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0 [4]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[4] .lut_mask = 16'hCFA0;
defparam \ALUInput1|out0[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:4:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:4:AND160|out1~combout  = (\IDEXREG|ALUFunc_IDEX [1] & (\ALUInput1|out0 [4] & \IDEXREG|ALUFunc_IDEX [0]))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\ALUInput1|out0 [4]),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:4:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:4:AND160|out1 .lut_mask = 16'h8080;
defparam \ALU16|A7|M35|M12|and_loop:4:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N5
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[4] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[4]~3_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:4:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [4]));

// Location: LCCOMB_X14_Y18_N6
cycloneii_lcell_comb \result_MEMWB2|out0[4]~28 (
// Equation(s):
// \result_MEMWB2|out0[4]~28_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [4])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [4])))))

	.dataa(\keyData~combout [4]),
	.datab(\EXMEMREG|isLW_EXMEM~regout ),
	.datac(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.datad(\EXMEMREG|Result_EXMEM [4]),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[4]~28 .lut_mask = 16'h2320;
defparam \result_MEMWB2|out0[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneii_lcell_comb \result_MEMWB2|out0[4]~29 (
// Equation(s):
// \result_MEMWB2|out0[4]~29_combout  = (\result_MEMWB2|out0[4]~28_combout ) # ((\fromData~combout [4] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(vcc),
	.datab(\fromData~combout [4]),
	.datac(\EXMEMREG|isLW_EXMEM~regout ),
	.datad(\result_MEMWB2|out0[4]~28_combout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[4]~29 .lut_mask = 16'hFFC0;
defparam \result_MEMWB2|out0[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y21_N13
cycloneii_lcell_ff \MEMWBREG|writeData[4] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[4]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [4]));

// Location: LCCOMB_X14_Y18_N12
cycloneii_lcell_comb \ALUInput2|out0[4]~8 (
// Equation(s):
// \ALUInput2|out0[4]~8_combout  = (\ALUInput2|out0[3]~1_combout  & (((!\ALUInput2|out0[3]~3_combout )))) # (!\ALUInput2|out0[3]~1_combout  & ((\ALUInput2|out0[3]~3_combout  & (\result_MEMWB2|out0[4]~29_combout )) # (!\ALUInput2|out0[3]~3_combout  & 
// ((\IDEXREG|jumpShortAddress_IDEX [4])))))

	.dataa(\result_MEMWB2|out0[4]~29_combout ),
	.datab(\IDEXREG|jumpShortAddress_IDEX [4]),
	.datac(\ALUInput2|out0[3]~1_combout ),
	.datad(\ALUInput2|out0[3]~3_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[4]~8 .lut_mask = 16'h0AFC;
defparam \ALUInput2|out0[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneii_lcell_comb \ALUInput2|out0[4] (
// Equation(s):
// \ALUInput2|out0 [4] = (\ALUInput2|out0[3]~1_combout  & ((\ALUInput2|out0[4]~8_combout  & (\IDEXREG|R2Reg_IDEX [4])) # (!\ALUInput2|out0[4]~8_combout  & ((\MEMWBREG|writeData [4]))))) # (!\ALUInput2|out0[3]~1_combout  & (((\ALUInput2|out0[4]~8_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX [4]),
	.datab(\MEMWBREG|writeData [4]),
	.datac(\ALUInput2|out0[3]~1_combout ),
	.datad(\ALUInput2|out0[4]~8_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0 [4]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[4] .lut_mask = 16'hAFC0;
defparam \ALUInput2|out0[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:4:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:4:AND160|out1~combout  = (\ALUInput2|out0 [4] & !\IDEXREG|ALUFunc_IDEX [0])

	.dataa(vcc),
	.datab(\ALUInput2|out0 [4]),
	.datac(vcc),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:4:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:4:AND160|out1 .lut_mask = 16'h00CC;
defparam \ALU16|A1|M11|and_loop:4:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
cycloneii_lcell_comb \ALU16|A2|FA164|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA164|FAO4|out1~0_combout  = (\ALUInput1|out0 [4] & ((\ALU16|A1|M11|and_loop:4:AND160|out1~combout ) # ((\ALU16|A1|M12|and_loop:4:AND160|out1~0_combout ) # (\ALU16|A2|FA163|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [4] & 
// (\ALU16|A2|FA163|FAO4|out1~0_combout  & ((\ALU16|A1|M11|and_loop:4:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:4:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [4]),
	.datab(\ALU16|A1|M11|and_loop:4:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:4:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA163|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA164|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA164|FAO4|out1~0 .lut_mask = 16'hFEA8;
defparam \ALU16|A2|FA164|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N18
cycloneii_lcell_comb \ALU16|A2|FA165|FAO1|out1 (
// Equation(s):
// \ALU16|A2|FA165|FAO1|out1~combout  = \ALUInput1|out0 [5] $ (\ALU16|A2|FA164|FAO4|out1~0_combout  $ (((\ALU16|A1|M12|and_loop:5:AND160|out1~0_combout ) # (\ALU16|A1|M11|and_loop:5:AND160|out1~combout ))))

	.dataa(\ALU16|A1|M12|and_loop:5:AND160|out1~0_combout ),
	.datab(\ALU16|A1|M11|and_loop:5:AND160|out1~combout ),
	.datac(\ALUInput1|out0 [5]),
	.datad(\ALU16|A2|FA164|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA165|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA165|FAO1|out1 .lut_mask = 16'hE11E;
defparam \ALU16|A2|FA165|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[5]~4 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[5]~4_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\ALU16|A2|FA165|FAO1|out1~combout ))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\ALU16|A7|M30|M13|or_loop:5:OR160|out1~0_combout ))

	.dataa(\ALU16|A7|M30|M13|or_loop:5:OR160|out1~0_combout ),
	.datab(\IDEXREG|ALUFunc_IDEX [1]),
	.datac(vcc),
	.datad(\ALU16|A2|FA165|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[5]~4 .lut_mask = 16'hEE22;
defparam \EXMEMREG|Result_EXMEM[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:5:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:5:AND160|out1~combout  = (\IDEXREG|ALUFunc_IDEX [1] & (\IDEXREG|ALUFunc_IDEX [0] & \ALUInput1|out0 [5]))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(vcc),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\ALUInput1|out0 [5]),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:5:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:5:AND160|out1 .lut_mask = 16'hA000;
defparam \ALU16|A7|M35|M12|and_loop:5:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N13
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[5] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[5]~4_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:5:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [5]));

// Location: LCCOMB_X14_Y20_N16
cycloneii_lcell_comb \result_MEMWB2|out0[5]~8 (
// Equation(s):
// \result_MEMWB2|out0[5]~8_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [5])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [5])))))

	.dataa(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.datab(\keyData~combout [5]),
	.datac(\EXMEMREG|Result_EXMEM [5]),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[5]~8 .lut_mask = 16'h00D8;
defparam \result_MEMWB2|out0[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneii_lcell_comb \result_MEMWB2|out0[5]~9 (
// Equation(s):
// \result_MEMWB2|out0[5]~9_combout  = (\result_MEMWB2|out0[5]~8_combout ) # ((\fromData~combout [5] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(\fromData~combout [5]),
	.datab(vcc),
	.datac(\result_MEMWB2|out0[5]~8_combout ),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[5]~9 .lut_mask = 16'hFAF0;
defparam \result_MEMWB2|out0[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
cycloneii_lcell_comb \ALUInput2|out0[5]~9 (
// Equation(s):
// \ALUInput2|out0[5]~9_combout  = (\ALUInput2|out0[3]~3_combout  & (\result_MEMWB2|out0[5]~9_combout  & (!\ALUInput2|out0[3]~1_combout ))) # (!\ALUInput2|out0[3]~3_combout  & (((\ALUInput2|out0[3]~1_combout ) # (\IDEXREG|jumpShortAddress_IDEX [5]))))

	.dataa(\ALUInput2|out0[3]~3_combout ),
	.datab(\result_MEMWB2|out0[5]~9_combout ),
	.datac(\ALUInput2|out0[3]~1_combout ),
	.datad(\IDEXREG|jumpShortAddress_IDEX [5]),
	.cin(gnd),
	.combout(\ALUInput2|out0[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[5]~9 .lut_mask = 16'h5D58;
defparam \ALUInput2|out0[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
cycloneii_lcell_comb \ALUInput2|out0[5] (
// Equation(s):
// \ALUInput2|out0 [5] = (\ALUInput2|out0[5]~9_combout  & ((\IDEXREG|R2Reg_IDEX [5]) # ((!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[5]~9_combout  & (((\ALUInput2|out0[3]~1_combout  & \MEMWBREG|writeData [5]))))

	.dataa(\IDEXREG|R2Reg_IDEX [5]),
	.datab(\ALUInput2|out0[5]~9_combout ),
	.datac(\ALUInput2|out0[3]~1_combout ),
	.datad(\MEMWBREG|writeData [5]),
	.cin(gnd),
	.combout(\ALUInput2|out0 [5]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[5] .lut_mask = 16'hBC8C;
defparam \ALUInput2|out0[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneii_lcell_comb \ALU16|A0|CG161|FA165|FAO2|out1 (
// Equation(s):
// \ALU16|A0|CG161|FA165|FAO2|out1~combout  = (\ALU16|A0|CG161|FA163|FAO2|out1~combout ) # ((\ALUInput2|out0 [5]) # (\ALUInput2|out0 [4]))

	.dataa(vcc),
	.datab(\ALU16|A0|CG161|FA163|FAO2|out1~combout ),
	.datac(\ALUInput2|out0 [5]),
	.datad(\ALUInput2|out0 [4]),
	.cin(gnd),
	.combout(\ALU16|A0|CG161|FA165|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A0|CG161|FA165|FAO2|out1 .lut_mask = 16'hFFFC;
defparam \ALU16|A0|CG161|FA165|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:6:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:6:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [6] $ (\ALU16|A0|CG161|FA165|FAO2|out1~combout )))

	.dataa(vcc),
	.datab(\ALUInput2|out0 [6]),
	.datac(\ALU16|A0|CG161|FA165|FAO2|out1~combout ),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:6:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:6:AND160|out1~0 .lut_mask = 16'h3C00;
defparam \ALU16|A1|M12|and_loop:6:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:5:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:5:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [5] $ (((\ALU16|A0|CG161|FA163|FAO2|out1~combout ) # (\ALUInput2|out0 [4])))))

	.dataa(\ALU16|A0|CG161|FA163|FAO2|out1~combout ),
	.datab(\ALUInput2|out0 [5]),
	.datac(\ALUInput2|out0 [4]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:5:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:5:AND160|out1~0 .lut_mask = 16'h3600;
defparam \ALU16|A1|M12|and_loop:5:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
cycloneii_lcell_comb \ALU16|A2|FA165|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA165|FAO4|out1~0_combout  = (\ALUInput1|out0 [5] & ((\ALU16|A1|M11|and_loop:5:AND160|out1~combout ) # ((\ALU16|A1|M12|and_loop:5:AND160|out1~0_combout ) # (\ALU16|A2|FA164|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [5] & 
// (\ALU16|A2|FA164|FAO4|out1~0_combout  & ((\ALU16|A1|M11|and_loop:5:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:5:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [5]),
	.datab(\ALU16|A1|M11|and_loop:5:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:5:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA164|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA165|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA165|FAO4|out1~0 .lut_mask = 16'hFEA8;
defparam \ALU16|A2|FA165|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
cycloneii_lcell_comb \ALU16|A2|FA166|FAO1|out1 (
// Equation(s):
// \ALU16|A2|FA166|FAO1|out1~combout  = \ALUInput1|out0 [6] $ (\ALU16|A2|FA165|FAO4|out1~0_combout  $ (((\ALU16|A1|M11|and_loop:6:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:6:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [6]),
	.datab(\ALU16|A1|M11|and_loop:6:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:6:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA165|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA166|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA166|FAO1|out1 .lut_mask = 16'hA956;
defparam \ALU16|A2|FA166|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N8
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[6]~5 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[6]~5_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\ALU16|A2|FA166|FAO1|out1~combout ))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\ALU16|A7|M30|M13|or_loop:6:OR160|out1~0_combout ))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\ALU16|A7|M30|M13|or_loop:6:OR160|out1~0_combout ),
	.datac(vcc),
	.datad(\ALU16|A2|FA166|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[6]~5 .lut_mask = 16'hEE44;
defparam \EXMEMREG|Result_EXMEM[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:6:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:6:AND160|out1~combout  = (\ALUInput1|out0 [6] & (\IDEXREG|ALUFunc_IDEX [0] & \IDEXREG|ALUFunc_IDEX [1]))

	.dataa(\ALUInput1|out0 [6]),
	.datab(vcc),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\IDEXREG|ALUFunc_IDEX [1]),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:6:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:6:AND160|out1 .lut_mask = 16'hA000;
defparam \ALU16|A7|M35|M12|and_loop:6:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N9
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[6] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[6]~5_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:6:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [6]));

// Location: LCCOMB_X8_Y20_N16
cycloneii_lcell_comb \result_MEMWB2|out0[6]~26 (
// Equation(s):
// \result_MEMWB2|out0[6]~26_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [6])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [6])))))

	.dataa(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.datab(\keyData~combout [6]),
	.datac(\EXMEMREG|isLW_EXMEM~regout ),
	.datad(\EXMEMREG|Result_EXMEM [6]),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[6]~26 .lut_mask = 16'h0D08;
defparam \result_MEMWB2|out0[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N22
cycloneii_lcell_comb \result_MEMWB2|out0[6]~27 (
// Equation(s):
// \result_MEMWB2|out0[6]~27_combout  = (\result_MEMWB2|out0[6]~26_combout ) # ((\fromData~combout [6] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(vcc),
	.datab(\fromData~combout [6]),
	.datac(\EXMEMREG|isLW_EXMEM~regout ),
	.datad(\result_MEMWB2|out0[6]~26_combout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[6]~27 .lut_mask = 16'hFFC0;
defparam \result_MEMWB2|out0[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y20_N7
cycloneii_lcell_ff \MEMWBREG|writeData[6] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[6]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [6]));

// Location: LCCOMB_X10_Y17_N22
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:6:REG0|p4~0_combout  = (\MEMWBREG|writeData [6] & ((\RegisterFile|G6|reg_loop:6:REG0|p1~0_combout ) # ((\RegisterFile|G6|reg_loop:6:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:6:REG0|p1~0_combout ),
	.datab(\MEMWBREG|writeData [6]),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:6:REG0|p4~0 .lut_mask = 16'hCC8C;
defparam \RegisterFile|G6|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:6:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:6:REG0|p4~0_combout ) # (\RegisterFile|G6|reg_loop:6:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G0|Mux3~4_combout ),
	.datac(\RegisterFile|G6|reg_loop:6:REG0|p4~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:6:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:6:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \RegisterFile|G6|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:6:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:6:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:6:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~4_combout  & !\RegisterFile|G6|reg_loop:6:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:6:REG0|p5~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:6:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:6:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G6|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneii_lcell_comb \RegisterFile|G10|Mux9~0 (
// Equation(s):
// \RegisterFile|G10|Mux9~0_combout  = (\R2AD|out0[1]~0_combout  & (((\R2AD|out0[0]~1_combout ) # (!\RegisterFile|G7|reg_loop:6:REG0|p5~0_combout )))) # (!\R2AD|out0[1]~0_combout  & (!\RegisterFile|G5|reg_loop:6:REG0|p5~0_combout  & (!\R2AD|out0[0]~1_combout 
// )))

	.dataa(\R2AD|out0[1]~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:6:REG0|p5~0_combout ),
	.datac(\R2AD|out0[0]~1_combout ),
	.datad(\RegisterFile|G7|reg_loop:6:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux9~0 .lut_mask = 16'hA1AB;
defparam \RegisterFile|G10|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneii_lcell_comb \RegisterFile|G10|Mux9~1 (
// Equation(s):
// \RegisterFile|G10|Mux9~1_combout  = (\R2AD|out0[0]~1_combout  & ((\RegisterFile|G10|Mux9~0_combout  & ((!\RegisterFile|G8|reg_loop:6:REG0|p5~0_combout ))) # (!\RegisterFile|G10|Mux9~0_combout  & (!\RegisterFile|G6|reg_loop:6:REG0|p5~0_combout )))) # 
// (!\R2AD|out0[0]~1_combout  & (((\RegisterFile|G10|Mux9~0_combout ))))

	.dataa(\R2AD|out0[0]~1_combout ),
	.datab(\RegisterFile|G6|reg_loop:6:REG0|p5~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:6:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux9~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux9~1 .lut_mask = 16'h5F22;
defparam \RegisterFile|G10|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneii_lcell_comb \RegisterFile|G10|Mux9~3 (
// Equation(s):
// \RegisterFile|G10|Mux9~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\RegisterFile|G10|Mux9~2_combout  & (!\RegisterFile|G4|reg_loop:6:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux9~2_combout  & ((\RegisterFile|G10|Mux9~1_combout ))))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (((\RegisterFile|G10|Mux9~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:6:REG0|p5~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\RegisterFile|G10|Mux9~2_combout ),
	.datad(\RegisterFile|G10|Mux9~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux9~3 .lut_mask = 16'h7C70;
defparam \RegisterFile|G10|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneii_lcell_comb \RegisterFile|G10|Mux9~4 (
// Equation(s):
// \RegisterFile|G10|Mux9~4_combout  = (\RegisterFile|G10|Mux9~3_combout  & ((\R2AD|out0[0]~1_combout ) # ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # (\IDEXREG|R2Reg_IDEX[13]~0_combout ))))

	.dataa(\R2AD|out0[0]~1_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datad(\RegisterFile|G10|Mux9~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux9~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N25
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[6] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux9~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [6]));

// Location: LCCOMB_X12_Y20_N8
cycloneii_lcell_comb \ALUInput2|out0[6] (
// Equation(s):
// \ALUInput2|out0 [6] = (\ALUInput2|out0[6]~10_combout  & ((\IDEXREG|R2Reg_IDEX [6]) # ((!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[6]~10_combout  & (((\ALUInput2|out0[3]~1_combout  & \MEMWBREG|writeData [6]))))

	.dataa(\ALUInput2|out0[6]~10_combout ),
	.datab(\IDEXREG|R2Reg_IDEX [6]),
	.datac(\ALUInput2|out0[3]~1_combout ),
	.datad(\MEMWBREG|writeData [6]),
	.cin(gnd),
	.combout(\ALUInput2|out0 [6]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[6] .lut_mask = 16'hDA8A;
defparam \ALUInput2|out0[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:7:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:7:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [7] $ (((\ALU16|A0|CG161|FA165|FAO2|out1~combout ) # (\ALUInput2|out0 [6])))))

	.dataa(\ALU16|A0|CG161|FA165|FAO2|out1~combout ),
	.datab(\ALUInput2|out0 [6]),
	.datac(\ALUInput2|out0 [7]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:7:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:7:AND160|out1~0 .lut_mask = 16'h1E00;
defparam \ALU16|A1|M12|and_loop:7:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneii_lcell_comb \ALU16|A2|FA166|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA166|FAO4|out1~0_combout  = (\ALUInput1|out0 [6] & ((\ALU16|A1|M12|and_loop:6:AND160|out1~0_combout ) # ((\ALU16|A1|M11|and_loop:6:AND160|out1~combout ) # (\ALU16|A2|FA165|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [6] & 
// (\ALU16|A2|FA165|FAO4|out1~0_combout  & ((\ALU16|A1|M12|and_loop:6:AND160|out1~0_combout ) # (\ALU16|A1|M11|and_loop:6:AND160|out1~combout ))))

	.dataa(\ALU16|A1|M12|and_loop:6:AND160|out1~0_combout ),
	.datab(\ALU16|A1|M11|and_loop:6:AND160|out1~combout ),
	.datac(\ALUInput1|out0 [6]),
	.datad(\ALU16|A2|FA165|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA166|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA166|FAO4|out1~0 .lut_mask = 16'hFEE0;
defparam \ALU16|A2|FA166|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneii_lcell_comb \ALU16|A2|FA167|FAO1|out1 (
// Equation(s):
// \ALU16|A2|FA167|FAO1|out1~combout  = \ALUInput1|out0 [7] $ (\ALU16|A2|FA166|FAO4|out1~0_combout  $ (((\ALU16|A1|M11|and_loop:7:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:7:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [7]),
	.datab(\ALU16|A1|M11|and_loop:7:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:7:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA166|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA167|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA167|FAO1|out1 .lut_mask = 16'hA956;
defparam \ALU16|A2|FA167|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[7]~6 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[7]~6_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\ALU16|A2|FA167|FAO1|out1~combout ))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\ALU16|A7|M30|M13|or_loop:7:OR160|out1~0_combout ))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\ALU16|A7|M30|M13|or_loop:7:OR160|out1~0_combout ),
	.datac(vcc),
	.datad(\ALU16|A2|FA167|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[7]~6 .lut_mask = 16'hEE44;
defparam \EXMEMREG|Result_EXMEM[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:7:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:7:AND160|out1~combout  = (\ALUInput1|out0 [7] & (\IDEXREG|ALUFunc_IDEX [0] & \IDEXREG|ALUFunc_IDEX [1]))

	.dataa(\ALUInput1|out0 [7]),
	.datab(vcc),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\IDEXREG|ALUFunc_IDEX [1]),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:7:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:7:AND160|out1 .lut_mask = 16'hA000;
defparam \ALU16|A7|M35|M12|and_loop:7:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N3
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[7] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[7]~6_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:7:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [7]));

// Location: LCCOMB_X7_Y20_N28
cycloneii_lcell_comb \result_MEMWB2|out0[7]~10 (
// Equation(s):
// \result_MEMWB2|out0[7]~10_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [7])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [7])))))

	.dataa(\EXMEMREG|isLW_EXMEM~regout ),
	.datab(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.datac(\keyData~combout [7]),
	.datad(\EXMEMREG|Result_EXMEM [7]),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[7]~10 .lut_mask = 16'h5140;
defparam \result_MEMWB2|out0[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N16
cycloneii_lcell_comb \result_MEMWB2|out0[7]~11 (
// Equation(s):
// \result_MEMWB2|out0[7]~11_combout  = (\result_MEMWB2|out0[7]~10_combout ) # ((\fromData~combout [7] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(\fromData~combout [7]),
	.datab(\result_MEMWB2|out0[7]~10_combout ),
	.datac(vcc),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[7]~11 .lut_mask = 16'hEECC;
defparam \result_MEMWB2|out0[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N14
cycloneii_lcell_comb \ALUInput2|out0[7]~11 (
// Equation(s):
// \ALUInput2|out0[7]~11_combout  = (\ALUInput2|out0[3]~1_combout  & (((!\ALUInput2|out0[3]~3_combout )))) # (!\ALUInput2|out0[3]~1_combout  & ((\ALUInput2|out0[3]~3_combout  & ((\result_MEMWB2|out0[7]~11_combout ))) # (!\ALUInput2|out0[3]~3_combout  & 
// (\IDEXREG|jumpShortAddress_IDEX [5]))))

	.dataa(\IDEXREG|jumpShortAddress_IDEX [5]),
	.datab(\result_MEMWB2|out0[7]~11_combout ),
	.datac(\ALUInput2|out0[3]~1_combout ),
	.datad(\ALUInput2|out0[3]~3_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[7]~11 .lut_mask = 16'h0CFA;
defparam \ALUInput2|out0[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N18
cycloneii_lcell_comb \RegisterFile|G10|Mux8~0 (
// Equation(s):
// \RegisterFile|G10|Mux8~0_combout  = (\R2AD|out0[0]~1_combout  & (((\R2AD|out0[1]~0_combout ) # (!\RegisterFile|G6|reg_loop:7:REG0|p5~0_combout )))) # (!\R2AD|out0[0]~1_combout  & (!\RegisterFile|G5|reg_loop:7:REG0|p5~0_combout  & (!\R2AD|out0[1]~0_combout 
// )))

	.dataa(\RegisterFile|G5|reg_loop:7:REG0|p5~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\R2AD|out0[1]~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:7:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux8~0 .lut_mask = 16'hC1CD;
defparam \RegisterFile|G10|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N12
cycloneii_lcell_comb \RegisterFile|G10|Mux8~1 (
// Equation(s):
// \RegisterFile|G10|Mux8~1_combout  = (\R2AD|out0[1]~0_combout  & ((\RegisterFile|G10|Mux8~0_combout  & ((!\RegisterFile|G8|reg_loop:7:REG0|p5~0_combout ))) # (!\RegisterFile|G10|Mux8~0_combout  & (!\RegisterFile|G7|reg_loop:7:REG0|p5~0_combout )))) # 
// (!\R2AD|out0[1]~0_combout  & (((\RegisterFile|G10|Mux8~0_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:7:REG0|p5~0_combout ),
	.datab(\R2AD|out0[1]~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:7:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux8~1 .lut_mask = 16'h3F44;
defparam \RegisterFile|G10|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N6
cycloneii_lcell_comb \RegisterFile|G10|Mux8~2 (
// Equation(s):
// \RegisterFile|G10|Mux8~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & (((\IDEXREG|R2Reg_IDEX[13]~0_combout )))) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\RegisterFile|G10|Mux8~1_combout ))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (!\RegisterFile|G2|reg_loop:7:REG0|p5~0_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\RegisterFile|G2|reg_loop:7:REG0|p5~0_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datad(\RegisterFile|G10|Mux8~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux8~2 .lut_mask = 16'hF1A1;
defparam \RegisterFile|G10|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N10
cycloneii_lcell_comb \RegisterFile|G10|Mux8~3 (
// Equation(s):
// \RegisterFile|G10|Mux8~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((\RegisterFile|G10|Mux8~2_combout  & (!\RegisterFile|G4|reg_loop:7:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux8~2_combout  & ((!\RegisterFile|G3|reg_loop:7:REG0|p5~0_combout 
// ))))) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & (((\RegisterFile|G10|Mux8~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:7:REG0|p5~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:7:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux8~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux8~3 .lut_mask = 16'h770C;
defparam \RegisterFile|G10|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N4
cycloneii_lcell_comb \RegisterFile|G10|Mux8~4 (
// Equation(s):
// \RegisterFile|G10|Mux8~4_combout  = (\RegisterFile|G10|Mux8~3_combout  & ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # ((\R2AD|out0[0]~1_combout ) # (\IDEXREG|R2Reg_IDEX[13]~0_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datad(\RegisterFile|G10|Mux8~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux8~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y20_N5
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[7] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux8~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [7]));

// Location: LCCOMB_X7_Y20_N12
cycloneii_lcell_comb \ALUInput2|out0[7] (
// Equation(s):
// \ALUInput2|out0 [7] = (\ALUInput2|out0[7]~11_combout  & (((\IDEXREG|R2Reg_IDEX [7]) # (!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[7]~11_combout  & (\MEMWBREG|writeData [7] & (\ALUInput2|out0[3]~1_combout )))

	.dataa(\MEMWBREG|writeData [7]),
	.datab(\ALUInput2|out0[7]~11_combout ),
	.datac(\ALUInput2|out0[3]~1_combout ),
	.datad(\IDEXREG|R2Reg_IDEX [7]),
	.cin(gnd),
	.combout(\ALUInput2|out0 [7]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[7] .lut_mask = 16'hEC2C;
defparam \ALUInput2|out0[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneii_lcell_comb \IFIDREG|outPC[8] (
// Equation(s):
// \IFIDREG|outPC [8] = (\clock~combout  & ((\IFIDREG|Add0~14_combout ))) # (!\clock~combout  & (\IFIDREG|outPC [8]))

	.dataa(\IFIDREG|outPC [8]),
	.datab(vcc),
	.datac(\IFIDREG|Add0~14_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [8]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[8] .lut_mask = 16'hF0AA;
defparam \IFIDREG|outPC[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneii_lcell_comb \ALUInput1|out0[8]~17 (
// Equation(s):
// \ALUInput1|out0[8]~17_combout  = (\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[11]~3_combout )))) # (!\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[11]~3_combout  & ((\IFIDREG|outPC [8]))) # (!\ALUInput1|out0[11]~3_combout  & 
// (\result_MEMWB2|out0[8]~25_combout ))))

	.dataa(\ALUInput1|out0[11]~1_combout ),
	.datab(\result_MEMWB2|out0[8]~25_combout ),
	.datac(\IFIDREG|outPC [8]),
	.datad(\ALUInput1|out0[11]~3_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[8]~17 .lut_mask = 16'hFA44;
defparam \ALUInput1|out0[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N0
cycloneii_lcell_comb \ALUInput1|out0[8] (
// Equation(s):
// \ALUInput1|out0 [8] = (\ALUInput1|out0[8]~17_combout  & (((\MEMWBREG|writeData [8]) # (!\ALUInput1|out0[11]~1_combout )))) # (!\ALUInput1|out0[8]~17_combout  & (\IDEXREG|R1Reg_IDEX [8] & (\ALUInput1|out0[11]~1_combout )))

	.dataa(\IDEXREG|R1Reg_IDEX [8]),
	.datab(\ALUInput1|out0[8]~17_combout ),
	.datac(\ALUInput1|out0[11]~1_combout ),
	.datad(\MEMWBREG|writeData [8]),
	.cin(gnd),
	.combout(\ALUInput1|out0 [8]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[8] .lut_mask = 16'hEC2C;
defparam \ALUInput1|out0[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneii_lcell_comb \ALU16|A7|M30|M13|or_loop:8:OR160|out1~0 (
// Equation(s):
// \ALU16|A7|M30|M13|or_loop:8:OR160|out1~0_combout  = (\ALUInput1|out0 [8] & ((\IDEXREG|ALUFunc_IDEX [0]) # (\ALUInput2|out0 [8]))) # (!\ALUInput1|out0 [8] & (\IDEXREG|ALUFunc_IDEX [0] & \ALUInput2|out0 [8]))

	.dataa(vcc),
	.datab(\ALUInput1|out0 [8]),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\ALUInput2|out0 [8]),
	.cin(gnd),
	.combout(\ALU16|A7|M30|M13|or_loop:8:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M30|M13|or_loop:8:OR160|out1~0 .lut_mask = 16'hFCC0;
defparam \ALU16|A7|M30|M13|or_loop:8:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneii_lcell_comb \ALU16|A0|CG161|FA166|FAO2|out1 (
// Equation(s):
// \ALU16|A0|CG161|FA166|FAO2|out1~combout  = (\ALUInput2|out0 [6]) # ((\ALU16|A0|CG161|FA163|FAO2|out1~combout ) # ((\ALUInput2|out0 [5]) # (\ALUInput2|out0 [4])))

	.dataa(\ALUInput2|out0 [6]),
	.datab(\ALU16|A0|CG161|FA163|FAO2|out1~combout ),
	.datac(\ALUInput2|out0 [5]),
	.datad(\ALUInput2|out0 [4]),
	.cin(gnd),
	.combout(\ALU16|A0|CG161|FA166|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A0|CG161|FA166|FAO2|out1 .lut_mask = 16'hFFFE;
defparam \ALU16|A0|CG161|FA166|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:8:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:8:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [8] $ (((\ALUInput2|out0 [7]) # (\ALU16|A0|CG161|FA166|FAO2|out1~combout )))))

	.dataa(\ALUInput2|out0 [7]),
	.datab(\ALU16|A0|CG161|FA166|FAO2|out1~combout ),
	.datac(\ALUInput2|out0 [8]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:8:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:8:AND160|out1~0 .lut_mask = 16'h1E00;
defparam \ALU16|A1|M12|and_loop:8:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneii_lcell_comb \ALU16|A2|FA167|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA167|FAO4|out1~0_combout  = (\ALUInput1|out0 [7] & ((\ALU16|A1|M11|and_loop:7:AND160|out1~combout ) # ((\ALU16|A1|M12|and_loop:7:AND160|out1~0_combout ) # (\ALU16|A2|FA166|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [7] & 
// (\ALU16|A2|FA166|FAO4|out1~0_combout  & ((\ALU16|A1|M11|and_loop:7:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:7:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [7]),
	.datab(\ALU16|A1|M11|and_loop:7:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:7:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA166|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA167|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA167|FAO4|out1~0 .lut_mask = 16'hFEA8;
defparam \ALU16|A2|FA167|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneii_lcell_comb \ALU16|A2|FA168|FAO1|out1 (
// Equation(s):
// \ALU16|A2|FA168|FAO1|out1~combout  = \ALUInput1|out0 [8] $ (\ALU16|A2|FA167|FAO4|out1~0_combout  $ (((\ALU16|A1|M11|and_loop:8:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:8:AND160|out1~0_combout ))))

	.dataa(\ALU16|A1|M11|and_loop:8:AND160|out1~combout ),
	.datab(\ALUInput1|out0 [8]),
	.datac(\ALU16|A1|M12|and_loop:8:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA167|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA168|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA168|FAO1|out1 .lut_mask = 16'hC936;
defparam \ALU16|A2|FA168|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[8]~7 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[8]~7_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\ALU16|A2|FA168|FAO1|out1~combout ))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\ALU16|A7|M30|M13|or_loop:8:OR160|out1~0_combout ))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\ALU16|A7|M30|M13|or_loop:8:OR160|out1~0_combout ),
	.datac(vcc),
	.datad(\ALU16|A2|FA168|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[8]~7 .lut_mask = 16'hEE44;
defparam \EXMEMREG|Result_EXMEM[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:8:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:8:AND160|out1~combout  = (\IDEXREG|ALUFunc_IDEX [1] & (\ALUInput1|out0 [8] & \IDEXREG|ALUFunc_IDEX [0]))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(vcc),
	.datac(\ALUInput1|out0 [8]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:8:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:8:AND160|out1 .lut_mask = 16'hA000;
defparam \ALU16|A7|M35|M12|and_loop:8:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N9
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[8] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[8]~7_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:8:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [8]));

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[8]));
// synopsys translate_off
defparam \keyData[8]~I .input_async_reset = "none";
defparam \keyData[8]~I .input_power_up = "low";
defparam \keyData[8]~I .input_register_mode = "none";
defparam \keyData[8]~I .input_sync_reset = "none";
defparam \keyData[8]~I .oe_async_reset = "none";
defparam \keyData[8]~I .oe_power_up = "low";
defparam \keyData[8]~I .oe_register_mode = "none";
defparam \keyData[8]~I .oe_sync_reset = "none";
defparam \keyData[8]~I .operation_mode = "input";
defparam \keyData[8]~I .output_async_reset = "none";
defparam \keyData[8]~I .output_power_up = "low";
defparam \keyData[8]~I .output_register_mode = "none";
defparam \keyData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneii_lcell_comb \result_MEMWB2|out0[8]~24 (
// Equation(s):
// \result_MEMWB2|out0[8]~24_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & ((\keyData~combout [8]))) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & (\EXMEMREG|Result_EXMEM [8]))))

	.dataa(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.datab(\EXMEMREG|Result_EXMEM [8]),
	.datac(\keyData~combout [8]),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[8]~24 .lut_mask = 16'h00E4;
defparam \result_MEMWB2|out0[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneii_lcell_comb \result_MEMWB2|out0[8]~25 (
// Equation(s):
// \result_MEMWB2|out0[8]~25_combout  = (\result_MEMWB2|out0[8]~24_combout ) # ((\fromData~combout [8] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(\fromData~combout [8]),
	.datab(\EXMEMREG|isLW_EXMEM~regout ),
	.datac(vcc),
	.datad(\result_MEMWB2|out0[8]~24_combout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[8]~25 .lut_mask = 16'hFF88;
defparam \result_MEMWB2|out0[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y19_N25
cycloneii_lcell_ff \MEMWBREG|writeData[8] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[8]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [8]));

// Location: LCCOMB_X10_Y23_N30
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:8:REG0|p4~0_combout  = (\MEMWBREG|writeData [8] & ((\RegisterFile|G3|reg_loop:8:REG0|p1~0_combout ) # ((\RegisterFile|G3|reg_loop:8:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:8:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:8:REG0|p4~0_combout ),
	.datad(\MEMWBREG|writeData [8]),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:8:REG0|p4~0 .lut_mask = 16'hFB00;
defparam \RegisterFile|G3|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N12
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:8:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:8:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:8:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~1_combout  & !\RegisterFile|G3|reg_loop:8:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:8:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:8:REG0|p5~0_combout ),
	.datad(\RegisterFile|G3|reg_loop:8:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:8:REG0|p5~0 .lut_mask = 16'h5054;
defparam \RegisterFile|G3|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneii_lcell_comb \RegisterFile|G10|Mux7~2 (
// Equation(s):
// \RegisterFile|G10|Mux7~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & (((\IDEXREG|R2Reg_IDEX[13]~1_combout )))) # (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((!\RegisterFile|G3|reg_loop:8:REG0|p5~0_combout ))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & (!\RegisterFile|G2|reg_loop:8:REG0|p5~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:8:REG0|p5~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:8:REG0|p5~0_combout ),
	.datad(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux7~2 .lut_mask = 16'hCF11;
defparam \RegisterFile|G10|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N18
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:8:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:8:REG0|p4~0_combout ) # (\RegisterFile|G6|reg_loop:8:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G6|reg_loop:8:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:8:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:8:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \RegisterFile|G6|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N4
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:8:REG0|p4~0_combout  = (\MEMWBREG|writeData [8] & ((\RegisterFile|G6|reg_loop:8:REG0|p4~0_combout ) # ((\RegisterFile|G6|reg_loop:8:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:8:REG0|p4~0_combout ),
	.datab(\MEMWBREG|writeData [8]),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:8:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:8:REG0|p4~0 .lut_mask = 16'hCC8C;
defparam \RegisterFile|G6|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:8:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:8:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:8:REG0|p5~0_combout ) # ((!\RegisterFile|G6|reg_loop:8:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:8:REG0|p1~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:8:REG0|p5~0_combout ),
	.datac(\RegisterFile|G6|reg_loop:8:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:8:REG0|p5~0 .lut_mask = 16'h4544;
defparam \RegisterFile|G6|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N22
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:8:REG0|p4~0_combout  = (\MEMWBREG|writeData [8] & (((\RegisterFile|G8|reg_loop:8:REG0|p4~0_combout ) # (\RegisterFile|G8|reg_loop:8:REG0|p1~0_combout )) # (!\RegisterFile|G0|Mux3~6_combout )))

	.dataa(\RegisterFile|G0|Mux3~6_combout ),
	.datab(\RegisterFile|G8|reg_loop:8:REG0|p4~0_combout ),
	.datac(\MEMWBREG|writeData [8]),
	.datad(\RegisterFile|G8|reg_loop:8:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:8:REG0|p4~0 .lut_mask = 16'hF0D0;
defparam \RegisterFile|G8|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N10
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:8:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:8:REG0|p4~0_combout ) # (\RegisterFile|G8|reg_loop:8:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G0|Mux3~6_combout ),
	.datac(\RegisterFile|G8|reg_loop:8:REG0|p4~0_combout ),
	.datad(\RegisterFile|G8|reg_loop:8:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:8:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \RegisterFile|G8|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N20
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:8:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:8:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:8:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~6_combout  & !\RegisterFile|G8|reg_loop:8:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G0|Mux3~6_combout ),
	.datab(\RegisterFile|G8|reg_loop:8:REG0|p5~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:8:REG0|p1~0_combout ),
	.datad(\RegisterFile|G8|reg_loop:8:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:8:REG0|p5~0 .lut_mask = 16'h0C0E;
defparam \RegisterFile|G8|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N2
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:8:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:8:REG0|p4~0_combout ) # (\RegisterFile|G7|reg_loop:8:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G7|reg_loop:8:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\RegisterFile|G7|reg_loop:8:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:8:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \RegisterFile|G7|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N10
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:8:REG0|p4~0_combout  = (\MEMWBREG|writeData [8] & ((\RegisterFile|G7|reg_loop:8:REG0|p4~0_combout ) # ((\RegisterFile|G7|reg_loop:8:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:8:REG0|p4~0_combout ),
	.datab(\MEMWBREG|writeData [8]),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\RegisterFile|G7|reg_loop:8:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:8:REG0|p4~0 .lut_mask = 16'hCC8C;
defparam \RegisterFile|G7|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N14
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:8:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:8:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:8:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~5_combout  & !\RegisterFile|G7|reg_loop:8:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:8:REG0|p5~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:8:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\RegisterFile|G7|reg_loop:8:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:8:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G7|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneii_lcell_comb \RegisterFile|G10|Mux7~0 (
// Equation(s):
// \RegisterFile|G10|Mux7~0_combout  = (\R2AD|out0[1]~0_combout  & (((\R2AD|out0[0]~1_combout ) # (!\RegisterFile|G7|reg_loop:8:REG0|p5~0_combout )))) # (!\R2AD|out0[1]~0_combout  & (!\RegisterFile|G5|reg_loop:8:REG0|p5~0_combout  & (!\R2AD|out0[0]~1_combout 
// )))

	.dataa(\RegisterFile|G5|reg_loop:8:REG0|p5~0_combout ),
	.datab(\R2AD|out0[1]~0_combout ),
	.datac(\R2AD|out0[0]~1_combout ),
	.datad(\RegisterFile|G7|reg_loop:8:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux7~0 .lut_mask = 16'hC1CD;
defparam \RegisterFile|G10|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneii_lcell_comb \RegisterFile|G10|Mux7~1 (
// Equation(s):
// \RegisterFile|G10|Mux7~1_combout  = (\R2AD|out0[0]~1_combout  & ((\RegisterFile|G10|Mux7~0_combout  & ((!\RegisterFile|G8|reg_loop:8:REG0|p5~0_combout ))) # (!\RegisterFile|G10|Mux7~0_combout  & (!\RegisterFile|G6|reg_loop:8:REG0|p5~0_combout )))) # 
// (!\R2AD|out0[0]~1_combout  & (((\RegisterFile|G10|Mux7~0_combout ))))

	.dataa(\R2AD|out0[0]~1_combout ),
	.datab(\RegisterFile|G6|reg_loop:8:REG0|p5~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:8:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux7~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux7~1 .lut_mask = 16'h5F22;
defparam \RegisterFile|G10|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneii_lcell_comb \RegisterFile|G10|Mux7~3 (
// Equation(s):
// \RegisterFile|G10|Mux7~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\RegisterFile|G10|Mux7~2_combout  & (!\RegisterFile|G4|reg_loop:8:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux7~2_combout  & ((\RegisterFile|G10|Mux7~1_combout ))))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (((\RegisterFile|G10|Mux7~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:8:REG0|p5~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\RegisterFile|G10|Mux7~2_combout ),
	.datad(\RegisterFile|G10|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux7~3 .lut_mask = 16'h7C70;
defparam \RegisterFile|G10|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneii_lcell_comb \RegisterFile|G10|Mux7~4 (
// Equation(s):
// \RegisterFile|G10|Mux7~4_combout  = (\RegisterFile|G10|Mux7~3_combout  & ((\IDEXREG|R2Reg_IDEX[13]~0_combout ) # ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # (\R2AD|out0[0]~1_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\R2AD|out0[0]~1_combout ),
	.datad(\RegisterFile|G10|Mux7~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux7~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N9
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[8] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux7~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [8]));

// Location: LCCOMB_X12_Y19_N6
cycloneii_lcell_comb \ALUInput2|out0[8] (
// Equation(s):
// \ALUInput2|out0 [8] = (\ALUInput2|out0[8]~12_combout  & (((\IDEXREG|R2Reg_IDEX [8]) # (!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[8]~12_combout  & (\MEMWBREG|writeData [8] & ((\ALUInput2|out0[3]~1_combout ))))

	.dataa(\ALUInput2|out0[8]~12_combout ),
	.datab(\MEMWBREG|writeData [8]),
	.datac(\IDEXREG|R2Reg_IDEX [8]),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0 [8]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[8] .lut_mask = 16'hE4AA;
defparam \ALUInput2|out0[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneii_lcell_comb \ALU16|A0|CG161|FA168|FAO2|out1 (
// Equation(s):
// \ALU16|A0|CG161|FA168|FAO2|out1~combout  = (\ALU16|A0|CG161|FA165|FAO2|out1~combout ) # ((\ALUInput2|out0 [7]) # ((\ALUInput2|out0 [6]) # (\ALUInput2|out0 [8])))

	.dataa(\ALU16|A0|CG161|FA165|FAO2|out1~combout ),
	.datab(\ALUInput2|out0 [7]),
	.datac(\ALUInput2|out0 [6]),
	.datad(\ALUInput2|out0 [8]),
	.cin(gnd),
	.combout(\ALU16|A0|CG161|FA168|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A0|CG161|FA168|FAO2|out1 .lut_mask = 16'hFFFE;
defparam \ALU16|A0|CG161|FA168|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N22
cycloneii_lcell_comb \ALUInput1|out0[10]~16 (
// Equation(s):
// \ALUInput1|out0[10]~16_combout  = (\ALUInput1|out0[11]~3_combout  & ((\IFIDREG|outPC [10]) # ((\ALUInput1|out0[11]~1_combout )))) # (!\ALUInput1|out0[11]~3_combout  & (((\result_MEMWB2|out0[10]~23_combout  & !\ALUInput1|out0[11]~1_combout ))))

	.dataa(\IFIDREG|outPC [10]),
	.datab(\ALUInput1|out0[11]~3_combout ),
	.datac(\result_MEMWB2|out0[10]~23_combout ),
	.datad(\ALUInput1|out0[11]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[10]~16 .lut_mask = 16'hCCB8;
defparam \ALUInput1|out0[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y23_N31
cycloneii_lcell_ff \MEMWBREG|writeData[10] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[10]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [10]));

// Location: LCCOMB_X14_Y23_N22
cycloneii_lcell_comb \ALUInput1|out0[10] (
// Equation(s):
// \ALUInput1|out0 [10] = (\ALUInput1|out0[10]~16_combout  & (((\MEMWBREG|writeData [10]) # (!\ALUInput1|out0[11]~1_combout )))) # (!\ALUInput1|out0[10]~16_combout  & (\IDEXREG|R1Reg_IDEX [10] & ((\ALUInput1|out0[11]~1_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX [10]),
	.datab(\ALUInput1|out0[10]~16_combout ),
	.datac(\MEMWBREG|writeData [10]),
	.datad(\ALUInput1|out0[11]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0 [10]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[10] .lut_mask = 16'hE2CC;
defparam \ALUInput1|out0[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneii_lcell_comb \ALUInput2|out0[9]~13 (
// Equation(s):
// \ALUInput2|out0[9]~13_combout  = (\ALUInput2|out0[3]~3_combout  & (\result_MEMWB2|out0[9]~13_combout  & ((!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[3]~3_combout  & (((\IDEXREG|jumpShortAddress_IDEX [5]) # (\ALUInput2|out0[3]~1_combout ))))

	.dataa(\result_MEMWB2|out0[9]~13_combout ),
	.datab(\IDEXREG|jumpShortAddress_IDEX [5]),
	.datac(\ALUInput2|out0[3]~3_combout ),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[9]~13 .lut_mask = 16'h0FAC;
defparam \ALUInput2|out0[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N8
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:9:REG0|p4~0_combout  = (\MEMWBREG|writeData [9] & ((\RegisterFile|G4|reg_loop:9:REG0|p1~0_combout ) # ((\RegisterFile|G4|reg_loop:9:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:9:REG0|p1~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:9:REG0|p4~0_combout ),
	.datac(\MEMWBREG|writeData [9]),
	.datad(\RegisterFile|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:9:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \RegisterFile|G4|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N18
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:9:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:9:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:9:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~2_combout  & !\RegisterFile|G4|reg_loop:9:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:9:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~2_combout ),
	.datac(\RegisterFile|G4|reg_loop:9:REG0|p5~0_combout ),
	.datad(\RegisterFile|G4|reg_loop:9:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:9:REG0|p5~0 .lut_mask = 16'h5054;
defparam \RegisterFile|G4|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N14
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:9:REG0|p4~0_combout  = (\MEMWBREG|writeData [9] & ((\RegisterFile|G3|reg_loop:9:REG0|p1~0_combout ) # ((\RegisterFile|G3|reg_loop:9:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:9:REG0|p1~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:9:REG0|p4~0_combout ),
	.datac(\MEMWBREG|writeData [9]),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:9:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \RegisterFile|G3|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N18
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:9:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:9:REG0|p4~0_combout ) # (\RegisterFile|G3|reg_loop:9:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~1_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G3|reg_loop:9:REG0|p4~0_combout ),
	.datad(\RegisterFile|G3|reg_loop:9:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:9:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \RegisterFile|G3|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N8
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:9:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:9:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:9:REG0|p5~0_combout ) # ((!\RegisterFile|G3|reg_loop:9:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:9:REG0|p5~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:9:REG0|p1~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:9:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:9:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G3|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N12
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:9:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:9:REG0|p1~0_combout ) # (\RegisterFile|G2|reg_loop:9:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G2|reg_loop:9:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G2|reg_loop:9:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:9:REG0|p1~0 .lut_mask = 16'hFA00;
defparam \RegisterFile|G2|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N20
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:9:REG0|p4~0_combout  = (\MEMWBREG|writeData [9] & (((\RegisterFile|G2|reg_loop:9:REG0|p1~0_combout ) # (\RegisterFile|G2|reg_loop:9:REG0|p4~0_combout )) # (!\RegisterFile|G0|Mux3~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:9:REG0|p1~0_combout ),
	.datac(\MEMWBREG|writeData [9]),
	.datad(\RegisterFile|G2|reg_loop:9:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:9:REG0|p4~0 .lut_mask = 16'hF0D0;
defparam \RegisterFile|G2|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N8
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:9:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:9:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:9:REG0|p5~0_combout ) # ((!\RegisterFile|G2|reg_loop:9:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:9:REG0|p1~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:9:REG0|p5~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:9:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:9:REG0|p5~0 .lut_mask = 16'h4544;
defparam \RegisterFile|G2|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N16
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:9:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:9:REG0|p1~0_combout ) # (\RegisterFile|G7|reg_loop:9:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G0|Mux3~5_combout ),
	.datac(\RegisterFile|G7|reg_loop:9:REG0|p1~0_combout ),
	.datad(\RegisterFile|G7|reg_loop:9:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:9:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \RegisterFile|G7|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N4
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:9:REG0|p4~0_combout  = (\MEMWBREG|writeData [9] & ((\RegisterFile|G7|reg_loop:9:REG0|p1~0_combout ) # ((\RegisterFile|G7|reg_loop:9:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\MEMWBREG|writeData [9]),
	.datab(\RegisterFile|G7|reg_loop:9:REG0|p1~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:9:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:9:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \RegisterFile|G7|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N10
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:9:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:9:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:9:REG0|p5~0_combout ) # ((!\RegisterFile|G7|reg_loop:9:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:9:REG0|p1~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:9:REG0|p5~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:9:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:9:REG0|p5~0 .lut_mask = 16'h4544;
defparam \RegisterFile|G7|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N2
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:9:REG0|p4~0_combout  = (\MEMWBREG|writeData [9] & ((\RegisterFile|G5|reg_loop:9:REG0|p4~0_combout ) # ((\RegisterFile|G5|reg_loop:9:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:9:REG0|p4~0_combout ),
	.datab(\MEMWBREG|writeData [9]),
	.datac(\RegisterFile|G5|reg_loop:9:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:9:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \RegisterFile|G5|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:9:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:9:REG0|p4~0_combout ) # (\RegisterFile|G5|reg_loop:9:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G5|reg_loop:9:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:9:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:9:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G5|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N16
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:9:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:9:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:9:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~3_combout  & !\RegisterFile|G5|reg_loop:9:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:9:REG0|p5~0_combout ),
	.datab(\RegisterFile|G0|Mux3~3_combout ),
	.datac(\RegisterFile|G5|reg_loop:9:REG0|p1~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:9:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:9:REG0|p5~0 .lut_mask = 16'h0A0E;
defparam \RegisterFile|G5|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N0
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:9:REG0|p4~0_combout  = (\MEMWBREG|writeData [9] & ((\RegisterFile|G6|reg_loop:9:REG0|p1~0_combout ) # ((\RegisterFile|G6|reg_loop:9:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:9:REG0|p1~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:9:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\MEMWBREG|writeData [9]),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:9:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G6|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N30
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:9:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:9:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:9:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~4_combout  & !\RegisterFile|G6|reg_loop:9:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:9:REG0|p1~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:9:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:9:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:9:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G6|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N26
cycloneii_lcell_comb \RegisterFile|G9|Mux6~0 (
// Equation(s):
// \RegisterFile|G9|Mux6~0_combout  = (\IFIDREG|outInstruction [6] & ((\IFIDREG|outInstruction [7]) # ((!\RegisterFile|G6|reg_loop:9:REG0|p5~0_combout )))) # (!\IFIDREG|outInstruction [6] & (!\IFIDREG|outInstruction [7] & 
// (!\RegisterFile|G5|reg_loop:9:REG0|p5~0_combout )))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\RegisterFile|G5|reg_loop:9:REG0|p5~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:9:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux6~0 .lut_mask = 16'h89AB;
defparam \RegisterFile|G9|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N0
cycloneii_lcell_comb \RegisterFile|G9|Mux6~1 (
// Equation(s):
// \RegisterFile|G9|Mux6~1_combout  = (\IFIDREG|outInstruction [7] & ((\RegisterFile|G9|Mux6~0_combout  & (!\RegisterFile|G8|reg_loop:9:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux6~0_combout  & ((!\RegisterFile|G7|reg_loop:9:REG0|p5~0_combout ))))) # 
// (!\IFIDREG|outInstruction [7] & (((\RegisterFile|G9|Mux6~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:9:REG0|p5~0_combout ),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\RegisterFile|G7|reg_loop:9:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux6~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux6~1 .lut_mask = 16'h770C;
defparam \RegisterFile|G9|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N10
cycloneii_lcell_comb \RegisterFile|G9|Mux6~2 (
// Equation(s):
// \RegisterFile|G9|Mux6~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~0_combout  & (\IDEXREG|R1Reg_IDEX[1]~1_combout )) # (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\RegisterFile|G9|Mux6~1_combout ))) # 
// (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (!\RegisterFile|G2|reg_loop:9:REG0|p5~0_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datac(\RegisterFile|G2|reg_loop:9:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux6~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux6~2 .lut_mask = 16'hCD89;
defparam \RegisterFile|G9|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N18
cycloneii_lcell_comb \RegisterFile|G9|Mux6~3 (
// Equation(s):
// \RegisterFile|G9|Mux6~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((\RegisterFile|G9|Mux6~2_combout  & (!\RegisterFile|G4|reg_loop:9:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux6~2_combout  & ((!\RegisterFile|G3|reg_loop:9:REG0|p5~0_combout ))))) # 
// (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (((\RegisterFile|G9|Mux6~2_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:9:REG0|p5~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:9:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux6~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux6~3 .lut_mask = 16'h770A;
defparam \RegisterFile|G9|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N4
cycloneii_lcell_comb \RegisterFile|G9|Mux6~4 (
// Equation(s):
// \RegisterFile|G9|Mux6~4_combout  = (\RegisterFile|G9|Mux6~3_combout  & ((\IFIDREG|outInstruction [6]) # ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # (\IDEXREG|R1Reg_IDEX[1]~0_combout ))))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datac(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datad(\RegisterFile|G9|Mux6~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux6~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y17_N5
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[9] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux6~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [9]));

// Location: LCCOMB_X14_Y17_N28
cycloneii_lcell_comb \ALUInput1|out0[9] (
// Equation(s):
// \ALUInput1|out0 [9] = (\ALUInput1|out0[9]~11_combout  & (((\MEMWBREG|writeData [9]) # (!\ALUInput1|out0[11]~1_combout )))) # (!\ALUInput1|out0[9]~11_combout  & (\IDEXREG|R1Reg_IDEX [9] & (\ALUInput1|out0[11]~1_combout )))

	.dataa(\ALUInput1|out0[9]~11_combout ),
	.datab(\IDEXREG|R1Reg_IDEX [9]),
	.datac(\ALUInput1|out0[11]~1_combout ),
	.datad(\MEMWBREG|writeData [9]),
	.cin(gnd),
	.combout(\ALUInput1|out0 [9]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[9] .lut_mask = 16'hEA4A;
defparam \ALUInput1|out0[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneii_lcell_comb \ALU16|A7|M30|M13|or_loop:9:OR160|out1~0 (
// Equation(s):
// \ALU16|A7|M30|M13|or_loop:9:OR160|out1~0_combout  = (\ALUInput2|out0 [9] & ((\IDEXREG|ALUFunc_IDEX [0]) # (\ALUInput1|out0 [9]))) # (!\ALUInput2|out0 [9] & (\IDEXREG|ALUFunc_IDEX [0] & \ALUInput1|out0 [9]))

	.dataa(vcc),
	.datab(\ALUInput2|out0 [9]),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\ALUInput1|out0 [9]),
	.cin(gnd),
	.combout(\ALU16|A7|M30|M13|or_loop:9:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M30|M13|or_loop:9:OR160|out1~0 .lut_mask = 16'hFCC0;
defparam \ALU16|A7|M30|M13|or_loop:9:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:8:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:8:AND160|out1~combout  = (!\IDEXREG|ALUFunc_IDEX [0] & \ALUInput2|out0 [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\ALUInput2|out0 [8]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:8:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:8:AND160|out1 .lut_mask = 16'h0F00;
defparam \ALU16|A1|M11|and_loop:8:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneii_lcell_comb \ALU16|A2|FA168|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA168|FAO4|out1~0_combout  = (\ALUInput1|out0 [8] & ((\ALU16|A1|M11|and_loop:8:AND160|out1~combout ) # ((\ALU16|A1|M12|and_loop:8:AND160|out1~0_combout ) # (\ALU16|A2|FA167|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [8] & 
// (\ALU16|A2|FA167|FAO4|out1~0_combout  & ((\ALU16|A1|M11|and_loop:8:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:8:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [8]),
	.datab(\ALU16|A1|M11|and_loop:8:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:8:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA167|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA168|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA168|FAO4|out1~0 .lut_mask = 16'hFEA8;
defparam \ALU16|A2|FA168|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:9:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:9:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [9] $ (\ALU16|A0|CG161|FA168|FAO2|out1~combout )))

	.dataa(\ALUInput2|out0 [9]),
	.datab(\ALU16|A0|CG161|FA168|FAO2|out1~combout ),
	.datac(vcc),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:9:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:9:AND160|out1~0 .lut_mask = 16'h6600;
defparam \ALU16|A1|M12|and_loop:9:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneii_lcell_comb \ALU16|A2|FA169|FAO1|out1 (
// Equation(s):
// \ALU16|A2|FA169|FAO1|out1~combout  = \ALUInput1|out0 [9] $ (\ALU16|A2|FA168|FAO4|out1~0_combout  $ (((\ALU16|A1|M11|and_loop:9:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:9:AND160|out1~0_combout ))))

	.dataa(\ALU16|A1|M11|and_loop:9:AND160|out1~combout ),
	.datab(\ALUInput1|out0 [9]),
	.datac(\ALU16|A2|FA168|FAO4|out1~0_combout ),
	.datad(\ALU16|A1|M12|and_loop:9:AND160|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA169|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA169|FAO1|out1 .lut_mask = 16'hC396;
defparam \ALU16|A2|FA169|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[9]~8 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[9]~8_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\ALU16|A2|FA169|FAO1|out1~combout ))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\ALU16|A7|M30|M13|or_loop:9:OR160|out1~0_combout ))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\ALU16|A7|M30|M13|or_loop:9:OR160|out1~0_combout ),
	.datac(vcc),
	.datad(\ALU16|A2|FA169|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[9]~8 .lut_mask = 16'hEE44;
defparam \EXMEMREG|Result_EXMEM[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:9:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:9:AND160|out1~combout  = (\ALUInput1|out0 [9] & (\IDEXREG|ALUFunc_IDEX [0] & \IDEXREG|ALUFunc_IDEX [1]))

	.dataa(\ALUInput1|out0 [9]),
	.datab(vcc),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\IDEXREG|ALUFunc_IDEX [1]),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:9:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:9:AND160|out1 .lut_mask = 16'hA000;
defparam \ALU16|A7|M35|M12|and_loop:9:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N11
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[9] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[9]~8_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:9:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [9]));

// Location: LCCOMB_X15_Y21_N4
cycloneii_lcell_comb \result_MEMWB2|out0[9]~12 (
// Equation(s):
// \result_MEMWB2|out0[9]~12_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [9])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [9])))))

	.dataa(\keyData~combout [9]),
	.datab(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.datac(\EXMEMREG|isLW_EXMEM~regout ),
	.datad(\EXMEMREG|Result_EXMEM [9]),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[9]~12 .lut_mask = 16'h0B08;
defparam \result_MEMWB2|out0[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N12
cycloneii_lcell_comb \result_MEMWB2|out0[9]~13 (
// Equation(s):
// \result_MEMWB2|out0[9]~13_combout  = (\result_MEMWB2|out0[9]~12_combout ) # ((\fromData~combout [9] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(\fromData~combout [9]),
	.datab(vcc),
	.datac(\result_MEMWB2|out0[9]~12_combout ),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[9]~13 .lut_mask = 16'hFAF0;
defparam \result_MEMWB2|out0[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y17_N9
cycloneii_lcell_ff \MEMWBREG|writeData[9] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[9]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [9]));

// Location: LCCOMB_X16_Y21_N16
cycloneii_lcell_comb \ALUInput2|out0[9] (
// Equation(s):
// \ALUInput2|out0 [9] = (\ALUInput2|out0[9]~13_combout  & ((\IDEXREG|R2Reg_IDEX [9]) # ((!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[9]~13_combout  & (((\MEMWBREG|writeData [9] & \ALUInput2|out0[3]~1_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX [9]),
	.datab(\ALUInput2|out0[9]~13_combout ),
	.datac(\MEMWBREG|writeData [9]),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0 [9]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[9] .lut_mask = 16'hB8CC;
defparam \ALUInput2|out0[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:9:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:9:AND160|out1~combout  = (\ALUInput2|out0 [9] & !\IDEXREG|ALUFunc_IDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALUInput2|out0 [9]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:9:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:9:AND160|out1 .lut_mask = 16'h00F0;
defparam \ALU16|A1|M11|and_loop:9:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneii_lcell_comb \ALU16|A2|FA169|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA169|FAO4|out1~0_combout  = (\ALUInput1|out0 [9] & ((\ALU16|A1|M11|and_loop:9:AND160|out1~combout ) # ((\ALU16|A1|M12|and_loop:9:AND160|out1~0_combout ) # (\ALU16|A2|FA168|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [9] & 
// (\ALU16|A2|FA168|FAO4|out1~0_combout  & ((\ALU16|A1|M11|and_loop:9:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:9:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [9]),
	.datab(\ALU16|A1|M11|and_loop:9:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:9:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA168|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA169|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA169|FAO4|out1~0 .lut_mask = 16'hFEA8;
defparam \ALU16|A2|FA169|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:10:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:10:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [10] $ (((\ALU16|A0|CG161|FA168|FAO2|out1~combout ) # (\ALUInput2|out0 [9])))))

	.dataa(\ALUInput2|out0 [10]),
	.datab(\ALU16|A0|CG161|FA168|FAO2|out1~combout ),
	.datac(\ALUInput2|out0 [9]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:10:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:10:AND160|out1~0 .lut_mask = 16'h5600;
defparam \ALU16|A1|M12|and_loop:10:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneii_lcell_comb \ALU16|A2|FA1610|FAO1|out1 (
// Equation(s):
// \ALU16|A2|FA1610|FAO1|out1~combout  = \ALUInput1|out0 [10] $ (\ALU16|A2|FA169|FAO4|out1~0_combout  $ (((\ALU16|A1|M11|and_loop:10:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:10:AND160|out1~0_combout ))))

	.dataa(\ALU16|A1|M11|and_loop:10:AND160|out1~combout ),
	.datab(\ALUInput1|out0 [10]),
	.datac(\ALU16|A2|FA169|FAO4|out1~0_combout ),
	.datad(\ALU16|A1|M12|and_loop:10:AND160|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA1610|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA1610|FAO1|out1 .lut_mask = 16'hC396;
defparam \ALU16|A2|FA1610|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[10]~9 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[10]~9_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\ALU16|A2|FA1610|FAO1|out1~combout ))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\ALU16|A7|M30|M13|or_loop:10:OR160|out1~0_combout ))

	.dataa(\ALU16|A7|M30|M13|or_loop:10:OR160|out1~0_combout ),
	.datab(\IDEXREG|ALUFunc_IDEX [1]),
	.datac(vcc),
	.datad(\ALU16|A2|FA1610|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[10]~9 .lut_mask = 16'hEE22;
defparam \EXMEMREG|Result_EXMEM[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:10:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:10:AND160|out1~combout  = (\ALUInput1|out0 [10] & (\IDEXREG|ALUFunc_IDEX [0] & \IDEXREG|ALUFunc_IDEX [1]))

	.dataa(vcc),
	.datab(\ALUInput1|out0 [10]),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\IDEXREG|ALUFunc_IDEX [1]),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:10:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:10:AND160|out1 .lut_mask = 16'hC000;
defparam \ALU16|A7|M35|M12|and_loop:10:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N9
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[10] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[10]~9_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:10:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [10]));

// Location: LCCOMB_X15_Y21_N8
cycloneii_lcell_comb \result_MEMWB2|out0[10]~22 (
// Equation(s):
// \result_MEMWB2|out0[10]~22_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [10])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [10])))))

	.dataa(\keyData~combout [10]),
	.datab(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.datac(\EXMEMREG|Result_EXMEM [10]),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[10]~22 .lut_mask = 16'h00B8;
defparam \result_MEMWB2|out0[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N14
cycloneii_lcell_comb \result_MEMWB2|out0[10]~23 (
// Equation(s):
// \result_MEMWB2|out0[10]~23_combout  = (\result_MEMWB2|out0[10]~22_combout ) # ((\fromData~combout [10] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(\fromData~combout [10]),
	.datab(vcc),
	.datac(\result_MEMWB2|out0[10]~22_combout ),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[10]~23 .lut_mask = 16'hFAF0;
defparam \result_MEMWB2|out0[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneii_lcell_comb \ALUInput2|out0[10]~14 (
// Equation(s):
// \ALUInput2|out0[10]~14_combout  = (\ALUInput2|out0[3]~3_combout  & (((\result_MEMWB2|out0[10]~23_combout  & !\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[3]~3_combout  & ((\IDEXREG|jumpShortAddress_IDEX [5]) # ((\ALUInput2|out0[3]~1_combout ))))

	.dataa(\IDEXREG|jumpShortAddress_IDEX [5]),
	.datab(\result_MEMWB2|out0[10]~23_combout ),
	.datac(\ALUInput2|out0[3]~3_combout ),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[10]~14 .lut_mask = 16'h0FCA;
defparam \ALUInput2|out0[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N16
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:10:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:10:REG0|p4~0_combout ) # (\RegisterFile|G3|reg_loop:10:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G3|reg_loop:10:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G3|reg_loop:10:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:10:REG0|p1~0 .lut_mask = 16'hFA00;
defparam \RegisterFile|G3|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N10
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:10:REG0|p4~0_combout  = (\MEMWBREG|writeData [10] & ((\RegisterFile|G3|reg_loop:10:REG0|p4~0_combout ) # ((\RegisterFile|G3|reg_loop:10:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:10:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:10:REG0|p1~0_combout ),
	.datad(\MEMWBREG|writeData [10]),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:10:REG0|p4~0 .lut_mask = 16'hFB00;
defparam \RegisterFile|G3|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N14
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:10:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:10:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:10:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~1_combout  & !\RegisterFile|G3|reg_loop:10:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:10:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:10:REG0|p5~0_combout ),
	.datad(\RegisterFile|G3|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:10:REG0|p5~0 .lut_mask = 16'h5054;
defparam \RegisterFile|G3|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N8
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:10:REG0|p4~0_combout  = (\MEMWBREG|writeData [10] & ((\RegisterFile|G2|reg_loop:10:REG0|p4~0_combout ) # ((\RegisterFile|G2|reg_loop:10:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:10:REG0|p4~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:10:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\MEMWBREG|writeData [10]),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:10:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G2|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N22
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:10:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:10:REG0|p4~0_combout ) # (\RegisterFile|G2|reg_loop:10:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G2|reg_loop:10:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:10:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:10:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G2|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N28
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:10:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:10:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:10:REG0|p5~0_combout ) # ((!\RegisterFile|G2|reg_loop:10:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:10:REG0|p5~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:10:REG0|p1~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:10:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:10:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G2|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N26
cycloneii_lcell_comb \RegisterFile|G10|Mux5~2 (
// Equation(s):
// \RegisterFile|G10|Mux5~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & (((\IDEXREG|R2Reg_IDEX[13]~0_combout )) # (!\RegisterFile|G3|reg_loop:10:REG0|p5~0_combout ))) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & (((!\IDEXREG|R2Reg_IDEX[13]~0_combout  & 
// !\RegisterFile|G2|reg_loop:10:REG0|p5~0_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\RegisterFile|G3|reg_loop:10:REG0|p5~0_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:10:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux5~2 .lut_mask = 16'hA2A7;
defparam \RegisterFile|G10|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N12
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:10:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:10:REG0|p4~0_combout ) # (\RegisterFile|G4|reg_loop:10:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G4|reg_loop:10:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:10:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:10:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G4|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N30
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:10:REG0|p4~0_combout  = (\MEMWBREG|writeData [10] & ((\RegisterFile|G4|reg_loop:10:REG0|p4~0_combout ) # ((\RegisterFile|G4|reg_loop:10:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:10:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~2_combout ),
	.datac(\MEMWBREG|writeData [10]),
	.datad(\RegisterFile|G4|reg_loop:10:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:10:REG0|p4~0 .lut_mask = 16'hF0B0;
defparam \RegisterFile|G4|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N16
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:10:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:10:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:10:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~2_combout  & !\RegisterFile|G4|reg_loop:10:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:10:REG0|p1~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:10:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:10:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G4|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N26
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:10:REG0|p4~0_combout  = (\MEMWBREG|writeData [10] & (((\RegisterFile|G6|reg_loop:10:REG0|p1~0_combout ) # (\RegisterFile|G6|reg_loop:10:REG0|p4~0_combout )) # (!\RegisterFile|G0|Mux3~4_combout )))

	.dataa(\MEMWBREG|writeData [10]),
	.datab(\RegisterFile|G0|Mux3~4_combout ),
	.datac(\RegisterFile|G6|reg_loop:10:REG0|p1~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:10:REG0|p4~0 .lut_mask = 16'hAAA2;
defparam \RegisterFile|G6|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N28
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:10:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:10:REG0|p1~0_combout ) # (\RegisterFile|G6|reg_loop:10:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G6|reg_loop:10:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:10:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \RegisterFile|G6|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N8
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:10:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:10:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:10:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~4_combout  & !\RegisterFile|G6|reg_loop:10:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:10:REG0|p5~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:10:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:10:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G6|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N2
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:10:REG0|p4~0_combout  = (\MEMWBREG|writeData [10] & (((\RegisterFile|G7|reg_loop:10:REG0|p1~0_combout ) # (\RegisterFile|G7|reg_loop:10:REG0|p4~0_combout )) # (!\RegisterFile|G0|Mux3~5_combout )))

	.dataa(\MEMWBREG|writeData [10]),
	.datab(\RegisterFile|G0|Mux3~5_combout ),
	.datac(\RegisterFile|G7|reg_loop:10:REG0|p1~0_combout ),
	.datad(\RegisterFile|G7|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:10:REG0|p4~0 .lut_mask = 16'hAAA2;
defparam \RegisterFile|G7|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N14
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:10:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:10:REG0|p4~0_combout ) # (\RegisterFile|G7|reg_loop:10:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G7|reg_loop:10:REG0|p4~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:10:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:10:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \RegisterFile|G7|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N20
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:10:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:10:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:10:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~5_combout  & !\RegisterFile|G7|reg_loop:10:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:10:REG0|p5~0_combout ),
	.datab(\RegisterFile|G0|Mux3~5_combout ),
	.datac(\RegisterFile|G7|reg_loop:10:REG0|p1~0_combout ),
	.datad(\RegisterFile|G7|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:10:REG0|p5~0 .lut_mask = 16'h0A0E;
defparam \RegisterFile|G7|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N10
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:10:REG0|p4~0_combout  = (\MEMWBREG|writeData [10] & ((\RegisterFile|G5|reg_loop:10:REG0|p4~0_combout ) # ((\RegisterFile|G5|reg_loop:10:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:10:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~3_combout ),
	.datac(\MEMWBREG|writeData [10]),
	.datad(\RegisterFile|G5|reg_loop:10:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:10:REG0|p4~0 .lut_mask = 16'hF0B0;
defparam \RegisterFile|G5|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N30
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:10:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:10:REG0|p1~0_combout ) # (\RegisterFile|G5|reg_loop:10:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~3_combout ),
	.datab(\RegisterFile|G5|reg_loop:10:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G5|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:10:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \RegisterFile|G5|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N12
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:10:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:10:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:10:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~3_combout  & !\RegisterFile|G5|reg_loop:10:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:10:REG0|p5~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:10:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:10:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G5|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N18
cycloneii_lcell_comb \RegisterFile|G10|Mux5~0 (
// Equation(s):
// \RegisterFile|G10|Mux5~0_combout  = (\R2AD|out0[1]~0_combout  & ((\R2AD|out0[0]~1_combout ) # ((!\RegisterFile|G7|reg_loop:10:REG0|p5~0_combout )))) # (!\R2AD|out0[1]~0_combout  & (!\R2AD|out0[0]~1_combout  & 
// ((!\RegisterFile|G5|reg_loop:10:REG0|p5~0_combout ))))

	.dataa(\R2AD|out0[1]~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\RegisterFile|G7|reg_loop:10:REG0|p5~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:10:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux5~0 .lut_mask = 16'h8A9B;
defparam \RegisterFile|G10|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N6
cycloneii_lcell_comb \RegisterFile|G10|Mux5~1 (
// Equation(s):
// \RegisterFile|G10|Mux5~1_combout  = (\R2AD|out0[0]~1_combout  & ((\RegisterFile|G10|Mux5~0_combout  & (!\RegisterFile|G8|reg_loop:10:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux5~0_combout  & ((!\RegisterFile|G6|reg_loop:10:REG0|p5~0_combout ))))) # 
// (!\R2AD|out0[0]~1_combout  & (((\RegisterFile|G10|Mux5~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:10:REG0|p5~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\RegisterFile|G6|reg_loop:10:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux5~1 .lut_mask = 16'h770C;
defparam \RegisterFile|G10|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N24
cycloneii_lcell_comb \RegisterFile|G10|Mux5~3 (
// Equation(s):
// \RegisterFile|G10|Mux5~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\RegisterFile|G10|Mux5~2_combout  & (!\RegisterFile|G4|reg_loop:10:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux5~2_combout  & ((\RegisterFile|G10|Mux5~1_combout ))))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (\RegisterFile|G10|Mux5~2_combout ))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\RegisterFile|G10|Mux5~2_combout ),
	.datac(\RegisterFile|G4|reg_loop:10:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux5~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux5~3 .lut_mask = 16'h6E4C;
defparam \RegisterFile|G10|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N4
cycloneii_lcell_comb \RegisterFile|G10|Mux5~4 (
// Equation(s):
// \RegisterFile|G10|Mux5~4_combout  = (\RegisterFile|G10|Mux5~3_combout  & ((\IDEXREG|R2Reg_IDEX[13]~0_combout ) # ((\R2AD|out0[0]~1_combout ) # (\IDEXREG|R2Reg_IDEX[13]~1_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\RegisterFile|G10|Mux5~3_combout ),
	.datad(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux5~4 .lut_mask = 16'hF0E0;
defparam \RegisterFile|G10|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y23_N5
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[10] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux5~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [10]));

// Location: LCCOMB_X15_Y21_N30
cycloneii_lcell_comb \ALUInput2|out0[10] (
// Equation(s):
// \ALUInput2|out0 [10] = (\ALUInput2|out0[10]~14_combout  & (((\IDEXREG|R2Reg_IDEX [10]) # (!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[10]~14_combout  & (\MEMWBREG|writeData [10] & ((\ALUInput2|out0[3]~1_combout ))))

	.dataa(\MEMWBREG|writeData [10]),
	.datab(\ALUInput2|out0[10]~14_combout ),
	.datac(\IDEXREG|R2Reg_IDEX [10]),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0 [10]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[10] .lut_mask = 16'hE2CC;
defparam \ALUInput2|out0[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N28
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:11:REG0|p4~0_combout  = (\MEMWBREG|writeData [11] & ((\RegisterFile|G4|reg_loop:11:REG0|p1~0_combout ) # ((\RegisterFile|G4|reg_loop:11:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\MEMWBREG|writeData [11]),
	.datab(\RegisterFile|G4|reg_loop:11:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:11:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \RegisterFile|G4|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N4
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:11:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:11:REG0|p1~0_combout ) # (\RegisterFile|G4|reg_loop:11:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G4|reg_loop:11:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:11:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G4|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N22
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:11:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:11:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:11:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~2_combout  & !\RegisterFile|G4|reg_loop:11:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:11:REG0|p5~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:11:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:11:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G4|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[11]));
// synopsys translate_off
defparam \keyData[11]~I .input_async_reset = "none";
defparam \keyData[11]~I .input_power_up = "low";
defparam \keyData[11]~I .input_register_mode = "none";
defparam \keyData[11]~I .input_sync_reset = "none";
defparam \keyData[11]~I .oe_async_reset = "none";
defparam \keyData[11]~I .oe_power_up = "low";
defparam \keyData[11]~I .oe_register_mode = "none";
defparam \keyData[11]~I .oe_sync_reset = "none";
defparam \keyData[11]~I .operation_mode = "input";
defparam \keyData[11]~I .output_async_reset = "none";
defparam \keyData[11]~I .output_power_up = "low";
defparam \keyData[11]~I .output_register_mode = "none";
defparam \keyData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
cycloneii_lcell_comb \ALUInput1|out0[11]~12 (
// Equation(s):
// \ALUInput1|out0[11]~12_combout  = (\ALUInput1|out0[11]~3_combout  & (((\IFIDREG|outPC [11]) # (\ALUInput1|out0[11]~1_combout )))) # (!\ALUInput1|out0[11]~3_combout  & (\result_MEMWB2|out0[11]~15_combout  & ((!\ALUInput1|out0[11]~1_combout ))))

	.dataa(\ALUInput1|out0[11]~3_combout ),
	.datab(\result_MEMWB2|out0[11]~15_combout ),
	.datac(\IFIDREG|outPC [11]),
	.datad(\ALUInput1|out0[11]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[11]~12 .lut_mask = 16'hAAE4;
defparam \ALUInput1|out0[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N6
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:11:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:11:REG0|p1~0_combout ) # (\RegisterFile|G2|reg_loop:11:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G2|reg_loop:11:REG0|p1~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:11:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:11:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \RegisterFile|G2|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N18
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:11:REG0|p4~0_combout  = (\MEMWBREG|writeData [11] & ((\RegisterFile|G2|reg_loop:11:REG0|p4~0_combout ) # ((\RegisterFile|G2|reg_loop:11:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\MEMWBREG|writeData [11]),
	.datab(\RegisterFile|G2|reg_loop:11:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:11:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:11:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \RegisterFile|G2|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N14
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:11:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:11:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:11:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~0_combout  & !\RegisterFile|G2|reg_loop:11:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:11:REG0|p1~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:11:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:11:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G2|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N2
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:11:REG0|p4~0_combout  = (\MEMWBREG|writeData [11] & ((\RegisterFile|G7|reg_loop:11:REG0|p1~0_combout ) # ((\RegisterFile|G7|reg_loop:11:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\MEMWBREG|writeData [11]),
	.datab(\RegisterFile|G7|reg_loop:11:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\RegisterFile|G7|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:11:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \RegisterFile|G7|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N8
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:11:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:11:REG0|p1~0_combout ) # (\RegisterFile|G7|reg_loop:11:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~5_combout ),
	.datab(\RegisterFile|G7|reg_loop:11:REG0|p1~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:11:REG0|p4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:11:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \RegisterFile|G7|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N4
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:11:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:11:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:11:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~5_combout  & !\RegisterFile|G7|reg_loop:11:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:11:REG0|p5~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:11:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\RegisterFile|G7|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:11:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G7|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N16
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:11:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:11:REG0|p4~0_combout ) # (\RegisterFile|G6|reg_loop:11:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G6|reg_loop:11:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~4_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G6|reg_loop:11:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:11:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \RegisterFile|G6|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N6
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:11:REG0|p4~0_combout  = (\MEMWBREG|writeData [11] & ((\RegisterFile|G6|reg_loop:11:REG0|p4~0_combout ) # ((\RegisterFile|G6|reg_loop:11:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:11:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~4_combout ),
	.datac(\MEMWBREG|writeData [11]),
	.datad(\RegisterFile|G6|reg_loop:11:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:11:REG0|p4~0 .lut_mask = 16'hF0B0;
defparam \RegisterFile|G6|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N0
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:11:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:11:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:11:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~4_combout  & !\RegisterFile|G6|reg_loop:11:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:11:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~4_combout ),
	.datac(\RegisterFile|G6|reg_loop:11:REG0|p5~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:11:REG0|p5~0 .lut_mask = 16'h5054;
defparam \RegisterFile|G6|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N14
cycloneii_lcell_comb \RegisterFile|G9|Mux4~0 (
// Equation(s):
// \RegisterFile|G9|Mux4~0_combout  = (\IFIDREG|outInstruction [7] & (((\IFIDREG|outInstruction [6])))) # (!\IFIDREG|outInstruction [7] & ((\IFIDREG|outInstruction [6] & ((!\RegisterFile|G6|reg_loop:11:REG0|p5~0_combout ))) # (!\IFIDREG|outInstruction [6] & 
// (!\RegisterFile|G5|reg_loop:11:REG0|p5~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:11:REG0|p5~0_combout ),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\IFIDREG|outInstruction [6]),
	.datad(\RegisterFile|G6|reg_loop:11:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux4~0 .lut_mask = 16'hC1F1;
defparam \RegisterFile|G9|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N24
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:11:REG0|p4~0_combout  = (\MEMWBREG|writeData [11] & ((\RegisterFile|G8|reg_loop:11:REG0|p4~0_combout ) # ((\RegisterFile|G8|reg_loop:11:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\MEMWBREG|writeData [11]),
	.datab(\RegisterFile|G8|reg_loop:11:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:11:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:11:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \RegisterFile|G8|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N12
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:11:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:11:REG0|p1~0_combout ) # (\RegisterFile|G8|reg_loop:11:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~6_combout ),
	.datab(\RegisterFile|G8|reg_loop:11:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G8|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:11:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \RegisterFile|G8|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N14
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:11:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:11:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:11:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~6_combout  & !\RegisterFile|G8|reg_loop:11:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:11:REG0|p5~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:11:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:11:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G8|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N18
cycloneii_lcell_comb \RegisterFile|G9|Mux4~1 (
// Equation(s):
// \RegisterFile|G9|Mux4~1_combout  = (\IFIDREG|outInstruction [7] & ((\RegisterFile|G9|Mux4~0_combout  & ((!\RegisterFile|G8|reg_loop:11:REG0|p5~0_combout ))) # (!\RegisterFile|G9|Mux4~0_combout  & (!\RegisterFile|G7|reg_loop:11:REG0|p5~0_combout )))) # 
// (!\IFIDREG|outInstruction [7] & (((\RegisterFile|G9|Mux4~0_combout ))))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\RegisterFile|G7|reg_loop:11:REG0|p5~0_combout ),
	.datac(\RegisterFile|G9|Mux4~0_combout ),
	.datad(\RegisterFile|G8|reg_loop:11:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux4~1 .lut_mask = 16'h52F2;
defparam \RegisterFile|G9|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N2
cycloneii_lcell_comb \RegisterFile|G9|Mux4~2 (
// Equation(s):
// \RegisterFile|G9|Mux4~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # ((\RegisterFile|G9|Mux4~1_combout )))) # (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & 
// (!\RegisterFile|G2|reg_loop:11:REG0|p5~0_combout )))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:11:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux4~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux4~2 .lut_mask = 16'hAB89;
defparam \RegisterFile|G9|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N26
cycloneii_lcell_comb \RegisterFile|G9|Mux4~3 (
// Equation(s):
// \RegisterFile|G9|Mux4~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((\RegisterFile|G9|Mux4~2_combout  & (!\RegisterFile|G4|reg_loop:11:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux4~2_combout  & ((!\RegisterFile|G3|reg_loop:11:REG0|p5~0_combout ))))) 
// # (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (((\RegisterFile|G9|Mux4~2_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:11:REG0|p5~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:11:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux4~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux4~3 .lut_mask = 16'h770A;
defparam \RegisterFile|G9|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N16
cycloneii_lcell_comb \RegisterFile|G9|Mux4~4 (
// Equation(s):
// \RegisterFile|G9|Mux4~4_combout  = (\RegisterFile|G9|Mux4~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # (\IFIDREG|outInstruction [6]))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\IFIDREG|outInstruction [6]),
	.datad(\RegisterFile|G9|Mux4~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux4~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y21_N17
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[11] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux4~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [11]));

// Location: LCCOMB_X12_Y20_N6
cycloneii_lcell_comb \ALUInput1|out0[11] (
// Equation(s):
// \ALUInput1|out0 [11] = (\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[11]~12_combout  & (\MEMWBREG|writeData [11])) # (!\ALUInput1|out0[11]~12_combout  & ((\IDEXREG|R1Reg_IDEX [11]))))) # (!\ALUInput1|out0[11]~1_combout  & 
// (((\ALUInput1|out0[11]~12_combout ))))

	.dataa(\MEMWBREG|writeData [11]),
	.datab(\ALUInput1|out0[11]~1_combout ),
	.datac(\ALUInput1|out0[11]~12_combout ),
	.datad(\IDEXREG|R1Reg_IDEX [11]),
	.cin(gnd),
	.combout(\ALUInput1|out0 [11]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[11] .lut_mask = 16'hBCB0;
defparam \ALUInput1|out0[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneii_lcell_comb \ALU16|A7|M30|M13|or_loop:11:OR160|out1~0 (
// Equation(s):
// \ALU16|A7|M30|M13|or_loop:11:OR160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & ((\ALUInput1|out0 [11]) # (\ALUInput2|out0 [11]))) # (!\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput1|out0 [11] & \ALUInput2|out0 [11]))

	.dataa(\IDEXREG|ALUFunc_IDEX [0]),
	.datab(\ALUInput1|out0 [11]),
	.datac(\ALUInput2|out0 [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU16|A7|M30|M13|or_loop:11:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M30|M13|or_loop:11:OR160|out1~0 .lut_mask = 16'hE8E8;
defparam \ALU16|A7|M30|M13|or_loop:11:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneii_lcell_comb \ALU16|A0|CG161|FA1611|FAO1|out1 (
// Equation(s):
// \ALU16|A0|CG161|FA1611|FAO1|out1~combout  = \ALUInput2|out0 [11] $ (((\ALUInput2|out0 [10]) # ((\ALUInput2|out0 [9]) # (\ALU16|A0|CG161|FA168|FAO2|out1~combout ))))

	.dataa(\ALUInput2|out0 [10]),
	.datab(\ALUInput2|out0 [11]),
	.datac(\ALUInput2|out0 [9]),
	.datad(\ALU16|A0|CG161|FA168|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\ALU16|A0|CG161|FA1611|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A0|CG161|FA1611|FAO1|out1 .lut_mask = 16'h3336;
defparam \ALU16|A0|CG161|FA1611|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:11:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:11:AND160|out1~0_combout  = (\ALU16|A0|CG161|FA1611|FAO1|out1~combout  & \IDEXREG|ALUFunc_IDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU16|A0|CG161|FA1611|FAO1|out1~combout ),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:11:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:11:AND160|out1~0 .lut_mask = 16'hF000;
defparam \ALU16|A1|M12|and_loop:11:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:10:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:10:AND160|out1~combout  = (\ALUInput2|out0 [10] & !\IDEXREG|ALUFunc_IDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALUInput2|out0 [10]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:10:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:10:AND160|out1 .lut_mask = 16'h00F0;
defparam \ALU16|A1|M11|and_loop:10:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneii_lcell_comb \ALU16|A2|FA1610|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA1610|FAO4|out1~0_combout  = (\ALUInput1|out0 [10] & ((\ALU16|A1|M12|and_loop:10:AND160|out1~0_combout ) # ((\ALU16|A1|M11|and_loop:10:AND160|out1~combout ) # (\ALU16|A2|FA169|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [10] & 
// (\ALU16|A2|FA169|FAO4|out1~0_combout  & ((\ALU16|A1|M12|and_loop:10:AND160|out1~0_combout ) # (\ALU16|A1|M11|and_loop:10:AND160|out1~combout ))))

	.dataa(\ALUInput1|out0 [10]),
	.datab(\ALU16|A1|M12|and_loop:10:AND160|out1~0_combout ),
	.datac(\ALU16|A1|M11|and_loop:10:AND160|out1~combout ),
	.datad(\ALU16|A2|FA169|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA1610|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA1610|FAO4|out1~0 .lut_mask = 16'hFEA8;
defparam \ALU16|A2|FA1610|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneii_lcell_comb \ALU16|A2|FA1611|FAO1|out1 (
// Equation(s):
// \ALU16|A2|FA1611|FAO1|out1~combout  = \ALUInput1|out0 [11] $ (\ALU16|A2|FA1610|FAO4|out1~0_combout  $ (((\ALU16|A1|M11|and_loop:11:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:11:AND160|out1~0_combout ))))

	.dataa(\ALU16|A1|M11|and_loop:11:AND160|out1~combout ),
	.datab(\ALUInput1|out0 [11]),
	.datac(\ALU16|A1|M12|and_loop:11:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA1610|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA1611|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA1611|FAO1|out1 .lut_mask = 16'hC936;
defparam \ALU16|A2|FA1611|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[11]~10 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[11]~10_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\ALU16|A2|FA1611|FAO1|out1~combout ))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\ALU16|A7|M30|M13|or_loop:11:OR160|out1~0_combout ))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\ALU16|A7|M30|M13|or_loop:11:OR160|out1~0_combout ),
	.datac(vcc),
	.datad(\ALU16|A2|FA1611|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[11]~10 .lut_mask = 16'hEE44;
defparam \EXMEMREG|Result_EXMEM[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:11:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:11:AND160|out1~combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput1|out0 [11] & \IDEXREG|ALUFunc_IDEX [1]))

	.dataa(\IDEXREG|ALUFunc_IDEX [0]),
	.datab(\ALUInput1|out0 [11]),
	.datac(vcc),
	.datad(\IDEXREG|ALUFunc_IDEX [1]),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:11:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:11:AND160|out1 .lut_mask = 16'h8800;
defparam \ALU16|A7|M35|M12|and_loop:11:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N5
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[11] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[11]~10_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:11:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [11]));

// Location: LCCOMB_X14_Y20_N8
cycloneii_lcell_comb \result_MEMWB2|out0[11]~14 (
// Equation(s):
// \result_MEMWB2|out0[11]~14_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [11])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [11])))))

	.dataa(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.datab(\keyData~combout [11]),
	.datac(\EXMEMREG|isLW_EXMEM~regout ),
	.datad(\EXMEMREG|Result_EXMEM [11]),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[11]~14 .lut_mask = 16'h0D08;
defparam \result_MEMWB2|out0[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
cycloneii_lcell_comb \result_MEMWB2|out0[11]~15 (
// Equation(s):
// \result_MEMWB2|out0[11]~15_combout  = (\result_MEMWB2|out0[11]~14_combout ) # ((\fromData~combout [11] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(\fromData~combout [11]),
	.datab(\result_MEMWB2|out0[11]~14_combout ),
	.datac(vcc),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[11]~15 .lut_mask = 16'hEECC;
defparam \result_MEMWB2|out0[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N17
cycloneii_lcell_ff \MEMWBREG|writeData[11] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[11]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [11]));

// Location: LCCOMB_X12_Y21_N20
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:11:REG0|p4~0_combout  = (\MEMWBREG|writeData [11] & (((\RegisterFile|G3|reg_loop:11:REG0|p4~0_combout ) # (\RegisterFile|G3|reg_loop:11:REG0|p1~0_combout )) # (!\RegisterFile|G0|Mux3~1_combout )))

	.dataa(\RegisterFile|G0|Mux3~1_combout ),
	.datab(\RegisterFile|G3|reg_loop:11:REG0|p4~0_combout ),
	.datac(\MEMWBREG|writeData [11]),
	.datad(\RegisterFile|G3|reg_loop:11:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:11:REG0|p4~0 .lut_mask = 16'hF0D0;
defparam \RegisterFile|G3|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N26
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:11:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:11:REG0|p1~0_combout ) # (\RegisterFile|G3|reg_loop:11:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~1_combout ),
	.datab(\RegisterFile|G3|reg_loop:11:REG0|p1~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:11:REG0|p4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:11:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \RegisterFile|G3|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N10
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:11:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:11:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:11:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~1_combout  & !\RegisterFile|G3|reg_loop:11:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:11:REG0|p5~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:11:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~1_combout ),
	.datad(\RegisterFile|G3|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:11:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G3|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N22
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:11:REG0|p4~0_combout  = (\MEMWBREG|writeData [11] & (((\RegisterFile|G5|reg_loop:11:REG0|p4~0_combout ) # (\RegisterFile|G5|reg_loop:11:REG0|p1~0_combout )) # (!\RegisterFile|G0|Mux3~3_combout )))

	.dataa(\RegisterFile|G0|Mux3~3_combout ),
	.datab(\RegisterFile|G5|reg_loop:11:REG0|p4~0_combout ),
	.datac(\MEMWBREG|writeData [11]),
	.datad(\RegisterFile|G5|reg_loop:11:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:11:REG0|p4~0 .lut_mask = 16'hF0D0;
defparam \RegisterFile|G5|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N30
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:11:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:11:REG0|p1~0_combout ) # (\RegisterFile|G5|reg_loop:11:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~3_combout ),
	.datab(\RegisterFile|G5|reg_loop:11:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G5|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:11:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \RegisterFile|G5|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N12
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:11:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:11:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:11:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~3_combout  & !\RegisterFile|G5|reg_loop:11:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G0|Mux3~3_combout ),
	.datab(\RegisterFile|G5|reg_loop:11:REG0|p5~0_combout ),
	.datac(\RegisterFile|G5|reg_loop:11:REG0|p1~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:11:REG0|p5~0 .lut_mask = 16'h0C0E;
defparam \RegisterFile|G5|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N20
cycloneii_lcell_comb \RegisterFile|G10|Mux4~0 (
// Equation(s):
// \RegisterFile|G10|Mux4~0_combout  = (\R2AD|out0[1]~0_combout  & (((\R2AD|out0[0]~1_combout )))) # (!\R2AD|out0[1]~0_combout  & ((\R2AD|out0[0]~1_combout  & (!\RegisterFile|G6|reg_loop:11:REG0|p5~0_combout )) # (!\R2AD|out0[0]~1_combout  & 
// ((!\RegisterFile|G5|reg_loop:11:REG0|p5~0_combout )))))

	.dataa(\R2AD|out0[1]~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:11:REG0|p5~0_combout ),
	.datac(\R2AD|out0[0]~1_combout ),
	.datad(\RegisterFile|G5|reg_loop:11:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux4~0 .lut_mask = 16'hB0B5;
defparam \RegisterFile|G10|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N28
cycloneii_lcell_comb \RegisterFile|G10|Mux4~1 (
// Equation(s):
// \RegisterFile|G10|Mux4~1_combout  = (\R2AD|out0[1]~0_combout  & ((\RegisterFile|G10|Mux4~0_combout  & ((!\RegisterFile|G8|reg_loop:11:REG0|p5~0_combout ))) # (!\RegisterFile|G10|Mux4~0_combout  & (!\RegisterFile|G7|reg_loop:11:REG0|p5~0_combout )))) # 
// (!\R2AD|out0[1]~0_combout  & (((\RegisterFile|G10|Mux4~0_combout ))))

	.dataa(\R2AD|out0[1]~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:11:REG0|p5~0_combout ),
	.datac(\RegisterFile|G10|Mux4~0_combout ),
	.datad(\RegisterFile|G8|reg_loop:11:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux4~1 .lut_mask = 16'h52F2;
defparam \RegisterFile|G10|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N30
cycloneii_lcell_comb \RegisterFile|G10|Mux4~2 (
// Equation(s):
// \RegisterFile|G10|Mux4~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & (\IDEXREG|R2Reg_IDEX[13]~0_combout )) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\RegisterFile|G10|Mux4~1_combout ))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (!\RegisterFile|G2|reg_loop:11:REG0|p5~0_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:11:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux4~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux4~2 .lut_mask = 16'hCD89;
defparam \RegisterFile|G10|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N10
cycloneii_lcell_comb \RegisterFile|G10|Mux4~3 (
// Equation(s):
// \RegisterFile|G10|Mux4~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((\RegisterFile|G10|Mux4~2_combout  & (!\RegisterFile|G4|reg_loop:11:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux4~2_combout  & ((!\RegisterFile|G3|reg_loop:11:REG0|p5~0_combout 
// ))))) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & (((\RegisterFile|G10|Mux4~2_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\RegisterFile|G4|reg_loop:11:REG0|p5~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:11:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux4~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux4~3 .lut_mask = 16'h770A;
defparam \RegisterFile|G10|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N8
cycloneii_lcell_comb \RegisterFile|G10|Mux4~4 (
// Equation(s):
// \RegisterFile|G10|Mux4~4_combout  = (\RegisterFile|G10|Mux4~3_combout  & ((\R2AD|out0[0]~1_combout ) # ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # (\IDEXREG|R2Reg_IDEX[13]~0_combout ))))

	.dataa(\R2AD|out0[0]~1_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datad(\RegisterFile|G10|Mux4~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux4~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y21_N9
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[11] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux4~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [11]));

// Location: LCCOMB_X12_Y20_N2
cycloneii_lcell_comb \ALUInput2|out0[11]~15 (
// Equation(s):
// \ALUInput2|out0[11]~15_combout  = (\ALUInput2|out0[3]~3_combout  & (((\result_MEMWB2|out0[11]~15_combout  & !\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[3]~3_combout  & ((\IDEXREG|jumpShortAddress_IDEX [5]) # ((\ALUInput2|out0[3]~1_combout ))))

	.dataa(\ALUInput2|out0[3]~3_combout ),
	.datab(\IDEXREG|jumpShortAddress_IDEX [5]),
	.datac(\result_MEMWB2|out0[11]~15_combout ),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[11]~15 .lut_mask = 16'h55E4;
defparam \ALUInput2|out0[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N24
cycloneii_lcell_comb \ALUInput2|out0[11] (
// Equation(s):
// \ALUInput2|out0 [11] = (\ALUInput2|out0[3]~1_combout  & ((\ALUInput2|out0[11]~15_combout  & ((\IDEXREG|R2Reg_IDEX [11]))) # (!\ALUInput2|out0[11]~15_combout  & (\MEMWBREG|writeData [11])))) # (!\ALUInput2|out0[3]~1_combout  & 
// (((\ALUInput2|out0[11]~15_combout ))))

	.dataa(\MEMWBREG|writeData [11]),
	.datab(\IDEXREG|R2Reg_IDEX [11]),
	.datac(\ALUInput2|out0[3]~1_combout ),
	.datad(\ALUInput2|out0[11]~15_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0 [11]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[11] .lut_mask = 16'hCFA0;
defparam \ALUInput2|out0[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneii_lcell_comb \ALU16|A0|CG161|FA1611|FAO2|out1 (
// Equation(s):
// \ALU16|A0|CG161|FA1611|FAO2|out1~combout  = (\ALUInput2|out0 [9]) # ((\ALU16|A0|CG161|FA168|FAO2|out1~combout ) # ((\ALUInput2|out0 [10]) # (\ALUInput2|out0 [11])))

	.dataa(\ALUInput2|out0 [9]),
	.datab(\ALU16|A0|CG161|FA168|FAO2|out1~combout ),
	.datac(\ALUInput2|out0 [10]),
	.datad(\ALUInput2|out0 [11]),
	.cin(gnd),
	.combout(\ALU16|A0|CG161|FA1611|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A0|CG161|FA1611|FAO2|out1 .lut_mask = 16'hFFFE;
defparam \ALU16|A0|CG161|FA1611|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:12:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:12:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALU16|A0|CG161|FA1611|FAO2|out1~combout  $ (\ALUInput2|out0 [12])))

	.dataa(vcc),
	.datab(\IDEXREG|ALUFunc_IDEX [0]),
	.datac(\ALU16|A0|CG161|FA1611|FAO2|out1~combout ),
	.datad(\ALUInput2|out0 [12]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:12:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:12:AND160|out1~0 .lut_mask = 16'h0CC0;
defparam \ALU16|A1|M12|and_loop:12:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:11:AND160|out1 (
// Equation(s):
// \ALU16|A1|M11|and_loop:11:AND160|out1~combout  = (\ALUInput2|out0 [11] & !\IDEXREG|ALUFunc_IDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALUInput2|out0 [11]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:11:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:11:AND160|out1 .lut_mask = 16'h00F0;
defparam \ALU16|A1|M11|and_loop:11:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneii_lcell_comb \ALU16|A2|FA1611|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA1611|FAO4|out1~0_combout  = (\ALUInput1|out0 [11] & ((\ALU16|A1|M11|and_loop:11:AND160|out1~combout ) # ((\ALU16|A1|M12|and_loop:11:AND160|out1~0_combout ) # (\ALU16|A2|FA1610|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [11] & 
// (\ALU16|A2|FA1610|FAO4|out1~0_combout  & ((\ALU16|A1|M11|and_loop:11:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:11:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [11]),
	.datab(\ALU16|A1|M11|and_loop:11:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:11:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA1610|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA1611|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA1611|FAO4|out1~0 .lut_mask = 16'hFEA8;
defparam \ALU16|A2|FA1611|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneii_lcell_comb \ALU16|A2|FA1612|FAO1|out1 (
// Equation(s):
// \ALU16|A2|FA1612|FAO1|out1~combout  = \ALUInput1|out0 [12] $ (\ALU16|A2|FA1611|FAO4|out1~0_combout  $ (((\ALU16|A1|M11|and_loop:12:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:12:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [12]),
	.datab(\ALU16|A1|M11|and_loop:12:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:12:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA1611|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA1612|FAO1|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA1612|FAO1|out1 .lut_mask = 16'hA956;
defparam \ALU16|A2|FA1612|FAO1|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[12]~11 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[12]~11_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\ALU16|A2|FA1612|FAO1|out1~combout ))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\ALU16|A7|M30|M13|or_loop:12:OR160|out1~0_combout ))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\ALU16|A7|M30|M13|or_loop:12:OR160|out1~0_combout ),
	.datac(vcc),
	.datad(\ALU16|A2|FA1612|FAO1|out1~combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[12]~11 .lut_mask = 16'hEE44;
defparam \EXMEMREG|Result_EXMEM[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:12:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:12:AND160|out1~combout  = (\ALUInput1|out0 [12] & (\IDEXREG|ALUFunc_IDEX [0] & \IDEXREG|ALUFunc_IDEX [1]))

	.dataa(vcc),
	.datab(\ALUInput1|out0 [12]),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\IDEXREG|ALUFunc_IDEX [1]),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:12:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:12:AND160|out1 .lut_mask = 16'hC000;
defparam \ALU16|A7|M35|M12|and_loop:12:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N13
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[12] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[12]~11_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:12:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [12]));

// Location: LCCOMB_X15_Y21_N10
cycloneii_lcell_comb \result_MEMWB2|out0[12]~20 (
// Equation(s):
// \result_MEMWB2|out0[12]~20_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [12])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [12])))))

	.dataa(\keyData~combout [12]),
	.datab(\EXMEMREG|Result_EXMEM [12]),
	.datac(\EXMEMREG|isLW_EXMEM~regout ),
	.datad(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[12]~20 .lut_mask = 16'h0A0C;
defparam \result_MEMWB2|out0[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N26
cycloneii_lcell_comb \result_MEMWB2|out0[12]~21 (
// Equation(s):
// \result_MEMWB2|out0[12]~21_combout  = (\result_MEMWB2|out0[12]~20_combout ) # ((\EXMEMREG|isLW_EXMEM~regout  & \fromData~combout [12]))

	.dataa(\EXMEMREG|isLW_EXMEM~regout ),
	.datab(\fromData~combout [12]),
	.datac(vcc),
	.datad(\result_MEMWB2|out0[12]~20_combout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[12]~21 .lut_mask = 16'hFF88;
defparam \result_MEMWB2|out0[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y21_N27
cycloneii_lcell_ff \MEMWBREG|writeData[12] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[12]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [12]));

// Location: LCCOMB_X7_Y21_N4
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:12:REG0|p4~0_combout  = (\MEMWBREG|writeData [12] & ((\RegisterFile|G4|reg_loop:12:REG0|p1~0_combout ) # ((\RegisterFile|G4|reg_loop:12:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:12:REG0|p1~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:12:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\MEMWBREG|writeData [12]),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:12:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G4|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N24
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:12:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:12:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:12:REG0|p5~0_combout ) # ((!\RegisterFile|G4|reg_loop:12:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:12:REG0|p1~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:12:REG0|p5~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:12:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:12:REG0|p5~0 .lut_mask = 16'h4544;
defparam \RegisterFile|G4|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N4
cycloneii_lcell_comb \RegisterFile|G10|Mux3~2 (
// Equation(s):
// \RegisterFile|G10|Mux3~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & (((\IDEXREG|R2Reg_IDEX[13]~1_combout )))) # (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((!\RegisterFile|G3|reg_loop:12:REG0|p5~0_combout ))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & (!\RegisterFile|G2|reg_loop:12:REG0|p5~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:12:REG0|p5~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datad(\RegisterFile|G3|reg_loop:12:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux3~2 .lut_mask = 16'hC1F1;
defparam \RegisterFile|G10|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N12
cycloneii_lcell_comb \RegisterFile|G10|Mux3~0 (
// Equation(s):
// \RegisterFile|G10|Mux3~0_combout  = (\R2AD|out0[1]~0_combout  & ((\R2AD|out0[0]~1_combout ) # ((!\RegisterFile|G7|reg_loop:12:REG0|p5~0_combout )))) # (!\R2AD|out0[1]~0_combout  & (!\R2AD|out0[0]~1_combout  & 
// ((!\RegisterFile|G5|reg_loop:12:REG0|p5~0_combout ))))

	.dataa(\R2AD|out0[1]~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\RegisterFile|G7|reg_loop:12:REG0|p5~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:12:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux3~0 .lut_mask = 16'h8A9B;
defparam \RegisterFile|G10|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N6
cycloneii_lcell_comb \RegisterFile|G10|Mux3~1 (
// Equation(s):
// \RegisterFile|G10|Mux3~1_combout  = (\R2AD|out0[0]~1_combout  & ((\RegisterFile|G10|Mux3~0_combout  & (!\RegisterFile|G8|reg_loop:12:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux3~0_combout  & ((!\RegisterFile|G6|reg_loop:12:REG0|p5~0_combout ))))) # 
// (!\R2AD|out0[0]~1_combout  & (((\RegisterFile|G10|Mux3~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:12:REG0|p5~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\RegisterFile|G6|reg_loop:12:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux3~1 .lut_mask = 16'h770C;
defparam \RegisterFile|G10|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N30
cycloneii_lcell_comb \RegisterFile|G10|Mux3~3 (
// Equation(s):
// \RegisterFile|G10|Mux3~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\RegisterFile|G10|Mux3~2_combout  & (!\RegisterFile|G4|reg_loop:12:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux3~2_combout  & ((\RegisterFile|G10|Mux3~1_combout ))))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (((\RegisterFile|G10|Mux3~2_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:12:REG0|p5~0_combout ),
	.datac(\RegisterFile|G10|Mux3~2_combout ),
	.datad(\RegisterFile|G10|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux3~3 .lut_mask = 16'h7A70;
defparam \RegisterFile|G10|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N2
cycloneii_lcell_comb \RegisterFile|G10|Mux3~4 (
// Equation(s):
// \RegisterFile|G10|Mux3~4_combout  = (\RegisterFile|G10|Mux3~3_combout  & ((\IDEXREG|R2Reg_IDEX[13]~0_combout ) # ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # (\R2AD|out0[0]~1_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\R2AD|out0[0]~1_combout ),
	.datad(\RegisterFile|G10|Mux3~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux3~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y21_N3
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[12] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux3~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [12]));

// Location: LCCOMB_X15_Y21_N2
cycloneii_lcell_comb \ALUInput2|out0[12] (
// Equation(s):
// \ALUInput2|out0 [12] = (\ALUInput2|out0[12]~16_combout  & ((\IDEXREG|R2Reg_IDEX [12]) # ((!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[12]~16_combout  & (((\MEMWBREG|writeData [12] & \ALUInput2|out0[3]~1_combout ))))

	.dataa(\ALUInput2|out0[12]~16_combout ),
	.datab(\IDEXREG|R2Reg_IDEX [12]),
	.datac(\MEMWBREG|writeData [12]),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0 [12]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[12] .lut_mask = 16'hD8AA;
defparam \ALUInput2|out0[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:13:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:13:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [13] $ (((\ALU16|A0|CG161|FA1611|FAO2|out1~combout ) # (\ALUInput2|out0 [12])))))

	.dataa(\ALU16|A0|CG161|FA1611|FAO2|out1~combout ),
	.datab(\IDEXREG|ALUFunc_IDEX [0]),
	.datac(\ALUInput2|out0 [13]),
	.datad(\ALUInput2|out0 [12]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:13:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:13:AND160|out1~0 .lut_mask = 16'h0C48;
defparam \ALU16|A1|M12|and_loop:13:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneii_lcell_comb \JR|Mux2~0 (
// Equation(s):
// \JR|Mux2~0_combout  = (\IFIDREG|outPC [13] & !\Controller|isJumpD~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDREG|outPC [13]),
	.datad(\Controller|isJumpD~combout ),
	.cin(gnd),
	.combout(\JR|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux2~0 .lut_mask = 16'h00F0;
defparam \JR|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N11
cycloneii_lcell_ff \PC|Output[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [13]));

// Location: LCCOMB_X12_Y18_N24
cycloneii_lcell_comb \IFIDREG|Add0~24 (
// Equation(s):
// \IFIDREG|Add0~24_combout  = (\PC|Output [13] & (\IFIDREG|Add0~23  $ (GND))) # (!\PC|Output [13] & (!\IFIDREG|Add0~23  & VCC))
// \IFIDREG|Add0~25  = CARRY((\PC|Output [13] & !\IFIDREG|Add0~23 ))

	.dataa(vcc),
	.datab(\PC|Output [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IFIDREG|Add0~23 ),
	.combout(\IFIDREG|Add0~24_combout ),
	.cout(\IFIDREG|Add0~25 ));
// synopsys translate_off
defparam \IFIDREG|Add0~24 .lut_mask = 16'hC30C;
defparam \IFIDREG|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneii_lcell_comb \IFIDREG|outPC[13] (
// Equation(s):
// \IFIDREG|outPC [13] = (\clock~combout  & ((\IFIDREG|Add0~24_combout ))) # (!\clock~combout  & (\IFIDREG|outPC [13]))

	.dataa(\IFIDREG|outPC [13]),
	.datab(\IFIDREG|Add0~24_combout ),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IFIDREG|outPC [13]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[13] .lut_mask = 16'hCACA;
defparam \IFIDREG|outPC[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneii_lcell_comb \ALUInput1|out0[13]~13 (
// Equation(s):
// \ALUInput1|out0[13]~13_combout  = (\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[11]~3_combout )))) # (!\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[11]~3_combout  & ((\IFIDREG|outPC [13]))) # (!\ALUInput1|out0[11]~3_combout  & 
// (\result_MEMWB2|out0[13]~17_combout ))))

	.dataa(\ALUInput1|out0[11]~1_combout ),
	.datab(\result_MEMWB2|out0[13]~17_combout ),
	.datac(\IFIDREG|outPC [13]),
	.datad(\ALUInput1|out0[11]~3_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[13]~13 .lut_mask = 16'hFA44;
defparam \ALUInput1|out0[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N18
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:13:REG0|p4~0_combout  = (\MEMWBREG|writeData [13] & ((\RegisterFile|G3|reg_loop:13:REG0|p1~0_combout ) # ((\RegisterFile|G3|reg_loop:13:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:13:REG0|p1~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:13:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~1_combout ),
	.datad(\MEMWBREG|writeData [13]),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:13:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G3|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N26
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:13:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:13:REG0|p4~0_combout ) # (\RegisterFile|G3|reg_loop:13:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G3|reg_loop:13:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~1_combout ),
	.datad(\RegisterFile|G3|reg_loop:13:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:13:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G3|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N12
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:13:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:13:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:13:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~1_combout  & !\RegisterFile|G3|reg_loop:13:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:13:REG0|p5~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:13:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~1_combout ),
	.datad(\RegisterFile|G3|reg_loop:13:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:13:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G3|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N26
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:13:REG0|p4~0_combout  = (\MEMWBREG|writeData [13] & ((\RegisterFile|G2|reg_loop:13:REG0|p1~0_combout ) # ((\RegisterFile|G2|reg_loop:13:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:13:REG0|p1~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:13:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\MEMWBREG|writeData [13]),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:13:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G2|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N4
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:13:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:13:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:13:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~0_combout  & !\RegisterFile|G2|reg_loop:13:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:13:REG0|p1~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:13:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:13:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:13:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G2|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N24
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:13:REG0|p4~0_combout  = (\MEMWBREG|writeData [13] & ((\RegisterFile|G7|reg_loop:13:REG0|p4~0_combout ) # ((\RegisterFile|G7|reg_loop:13:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:13:REG0|p4~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:13:REG0|p1~0_combout ),
	.datac(\MEMWBREG|writeData [13]),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:13:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \RegisterFile|G7|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N6
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:13:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:13:REG0|p1~0_combout ) # (\RegisterFile|G7|reg_loop:13:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~5_combout ),
	.datab(\RegisterFile|G7|reg_loop:13:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G7|reg_loop:13:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:13:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \RegisterFile|G7|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N8
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:13:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:13:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:13:REG0|p5~0_combout ) # ((!\RegisterFile|G7|reg_loop:13:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:13:REG0|p5~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:13:REG0|p1~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:13:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:13:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G7|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N26
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:13:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:13:REG0|p1~0_combout ) # (\RegisterFile|G8|reg_loop:13:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G8|reg_loop:13:REG0|p1~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:13:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:13:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \RegisterFile|G8|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N12
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:13:REG0|p4~0_combout  = (\MEMWBREG|writeData [13] & ((\RegisterFile|G8|reg_loop:13:REG0|p4~0_combout ) # ((\RegisterFile|G8|reg_loop:13:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:13:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~6_combout ),
	.datac(\RegisterFile|G8|reg_loop:13:REG0|p1~0_combout ),
	.datad(\MEMWBREG|writeData [13]),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:13:REG0|p4~0 .lut_mask = 16'hFB00;
defparam \RegisterFile|G8|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N30
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:13:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:13:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:13:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~6_combout  & !\RegisterFile|G8|reg_loop:13:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:13:REG0|p1~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:13:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:13:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:13:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G8|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N30
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:13:REG0|p4~0_combout  = (\MEMWBREG|writeData [13] & ((\RegisterFile|G6|reg_loop:13:REG0|p1~0_combout ) # ((\RegisterFile|G6|reg_loop:13:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\MEMWBREG|writeData [13]),
	.datab(\RegisterFile|G6|reg_loop:13:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:13:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:13:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \RegisterFile|G6|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N16
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:13:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:13:REG0|p1~0_combout ) # (\RegisterFile|G6|reg_loop:13:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G6|reg_loop:13:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:13:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:13:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \RegisterFile|G6|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N16
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:13:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:13:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:13:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~4_combout  & !\RegisterFile|G6|reg_loop:13:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:13:REG0|p5~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:13:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:13:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:13:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G6|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N18
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:13:REG0|p4~0_combout  = (\MEMWBREG|writeData [13] & ((\RegisterFile|G5|reg_loop:13:REG0|p1~0_combout ) # ((\RegisterFile|G5|reg_loop:13:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\MEMWBREG|writeData [13]),
	.datab(\RegisterFile|G5|reg_loop:13:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:13:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:13:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \RegisterFile|G5|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N8
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:13:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:13:REG0|p1~0_combout ) # (\RegisterFile|G5|reg_loop:13:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G5|reg_loop:13:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:13:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:13:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G5|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N28
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:13:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:13:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:13:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~3_combout  & !\RegisterFile|G5|reg_loop:13:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:13:REG0|p5~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:13:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:13:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:13:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G5|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N22
cycloneii_lcell_comb \RegisterFile|G9|Mux2~0 (
// Equation(s):
// \RegisterFile|G9|Mux2~0_combout  = (\IFIDREG|outInstruction [6] & ((\IFIDREG|outInstruction [7]) # ((!\RegisterFile|G6|reg_loop:13:REG0|p5~0_combout )))) # (!\IFIDREG|outInstruction [6] & (!\IFIDREG|outInstruction [7] & 
// ((!\RegisterFile|G5|reg_loop:13:REG0|p5~0_combout ))))

	.dataa(\IFIDREG|outInstruction [6]),
	.datab(\IFIDREG|outInstruction [7]),
	.datac(\RegisterFile|G6|reg_loop:13:REG0|p5~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:13:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux2~0 .lut_mask = 16'h8A9B;
defparam \RegisterFile|G9|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N6
cycloneii_lcell_comb \RegisterFile|G9|Mux2~1 (
// Equation(s):
// \RegisterFile|G9|Mux2~1_combout  = (\IFIDREG|outInstruction [7] & ((\RegisterFile|G9|Mux2~0_combout  & ((!\RegisterFile|G8|reg_loop:13:REG0|p5~0_combout ))) # (!\RegisterFile|G9|Mux2~0_combout  & (!\RegisterFile|G7|reg_loop:13:REG0|p5~0_combout )))) # 
// (!\IFIDREG|outInstruction [7] & (((\RegisterFile|G9|Mux2~0_combout ))))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\RegisterFile|G7|reg_loop:13:REG0|p5~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:13:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux2~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux2~1 .lut_mask = 16'h5F22;
defparam \RegisterFile|G9|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N10
cycloneii_lcell_comb \RegisterFile|G9|Mux2~2 (
// Equation(s):
// \RegisterFile|G9|Mux2~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # ((\RegisterFile|G9|Mux2~1_combout )))) # (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & 
// (!\RegisterFile|G2|reg_loop:13:REG0|p5~0_combout )))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:13:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux2~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux2~2 .lut_mask = 16'hAB89;
defparam \RegisterFile|G9|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N14
cycloneii_lcell_comb \RegisterFile|G9|Mux2~3 (
// Equation(s):
// \RegisterFile|G9|Mux2~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((\RegisterFile|G9|Mux2~2_combout  & (!\RegisterFile|G4|reg_loop:13:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux2~2_combout  & ((!\RegisterFile|G3|reg_loop:13:REG0|p5~0_combout ))))) 
// # (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (((\RegisterFile|G9|Mux2~2_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:13:REG0|p5~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:13:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux2~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux2~3 .lut_mask = 16'h770A;
defparam \RegisterFile|G9|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N20
cycloneii_lcell_comb \RegisterFile|G9|Mux2~4 (
// Equation(s):
// \RegisterFile|G9|Mux2~4_combout  = (\RegisterFile|G9|Mux2~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # (\IFIDREG|outInstruction [6]))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datac(\RegisterFile|G9|Mux2~3_combout ),
	.datad(\IFIDREG|outInstruction [6]),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux2~4 .lut_mask = 16'hF0E0;
defparam \RegisterFile|G9|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y19_N21
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[13] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux2~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [13]));

// Location: LCCOMB_X14_Y19_N30
cycloneii_lcell_comb \ALUInput1|out0[13] (
// Equation(s):
// \ALUInput1|out0 [13] = (\ALUInput1|out0[13]~13_combout  & ((\MEMWBREG|writeData [13]) # ((!\ALUInput1|out0[11]~1_combout )))) # (!\ALUInput1|out0[13]~13_combout  & (((\IDEXREG|R1Reg_IDEX [13] & \ALUInput1|out0[11]~1_combout ))))

	.dataa(\MEMWBREG|writeData [13]),
	.datab(\ALUInput1|out0[13]~13_combout ),
	.datac(\IDEXREG|R1Reg_IDEX [13]),
	.datad(\ALUInput1|out0[11]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0 [13]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[13] .lut_mask = 16'hB8CC;
defparam \ALUInput1|out0[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[13]~15 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[13]~15_combout  = (\ALUInput1|out0 [13] $ (((!\ALU16|A1|M11|and_loop:13:AND160|out1~combout  & !\ALU16|A1|M12|and_loop:13:AND160|out1~0_combout )))) # (!\IDEXREG|ALUFunc_IDEX [1])

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\ALU16|A1|M11|and_loop:13:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:13:AND160|out1~0_combout ),
	.datad(\ALUInput1|out0 [13]),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[13]~15 .lut_mask = 16'hFD57;
defparam \EXMEMREG|Result_EXMEM[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneii_lcell_comb \ALU16|A2|FA1612|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA1612|FAO4|out1~0_combout  = (\ALUInput1|out0 [12] & ((\ALU16|A1|M11|and_loop:12:AND160|out1~combout ) # ((\ALU16|A1|M12|and_loop:12:AND160|out1~0_combout ) # (\ALU16|A2|FA1611|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [12] & 
// (\ALU16|A2|FA1611|FAO4|out1~0_combout  & ((\ALU16|A1|M11|and_loop:12:AND160|out1~combout ) # (\ALU16|A1|M12|and_loop:12:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [12]),
	.datab(\ALU16|A1|M11|and_loop:12:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:12:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA1611|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA1612|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA1612|FAO4|out1~0 .lut_mask = 16'hFEA8;
defparam \ALU16|A2|FA1612|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[13]~12 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[13]~12_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\EXMEMREG|Result_EXMEM[13]~15_combout  $ (!\ALU16|A2|FA1612|FAO4|out1~0_combout )))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\EXMEMREG|Result_EXMEM[13]~16_combout ))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\EXMEMREG|Result_EXMEM[13]~16_combout ),
	.datac(\EXMEMREG|Result_EXMEM[13]~15_combout ),
	.datad(\ALU16|A2|FA1612|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[13]~12 .lut_mask = 16'hE44E;
defparam \EXMEMREG|Result_EXMEM[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[13]~feeder (
// Equation(s):
// \EXMEMREG|Result_EXMEM[13]~feeder_combout  = \EXMEMREG|Result_EXMEM[13]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMREG|Result_EXMEM[13]~12_combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[13]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMREG|Result_EXMEM[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:13:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:13:AND160|out1~combout  = (\ALUInput1|out0 [13] & (\IDEXREG|ALUFunc_IDEX [1] & \IDEXREG|ALUFunc_IDEX [0]))

	.dataa(\ALUInput1|out0 [13]),
	.datab(\IDEXREG|ALUFunc_IDEX [1]),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:13:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:13:AND160|out1 .lut_mask = 16'h8080;
defparam \ALU16|A7|M35|M12|and_loop:13:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N21
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[13] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[13]~feeder_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:13:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [13]));

// Location: LCCOMB_X14_Y19_N20
cycloneii_lcell_comb \result_MEMWB2|out0[13]~16 (
// Equation(s):
// \result_MEMWB2|out0[13]~16_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [13])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [13])))))

	.dataa(\keyData~combout [13]),
	.datab(\EXMEMREG|isLW_EXMEM~regout ),
	.datac(\EXMEMREG|Result_EXMEM [13]),
	.datad(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[13]~16 .lut_mask = 16'h2230;
defparam \result_MEMWB2|out0[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneii_lcell_comb \result_MEMWB2|out0[13]~17 (
// Equation(s):
// \result_MEMWB2|out0[13]~17_combout  = (\result_MEMWB2|out0[13]~16_combout ) # ((\fromData~combout [13] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(\fromData~combout [13]),
	.datab(vcc),
	.datac(\result_MEMWB2|out0[13]~16_combout ),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[13]~17 .lut_mask = 16'hFAF0;
defparam \result_MEMWB2|out0[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y19_N25
cycloneii_lcell_ff \MEMWBREG|writeData[13] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[13]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [13]));

// Location: LCCOMB_X9_Y19_N20
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:13:REG0|p4~0_combout  = (\MEMWBREG|writeData [13] & (((\RegisterFile|G4|reg_loop:13:REG0|p1~0_combout ) # (\RegisterFile|G4|reg_loop:13:REG0|p4~0_combout )) # (!\RegisterFile|G0|Mux3~2_combout )))

	.dataa(\RegisterFile|G0|Mux3~2_combout ),
	.datab(\RegisterFile|G4|reg_loop:13:REG0|p1~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:13:REG0|p4~0_combout ),
	.datad(\MEMWBREG|writeData [13]),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:13:REG0|p4~0 .lut_mask = 16'hFD00;
defparam \RegisterFile|G4|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N24
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:13:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:13:REG0|p4~0_combout ) # (\RegisterFile|G4|reg_loop:13:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~2_combout ),
	.datab(\RegisterFile|G4|reg_loop:13:REG0|p4~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:13:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:13:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \RegisterFile|G4|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N28
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:13:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:13:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:13:REG0|p5~0_combout ) # ((!\RegisterFile|G4|reg_loop:13:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:13:REG0|p5~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:13:REG0|p1~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:13:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:13:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G4|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N12
cycloneii_lcell_comb \RegisterFile|G10|Mux2~0 (
// Equation(s):
// \RegisterFile|G10|Mux2~0_combout  = (\R2AD|out0[1]~0_combout  & (((\R2AD|out0[0]~1_combout )))) # (!\R2AD|out0[1]~0_combout  & ((\R2AD|out0[0]~1_combout  & (!\RegisterFile|G6|reg_loop:13:REG0|p5~0_combout )) # (!\R2AD|out0[0]~1_combout  & 
// ((!\RegisterFile|G5|reg_loop:13:REG0|p5~0_combout )))))

	.dataa(\RegisterFile|G6|reg_loop:13:REG0|p5~0_combout ),
	.datab(\R2AD|out0[1]~0_combout ),
	.datac(\R2AD|out0[0]~1_combout ),
	.datad(\RegisterFile|G5|reg_loop:13:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux2~0 .lut_mask = 16'hD0D3;
defparam \RegisterFile|G10|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N2
cycloneii_lcell_comb \RegisterFile|G10|Mux2~1 (
// Equation(s):
// \RegisterFile|G10|Mux2~1_combout  = (\R2AD|out0[1]~0_combout  & ((\RegisterFile|G10|Mux2~0_combout  & (!\RegisterFile|G8|reg_loop:13:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux2~0_combout  & ((!\RegisterFile|G7|reg_loop:13:REG0|p5~0_combout ))))) # 
// (!\R2AD|out0[1]~0_combout  & (((\RegisterFile|G10|Mux2~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:13:REG0|p5~0_combout ),
	.datab(\R2AD|out0[1]~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:13:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux2~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux2~1 .lut_mask = 16'h770C;
defparam \RegisterFile|G10|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N26
cycloneii_lcell_comb \RegisterFile|G10|Mux2~2 (
// Equation(s):
// \RegisterFile|G10|Mux2~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # ((\RegisterFile|G10|Mux2~1_combout )))) # (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & 
// (!\RegisterFile|G2|reg_loop:13:REG0|p5~0_combout )))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\RegisterFile|G2|reg_loop:13:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux2~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux2~2 .lut_mask = 16'hAB89;
defparam \RegisterFile|G10|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N0
cycloneii_lcell_comb \RegisterFile|G10|Mux2~3 (
// Equation(s):
// \RegisterFile|G10|Mux2~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((\RegisterFile|G10|Mux2~2_combout  & (!\RegisterFile|G4|reg_loop:13:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux2~2_combout  & ((!\RegisterFile|G3|reg_loop:13:REG0|p5~0_combout 
// ))))) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & (((\RegisterFile|G10|Mux2~2_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\RegisterFile|G4|reg_loop:13:REG0|p5~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:13:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux2~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux2~3 .lut_mask = 16'h770A;
defparam \RegisterFile|G10|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N4
cycloneii_lcell_comb \RegisterFile|G10|Mux2~4 (
// Equation(s):
// \RegisterFile|G10|Mux2~4_combout  = (\RegisterFile|G10|Mux2~3_combout  & ((\R2AD|out0[0]~1_combout ) # ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # (\IDEXREG|R2Reg_IDEX[13]~0_combout ))))

	.dataa(\R2AD|out0[0]~1_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datad(\RegisterFile|G10|Mux2~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux2~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y19_N5
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[13] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux2~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [13]));

// Location: LCCOMB_X14_Y19_N22
cycloneii_lcell_comb \ALUInput2|out0[13] (
// Equation(s):
// \ALUInput2|out0 [13] = (\ALUInput2|out0[13]~17_combout  & (((\IDEXREG|R2Reg_IDEX [13]) # (!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[13]~17_combout  & (\MEMWBREG|writeData [13] & ((\ALUInput2|out0[3]~1_combout ))))

	.dataa(\MEMWBREG|writeData [13]),
	.datab(\ALUInput2|out0[13]~17_combout ),
	.datac(\IDEXREG|R2Reg_IDEX [13]),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0 [13]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[13] .lut_mask = 16'hE2CC;
defparam \ALUInput2|out0[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N18
cycloneii_lcell_comb \ALU16|A0|CG161|FA1613|FAO2|out1 (
// Equation(s):
// \ALU16|A0|CG161|FA1613|FAO2|out1~combout  = (\ALUInput2|out0 [13]) # ((\ALU16|A0|CG161|FA1611|FAO2|out1~combout ) # (\ALUInput2|out0 [12]))

	.dataa(vcc),
	.datab(\ALUInput2|out0 [13]),
	.datac(\ALU16|A0|CG161|FA1611|FAO2|out1~combout ),
	.datad(\ALUInput2|out0 [12]),
	.cin(gnd),
	.combout(\ALU16|A0|CG161|FA1613|FAO2|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A0|CG161|FA1613|FAO2|out1 .lut_mask = 16'hFFFC;
defparam \ALU16|A0|CG161|FA1613|FAO2|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N16
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:14:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:14:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALU16|A0|CG161|FA1613|FAO2|out1~combout  $ (\ALUInput2|out0 [14])))

	.dataa(vcc),
	.datab(\ALU16|A0|CG161|FA1613|FAO2|out1~combout ),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\ALUInput2|out0 [14]),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:14:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:14:AND160|out1~0 .lut_mask = 16'h30C0;
defparam \ALU16|A1|M12|and_loop:14:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[14]~17 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[14]~17_combout  = (\ALUInput1|out0 [14] $ (((!\ALU16|A1|M11|and_loop:14:AND160|out1~combout  & !\ALU16|A1|M12|and_loop:14:AND160|out1~0_combout )))) # (!\IDEXREG|ALUFunc_IDEX [1])

	.dataa(\ALUInput1|out0 [14]),
	.datab(\ALU16|A1|M11|and_loop:14:AND160|out1~combout ),
	.datac(\ALU16|A1|M12|and_loop:14:AND160|out1~0_combout ),
	.datad(\IDEXREG|ALUFunc_IDEX [1]),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[14]~17 .lut_mask = 16'hA9FF;
defparam \EXMEMREG|Result_EXMEM[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneii_lcell_comb \IFIDREG|Add0~26 (
// Equation(s):
// \IFIDREG|Add0~26_combout  = (\PC|Output [14] & (!\IFIDREG|Add0~25 )) # (!\PC|Output [14] & ((\IFIDREG|Add0~25 ) # (GND)))
// \IFIDREG|Add0~27  = CARRY((!\IFIDREG|Add0~25 ) # (!\PC|Output [14]))

	.dataa(\PC|Output [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IFIDREG|Add0~25 ),
	.combout(\IFIDREG|Add0~26_combout ),
	.cout(\IFIDREG|Add0~27 ));
// synopsys translate_off
defparam \IFIDREG|Add0~26 .lut_mask = 16'h5A5F;
defparam \IFIDREG|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneii_lcell_comb \IFIDREG|outPC[14] (
// Equation(s):
// \IFIDREG|outPC [14] = (\clock~combout  & ((\IFIDREG|Add0~26_combout ))) # (!\clock~combout  & (\IFIDREG|outPC [14]))

	.dataa(vcc),
	.datab(\IFIDREG|outPC [14]),
	.datac(\clock~combout ),
	.datad(\IFIDREG|Add0~26_combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [14]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[14] .lut_mask = 16'hFC0C;
defparam \IFIDREG|outPC[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneii_lcell_comb \ALUInput1|out0[14]~14 (
// Equation(s):
// \ALUInput1|out0[14]~14_combout  = (\ALUInput1|out0[11]~1_combout  & (((\ALUInput1|out0[11]~3_combout )))) # (!\ALUInput1|out0[11]~1_combout  & ((\ALUInput1|out0[11]~3_combout  & (\IFIDREG|outPC [14])) # (!\ALUInput1|out0[11]~3_combout  & 
// ((\result_MEMWB2|out0[14]~19_combout )))))

	.dataa(\ALUInput1|out0[11]~1_combout ),
	.datab(\IFIDREG|outPC [14]),
	.datac(\result_MEMWB2|out0[14]~19_combout ),
	.datad(\ALUInput1|out0[11]~3_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[14]~14 .lut_mask = 16'hEE50;
defparam \ALUInput1|out0[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N26
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:14:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:14:REG0|p1~0_combout ) # (\RegisterFile|G4|reg_loop:14:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~2_combout ),
	.datab(\RegisterFile|G4|reg_loop:14:REG0|p1~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:14:REG0|p4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:14:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \RegisterFile|G4|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y19_N11
cycloneii_lcell_ff \MEMWBREG|writeData[14] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[14]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [14]));

// Location: LCCOMB_X9_Y19_N16
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:14:REG0|p4~0_combout  = (\MEMWBREG|writeData [14] & (((\RegisterFile|G4|reg_loop:14:REG0|p4~0_combout ) # (\RegisterFile|G4|reg_loop:14:REG0|p1~0_combout )) # (!\RegisterFile|G0|Mux3~2_combout )))

	.dataa(\RegisterFile|G0|Mux3~2_combout ),
	.datab(\RegisterFile|G4|reg_loop:14:REG0|p4~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:14:REG0|p1~0_combout ),
	.datad(\MEMWBREG|writeData [14]),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:14:REG0|p4~0 .lut_mask = 16'hFD00;
defparam \RegisterFile|G4|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N14
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:14:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:14:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:14:REG0|p5~0_combout ) # ((!\RegisterFile|G4|reg_loop:14:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:14:REG0|p1~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:14:REG0|p5~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:14:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:14:REG0|p5~0 .lut_mask = 16'h4544;
defparam \RegisterFile|G4|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N10
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:14:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:14:REG0|p1~0_combout ) # (\RegisterFile|G2|reg_loop:14:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G2|reg_loop:14:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G2|reg_loop:14:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:14:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \RegisterFile|G2|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N22
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:14:REG0|p4~0_combout  = (\MEMWBREG|writeData [14] & (((\RegisterFile|G2|reg_loop:14:REG0|p4~0_combout ) # (\RegisterFile|G2|reg_loop:14:REG0|p1~0_combout )) # (!\RegisterFile|G0|Mux3~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:14:REG0|p4~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:14:REG0|p1~0_combout ),
	.datad(\MEMWBREG|writeData [14]),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:14:REG0|p4~0 .lut_mask = 16'hFD00;
defparam \RegisterFile|G2|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N12
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:14:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:14:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:14:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~0_combout  & !\RegisterFile|G2|reg_loop:14:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:14:REG0|p1~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:14:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:14:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:14:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G2|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N14
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:14:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:14:REG0|p4~0_combout ) # (\RegisterFile|G3|reg_loop:14:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G3|reg_loop:14:REG0|p4~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:14:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:14:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \RegisterFile|G3|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N24
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:14:REG0|p4~0_combout  = (\MEMWBREG|writeData [14] & ((\RegisterFile|G3|reg_loop:14:REG0|p4~0_combout ) # ((\RegisterFile|G3|reg_loop:14:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:14:REG0|p4~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:14:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~1_combout ),
	.datad(\MEMWBREG|writeData [14]),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:14:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G3|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N20
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:14:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:14:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:14:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~1_combout  & !\RegisterFile|G3|reg_loop:14:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:14:REG0|p1~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:14:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~1_combout ),
	.datad(\RegisterFile|G3|reg_loop:14:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:14:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G3|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N20
cycloneii_lcell_comb \RegisterFile|G9|Mux1~2 (
// Equation(s):
// \RegisterFile|G9|Mux1~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # ((!\RegisterFile|G3|reg_loop:14:REG0|p5~0_combout )))) # (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & 
// (!\RegisterFile|G2|reg_loop:14:REG0|p5~0_combout )))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datac(\RegisterFile|G2|reg_loop:14:REG0|p5~0_combout ),
	.datad(\RegisterFile|G3|reg_loop:14:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux1~2 .lut_mask = 16'h89AB;
defparam \RegisterFile|G9|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N22
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:14:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:14:REG0|p4~0_combout ) # (\RegisterFile|G6|reg_loop:14:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G6|reg_loop:14:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:14:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:14:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \RegisterFile|G6|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N14
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:14:REG0|p4~0_combout  = (\MEMWBREG|writeData [14] & ((\RegisterFile|G6|reg_loop:14:REG0|p4~0_combout ) # ((\RegisterFile|G6|reg_loop:14:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:14:REG0|p4~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:14:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\MEMWBREG|writeData [14]),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:14:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G6|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N8
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:14:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:14:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:14:REG0|p5~0_combout ) # ((!\RegisterFile|G6|reg_loop:14:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:14:REG0|p5~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:14:REG0|p1~0_combout ),
	.datac(\RegisterFile|G6|reg_loop:14:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:14:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G6|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N28
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:14:REG0|p4~0_combout  = (\MEMWBREG|writeData [14] & ((\RegisterFile|G5|reg_loop:14:REG0|p1~0_combout ) # ((\RegisterFile|G5|reg_loop:14:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:14:REG0|p1~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:14:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\MEMWBREG|writeData [14]),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:14:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G5|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N18
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:14:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:14:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:14:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~3_combout  & !\RegisterFile|G5|reg_loop:14:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:14:REG0|p1~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:14:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:14:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:14:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G5|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N12
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:14:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:14:REG0|p1~0_combout ) # (\RegisterFile|G7|reg_loop:14:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~5_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G7|reg_loop:14:REG0|p1~0_combout ),
	.datad(\RegisterFile|G7|reg_loop:14:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:14:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \RegisterFile|G7|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N6
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:14:REG0|p4~0_combout  = (\MEMWBREG|writeData [14] & ((\RegisterFile|G7|reg_loop:14:REG0|p4~0_combout ) # ((\RegisterFile|G7|reg_loop:14:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\MEMWBREG|writeData [14]),
	.datab(\RegisterFile|G7|reg_loop:14:REG0|p4~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:14:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:14:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \RegisterFile|G7|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N0
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:14:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:14:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:14:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~5_combout  & !\RegisterFile|G7|reg_loop:14:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:14:REG0|p1~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:14:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\RegisterFile|G7|reg_loop:14:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:14:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G7|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N26
cycloneii_lcell_comb \RegisterFile|G9|Mux1~0 (
// Equation(s):
// \RegisterFile|G9|Mux1~0_combout  = (\IFIDREG|outInstruction [7] & (((\IFIDREG|outInstruction [6]) # (!\RegisterFile|G7|reg_loop:14:REG0|p5~0_combout )))) # (!\IFIDREG|outInstruction [7] & (!\RegisterFile|G5|reg_loop:14:REG0|p5~0_combout  & 
// (!\IFIDREG|outInstruction [6])))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\RegisterFile|G5|reg_loop:14:REG0|p5~0_combout ),
	.datac(\IFIDREG|outInstruction [6]),
	.datad(\RegisterFile|G7|reg_loop:14:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux1~0 .lut_mask = 16'hA1AB;
defparam \RegisterFile|G9|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N10
cycloneii_lcell_comb \RegisterFile|G9|Mux1~1 (
// Equation(s):
// \RegisterFile|G9|Mux1~1_combout  = (\IFIDREG|outInstruction [6] & ((\RegisterFile|G9|Mux1~0_combout  & (!\RegisterFile|G8|reg_loop:14:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux1~0_combout  & ((!\RegisterFile|G6|reg_loop:14:REG0|p5~0_combout ))))) # 
// (!\IFIDREG|outInstruction [6] & (((\RegisterFile|G9|Mux1~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:14:REG0|p5~0_combout ),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\RegisterFile|G6|reg_loop:14:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux1~1 .lut_mask = 16'h770C;
defparam \RegisterFile|G9|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N24
cycloneii_lcell_comb \RegisterFile|G9|Mux1~3 (
// Equation(s):
// \RegisterFile|G9|Mux1~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\RegisterFile|G9|Mux1~2_combout  & (!\RegisterFile|G4|reg_loop:14:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux1~2_combout  & ((\RegisterFile|G9|Mux1~1_combout ))))) # 
// (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (((\RegisterFile|G9|Mux1~2_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\RegisterFile|G4|reg_loop:14:REG0|p5~0_combout ),
	.datac(\RegisterFile|G9|Mux1~2_combout ),
	.datad(\RegisterFile|G9|Mux1~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux1~3 .lut_mask = 16'h7A70;
defparam \RegisterFile|G9|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N30
cycloneii_lcell_comb \RegisterFile|G9|Mux1~4 (
// Equation(s):
// \RegisterFile|G9|Mux1~4_combout  = (\RegisterFile|G9|Mux1~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~1_combout ) # ((\IFIDREG|outInstruction [6]) # (\IDEXREG|R1Reg_IDEX[1]~0_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\RegisterFile|G9|Mux1~3_combout ),
	.datad(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux1~4 .lut_mask = 16'hF0E0;
defparam \RegisterFile|G9|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y19_N31
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[14] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [14]));

// Location: LCCOMB_X9_Y19_N0
cycloneii_lcell_comb \ALUInput1|out0[14] (
// Equation(s):
// \ALUInput1|out0 [14] = (\ALUInput1|out0[14]~14_combout  & ((\MEMWBREG|writeData [14]) # ((!\ALUInput1|out0[11]~1_combout )))) # (!\ALUInput1|out0[14]~14_combout  & (((\IDEXREG|R1Reg_IDEX [14] & \ALUInput1|out0[11]~1_combout ))))

	.dataa(\MEMWBREG|writeData [14]),
	.datab(\ALUInput1|out0[14]~14_combout ),
	.datac(\IDEXREG|R1Reg_IDEX [14]),
	.datad(\ALUInput1|out0[11]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput1|out0 [14]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[14] .lut_mask = 16'hB8CC;
defparam \ALUInput1|out0[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N0
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[14]~18 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[14]~18_combout  = (\IDEXREG|ALUFunc_IDEX [0] & ((\ALUInput1|out0 [14]) # (\ALUInput2|out0 [14]))) # (!\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput1|out0 [14] & \ALUInput2|out0 [14]))

	.dataa(\IDEXREG|ALUFunc_IDEX [0]),
	.datab(\ALUInput1|out0 [14]),
	.datac(vcc),
	.datad(\ALUInput2|out0 [14]),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[14]~18 .lut_mask = 16'hEE88;
defparam \EXMEMREG|Result_EXMEM[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneii_lcell_comb \ALU16|A2|FA1613|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA1613|FAO4|out1~0_combout  = (\ALUInput1|out0 [13] & ((\ALU16|A1|M12|and_loop:13:AND160|out1~0_combout ) # ((\ALU16|A1|M11|and_loop:13:AND160|out1~combout ) # (\ALU16|A2|FA1612|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [13] & 
// (\ALU16|A2|FA1612|FAO4|out1~0_combout  & ((\ALU16|A1|M12|and_loop:13:AND160|out1~0_combout ) # (\ALU16|A1|M11|and_loop:13:AND160|out1~combout ))))

	.dataa(\ALU16|A1|M12|and_loop:13:AND160|out1~0_combout ),
	.datab(\ALU16|A1|M11|and_loop:13:AND160|out1~combout ),
	.datac(\ALUInput1|out0 [13]),
	.datad(\ALU16|A2|FA1612|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA1613|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA1613|FAO4|out1~0 .lut_mask = 16'hFEE0;
defparam \ALU16|A2|FA1613|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[14]~13 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[14]~13_combout  = (\IDEXREG|ALUFunc_IDEX [1] & (\EXMEMREG|Result_EXMEM[14]~17_combout  $ (((!\ALU16|A2|FA1613|FAO4|out1~0_combout ))))) # (!\IDEXREG|ALUFunc_IDEX [1] & (((\EXMEMREG|Result_EXMEM[14]~18_combout ))))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\EXMEMREG|Result_EXMEM[14]~17_combout ),
	.datac(\EXMEMREG|Result_EXMEM[14]~18_combout ),
	.datad(\ALU16|A2|FA1613|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[14]~13 .lut_mask = 16'hD872;
defparam \EXMEMREG|Result_EXMEM[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[14]~feeder (
// Equation(s):
// \EXMEMREG|Result_EXMEM[14]~feeder_combout  = \EXMEMREG|Result_EXMEM[14]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMREG|Result_EXMEM[14]~13_combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[14]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMREG|Result_EXMEM[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:14:AND160|out1 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:14:AND160|out1~combout  = (\ALUInput1|out0 [14] & (\IDEXREG|ALUFunc_IDEX [0] & \IDEXREG|ALUFunc_IDEX [1]))

	.dataa(\ALUInput1|out0 [14]),
	.datab(vcc),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\IDEXREG|ALUFunc_IDEX [1]),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:14:AND160|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:14:AND160|out1 .lut_mask = 16'hA000;
defparam \ALU16|A7|M35|M12|and_loop:14:AND160|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y20_N23
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[14] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[14]~feeder_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:14:AND160|out1~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [14]));

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[14]));
// synopsys translate_off
defparam \keyData[14]~I .input_async_reset = "none";
defparam \keyData[14]~I .input_power_up = "low";
defparam \keyData[14]~I .input_register_mode = "none";
defparam \keyData[14]~I .input_sync_reset = "none";
defparam \keyData[14]~I .oe_async_reset = "none";
defparam \keyData[14]~I .oe_power_up = "low";
defparam \keyData[14]~I .oe_register_mode = "none";
defparam \keyData[14]~I .oe_sync_reset = "none";
defparam \keyData[14]~I .operation_mode = "input";
defparam \keyData[14]~I .output_async_reset = "none";
defparam \keyData[14]~I .output_power_up = "low";
defparam \keyData[14]~I .output_register_mode = "none";
defparam \keyData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneii_lcell_comb \result_MEMWB2|out0[14]~18 (
// Equation(s):
// \result_MEMWB2|out0[14]~18_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & ((\keyData~combout [14]))) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & (\EXMEMREG|Result_EXMEM [14]))))

	.dataa(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.datab(\EXMEMREG|Result_EXMEM [14]),
	.datac(\keyData~combout [14]),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[14]~18 .lut_mask = 16'h00E4;
defparam \result_MEMWB2|out0[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneii_lcell_comb \result_MEMWB2|out0[14]~19 (
// Equation(s):
// \result_MEMWB2|out0[14]~19_combout  = (\result_MEMWB2|out0[14]~18_combout ) # ((\fromData~combout [14] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(vcc),
	.datab(\fromData~combout [14]),
	.datac(\EXMEMREG|isLW_EXMEM~regout ),
	.datad(\result_MEMWB2|out0[14]~18_combout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[14]~19 .lut_mask = 16'hFFC0;
defparam \result_MEMWB2|out0[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
cycloneii_lcell_comb \ALUInput2|out0[14]~18 (
// Equation(s):
// \ALUInput2|out0[14]~18_combout  = (\ALUInput2|out0[3]~1_combout  & (((!\ALUInput2|out0[3]~3_combout )))) # (!\ALUInput2|out0[3]~1_combout  & ((\ALUInput2|out0[3]~3_combout  & (\result_MEMWB2|out0[14]~19_combout )) # (!\ALUInput2|out0[3]~3_combout  & 
// ((\IDEXREG|jumpShortAddress_IDEX [5])))))

	.dataa(\ALUInput2|out0[3]~1_combout ),
	.datab(\result_MEMWB2|out0[14]~19_combout ),
	.datac(\ALUInput2|out0[3]~3_combout ),
	.datad(\IDEXREG|jumpShortAddress_IDEX [5]),
	.cin(gnd),
	.combout(\ALUInput2|out0[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[14]~18 .lut_mask = 16'h4F4A;
defparam \ALUInput2|out0[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N4
cycloneii_lcell_comb \RegisterFile|G10|Mux1~2 (
// Equation(s):
// \RegisterFile|G10|Mux1~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & (((\IDEXREG|R2Reg_IDEX[13]~0_combout ) # (!\RegisterFile|G3|reg_loop:14:REG0|p5~0_combout )))) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & 
// (!\RegisterFile|G2|reg_loop:14:REG0|p5~0_combout  & ((!\IDEXREG|R2Reg_IDEX[13]~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:14:REG0|p5~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:14:REG0|p5~0_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datad(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux1~2 .lut_mask = 16'hF035;
defparam \RegisterFile|G10|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N2
cycloneii_lcell_comb \RegisterFile|G10|Mux1~0 (
// Equation(s):
// \RegisterFile|G10|Mux1~0_combout  = (\R2AD|out0[0]~1_combout  & (((\R2AD|out0[1]~0_combout )))) # (!\R2AD|out0[0]~1_combout  & ((\R2AD|out0[1]~0_combout  & ((!\RegisterFile|G7|reg_loop:14:REG0|p5~0_combout ))) # (!\R2AD|out0[1]~0_combout  & 
// (!\RegisterFile|G5|reg_loop:14:REG0|p5~0_combout ))))

	.dataa(\R2AD|out0[0]~1_combout ),
	.datab(\RegisterFile|G5|reg_loop:14:REG0|p5~0_combout ),
	.datac(\R2AD|out0[1]~0_combout ),
	.datad(\RegisterFile|G7|reg_loop:14:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux1~0 .lut_mask = 16'hA1F1;
defparam \RegisterFile|G10|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N6
cycloneii_lcell_comb \RegisterFile|G10|Mux1~1 (
// Equation(s):
// \RegisterFile|G10|Mux1~1_combout  = (\R2AD|out0[0]~1_combout  & ((\RegisterFile|G10|Mux1~0_combout  & (!\RegisterFile|G8|reg_loop:14:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux1~0_combout  & ((!\RegisterFile|G6|reg_loop:14:REG0|p5~0_combout ))))) # 
// (!\R2AD|out0[0]~1_combout  & (((\RegisterFile|G10|Mux1~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:14:REG0|p5~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\RegisterFile|G6|reg_loop:14:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux1~1 .lut_mask = 16'h770C;
defparam \RegisterFile|G10|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N22
cycloneii_lcell_comb \RegisterFile|G10|Mux1~3 (
// Equation(s):
// \RegisterFile|G10|Mux1~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\RegisterFile|G10|Mux1~2_combout  & (!\RegisterFile|G4|reg_loop:14:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux1~2_combout  & ((\RegisterFile|G10|Mux1~1_combout ))))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (\RegisterFile|G10|Mux1~2_combout ))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\RegisterFile|G10|Mux1~2_combout ),
	.datac(\RegisterFile|G4|reg_loop:14:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux1~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux1~3 .lut_mask = 16'h6E4C;
defparam \RegisterFile|G10|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N16
cycloneii_lcell_comb \RegisterFile|G10|Mux1~4 (
// Equation(s):
// \RegisterFile|G10|Mux1~4_combout  = (\RegisterFile|G10|Mux1~3_combout  & ((\R2AD|out0[0]~1_combout ) # ((\IDEXREG|R2Reg_IDEX[13]~0_combout ) # (\IDEXREG|R2Reg_IDEX[13]~1_combout ))))

	.dataa(\R2AD|out0[0]~1_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datad(\RegisterFile|G10|Mux1~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux1~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y19_N17
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[14] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [14]));

// Location: LCCOMB_X14_Y21_N8
cycloneii_lcell_comb \ALUInput2|out0[14] (
// Equation(s):
// \ALUInput2|out0 [14] = (\ALUInput2|out0[14]~18_combout  & (((\IDEXREG|R2Reg_IDEX [14]) # (!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[14]~18_combout  & (\MEMWBREG|writeData [14] & ((\ALUInput2|out0[3]~1_combout ))))

	.dataa(\MEMWBREG|writeData [14]),
	.datab(\ALUInput2|out0[14]~18_combout ),
	.datac(\IDEXREG|R2Reg_IDEX [14]),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0 [14]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[14] .lut_mask = 16'hE2CC;
defparam \ALUInput2|out0[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneii_lcell_comb \ALU16|A1|M12|and_loop:15:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M12|and_loop:15:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [15] $ (((\ALUInput2|out0 [14]) # (\ALU16|A0|CG161|FA1613|FAO2|out1~combout )))))

	.dataa(\ALUInput2|out0 [15]),
	.datab(\ALUInput2|out0 [14]),
	.datac(\IDEXREG|ALUFunc_IDEX [0]),
	.datad(\ALU16|A0|CG161|FA1613|FAO2|out1~combout ),
	.cin(gnd),
	.combout(\ALU16|A1|M12|and_loop:15:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M12|and_loop:15:AND160|out1~0 .lut_mask = 16'h5060;
defparam \ALU16|A1|M12|and_loop:15:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N0
cycloneii_lcell_comb \ALUInput2|out0[15]~19 (
// Equation(s):
// \ALUInput2|out0[15]~19_combout  = (\ALUInput2|out0[3]~3_combout  & (\result_MEMWB2|out0[15]~1_combout  & ((!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[3]~3_combout  & (((\IDEXREG|jumpShortAddress_IDEX [5]) # (\ALUInput2|out0[3]~1_combout ))))

	.dataa(\result_MEMWB2|out0[15]~1_combout ),
	.datab(\IDEXREG|jumpShortAddress_IDEX [5]),
	.datac(\ALUInput2|out0[3]~3_combout ),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[15]~19 .lut_mask = 16'h0FAC;
defparam \ALUInput2|out0[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[15]~20 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[15]~20_combout  = (\ALUInput1|out0 [15] & ((\IDEXREG|ALUFunc_IDEX [0]) # (\ALUInput2|out0 [15]))) # (!\ALUInput1|out0 [15] & (\IDEXREG|ALUFunc_IDEX [0] & \ALUInput2|out0 [15]))

	.dataa(\ALUInput1|out0 [15]),
	.datab(\IDEXREG|ALUFunc_IDEX [0]),
	.datac(\ALUInput2|out0 [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[15]~20 .lut_mask = 16'hE8E8;
defparam \EXMEMREG|Result_EXMEM[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N18
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:15:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:15:REG0|p1~0_combout ) # (\RegisterFile|G4|reg_loop:15:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~2_combout ),
	.datab(\RegisterFile|G4|reg_loop:15:REG0|p1~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:15:REG0|p4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:15:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \RegisterFile|G4|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N16
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:15:REG0|p4~0_combout  = (\MEMWBREG|writeData [15] & (((\RegisterFile|G4|reg_loop:15:REG0|p1~0_combout ) # (\RegisterFile|G4|reg_loop:15:REG0|p4~0_combout )) # (!\RegisterFile|G0|Mux3~2_combout )))

	.dataa(\RegisterFile|G0|Mux3~2_combout ),
	.datab(\RegisterFile|G4|reg_loop:15:REG0|p1~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:15:REG0|p4~0_combout ),
	.datad(\MEMWBREG|writeData [15]),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:15:REG0|p4~0 .lut_mask = 16'hFD00;
defparam \RegisterFile|G4|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N30
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:15:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:15:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:15:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~2_combout  & !\RegisterFile|G4|reg_loop:15:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:15:REG0|p1~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:15:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:15:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:15:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G4|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N0
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:15:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:15:REG0|p4~0_combout ) # (\RegisterFile|G2|reg_loop:15:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G2|reg_loop:15:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G2|reg_loop:15:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:15:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \RegisterFile|G2|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N10
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:15:REG0|p4~0_combout  = (\MEMWBREG|writeData [15] & ((\RegisterFile|G2|reg_loop:15:REG0|p4~0_combout ) # ((\RegisterFile|G2|reg_loop:15:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:15:REG0|p4~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:15:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\MEMWBREG|writeData [15]),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:15:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G2|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N4
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:15:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:15:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:15:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~0_combout  & !\RegisterFile|G2|reg_loop:15:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:15:REG0|p5~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:15:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:15:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:15:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G2|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N2
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:15:REG0|p4~0_combout  = (\MEMWBREG|writeData [15] & ((\RegisterFile|G8|reg_loop:15:REG0|p1~0_combout ) # ((\RegisterFile|G8|reg_loop:15:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:15:REG0|p1~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:15:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\MEMWBREG|writeData [15]),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:15:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G8|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N12
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:15:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:15:REG0|p4~0_combout ) # (\RegisterFile|G8|reg_loop:15:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G8|reg_loop:15:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:15:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:15:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G8|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N6
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:15:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:15:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:15:REG0|p5~0_combout ) # ((!\RegisterFile|G8|reg_loop:15:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:15:REG0|p5~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:15:REG0|p1~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:15:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:15:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G8|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N14
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:15:REG0|p4~0_combout  = (\MEMWBREG|writeData [15] & ((\RegisterFile|G7|reg_loop:15:REG0|p4~0_combout ) # ((\RegisterFile|G7|reg_loop:15:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:15:REG0|p4~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:15:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\MEMWBREG|writeData [15]),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:15:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G7|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N8
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:15:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:15:REG0|p1~0_combout ) # (\RegisterFile|G7|reg_loop:15:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G7|reg_loop:15:REG0|p1~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:15:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:15:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \RegisterFile|G7|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N20
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:15:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:15:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:15:REG0|p5~0_combout ) # ((!\RegisterFile|G7|reg_loop:15:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:15:REG0|p5~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:15:REG0|p1~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:15:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:15:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G7|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N28
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:15:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:15:REG0|p4~0_combout ) # (\RegisterFile|G6|reg_loop:15:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G6|reg_loop:15:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G6|reg_loop:15:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:15:REG0|p1~0 .lut_mask = 16'hFA00;
defparam \RegisterFile|G6|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N4
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:15:REG0|p4~0_combout  = (\MEMWBREG|writeData [15] & ((\RegisterFile|G6|reg_loop:15:REG0|p1~0_combout ) # ((\RegisterFile|G6|reg_loop:15:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:15:REG0|p1~0_combout ),
	.datab(\MEMWBREG|writeData [15]),
	.datac(\RegisterFile|G6|reg_loop:15:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:15:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \RegisterFile|G6|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N24
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:15:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:15:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:15:REG0|p5~0_combout ) # ((!\RegisterFile|G6|reg_loop:15:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:15:REG0|p5~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:15:REG0|p1~0_combout ),
	.datac(\RegisterFile|G6|reg_loop:15:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:15:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G6|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N20
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:15:REG0|p4~0_combout  = (\MEMWBREG|writeData [15] & ((\RegisterFile|G5|reg_loop:15:REG0|p1~0_combout ) # ((\RegisterFile|G5|reg_loop:15:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:15:REG0|p1~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:15:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\MEMWBREG|writeData [15]),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:15:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G5|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N16
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:15:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:15:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:15:REG0|p5~0_combout ) # ((!\RegisterFile|G5|reg_loop:15:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:15:REG0|p1~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:15:REG0|p5~0_combout ),
	.datac(\RegisterFile|G5|reg_loop:15:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:15:REG0|p5~0 .lut_mask = 16'h4544;
defparam \RegisterFile|G5|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N28
cycloneii_lcell_comb \RegisterFile|G9|Mux0~0 (
// Equation(s):
// \RegisterFile|G9|Mux0~0_combout  = (\IFIDREG|outInstruction [7] & (\IFIDREG|outInstruction [6])) # (!\IFIDREG|outInstruction [7] & ((\IFIDREG|outInstruction [6] & (!\RegisterFile|G6|reg_loop:15:REG0|p5~0_combout )) # (!\IFIDREG|outInstruction [6] & 
// ((!\RegisterFile|G5|reg_loop:15:REG0|p5~0_combout )))))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\RegisterFile|G6|reg_loop:15:REG0|p5~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:15:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux0~0 .lut_mask = 16'h8C9D;
defparam \RegisterFile|G9|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N22
cycloneii_lcell_comb \RegisterFile|G9|Mux0~1 (
// Equation(s):
// \RegisterFile|G9|Mux0~1_combout  = (\IFIDREG|outInstruction [7] & ((\RegisterFile|G9|Mux0~0_combout  & (!\RegisterFile|G8|reg_loop:15:REG0|p5~0_combout )) # (!\RegisterFile|G9|Mux0~0_combout  & ((!\RegisterFile|G7|reg_loop:15:REG0|p5~0_combout ))))) # 
// (!\IFIDREG|outInstruction [7] & (((\RegisterFile|G9|Mux0~0_combout ))))

	.dataa(\IFIDREG|outInstruction [7]),
	.datab(\RegisterFile|G8|reg_loop:15:REG0|p5~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:15:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux0~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux0~1 .lut_mask = 16'h770A;
defparam \RegisterFile|G9|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N2
cycloneii_lcell_comb \RegisterFile|G9|Mux0~2 (
// Equation(s):
// \RegisterFile|G9|Mux0~2_combout  = (\IDEXREG|R1Reg_IDEX[1]~1_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # ((\RegisterFile|G9|Mux0~1_combout )))) # (!\IDEXREG|R1Reg_IDEX[1]~1_combout  & (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & 
// (!\RegisterFile|G2|reg_loop:15:REG0|p5~0_combout )))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:15:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux0~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux0~2 .lut_mask = 16'hAB89;
defparam \RegisterFile|G9|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N12
cycloneii_lcell_comb \RegisterFile|G9|Mux0~3 (
// Equation(s):
// \RegisterFile|G9|Mux0~3_combout  = (\IDEXREG|R1Reg_IDEX[1]~0_combout  & ((\RegisterFile|G9|Mux0~2_combout  & ((!\RegisterFile|G4|reg_loop:15:REG0|p5~0_combout ))) # (!\RegisterFile|G9|Mux0~2_combout  & (!\RegisterFile|G3|reg_loop:15:REG0|p5~0_combout )))) 
// # (!\IDEXREG|R1Reg_IDEX[1]~0_combout  & (((\RegisterFile|G9|Mux0~2_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:15:REG0|p5~0_combout ),
	.datab(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:15:REG0|p5~0_combout ),
	.datad(\RegisterFile|G9|Mux0~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux0~3 .lut_mask = 16'h3F44;
defparam \RegisterFile|G9|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N14
cycloneii_lcell_comb \RegisterFile|G9|Mux0~4 (
// Equation(s):
// \RegisterFile|G9|Mux0~4_combout  = (\RegisterFile|G9|Mux0~3_combout  & ((\IDEXREG|R1Reg_IDEX[1]~0_combout ) # ((\IFIDREG|outInstruction [6]) # (\IDEXREG|R1Reg_IDEX[1]~1_combout ))))

	.dataa(\IDEXREG|R1Reg_IDEX[1]~0_combout ),
	.datab(\IFIDREG|outInstruction [6]),
	.datac(\IDEXREG|R1Reg_IDEX[1]~1_combout ),
	.datad(\RegisterFile|G9|Mux0~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G9|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G9|Mux0~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G9|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y22_N15
cycloneii_lcell_ff \IDEXREG|R1Reg_IDEX[15] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G9|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R1Reg_IDEX [15]));

// Location: LCCOMB_X10_Y22_N18
cycloneii_lcell_comb \ALUInput1|out0[15] (
// Equation(s):
// \ALUInput1|out0 [15] = (\ALUInput1|out0[15]~4_combout  & (((\MEMWBREG|writeData [15])) # (!\ALUInput1|out0[11]~1_combout ))) # (!\ALUInput1|out0[15]~4_combout  & (\ALUInput1|out0[11]~1_combout  & ((\IDEXREG|R1Reg_IDEX [15]))))

	.dataa(\ALUInput1|out0[15]~4_combout ),
	.datab(\ALUInput1|out0[11]~1_combout ),
	.datac(\MEMWBREG|writeData [15]),
	.datad(\IDEXREG|R1Reg_IDEX [15]),
	.cin(gnd),
	.combout(\ALUInput1|out0 [15]),
	.cout());
// synopsys translate_off
defparam \ALUInput1|out0[15] .lut_mask = 16'hE6A2;
defparam \ALUInput1|out0[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[15]~19 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[15]~19_combout  = (\ALUInput1|out0 [15] $ (((!\ALU16|A1|M12|and_loop:15:AND160|out1~0_combout  & !\ALU16|A1|M11|and_loop:15:AND160|out1~0_combout )))) # (!\IDEXREG|ALUFunc_IDEX [1])

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\ALUInput1|out0 [15]),
	.datac(\ALU16|A1|M12|and_loop:15:AND160|out1~0_combout ),
	.datad(\ALU16|A1|M11|and_loop:15:AND160|out1~0_combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[15]~19 .lut_mask = 16'hDDD7;
defparam \EXMEMREG|Result_EXMEM[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneii_lcell_comb \ALU16|A2|FA1614|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA1614|FAO4|out1~0_combout  = (\ALUInput1|out0 [14] & ((\ALU16|A1|M12|and_loop:14:AND160|out1~0_combout ) # ((\ALU16|A1|M11|and_loop:14:AND160|out1~combout ) # (\ALU16|A2|FA1613|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [14] & 
// (\ALU16|A2|FA1613|FAO4|out1~0_combout  & ((\ALU16|A1|M12|and_loop:14:AND160|out1~0_combout ) # (\ALU16|A1|M11|and_loop:14:AND160|out1~combout ))))

	.dataa(\ALU16|A1|M12|and_loop:14:AND160|out1~0_combout ),
	.datab(\ALU16|A1|M11|and_loop:14:AND160|out1~combout ),
	.datac(\ALUInput1|out0 [14]),
	.datad(\ALU16|A2|FA1613|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA1614|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA1614|FAO4|out1~0 .lut_mask = 16'hFEE0;
defparam \ALU16|A2|FA1614|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[15]~14 (
// Equation(s):
// \EXMEMREG|Result_EXMEM[15]~14_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\EXMEMREG|Result_EXMEM[15]~19_combout  $ (!\ALU16|A2|FA1614|FAO4|out1~0_combout )))) # (!\IDEXREG|ALUFunc_IDEX [1] & (\EXMEMREG|Result_EXMEM[15]~20_combout ))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\EXMEMREG|Result_EXMEM[15]~20_combout ),
	.datac(\EXMEMREG|Result_EXMEM[15]~19_combout ),
	.datad(\ALU16|A2|FA1614|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[15]~14 .lut_mask = 16'hE44E;
defparam \EXMEMREG|Result_EXMEM[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneii_lcell_comb \EXMEMREG|Result_EXMEM[15]~feeder (
// Equation(s):
// \EXMEMREG|Result_EXMEM[15]~feeder_combout  = \EXMEMREG|Result_EXMEM[15]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMREG|Result_EXMEM[15]~14_combout ),
	.cin(gnd),
	.combout(\EXMEMREG|Result_EXMEM[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|Result_EXMEM[15]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMREG|Result_EXMEM[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneii_lcell_comb \ALU16|A7|M35|M12|and_loop:15:AND160|out1~0 (
// Equation(s):
// \ALU16|A7|M35|M12|and_loop:15:AND160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [1] & (\ALUInput1|out0 [15] & \IDEXREG|ALUFunc_IDEX [0]))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\ALUInput1|out0 [15]),
	.datac(vcc),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A7|M35|M12|and_loop:15:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M35|M12|and_loop:15:AND160|out1~0 .lut_mask = 16'h8800;
defparam \ALU16|A7|M35|M12|and_loop:15:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y20_N25
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[15] (
	.clk(\clock~combout ),
	.datain(\EXMEMREG|Result_EXMEM[15]~feeder_combout ),
	.sdata(\ALU16|A7|M35|M12|and_loop:15:AND160|out1~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\IDEXREG|ALUFunc_IDEX [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [15]));

// Location: LCCOMB_X14_Y20_N4
cycloneii_lcell_comb \result_MEMWB2|out0[15]~0 (
// Equation(s):
// \result_MEMWB2|out0[15]~0_combout  = (!\EXMEMREG|isLW_EXMEM~regout  & ((\EXMEMREG|ReadDigit_EXMEM~regout  & (\keyData~combout [15])) # (!\EXMEMREG|ReadDigit_EXMEM~regout  & ((\EXMEMREG|Result_EXMEM [15])))))

	.dataa(\keyData~combout [15]),
	.datab(\EXMEMREG|isLW_EXMEM~regout ),
	.datac(\EXMEMREG|Result_EXMEM [15]),
	.datad(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[15]~0 .lut_mask = 16'h2230;
defparam \result_MEMWB2|out0[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneii_lcell_comb \result_MEMWB2|out0[15]~1 (
// Equation(s):
// \result_MEMWB2|out0[15]~1_combout  = (\result_MEMWB2|out0[15]~0_combout ) # ((\fromData~combout [15] & \EXMEMREG|isLW_EXMEM~regout ))

	.dataa(\fromData~combout [15]),
	.datab(\result_MEMWB2|out0[15]~0_combout ),
	.datac(vcc),
	.datad(\EXMEMREG|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\result_MEMWB2|out0[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \result_MEMWB2|out0[15]~1 .lut_mask = 16'hEECC;
defparam \result_MEMWB2|out0[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y22_N31
cycloneii_lcell_ff \MEMWBREG|writeData[15] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\result_MEMWB2|out0[15]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBREG|writeData [15]));

// Location: LCCOMB_X10_Y21_N24
cycloneii_lcell_comb \ALUInput2|out0[15] (
// Equation(s):
// \ALUInput2|out0 [15] = (\ALUInput2|out0[15]~19_combout  & ((\IDEXREG|R2Reg_IDEX [15]) # ((!\ALUInput2|out0[3]~1_combout )))) # (!\ALUInput2|out0[15]~19_combout  & (((\MEMWBREG|writeData [15] & \ALUInput2|out0[3]~1_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX [15]),
	.datab(\ALUInput2|out0[15]~19_combout ),
	.datac(\MEMWBREG|writeData [15]),
	.datad(\ALUInput2|out0[3]~1_combout ),
	.cin(gnd),
	.combout(\ALUInput2|out0 [15]),
	.cout());
// synopsys translate_off
defparam \ALUInput2|out0[15] .lut_mask = 16'hB8CC;
defparam \ALUInput2|out0[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneii_lcell_comb \ALU16|A1|M11|and_loop:15:AND160|out1~0 (
// Equation(s):
// \ALU16|A1|M11|and_loop:15:AND160|out1~0_combout  = (\ALUInput2|out0 [15] & !\IDEXREG|ALUFunc_IDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALUInput2|out0 [15]),
	.datad(\IDEXREG|ALUFunc_IDEX [0]),
	.cin(gnd),
	.combout(\ALU16|A1|M11|and_loop:15:AND160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A1|M11|and_loop:15:AND160|out1~0 .lut_mask = 16'h00F0;
defparam \ALU16|A1|M11|and_loop:15:AND160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneii_lcell_comb \ALU16|A2|FA1615|FAO4|out1~0 (
// Equation(s):
// \ALU16|A2|FA1615|FAO4|out1~0_combout  = (\ALUInput1|out0 [15] & ((\ALU16|A1|M12|and_loop:15:AND160|out1~0_combout ) # ((\ALU16|A1|M11|and_loop:15:AND160|out1~0_combout ) # (\ALU16|A2|FA1614|FAO4|out1~0_combout )))) # (!\ALUInput1|out0 [15] & 
// (\ALU16|A2|FA1614|FAO4|out1~0_combout  & ((\ALU16|A1|M12|and_loop:15:AND160|out1~0_combout ) # (\ALU16|A1|M11|and_loop:15:AND160|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [15]),
	.datab(\ALU16|A1|M12|and_loop:15:AND160|out1~0_combout ),
	.datac(\ALU16|A1|M11|and_loop:15:AND160|out1~0_combout ),
	.datad(\ALU16|A2|FA1614|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A2|FA1615|FAO4|out1~0 .lut_mask = 16'hFEA8;
defparam \ALU16|A2|FA1615|FAO4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneii_lcell_comb \Controller|isJR~1 (
// Equation(s):
// \Controller|isJR~1_combout  = (\Controller|isJR~0_combout  & (\Controller|isReadDigit~0_combout  & ((!\ALU16|A2|FA1615|FAO4|out1~0_combout ) # (!\IDEXREG|isBranch_IDEX~regout ))))

	.dataa(\IDEXREG|isBranch_IDEX~regout ),
	.datab(\Controller|isJR~0_combout ),
	.datac(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.datad(\Controller|isReadDigit~0_combout ),
	.cin(gnd),
	.combout(\Controller|isJR~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isJR~1 .lut_mask = 16'h4C00;
defparam \Controller|isJR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneii_lcell_comb \Controller|isJR (
// Equation(s):
// \Controller|isJR~combout  = (\Controller|isJR~2_combout  & ((\Controller|isJR~1_combout ))) # (!\Controller|isJR~2_combout  & (\Controller|isJR~combout ))

	.dataa(vcc),
	.datab(\Controller|isJR~combout ),
	.datac(\Controller|isJR~2_combout ),
	.datad(\Controller|isJR~1_combout ),
	.cin(gnd),
	.combout(\Controller|isJR~combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isJR .lut_mask = 16'hFC0C;
defparam \Controller|isJR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneii_lcell_comb \Controller|isReadDigit~2 (
// Equation(s):
// \Controller|isReadDigit~2_combout  = (\Controller|isJumpD~combout ) # ((\Controller|isJR~combout ) # (\IDEXREG|isEOR_IDEX~regout ))

	.dataa(\Controller|isJumpD~combout ),
	.datab(\Controller|isJR~combout ),
	.datac(vcc),
	.datad(\IDEXREG|isEOR_IDEX~regout ),
	.cin(gnd),
	.combout(\Controller|isReadDigit~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isReadDigit~2 .lut_mask = 16'hFFEE;
defparam \Controller|isReadDigit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneii_lcell_comb \Controller|isBranch~2 (
// Equation(s):
// \Controller|isBranch~2_combout  = (\Controller|isBranch~0_combout ) # ((\Controller|isReadDigit~2_combout ) # ((\ALU16|A2|FA1615|FAO4|out1~0_combout  & \IDEXREG|isBranch_IDEX~regout )))

	.dataa(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.datab(\Controller|isBranch~0_combout ),
	.datac(\IDEXREG|isBranch_IDEX~regout ),
	.datad(\Controller|isReadDigit~2_combout ),
	.cin(gnd),
	.combout(\Controller|isBranch~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isBranch~2 .lut_mask = 16'hFFEC;
defparam \Controller|isBranch~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneii_lcell_comb \Controller|isBranch~1 (
// Equation(s):
// \Controller|isBranch~1_combout  = (\Controller|isBranch~0_combout  & (\Controller|isReadDigit~0_combout  & ((!\ALU16|A2|FA1615|FAO4|out1~0_combout ) # (!\IDEXREG|isBranch_IDEX~regout ))))

	.dataa(\Controller|isBranch~0_combout ),
	.datab(\Controller|isReadDigit~0_combout ),
	.datac(\IDEXREG|isBranch_IDEX~regout ),
	.datad(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\Controller|isBranch~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isBranch~1 .lut_mask = 16'h0888;
defparam \Controller|isBranch~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneii_lcell_comb \Controller|isBranch (
// Equation(s):
// \Controller|isBranch~combout  = (\Controller|isBranch~2_combout  & ((\Controller|isBranch~1_combout ))) # (!\Controller|isBranch~2_combout  & (\Controller|isBranch~combout ))

	.dataa(vcc),
	.datab(\Controller|isBranch~combout ),
	.datac(\Controller|isBranch~2_combout ),
	.datad(\Controller|isBranch~1_combout ),
	.cin(gnd),
	.combout(\Controller|isBranch~combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isBranch .lut_mask = 16'hFC0C;
defparam \Controller|isBranch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N17
cycloneii_lcell_ff \IDEXREG|isBranch_IDEX (
	.clk(\clock~combout ),
	.datain(\Controller|isBranch~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|isBranch_IDEX~regout ));

// Location: LCCOMB_X19_Y20_N2
cycloneii_lcell_comb \Controller|isPrintDigit~2 (
// Equation(s):
// \Controller|isPrintDigit~2_combout  = (\Controller|isJumpD~combout ) # ((\Controller|isJR~combout ) # ((\Controller|isJumpD~0_combout  & !\IFIDREG|outInstruction [15])))

	.dataa(\Controller|isJumpD~0_combout ),
	.datab(\Controller|isJumpD~combout ),
	.datac(\Controller|isJR~combout ),
	.datad(\IFIDREG|outInstruction [15]),
	.cin(gnd),
	.combout(\Controller|isPrintDigit~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isPrintDigit~2 .lut_mask = 16'hFCFE;
defparam \Controller|isPrintDigit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneii_lcell_comb \Controller|isPrintDigit~3 (
// Equation(s):
// \Controller|isPrintDigit~3_combout  = (\IDEXREG|isEOR_IDEX~regout ) # ((\Controller|isPrintDigit~2_combout ) # ((\ALU16|A2|FA1615|FAO4|out1~0_combout  & \IDEXREG|isBranch_IDEX~regout )))

	.dataa(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.datab(\IDEXREG|isBranch_IDEX~regout ),
	.datac(\IDEXREG|isEOR_IDEX~regout ),
	.datad(\Controller|isPrintDigit~2_combout ),
	.cin(gnd),
	.combout(\Controller|isPrintDigit~3_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isPrintDigit~3 .lut_mask = 16'hFFF8;
defparam \Controller|isPrintDigit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneii_lcell_comb \Controller|isPrintDigit~0 (
// Equation(s):
// \Controller|isPrintDigit~0_combout  = (!\IDEXREG|isEOR_IDEX~regout  & (!\IFIDREG|outInstruction [15] & (!\Controller|isJumpD~combout  & !\Controller|isJR~combout )))

	.dataa(\IDEXREG|isEOR_IDEX~regout ),
	.datab(\IFIDREG|outInstruction [15]),
	.datac(\Controller|isJumpD~combout ),
	.datad(\Controller|isJR~combout ),
	.cin(gnd),
	.combout(\Controller|isPrintDigit~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isPrintDigit~0 .lut_mask = 16'h0001;
defparam \Controller|isPrintDigit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneii_lcell_comb \Controller|isPrintDigit~1 (
// Equation(s):
// \Controller|isPrintDigit~1_combout  = (\Controller|isJumpD~0_combout  & (\Controller|isPrintDigit~0_combout  & ((!\ALU16|A2|FA1615|FAO4|out1~0_combout ) # (!\IDEXREG|isBranch_IDEX~regout ))))

	.dataa(\IDEXREG|isBranch_IDEX~regout ),
	.datab(\Controller|isJumpD~0_combout ),
	.datac(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.datad(\Controller|isPrintDigit~0_combout ),
	.cin(gnd),
	.combout(\Controller|isPrintDigit~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isPrintDigit~1 .lut_mask = 16'h4C00;
defparam \Controller|isPrintDigit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneii_lcell_comb \Controller|isPrintDigit (
// Equation(s):
// \Controller|isPrintDigit~combout  = (\Controller|isPrintDigit~3_combout  & ((\Controller|isPrintDigit~1_combout ))) # (!\Controller|isPrintDigit~3_combout  & (\Controller|isPrintDigit~combout ))

	.dataa(vcc),
	.datab(\Controller|isPrintDigit~combout ),
	.datac(\Controller|isPrintDigit~3_combout ),
	.datad(\Controller|isPrintDigit~1_combout ),
	.cin(gnd),
	.combout(\Controller|isPrintDigit~combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isPrintDigit .lut_mask = 16'hFC0C;
defparam \Controller|isPrintDigit .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N25
cycloneii_lcell_ff \IDEXREG|isPrintDigit_IDEX (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Controller|isPrintDigit~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|isPrintDigit_IDEX~regout ));

// Location: LCFF_X18_Y20_N23
cycloneii_lcell_ff \EXMEMREG|PrintDigit_EXMEM (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXREG|isPrintDigit_IDEX~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|PrintDigit_EXMEM~regout ));

// Location: LCCOMB_X19_Y21_N28
cycloneii_lcell_comb \Controller|isSW~0 (
// Equation(s):
// \Controller|isSW~0_combout  = (!\IFIDREG|outInstruction [14] & (!\IFIDREG|outInstruction [12] & (\IFIDREG|outInstruction [13] & !\IFIDREG|outInstruction [15])))

	.dataa(\IFIDREG|outInstruction [14]),
	.datab(\IFIDREG|outInstruction [12]),
	.datac(\IFIDREG|outInstruction [13]),
	.datad(\IFIDREG|outInstruction [15]),
	.cin(gnd),
	.combout(\Controller|isSW~0_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isSW~0 .lut_mask = 16'h0010;
defparam \Controller|isSW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneii_lcell_comb \Controller|isSW~2 (
// Equation(s):
// \Controller|isSW~2_combout  = (\Controller|isSW~0_combout ) # ((\Controller|isReadDigit~2_combout ) # ((\ALU16|A2|FA1615|FAO4|out1~0_combout  & \IDEXREG|isBranch_IDEX~regout )))

	.dataa(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.datab(\Controller|isSW~0_combout ),
	.datac(\IDEXREG|isBranch_IDEX~regout ),
	.datad(\Controller|isReadDigit~2_combout ),
	.cin(gnd),
	.combout(\Controller|isSW~2_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isSW~2 .lut_mask = 16'hFFEC;
defparam \Controller|isSW~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneii_lcell_comb \Controller|isSW~1 (
// Equation(s):
// \Controller|isSW~1_combout  = (\Controller|isSW~0_combout  & (\Controller|isReadDigit~0_combout  & ((!\ALU16|A2|FA1615|FAO4|out1~0_combout ) # (!\IDEXREG|isBranch_IDEX~regout ))))

	.dataa(\Controller|isSW~0_combout ),
	.datab(\Controller|isReadDigit~0_combout ),
	.datac(\IDEXREG|isBranch_IDEX~regout ),
	.datad(\ALU16|A2|FA1615|FAO4|out1~0_combout ),
	.cin(gnd),
	.combout(\Controller|isSW~1_combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isSW~1 .lut_mask = 16'h0888;
defparam \Controller|isSW~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneii_lcell_comb \Controller|isSW (
// Equation(s):
// \Controller|isSW~combout  = (\Controller|isSW~2_combout  & ((\Controller|isSW~1_combout ))) # (!\Controller|isSW~2_combout  & (\Controller|isSW~combout ))

	.dataa(\Controller|isSW~combout ),
	.datab(vcc),
	.datac(\Controller|isSW~2_combout ),
	.datad(\Controller|isSW~1_combout ),
	.cin(gnd),
	.combout(\Controller|isSW~combout ),
	.cout());
// synopsys translate_off
defparam \Controller|isSW .lut_mask = 16'hFA0A;
defparam \Controller|isSW .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N29
cycloneii_lcell_ff \IDEXREG|isSW_IDEX (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Controller|isSW~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|isSW_IDEX~regout ));

// Location: LCCOMB_X18_Y21_N30
cycloneii_lcell_comb \EXMEMREG|WriteEnable_EXMEM~feeder (
// Equation(s):
// \EXMEMREG|WriteEnable_EXMEM~feeder_combout  = \IDEXREG|isSW_IDEX~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXREG|isSW_IDEX~regout ),
	.cin(gnd),
	.combout(\EXMEMREG|WriteEnable_EXMEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|WriteEnable_EXMEM~feeder .lut_mask = 16'hFF00;
defparam \EXMEMREG|WriteEnable_EXMEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N31
cycloneii_lcell_ff \EXMEMREG|WriteEnable_EXMEM (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMREG|WriteEnable_EXMEM~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|WriteEnable_EXMEM~regout ));

// Location: LCFF_X10_Y20_N25
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXREG|R2Reg_IDEX [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [0]));

// Location: LCCOMB_X19_Y18_N20
cycloneii_lcell_comb \EXMEMREG|R2Reg_EXMEM[1]~feeder (
// Equation(s):
// \EXMEMREG|R2Reg_EXMEM[1]~feeder_combout  = \IDEXREG|R2Reg_IDEX [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXREG|R2Reg_IDEX [1]),
	.cin(gnd),
	.combout(\EXMEMREG|R2Reg_EXMEM[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|R2Reg_EXMEM[1]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMREG|R2Reg_EXMEM[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N21
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMREG|R2Reg_EXMEM[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [1]));

// Location: LCFF_X11_Y20_N25
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXREG|R2Reg_IDEX [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [2]));

// Location: LCFF_X10_Y18_N5
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXREG|R2Reg_IDEX [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [3]));

// Location: LCCOMB_X7_Y18_N30
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:4:REG0|p4~0_combout  = (\MEMWBREG|writeData [4] & ((\RegisterFile|G3|reg_loop:4:REG0|p1~0_combout ) # ((\RegisterFile|G3|reg_loop:4:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:4:REG0|p1~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:4:REG0|p4~0_combout ),
	.datac(\MEMWBREG|writeData [4]),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:4:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \RegisterFile|G3|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N22
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:4:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:4:REG0|p4~0_combout ) # (\RegisterFile|G3|reg_loop:4:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G3|reg_loop:4:REG0|p4~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:4:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:4:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \RegisterFile|G3|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N24
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:4:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:4:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:4:REG0|p5~0_combout ) # ((!\RegisterFile|G3|reg_loop:4:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:4:REG0|p5~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:4:REG0|p1~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:4:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:4:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G3|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N10
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:4:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:4:REG0|p4~0_combout ) # (\RegisterFile|G2|reg_loop:4:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G2|reg_loop:4:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G2|reg_loop:4:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:4:REG0|p1~0 .lut_mask = 16'hFA00;
defparam \RegisterFile|G2|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N2
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:4:REG0|p4~0_combout  = (\MEMWBREG|writeData [4] & ((\RegisterFile|G2|reg_loop:4:REG0|p1~0_combout ) # ((\RegisterFile|G2|reg_loop:4:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\MEMWBREG|writeData [4]),
	.datab(\RegisterFile|G2|reg_loop:4:REG0|p1~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:4:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:4:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \RegisterFile|G2|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N16
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:4:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:4:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:4:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~0_combout  & !\RegisterFile|G2|reg_loop:4:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:4:REG0|p5~0_combout ),
	.datab(\RegisterFile|G2|reg_loop:4:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:4:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G2|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N8
cycloneii_lcell_comb \RegisterFile|G10|Mux11~2 (
// Equation(s):
// \RegisterFile|G10|Mux11~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & (\IDEXREG|R2Reg_IDEX[13]~1_combout )) # (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\IDEXREG|R2Reg_IDEX[13]~1_combout  & (!\RegisterFile|G3|reg_loop:4:REG0|p5~0_combout )) # 
// (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((!\RegisterFile|G2|reg_loop:4:REG0|p5~0_combout )))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:4:REG0|p5~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:4:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux11~2 .lut_mask = 16'h8C9D;
defparam \RegisterFile|G10|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N6
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:4:REG0|p4~0_combout  = (\MEMWBREG|writeData [4] & ((\RegisterFile|G8|reg_loop:4:REG0|p4~0_combout ) # ((\RegisterFile|G8|reg_loop:4:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:4:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~6_combout ),
	.datac(\RegisterFile|G8|reg_loop:4:REG0|p1~0_combout ),
	.datad(\MEMWBREG|writeData [4]),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:4:REG0|p4~0 .lut_mask = 16'hFB00;
defparam \RegisterFile|G8|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N14
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:4:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:4:REG0|p1~0_combout ) # (\RegisterFile|G8|reg_loop:4:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G0|Mux3~6_combout ),
	.datac(\RegisterFile|G8|reg_loop:4:REG0|p1~0_combout ),
	.datad(\RegisterFile|G8|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:4:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \RegisterFile|G8|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N8
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:4:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:4:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:4:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~6_combout  & !\RegisterFile|G8|reg_loop:4:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:4:REG0|p5~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:4:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:4:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G8|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N18
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:4:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:4:REG0|p4~0_combout ) # (\RegisterFile|G6|reg_loop:4:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G6|reg_loop:4:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:4:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:4:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \RegisterFile|G6|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N28
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:4:REG0|p4~0_combout  = (\MEMWBREG|writeData [4] & ((\RegisterFile|G6|reg_loop:4:REG0|p4~0_combout ) # ((\RegisterFile|G6|reg_loop:4:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:4:REG0|p4~0_combout ),
	.datab(\MEMWBREG|writeData [4]),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:4:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:4:REG0|p4~0 .lut_mask = 16'hCC8C;
defparam \RegisterFile|G6|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N20
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:4:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:4:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:4:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~4_combout  & !\RegisterFile|G6|reg_loop:4:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:4:REG0|p5~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:4:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:4:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G6|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N10
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:4:REG0|p4~0_combout  = (\MEMWBREG|writeData [4] & ((\RegisterFile|G7|reg_loop:4:REG0|p4~0_combout ) # ((\RegisterFile|G7|reg_loop:4:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~5_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:4:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~5_combout ),
	.datac(\MEMWBREG|writeData [4]),
	.datad(\RegisterFile|G7|reg_loop:4:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:4:REG0|p4~0 .lut_mask = 16'hF0B0;
defparam \RegisterFile|G7|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N24
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:4:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~5_combout  & ((\RegisterFile|G7|reg_loop:4:REG0|p4~0_combout ) # (\RegisterFile|G7|reg_loop:4:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G7|reg_loop:4:REG0|p4~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:4:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:4:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \RegisterFile|G7|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N18
cycloneii_lcell_comb \RegisterFile|G7|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G7|reg_loop:4:REG0|p5~0_combout  = (!\RegisterFile|G7|reg_loop:4:REG0|p1~0_combout  & ((\RegisterFile|G7|reg_loop:4:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~5_combout  & !\RegisterFile|G7|reg_loop:4:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G7|reg_loop:4:REG0|p5~0_combout ),
	.datab(\RegisterFile|G7|reg_loop:4:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~5_combout ),
	.datad(\RegisterFile|G7|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G7|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G7|reg_loop:4:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G7|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N14
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:4:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:4:REG0|p1~0_combout ) # (\RegisterFile|G5|reg_loop:4:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G5|reg_loop:4:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:4:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G5|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N2
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:4:REG0|p4~0_combout  = (\MEMWBREG|writeData [4] & ((\RegisterFile|G5|reg_loop:4:REG0|p4~0_combout ) # ((\RegisterFile|G5|reg_loop:4:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:4:REG0|p4~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:4:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\MEMWBREG|writeData [4]),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:4:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G5|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N30
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:4:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:4:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:4:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~3_combout  & !\RegisterFile|G5|reg_loop:4:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:4:REG0|p1~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:4:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:4:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G5|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N26
cycloneii_lcell_comb \RegisterFile|G10|Mux11~0 (
// Equation(s):
// \RegisterFile|G10|Mux11~0_combout  = (\R2AD|out0[1]~0_combout  & ((\R2AD|out0[0]~1_combout ) # ((!\RegisterFile|G7|reg_loop:4:REG0|p5~0_combout )))) # (!\R2AD|out0[1]~0_combout  & (!\R2AD|out0[0]~1_combout  & 
// ((!\RegisterFile|G5|reg_loop:4:REG0|p5~0_combout ))))

	.dataa(\R2AD|out0[1]~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\RegisterFile|G7|reg_loop:4:REG0|p5~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:4:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux11~0 .lut_mask = 16'h8A9B;
defparam \RegisterFile|G10|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N28
cycloneii_lcell_comb \RegisterFile|G10|Mux11~1 (
// Equation(s):
// \RegisterFile|G10|Mux11~1_combout  = (\R2AD|out0[0]~1_combout  & ((\RegisterFile|G10|Mux11~0_combout  & (!\RegisterFile|G8|reg_loop:4:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux11~0_combout  & ((!\RegisterFile|G6|reg_loop:4:REG0|p5~0_combout ))))) # 
// (!\R2AD|out0[0]~1_combout  & (((\RegisterFile|G10|Mux11~0_combout ))))

	.dataa(\R2AD|out0[0]~1_combout ),
	.datab(\RegisterFile|G8|reg_loop:4:REG0|p5~0_combout ),
	.datac(\RegisterFile|G6|reg_loop:4:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux11~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux11~1 .lut_mask = 16'h770A;
defparam \RegisterFile|G10|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N0
cycloneii_lcell_comb \RegisterFile|G10|Mux11~3 (
// Equation(s):
// \RegisterFile|G10|Mux11~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\RegisterFile|G10|Mux11~2_combout  & (!\RegisterFile|G4|reg_loop:4:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux11~2_combout  & ((\RegisterFile|G10|Mux11~1_combout ))))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (((\RegisterFile|G10|Mux11~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:4:REG0|p5~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\RegisterFile|G10|Mux11~2_combout ),
	.datad(\RegisterFile|G10|Mux11~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux11~3 .lut_mask = 16'h7C70;
defparam \RegisterFile|G10|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N16
cycloneii_lcell_comb \RegisterFile|G10|Mux11~4 (
// Equation(s):
// \RegisterFile|G10|Mux11~4_combout  = (\RegisterFile|G10|Mux11~3_combout  & ((\IDEXREG|R2Reg_IDEX[13]~0_combout ) # ((\R2AD|out0[0]~1_combout ) # (\IDEXREG|R2Reg_IDEX[13]~1_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datad(\RegisterFile|G10|Mux11~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux11~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N17
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[4] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux11~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [4]));

// Location: LCCOMB_X16_Y18_N8
cycloneii_lcell_comb \EXMEMREG|R2Reg_EXMEM[4]~feeder (
// Equation(s):
// \EXMEMREG|R2Reg_EXMEM[4]~feeder_combout  = \IDEXREG|R2Reg_IDEX [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXREG|R2Reg_IDEX [4]),
	.cin(gnd),
	.combout(\EXMEMREG|R2Reg_EXMEM[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|R2Reg_EXMEM[4]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMREG|R2Reg_EXMEM[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N9
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMREG|R2Reg_EXMEM[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [4]));

// Location: LCCOMB_X9_Y24_N30
cycloneii_lcell_comb \RegisterFile|G10|Mux10~0 (
// Equation(s):
// \RegisterFile|G10|Mux10~0_combout  = (\R2AD|out0[1]~0_combout  & (\R2AD|out0[0]~1_combout )) # (!\R2AD|out0[1]~0_combout  & ((\R2AD|out0[0]~1_combout  & ((!\RegisterFile|G6|reg_loop:5:REG0|p5~0_combout ))) # (!\R2AD|out0[0]~1_combout  & 
// (!\RegisterFile|G5|reg_loop:5:REG0|p5~0_combout ))))

	.dataa(\R2AD|out0[1]~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\RegisterFile|G5|reg_loop:5:REG0|p5~0_combout ),
	.datad(\RegisterFile|G6|reg_loop:5:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux10~0 .lut_mask = 16'h89CD;
defparam \RegisterFile|G10|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N2
cycloneii_lcell_comb \RegisterFile|G10|Mux10~1 (
// Equation(s):
// \RegisterFile|G10|Mux10~1_combout  = (\R2AD|out0[1]~0_combout  & ((\RegisterFile|G10|Mux10~0_combout  & (!\RegisterFile|G8|reg_loop:5:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux10~0_combout  & ((!\RegisterFile|G7|reg_loop:5:REG0|p5~0_combout ))))) # 
// (!\R2AD|out0[1]~0_combout  & (((\RegisterFile|G10|Mux10~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:5:REG0|p5~0_combout ),
	.datab(\R2AD|out0[1]~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:5:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux10~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux10~1 .lut_mask = 16'h770C;
defparam \RegisterFile|G10|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N10
cycloneii_lcell_comb \RegisterFile|G10|Mux10~2 (
// Equation(s):
// \RegisterFile|G10|Mux10~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # ((\RegisterFile|G10|Mux10~1_combout )))) # (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & 
// (!\RegisterFile|G2|reg_loop:5:REG0|p5~0_combout )))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\RegisterFile|G2|reg_loop:5:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux10~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux10~2 .lut_mask = 16'hAB89;
defparam \RegisterFile|G10|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N20
cycloneii_lcell_comb \RegisterFile|G10|Mux10~3 (
// Equation(s):
// \RegisterFile|G10|Mux10~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((\RegisterFile|G10|Mux10~2_combout  & (!\RegisterFile|G4|reg_loop:5:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux10~2_combout  & ((!\RegisterFile|G3|reg_loop:5:REG0|p5~0_combout 
// ))))) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & (((\RegisterFile|G10|Mux10~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:5:REG0|p5~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\RegisterFile|G3|reg_loop:5:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux10~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux10~3 .lut_mask = 16'h770C;
defparam \RegisterFile|G10|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N22
cycloneii_lcell_comb \RegisterFile|G10|Mux10~4 (
// Equation(s):
// \RegisterFile|G10|Mux10~4_combout  = (\RegisterFile|G10|Mux10~3_combout  & ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # ((\IDEXREG|R2Reg_IDEX[13]~0_combout ) # (\R2AD|out0[0]~1_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\R2AD|out0[0]~1_combout ),
	.datad(\RegisterFile|G10|Mux10~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux10~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y24_N23
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[5] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux10~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [5]));

// Location: LCFF_X12_Y20_N31
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXREG|R2Reg_IDEX [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [5]));

// Location: LCCOMB_X12_Y18_N30
cycloneii_lcell_comb \EXMEMREG|R2Reg_EXMEM[6]~feeder (
// Equation(s):
// \EXMEMREG|R2Reg_EXMEM[6]~feeder_combout  = \IDEXREG|R2Reg_IDEX [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXREG|R2Reg_IDEX [6]),
	.cin(gnd),
	.combout(\EXMEMREG|R2Reg_EXMEM[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|R2Reg_EXMEM[6]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMREG|R2Reg_EXMEM[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y18_N31
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMREG|R2Reg_EXMEM[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [6]));

// Location: LCFF_X7_Y20_N17
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXREG|R2Reg_IDEX [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [7]));

// Location: LCFF_X12_Y19_N7
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXREG|R2Reg_IDEX [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [8]));

// Location: LCCOMB_X9_Y17_N12
cycloneii_lcell_comb \RegisterFile|G10|Mux6~0 (
// Equation(s):
// \RegisterFile|G10|Mux6~0_combout  = (\R2AD|out0[1]~0_combout  & (((\R2AD|out0[0]~1_combout )))) # (!\R2AD|out0[1]~0_combout  & ((\R2AD|out0[0]~1_combout  & ((!\RegisterFile|G6|reg_loop:9:REG0|p5~0_combout ))) # (!\R2AD|out0[0]~1_combout  & 
// (!\RegisterFile|G5|reg_loop:9:REG0|p5~0_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:9:REG0|p5~0_combout ),
	.datab(\R2AD|out0[1]~0_combout ),
	.datac(\R2AD|out0[0]~1_combout ),
	.datad(\RegisterFile|G6|reg_loop:9:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux6~0 .lut_mask = 16'hC1F1;
defparam \RegisterFile|G10|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N22
cycloneii_lcell_comb \RegisterFile|G10|Mux6~1 (
// Equation(s):
// \RegisterFile|G10|Mux6~1_combout  = (\R2AD|out0[1]~0_combout  & ((\RegisterFile|G10|Mux6~0_combout  & (!\RegisterFile|G8|reg_loop:9:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux6~0_combout  & ((!\RegisterFile|G7|reg_loop:9:REG0|p5~0_combout ))))) # 
// (!\R2AD|out0[1]~0_combout  & (((\RegisterFile|G10|Mux6~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:9:REG0|p5~0_combout ),
	.datab(\R2AD|out0[1]~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:9:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux6~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux6~1 .lut_mask = 16'h770C;
defparam \RegisterFile|G10|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N6
cycloneii_lcell_comb \RegisterFile|G10|Mux6~2 (
// Equation(s):
// \RegisterFile|G10|Mux6~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # ((\RegisterFile|G10|Mux6~1_combout )))) # (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & 
// (!\RegisterFile|G2|reg_loop:9:REG0|p5~0_combout )))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\RegisterFile|G2|reg_loop:9:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux6~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux6~2 .lut_mask = 16'hAB89;
defparam \RegisterFile|G10|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N28
cycloneii_lcell_comb \RegisterFile|G10|Mux6~3 (
// Equation(s):
// \RegisterFile|G10|Mux6~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((\RegisterFile|G10|Mux6~2_combout  & (!\RegisterFile|G4|reg_loop:9:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux6~2_combout  & ((!\RegisterFile|G3|reg_loop:9:REG0|p5~0_combout 
// ))))) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & (((\RegisterFile|G10|Mux6~2_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\RegisterFile|G4|reg_loop:9:REG0|p5~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:9:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux6~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux6~3 .lut_mask = 16'h770A;
defparam \RegisterFile|G10|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N24
cycloneii_lcell_comb \RegisterFile|G10|Mux6~4 (
// Equation(s):
// \RegisterFile|G10|Mux6~4_combout  = (\RegisterFile|G10|Mux6~3_combout  & ((\IDEXREG|R2Reg_IDEX[13]~1_combout ) # ((\IDEXREG|R2Reg_IDEX[13]~0_combout ) # (\R2AD|out0[0]~1_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\R2AD|out0[0]~1_combout ),
	.datad(\RegisterFile|G10|Mux6~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux6~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y17_N25
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[9] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux6~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [9]));

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \EXMEMREG|R2Reg_EXMEM[9]~feeder (
// Equation(s):
// \EXMEMREG|R2Reg_EXMEM[9]~feeder_combout  = \IDEXREG|R2Reg_IDEX [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXREG|R2Reg_IDEX [9]),
	.cin(gnd),
	.combout(\EXMEMREG|R2Reg_EXMEM[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|R2Reg_EXMEM[9]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMREG|R2Reg_EXMEM[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N25
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMREG|R2Reg_EXMEM[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [9]));

// Location: LCFF_X14_Y19_N13
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXREG|R2Reg_IDEX [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [10]));

// Location: LCFF_X12_Y21_N1
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXREG|R2Reg_IDEX [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [11]));

// Location: LCFF_X15_Y21_N1
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXREG|R2Reg_IDEX [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [12]));

// Location: LCFF_X14_Y19_N25
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXREG|R2Reg_IDEX [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [13]));

// Location: LCCOMB_X6_Y18_N16
cycloneii_lcell_comb \EXMEMREG|R2Reg_EXMEM[14]~feeder (
// Equation(s):
// \EXMEMREG|R2Reg_EXMEM[14]~feeder_combout  = \IDEXREG|R2Reg_IDEX [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXREG|R2Reg_IDEX [14]),
	.cin(gnd),
	.combout(\EXMEMREG|R2Reg_EXMEM[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMREG|R2Reg_EXMEM[14]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMREG|R2Reg_EXMEM[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y18_N17
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMREG|R2Reg_EXMEM[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [14]));

// Location: LCCOMB_X9_Y22_N10
cycloneii_lcell_comb \RegisterFile|G10|Mux0~0 (
// Equation(s):
// \RegisterFile|G10|Mux0~0_combout  = (\R2AD|out0[0]~1_combout  & (((\R2AD|out0[1]~0_combout )) # (!\RegisterFile|G6|reg_loop:15:REG0|p5~0_combout ))) # (!\R2AD|out0[0]~1_combout  & (((!\R2AD|out0[1]~0_combout  & 
// !\RegisterFile|G5|reg_loop:15:REG0|p5~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:15:REG0|p5~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\R2AD|out0[1]~0_combout ),
	.datad(\RegisterFile|G5|reg_loop:15:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux0~0 .lut_mask = 16'hC4C7;
defparam \RegisterFile|G10|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N26
cycloneii_lcell_comb \RegisterFile|G10|Mux0~1 (
// Equation(s):
// \RegisterFile|G10|Mux0~1_combout  = (\R2AD|out0[1]~0_combout  & ((\RegisterFile|G10|Mux0~0_combout  & (!\RegisterFile|G8|reg_loop:15:REG0|p5~0_combout )) # (!\RegisterFile|G10|Mux0~0_combout  & ((!\RegisterFile|G7|reg_loop:15:REG0|p5~0_combout ))))) # 
// (!\R2AD|out0[1]~0_combout  & (((\RegisterFile|G10|Mux0~0_combout ))))

	.dataa(\R2AD|out0[1]~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:15:REG0|p5~0_combout ),
	.datac(\RegisterFile|G7|reg_loop:15:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux0~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux0~1 .lut_mask = 16'h770A;
defparam \RegisterFile|G10|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N0
cycloneii_lcell_comb \RegisterFile|G10|Mux0~2 (
// Equation(s):
// \RegisterFile|G10|Mux0~2_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & (\IDEXREG|R2Reg_IDEX[13]~0_combout )) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((\IDEXREG|R2Reg_IDEX[13]~0_combout  & ((\RegisterFile|G10|Mux0~1_combout ))) # 
// (!\IDEXREG|R2Reg_IDEX[13]~0_combout  & (!\RegisterFile|G2|reg_loop:15:REG0|p5~0_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:15:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux0~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux0~2 .lut_mask = 16'hCD89;
defparam \RegisterFile|G10|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N6
cycloneii_lcell_comb \RegisterFile|G10|Mux0~3 (
// Equation(s):
// \RegisterFile|G10|Mux0~3_combout  = (\IDEXREG|R2Reg_IDEX[13]~1_combout  & ((\RegisterFile|G10|Mux0~2_combout  & ((!\RegisterFile|G4|reg_loop:15:REG0|p5~0_combout ))) # (!\RegisterFile|G10|Mux0~2_combout  & (!\RegisterFile|G3|reg_loop:15:REG0|p5~0_combout 
// )))) # (!\IDEXREG|R2Reg_IDEX[13]~1_combout  & (((\RegisterFile|G10|Mux0~2_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:15:REG0|p5~0_combout ),
	.datab(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datac(\RegisterFile|G4|reg_loop:15:REG0|p5~0_combout ),
	.datad(\RegisterFile|G10|Mux0~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux0~3 .lut_mask = 16'h3F44;
defparam \RegisterFile|G10|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N18
cycloneii_lcell_comb \RegisterFile|G10|Mux0~4 (
// Equation(s):
// \RegisterFile|G10|Mux0~4_combout  = (\RegisterFile|G10|Mux0~3_combout  & ((\IDEXREG|R2Reg_IDEX[13]~0_combout ) # ((\R2AD|out0[0]~1_combout ) # (\IDEXREG|R2Reg_IDEX[13]~1_combout ))))

	.dataa(\IDEXREG|R2Reg_IDEX[13]~0_combout ),
	.datab(\R2AD|out0[0]~1_combout ),
	.datac(\IDEXREG|R2Reg_IDEX[13]~1_combout ),
	.datad(\RegisterFile|G10|Mux0~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G10|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G10|Mux0~4 .lut_mask = 16'hFE00;
defparam \RegisterFile|G10|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y22_N19
cycloneii_lcell_ff \IDEXREG|R2Reg_IDEX[15] (
	.clk(\clock~combout ),
	.datain(\RegisterFile|G10|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXREG|R2Reg_IDEX [15]));

// Location: LCFF_X6_Y18_N23
cycloneii_lcell_ff \EXMEMREG|R2Reg_EXMEM[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXREG|R2Reg_IDEX [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|R2Reg_EXMEM [15]));

// Location: LCCOMB_X15_Y19_N6
cycloneii_lcell_comb \ALU16|A7|M36|M13|or_loop:0:OR160|out1~0 (
// Equation(s):
// \ALU16|A7|M36|M13|or_loop:0:OR160|out1~0_combout  = (\IDEXREG|ALUFunc_IDEX [1] & ((\ALUInput2|out0 [0] $ (\ALUInput1|out0 [0])))) # (!\IDEXREG|ALUFunc_IDEX [1] & ((\IDEXREG|ALUFunc_IDEX [0] & ((\ALUInput2|out0 [0]) # (\ALUInput1|out0 [0]))) # 
// (!\IDEXREG|ALUFunc_IDEX [0] & (\ALUInput2|out0 [0] & \ALUInput1|out0 [0]))))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(\IDEXREG|ALUFunc_IDEX [0]),
	.datac(\ALUInput2|out0 [0]),
	.datad(\ALUInput1|out0 [0]),
	.cin(gnd),
	.combout(\ALU16|A7|M36|M13|or_loop:0:OR160|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M36|M13|or_loop:0:OR160|out1~0 .lut_mask = 16'h5EE0;
defparam \ALU16|A7|M36|M13|or_loop:0:OR160|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneii_lcell_comb \ALU16|A7|M36|M13|or_loop:0:OR160|out1~1 (
// Equation(s):
// \ALU16|A7|M36|M13|or_loop:0:OR160|out1~1_combout  = (\IDEXREG|ALUFunc_IDEX [2] & (\IDEXREG|ALUFunc_IDEX [1])) # (!\IDEXREG|ALUFunc_IDEX [2] & ((\ALU16|A7|M36|M13|or_loop:0:OR160|out1~0_combout )))

	.dataa(\IDEXREG|ALUFunc_IDEX [1]),
	.datab(vcc),
	.datac(\IDEXREG|ALUFunc_IDEX [2]),
	.datad(\ALU16|A7|M36|M13|or_loop:0:OR160|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A7|M36|M13|or_loop:0:OR160|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M36|M13|or_loop:0:OR160|out1~1 .lut_mask = 16'hAFA0;
defparam \ALU16|A7|M36|M13|or_loop:0:OR160|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneii_lcell_comb \ALU16|A6|nor_loop:3:NOT162|out1~0 (
// Equation(s):
// \ALU16|A6|nor_loop:3:NOT162|out1~0_combout  = (!\ALUInput1|out0 [12] & ((\ALUInput1|out0 [13]) # ((!\ALUInput1|out0 [14] & !\ALUInput1|out0 [15]))))

	.dataa(\ALUInput1|out0 [13]),
	.datab(\ALUInput1|out0 [12]),
	.datac(\ALUInput1|out0 [14]),
	.datad(\ALUInput1|out0 [15]),
	.cin(gnd),
	.combout(\ALU16|A6|nor_loop:3:NOT162|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A6|nor_loop:3:NOT162|out1~0 .lut_mask = 16'h2223;
defparam \ALU16|A6|nor_loop:3:NOT162|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneii_lcell_comb \ALU16|A6|nor_loop:3:NOT162|out1~1 (
// Equation(s):
// \ALU16|A6|nor_loop:3:NOT162|out1~1_combout  = (\ALUInput1|out0 [9]) # ((!\ALUInput1|out0 [10] & ((\ALUInput1|out0 [11]) # (\ALU16|A6|nor_loop:3:NOT162|out1~0_combout ))))

	.dataa(\ALUInput1|out0 [9]),
	.datab(\ALUInput1|out0 [11]),
	.datac(\ALUInput1|out0 [10]),
	.datad(\ALU16|A6|nor_loop:3:NOT162|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU16|A6|nor_loop:3:NOT162|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A6|nor_loop:3:NOT162|out1~1 .lut_mask = 16'hAFAE;
defparam \ALU16|A6|nor_loop:3:NOT162|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneii_lcell_comb \ALU16|A6|nor_loop:3:NOT162|out1~2 (
// Equation(s):
// \ALU16|A6|nor_loop:3:NOT162|out1~2_combout  = (!\ALUInput1|out0 [6] & ((\ALUInput1|out0 [7]) # ((!\ALUInput1|out0 [8] & \ALU16|A6|nor_loop:3:NOT162|out1~1_combout ))))

	.dataa(\ALUInput1|out0 [7]),
	.datab(\ALUInput1|out0 [8]),
	.datac(\ALUInput1|out0 [6]),
	.datad(\ALU16|A6|nor_loop:3:NOT162|out1~1_combout ),
	.cin(gnd),
	.combout(\ALU16|A6|nor_loop:3:NOT162|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A6|nor_loop:3:NOT162|out1~2 .lut_mask = 16'h0B0A;
defparam \ALU16|A6|nor_loop:3:NOT162|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneii_lcell_comb \ALU16|A6|nor_loop:3:NOT162|out1~3 (
// Equation(s):
// \ALU16|A6|nor_loop:3:NOT162|out1~3_combout  = (\ALUInput1|out0 [3]) # ((!\ALUInput1|out0 [4] & ((\ALUInput1|out0 [5]) # (\ALU16|A6|nor_loop:3:NOT162|out1~2_combout ))))

	.dataa(\ALUInput1|out0 [5]),
	.datab(\ALUInput1|out0 [4]),
	.datac(\ALUInput1|out0 [3]),
	.datad(\ALU16|A6|nor_loop:3:NOT162|out1~2_combout ),
	.cin(gnd),
	.combout(\ALU16|A6|nor_loop:3:NOT162|out1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A6|nor_loop:3:NOT162|out1~3 .lut_mask = 16'hF3F2;
defparam \ALU16|A6|nor_loop:3:NOT162|out1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneii_lcell_comb \ALU16|A7|M36|M13|or_loop:0:OR160|out1~2 (
// Equation(s):
// \ALU16|A7|M36|M13|or_loop:0:OR160|out1~2_combout  = (\ALUInput1|out0 [1]) # ((!\ALUInput1|out0 [2] & \ALU16|A6|nor_loop:3:NOT162|out1~3_combout ))

	.dataa(\ALUInput1|out0 [2]),
	.datab(vcc),
	.datac(\ALUInput1|out0 [1]),
	.datad(\ALU16|A6|nor_loop:3:NOT162|out1~3_combout ),
	.cin(gnd),
	.combout(\ALU16|A7|M36|M13|or_loop:0:OR160|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M36|M13|or_loop:0:OR160|out1~2 .lut_mask = 16'hF5F0;
defparam \ALU16|A7|M36|M13|or_loop:0:OR160|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
cycloneii_lcell_comb \ALU16|A7|M36|M13|or_loop:0:OR160|out1~3 (
// Equation(s):
// \ALU16|A7|M36|M13|or_loop:0:OR160|out1~3_combout  = (\ALUInput1|out0 [0] & (\IDEXREG|ALUFunc_IDEX [0])) # (!\ALUInput1|out0 [0] & ((\IDEXREG|ALUFunc_IDEX [0] & ((!\ALU16|A7|M36|M13|or_loop:0:OR160|out1~1_combout ))) # (!\IDEXREG|ALUFunc_IDEX [0] & 
// (\ALU16|A7|M36|M13|or_loop:0:OR160|out1~2_combout  & \ALU16|A7|M36|M13|or_loop:0:OR160|out1~1_combout ))))

	.dataa(\ALUInput1|out0 [0]),
	.datab(\IDEXREG|ALUFunc_IDEX [0]),
	.datac(\ALU16|A7|M36|M13|or_loop:0:OR160|out1~2_combout ),
	.datad(\ALU16|A7|M36|M13|or_loop:0:OR160|out1~1_combout ),
	.cin(gnd),
	.combout(\ALU16|A7|M36|M13|or_loop:0:OR160|out1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M36|M13|or_loop:0:OR160|out1~3 .lut_mask = 16'h98CC;
defparam \ALU16|A7|M36|M13|or_loop:0:OR160|out1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneii_lcell_comb \ALU16|A7|M36|M13|or_loop:0:OR160|out1~4 (
// Equation(s):
// \ALU16|A7|M36|M13|or_loop:0:OR160|out1~4_combout  = (\IDEXREG|ALUFunc_IDEX [2] & (\ALU16|A7|M36|M13|or_loop:0:OR160|out1~3_combout  & ((\ALU16|A7|M36|M13|or_loop:0:OR160|out1~1_combout ) # (!\ALUInput1|out0 [15])))) # (!\IDEXREG|ALUFunc_IDEX [2] & 
// (\ALU16|A7|M36|M13|or_loop:0:OR160|out1~1_combout ))

	.dataa(\IDEXREG|ALUFunc_IDEX [2]),
	.datab(\ALU16|A7|M36|M13|or_loop:0:OR160|out1~1_combout ),
	.datac(\ALU16|A7|M36|M13|or_loop:0:OR160|out1~3_combout ),
	.datad(\ALUInput1|out0 [15]),
	.cin(gnd),
	.combout(\ALU16|A7|M36|M13|or_loop:0:OR160|out1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU16|A7|M36|M13|or_loop:0:OR160|out1~4 .lut_mask = 16'hC4E4;
defparam \ALU16|A7|M36|M13|or_loop:0:OR160|out1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N15
cycloneii_lcell_ff \EXMEMREG|Result_EXMEM[0] (
	.clk(\clock~combout ),
	.datain(\ALU16|A7|M36|M13|or_loop:0:OR160|out1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMREG|Result_EXMEM [0]));

// Location: LCCOMB_X19_Y20_N0
cycloneii_lcell_comb \JR|Mux9~0 (
// Equation(s):
// \JR|Mux9~0_combout  = (\Controller|isJumpD~combout  & ((\IDEXREG|jumpShortAddress_IDEX [6]))) # (!\Controller|isJumpD~combout  & (\IFIDREG|outPC [6]))

	.dataa(vcc),
	.datab(\IFIDREG|outPC [6]),
	.datac(\Controller|isJumpD~combout ),
	.datad(\IDEXREG|jumpShortAddress_IDEX [6]),
	.cin(gnd),
	.combout(\JR|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux9~0 .lut_mask = 16'hFC0C;
defparam \JR|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N1
cycloneii_lcell_ff \PC|Output[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [6]));

// Location: LCCOMB_X19_Y20_N28
cycloneii_lcell_comb \JR|Mux3~0 (
// Equation(s):
// \JR|Mux3~0_combout  = (!\Controller|isJumpD~combout  & \IFIDREG|outPC [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Controller|isJumpD~combout ),
	.datad(\IFIDREG|outPC [12]),
	.cin(gnd),
	.combout(\JR|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux3~0 .lut_mask = 16'h0F00;
defparam \JR|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N29
cycloneii_lcell_ff \PC|Output[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [12]));

// Location: LCCOMB_X18_Y20_N10
cycloneii_lcell_comb \JR|Mux1~0 (
// Equation(s):
// \JR|Mux1~0_combout  = (\IFIDREG|outPC [14] & !\Controller|isJumpD~combout )

	.dataa(vcc),
	.datab(\IFIDREG|outPC [14]),
	.datac(\Controller|isJumpD~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\JR|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux1~0 .lut_mask = 16'h0C0C;
defparam \JR|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N11
cycloneii_lcell_ff \PC|Output[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [14]));

// Location: LCCOMB_X12_Y18_N28
cycloneii_lcell_comb \IFIDREG|Add0~28 (
// Equation(s):
// \IFIDREG|Add0~28_combout  = \IFIDREG|Add0~27  $ (!\PC|Output [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC|Output [15]),
	.cin(\IFIDREG|Add0~27 ),
	.combout(\IFIDREG|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDREG|Add0~28 .lut_mask = 16'hF00F;
defparam \IFIDREG|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N18
cycloneii_lcell_comb \IFIDREG|outPC[15] (
// Equation(s):
// \IFIDREG|outPC [15] = (\clock~combout  & ((\IFIDREG|Add0~28_combout ))) # (!\clock~combout  & (\IFIDREG|outPC [15]))

	.dataa(vcc),
	.datab(\IFIDREG|outPC [15]),
	.datac(\IFIDREG|Add0~28_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\IFIDREG|outPC [15]),
	.cout());
// synopsys translate_off
defparam \IFIDREG|outPC[15] .lut_mask = 16'hF0CC;
defparam \IFIDREG|outPC[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneii_lcell_comb \JR|Mux0~0 (
// Equation(s):
// \JR|Mux0~0_combout  = (!\Controller|isJumpD~combout  & \IFIDREG|outPC [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Controller|isJumpD~combout ),
	.datad(\IFIDREG|outPC [15]),
	.cin(gnd),
	.combout(\JR|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \JR|Mux0~0 .lut_mask = 16'h0F00;
defparam \JR|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N21
cycloneii_lcell_ff \PC|Output[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\JR|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb1out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|Output [15]));

// Location: LCCOMB_X11_Y19_N6
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:8:REG0|p4~0_combout  = (\MEMWBREG|writeData [8] & ((\RegisterFile|G2|reg_loop:8:REG0|p1~0_combout ) # ((\RegisterFile|G2|reg_loop:8:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:8:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~0_combout ),
	.datac(\MEMWBREG|writeData [8]),
	.datad(\RegisterFile|G2|reg_loop:8:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:8:REG0|p4~0 .lut_mask = 16'hF0B0;
defparam \RegisterFile|G2|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N24
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:8:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~0_combout  & ((\RegisterFile|G2|reg_loop:8:REG0|p1~0_combout ) # (\RegisterFile|G2|reg_loop:8:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G2|reg_loop:8:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G2|reg_loop:8:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:8:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \RegisterFile|G2|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneii_lcell_comb \RegisterFile|G2|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G2|reg_loop:8:REG0|p5~0_combout  = (!\RegisterFile|G2|reg_loop:8:REG0|p1~0_combout  & ((\RegisterFile|G2|reg_loop:8:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~0_combout  & !\RegisterFile|G2|reg_loop:8:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G2|reg_loop:8:REG0|p5~0_combout ),
	.datab(\RegisterFile|G0|Mux3~0_combout ),
	.datac(\RegisterFile|G2|reg_loop:8:REG0|p1~0_combout ),
	.datad(\RegisterFile|G2|reg_loop:8:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G2|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G2|reg_loop:8:REG0|p5~0 .lut_mask = 16'h0A0E;
defparam \RegisterFile|G2|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N24
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:6:REG0|p4~0_combout  = (\MEMWBREG|writeData [6] & ((\RegisterFile|G3|reg_loop:6:REG0|p1~0_combout ) # ((\RegisterFile|G3|reg_loop:6:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:6:REG0|p1~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:6:REG0|p4~0_combout ),
	.datac(\MEMWBREG|writeData [6]),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:6:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \RegisterFile|G3|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:6:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:6:REG0|p1~0_combout ) # (\RegisterFile|G3|reg_loop:6:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G3|reg_loop:6:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~1_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G3|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:6:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \RegisterFile|G3|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:6:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:6:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:6:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~1_combout  & !\RegisterFile|G3|reg_loop:6:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:6:REG0|p5~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:6:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~1_combout ),
	.datad(\RegisterFile|G3|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:6:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G3|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N16
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:15:REG0|p4~0_combout  = (\MEMWBREG|writeData [15] & ((\RegisterFile|G3|reg_loop:15:REG0|p4~0_combout ) # ((\RegisterFile|G3|reg_loop:15:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:15:REG0|p4~0_combout ),
	.datab(\MEMWBREG|writeData [15]),
	.datac(\RegisterFile|G3|reg_loop:15:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:15:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \RegisterFile|G3|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N8
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:15:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~1_combout  & ((\RegisterFile|G3|reg_loop:15:REG0|p1~0_combout ) # (\RegisterFile|G3|reg_loop:15:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G3|reg_loop:15:REG0|p1~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:15:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:15:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \RegisterFile|G3|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N20
cycloneii_lcell_comb \RegisterFile|G3|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G3|reg_loop:15:REG0|p5~0_combout  = (!\RegisterFile|G3|reg_loop:15:REG0|p1~0_combout  & ((\RegisterFile|G3|reg_loop:15:REG0|p5~0_combout ) # ((!\RegisterFile|G3|reg_loop:15:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~1_combout ))))

	.dataa(\RegisterFile|G3|reg_loop:15:REG0|p5~0_combout ),
	.datab(\RegisterFile|G3|reg_loop:15:REG0|p1~0_combout ),
	.datac(\RegisterFile|G3|reg_loop:15:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G3|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G3|reg_loop:15:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G3|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N8
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:1:REG0|p4~0_combout  = (\MEMWBREG|writeData [1] & ((\RegisterFile|G4|reg_loop:1:REG0|p1~0_combout ) # ((\RegisterFile|G4|reg_loop:1:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\MEMWBREG|writeData [1]),
	.datab(\RegisterFile|G4|reg_loop:1:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:1:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \RegisterFile|G4|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N26
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:1:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:1:REG0|p1~0_combout ) # (\RegisterFile|G4|reg_loop:1:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G0|Mux3~2_combout ),
	.datab(\RegisterFile|G4|reg_loop:1:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G4|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:1:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \RegisterFile|G4|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N16
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:1:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:1:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:1:REG0|p5~0_combout ) # ((!\RegisterFile|G4|reg_loop:1:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:1:REG0|p5~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:1:REG0|p1~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:1:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:1:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G4|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N6
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:4:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:4:REG0|p4~0_combout ) # (\RegisterFile|G4|reg_loop:4:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G4|reg_loop:4:REG0|p4~0_combout ),
	.datab(\RegisterFile|G0|Mux3~2_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G4|reg_loop:4:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:4:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \RegisterFile|G4|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N0
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:4:REG0|p4~0_combout  = (\MEMWBREG|writeData [4] & ((\RegisterFile|G4|reg_loop:4:REG0|p1~0_combout ) # ((\RegisterFile|G4|reg_loop:4:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\MEMWBREG|writeData [4]),
	.datab(\RegisterFile|G4|reg_loop:4:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:4:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \RegisterFile|G4|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N22
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:4:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:4:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:4:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~2_combout  & !\RegisterFile|G4|reg_loop:4:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:4:REG0|p1~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:4:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:4:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G4|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N30
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:5:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:5:REG0|p4~0_combout ) # (\RegisterFile|G4|reg_loop:5:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G4|reg_loop:5:REG0|p4~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:5:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:5:REG0|p1~0 .lut_mask = 16'hEE00;
defparam \RegisterFile|G4|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N24
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:5:REG0|p4~0_combout  = (\MEMWBREG|writeData [5] & (((\RegisterFile|G4|reg_loop:5:REG0|p1~0_combout ) # (\RegisterFile|G4|reg_loop:5:REG0|p4~0_combout )) # (!\RegisterFile|G0|Mux3~2_combout )))

	.dataa(\RegisterFile|G0|Mux3~2_combout ),
	.datab(\RegisterFile|G4|reg_loop:5:REG0|p1~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:5:REG0|p4~0_combout ),
	.datad(\MEMWBREG|writeData [5]),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:5:REG0|p4~0 .lut_mask = 16'hFD00;
defparam \RegisterFile|G4|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N20
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:5:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:5:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:5:REG0|p5~0_combout ) # ((!\RegisterFile|G4|reg_loop:5:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:5:REG0|p5~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:5:REG0|p1~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:5:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:5:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G4|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N24
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:7:REG0|p4~0_combout  = (\MEMWBREG|writeData [7] & (((\RegisterFile|G4|reg_loop:7:REG0|p4~0_combout ) # (\RegisterFile|G4|reg_loop:7:REG0|p1~0_combout )) # (!\RegisterFile|G0|Mux3~2_combout )))

	.dataa(\RegisterFile|G0|Mux3~2_combout ),
	.datab(\RegisterFile|G4|reg_loop:7:REG0|p4~0_combout ),
	.datac(\RegisterFile|G4|reg_loop:7:REG0|p1~0_combout ),
	.datad(\MEMWBREG|writeData [7]),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:7:REG0|p4~0 .lut_mask = 16'hFD00;
defparam \RegisterFile|G4|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N30
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:7:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:7:REG0|p4~0_combout ) # (\RegisterFile|G4|reg_loop:7:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G4|reg_loop:7:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:7:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:7:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G4|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N24
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:7:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:7:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:7:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~2_combout  & !\RegisterFile|G4|reg_loop:7:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:7:REG0|p5~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:7:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:7:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:7:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G4|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:8:REG0|p4~0_combout  = (\MEMWBREG|writeData [8] & ((\RegisterFile|G4|reg_loop:8:REG0|p1~0_combout ) # ((\RegisterFile|G4|reg_loop:8:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~2_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:8:REG0|p1~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:8:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\MEMWBREG|writeData [8]),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:8:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G4|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:8:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~2_combout  & ((\RegisterFile|G4|reg_loop:8:REG0|p4~0_combout ) # (\RegisterFile|G4|reg_loop:8:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G4|reg_loop:8:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:8:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:8:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G4|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneii_lcell_comb \RegisterFile|G4|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G4|reg_loop:8:REG0|p5~0_combout  = (!\RegisterFile|G4|reg_loop:8:REG0|p1~0_combout  & ((\RegisterFile|G4|reg_loop:8:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~2_combout  & !\RegisterFile|G4|reg_loop:8:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G4|reg_loop:8:REG0|p5~0_combout ),
	.datab(\RegisterFile|G4|reg_loop:8:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~2_combout ),
	.datad(\RegisterFile|G4|reg_loop:8:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G4|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G4|reg_loop:8:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G4|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:8:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~3_combout  & ((\RegisterFile|G5|reg_loop:8:REG0|p4~0_combout ) # (\RegisterFile|G5|reg_loop:8:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G5|reg_loop:8:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\RegisterFile|G5|reg_loop:8:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:8:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \RegisterFile|G5|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:8:REG0|p4~0_combout  = (\MEMWBREG|writeData [8] & ((\RegisterFile|G5|reg_loop:8:REG0|p4~0_combout ) # ((\RegisterFile|G5|reg_loop:8:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:8:REG0|p4~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:8:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~3_combout ),
	.datad(\MEMWBREG|writeData [8]),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:8:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G5|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneii_lcell_comb \RegisterFile|G5|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G5|reg_loop:8:REG0|p5~0_combout  = (!\RegisterFile|G5|reg_loop:8:REG0|p1~0_combout  & ((\RegisterFile|G5|reg_loop:8:REG0|p5~0_combout ) # ((!\RegisterFile|G5|reg_loop:8:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~3_combout ))))

	.dataa(\RegisterFile|G5|reg_loop:8:REG0|p5~0_combout ),
	.datab(\RegisterFile|G5|reg_loop:8:REG0|p1~0_combout ),
	.datac(\RegisterFile|G5|reg_loop:8:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G5|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G5|reg_loop:8:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G5|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N26
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:2:REG0|p4~0_combout  = (\MEMWBREG|writeData [2] & ((\RegisterFile|G6|reg_loop:2:REG0|p1~0_combout ) # ((\RegisterFile|G6|reg_loop:2:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~4_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:2:REG0|p1~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:2:REG0|p4~0_combout ),
	.datac(\MEMWBREG|writeData [2]),
	.datad(\RegisterFile|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:2:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \RegisterFile|G6|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N6
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:2:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~4_combout  & ((\RegisterFile|G6|reg_loop:2:REG0|p1~0_combout ) # (\RegisterFile|G6|reg_loop:2:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G6|reg_loop:2:REG0|p1~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:2:REG0|p4~0_combout ),
	.datac(vcc),
	.datad(\RegisterFile|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:2:REG0|p1~0 .lut_mask = 16'hEE00;
defparam \RegisterFile|G6|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N12
cycloneii_lcell_comb \RegisterFile|G6|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G6|reg_loop:2:REG0|p5~0_combout  = (!\RegisterFile|G6|reg_loop:2:REG0|p1~0_combout  & ((\RegisterFile|G6|reg_loop:2:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~4_combout  & !\RegisterFile|G6|reg_loop:2:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G6|reg_loop:2:REG0|p5~0_combout ),
	.datab(\RegisterFile|G6|reg_loop:2:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~4_combout ),
	.datad(\RegisterFile|G6|reg_loop:2:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G6|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G6|reg_loop:2:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G6|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N12
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:5:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:5:REG0|p4~0_combout ) # (\RegisterFile|G8|reg_loop:5:REG0|p1~0_combout )))

	.dataa(\RegisterFile|G8|reg_loop:5:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G8|reg_loop:5:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:5:REG0|p1~0 .lut_mask = 16'hFA00;
defparam \RegisterFile|G8|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N24
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:5:REG0|p4~0_combout  = (\MEMWBREG|writeData [5] & ((\RegisterFile|G8|reg_loop:5:REG0|p4~0_combout ) # ((\RegisterFile|G8|reg_loop:5:REG0|p1~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:5:REG0|p4~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:5:REG0|p1~0_combout ),
	.datac(\MEMWBREG|writeData [5]),
	.datad(\RegisterFile|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:5:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \RegisterFile|G8|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N6
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:5:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:5:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:5:REG0|p5~0_combout ) # ((!\RegisterFile|G8|reg_loop:5:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:5:REG0|p5~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:5:REG0|p1~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:5:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:5:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G8|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N8
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:9:REG0|p4~0_combout  = (\MEMWBREG|writeData [9] & ((\RegisterFile|G8|reg_loop:9:REG0|p1~0_combout ) # ((\RegisterFile|G8|reg_loop:9:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:9:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~6_combout ),
	.datac(\MEMWBREG|writeData [9]),
	.datad(\RegisterFile|G8|reg_loop:9:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:9:REG0|p4~0 .lut_mask = 16'hF0B0;
defparam \RegisterFile|G8|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N10
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:9:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:9:REG0|p1~0_combout ) # (\RegisterFile|G8|reg_loop:9:REG0|p4~0_combout )))

	.dataa(\RegisterFile|G8|reg_loop:9:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\RegisterFile|G8|reg_loop:9:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:9:REG0|p1~0 .lut_mask = 16'hFA00;
defparam \RegisterFile|G8|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N30
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:9:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:9:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:9:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~6_combout  & !\RegisterFile|G8|reg_loop:9:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:9:REG0|p1~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:9:REG0|p5~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:9:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:9:REG0|p5~0 .lut_mask = 16'h4454;
defparam \RegisterFile|G8|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N2
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:10:REG0|p4~0_combout  = (\MEMWBREG|writeData [10] & ((\RegisterFile|G8|reg_loop:10:REG0|p1~0_combout ) # ((\RegisterFile|G8|reg_loop:10:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:10:REG0|p1~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:10:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\MEMWBREG|writeData [10]),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:10:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G8|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N4
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:10:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:10:REG0|p1~0_combout ) # (\RegisterFile|G8|reg_loop:10:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G0|Mux3~6_combout ),
	.datac(\RegisterFile|G8|reg_loop:10:REG0|p1~0_combout ),
	.datad(\RegisterFile|G8|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:10:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \RegisterFile|G8|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N20
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:10:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:10:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:10:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~6_combout  & !\RegisterFile|G8|reg_loop:10:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:10:REG0|p5~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:10:REG0|p1~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:10:REG0|p5~0 .lut_mask = 16'h2232;
defparam \RegisterFile|G8|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N28
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:12:REG0|p4~0_combout  = (\MEMWBREG|writeData [12] & ((\RegisterFile|G8|reg_loop:12:REG0|p1~0_combout ) # ((\RegisterFile|G8|reg_loop:12:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:12:REG0|p1~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:12:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\MEMWBREG|writeData [12]),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:12:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \RegisterFile|G8|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N4
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:12:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:12:REG0|p4~0_combout ) # (\RegisterFile|G8|reg_loop:12:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G8|reg_loop:12:REG0|p4~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:12:REG0|p1~0_combout ),
	.datad(\RegisterFile|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:12:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \RegisterFile|G8|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N30
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:12:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:12:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:12:REG0|p5~0_combout ) # ((\RegisterFile|G0|Mux3~6_combout  & !\RegisterFile|G8|reg_loop:12:REG0|p4~0_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:12:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~6_combout ),
	.datac(\RegisterFile|G8|reg_loop:12:REG0|p5~0_combout ),
	.datad(\RegisterFile|G8|reg_loop:12:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:12:REG0|p5~0 .lut_mask = 16'h5054;
defparam \RegisterFile|G8|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N8
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:14:REG0|p4~0_combout  = (\MEMWBREG|writeData [14] & ((\RegisterFile|G8|reg_loop:14:REG0|p1~0_combout ) # ((\RegisterFile|G8|reg_loop:14:REG0|p4~0_combout ) # (!\RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:14:REG0|p1~0_combout ),
	.datab(\RegisterFile|G0|Mux3~6_combout ),
	.datac(\RegisterFile|G8|reg_loop:14:REG0|p4~0_combout ),
	.datad(\MEMWBREG|writeData [14]),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:14:REG0|p4~0 .lut_mask = 16'hFB00;
defparam \RegisterFile|G8|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N0
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:14:REG0|p1~0_combout  = (\RegisterFile|G0|Mux3~6_combout  & ((\RegisterFile|G8|reg_loop:14:REG0|p4~0_combout ) # (\RegisterFile|G8|reg_loop:14:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\RegisterFile|G8|reg_loop:14:REG0|p4~0_combout ),
	.datac(\RegisterFile|G0|Mux3~6_combout ),
	.datad(\RegisterFile|G8|reg_loop:14:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:14:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \RegisterFile|G8|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N2
cycloneii_lcell_comb \RegisterFile|G8|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \RegisterFile|G8|reg_loop:14:REG0|p5~0_combout  = (!\RegisterFile|G8|reg_loop:14:REG0|p1~0_combout  & ((\RegisterFile|G8|reg_loop:14:REG0|p5~0_combout ) # ((!\RegisterFile|G8|reg_loop:14:REG0|p4~0_combout  & \RegisterFile|G0|Mux3~6_combout ))))

	.dataa(\RegisterFile|G8|reg_loop:14:REG0|p5~0_combout ),
	.datab(\RegisterFile|G8|reg_loop:14:REG0|p1~0_combout ),
	.datac(\RegisterFile|G8|reg_loop:14:REG0|p4~0_combout ),
	.datad(\RegisterFile|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RegisterFile|G8|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegisterFile|G8|reg_loop:14:REG0|p5~0 .lut_mask = 16'h2322;
defparam \RegisterFile|G8|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEnable~I (
	.datain(\EXMEMREG|PrintDigit_EXMEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEnable));
// synopsys translate_off
defparam \printEnable~I .input_async_reset = "none";
defparam \printEnable~I .input_power_up = "low";
defparam \printEnable~I .input_register_mode = "none";
defparam \printEnable~I .input_sync_reset = "none";
defparam \printEnable~I .oe_async_reset = "none";
defparam \printEnable~I .oe_power_up = "low";
defparam \printEnable~I .oe_register_mode = "none";
defparam \printEnable~I .oe_sync_reset = "none";
defparam \printEnable~I .operation_mode = "output";
defparam \printEnable~I .output_async_reset = "none";
defparam \printEnable~I .output_power_up = "low";
defparam \printEnable~I .output_register_mode = "none";
defparam \printEnable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \keyEnable~I (
	.datain(\EXMEMREG|ReadDigit_EXMEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyEnable));
// synopsys translate_off
defparam \keyEnable~I .input_async_reset = "none";
defparam \keyEnable~I .input_power_up = "low";
defparam \keyEnable~I .input_register_mode = "none";
defparam \keyEnable~I .input_sync_reset = "none";
defparam \keyEnable~I .oe_async_reset = "none";
defparam \keyEnable~I .oe_power_up = "low";
defparam \keyEnable~I .oe_register_mode = "none";
defparam \keyEnable~I .oe_sync_reset = "none";
defparam \keyEnable~I .operation_mode = "output";
defparam \keyEnable~I .output_async_reset = "none";
defparam \keyEnable~I .output_power_up = "low";
defparam \keyEnable~I .output_register_mode = "none";
defparam \keyEnable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataWriteFlag~I (
	.datain(\EXMEMREG|WriteEnable_EXMEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataWriteFlag));
// synopsys translate_off
defparam \DataWriteFlag~I .input_async_reset = "none";
defparam \DataWriteFlag~I .input_power_up = "low";
defparam \DataWriteFlag~I .input_register_mode = "none";
defparam \DataWriteFlag~I .input_sync_reset = "none";
defparam \DataWriteFlag~I .oe_async_reset = "none";
defparam \DataWriteFlag~I .oe_power_up = "low";
defparam \DataWriteFlag~I .oe_register_mode = "none";
defparam \DataWriteFlag~I .oe_sync_reset = "none";
defparam \DataWriteFlag~I .operation_mode = "output";
defparam \DataWriteFlag~I .output_async_reset = "none";
defparam \DataWriteFlag~I .output_power_up = "low";
defparam \DataWriteFlag~I .output_register_mode = "none";
defparam \DataWriteFlag~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[0]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[0]));
// synopsys translate_off
defparam \dataAD[0]~I .input_async_reset = "none";
defparam \dataAD[0]~I .input_power_up = "low";
defparam \dataAD[0]~I .input_register_mode = "none";
defparam \dataAD[0]~I .input_sync_reset = "none";
defparam \dataAD[0]~I .oe_async_reset = "none";
defparam \dataAD[0]~I .oe_power_up = "low";
defparam \dataAD[0]~I .oe_register_mode = "none";
defparam \dataAD[0]~I .oe_sync_reset = "none";
defparam \dataAD[0]~I .operation_mode = "output";
defparam \dataAD[0]~I .output_async_reset = "none";
defparam \dataAD[0]~I .output_power_up = "low";
defparam \dataAD[0]~I .output_register_mode = "none";
defparam \dataAD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[1]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[1]));
// synopsys translate_off
defparam \dataAD[1]~I .input_async_reset = "none";
defparam \dataAD[1]~I .input_power_up = "low";
defparam \dataAD[1]~I .input_register_mode = "none";
defparam \dataAD[1]~I .input_sync_reset = "none";
defparam \dataAD[1]~I .oe_async_reset = "none";
defparam \dataAD[1]~I .oe_power_up = "low";
defparam \dataAD[1]~I .oe_register_mode = "none";
defparam \dataAD[1]~I .oe_sync_reset = "none";
defparam \dataAD[1]~I .operation_mode = "output";
defparam \dataAD[1]~I .output_async_reset = "none";
defparam \dataAD[1]~I .output_power_up = "low";
defparam \dataAD[1]~I .output_register_mode = "none";
defparam \dataAD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[2]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[2]));
// synopsys translate_off
defparam \dataAD[2]~I .input_async_reset = "none";
defparam \dataAD[2]~I .input_power_up = "low";
defparam \dataAD[2]~I .input_register_mode = "none";
defparam \dataAD[2]~I .input_sync_reset = "none";
defparam \dataAD[2]~I .oe_async_reset = "none";
defparam \dataAD[2]~I .oe_power_up = "low";
defparam \dataAD[2]~I .oe_register_mode = "none";
defparam \dataAD[2]~I .oe_sync_reset = "none";
defparam \dataAD[2]~I .operation_mode = "output";
defparam \dataAD[2]~I .output_async_reset = "none";
defparam \dataAD[2]~I .output_power_up = "low";
defparam \dataAD[2]~I .output_register_mode = "none";
defparam \dataAD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[3]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[3]));
// synopsys translate_off
defparam \dataAD[3]~I .input_async_reset = "none";
defparam \dataAD[3]~I .input_power_up = "low";
defparam \dataAD[3]~I .input_register_mode = "none";
defparam \dataAD[3]~I .input_sync_reset = "none";
defparam \dataAD[3]~I .oe_async_reset = "none";
defparam \dataAD[3]~I .oe_power_up = "low";
defparam \dataAD[3]~I .oe_register_mode = "none";
defparam \dataAD[3]~I .oe_sync_reset = "none";
defparam \dataAD[3]~I .operation_mode = "output";
defparam \dataAD[3]~I .output_async_reset = "none";
defparam \dataAD[3]~I .output_power_up = "low";
defparam \dataAD[3]~I .output_register_mode = "none";
defparam \dataAD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[4]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[4]));
// synopsys translate_off
defparam \dataAD[4]~I .input_async_reset = "none";
defparam \dataAD[4]~I .input_power_up = "low";
defparam \dataAD[4]~I .input_register_mode = "none";
defparam \dataAD[4]~I .input_sync_reset = "none";
defparam \dataAD[4]~I .oe_async_reset = "none";
defparam \dataAD[4]~I .oe_power_up = "low";
defparam \dataAD[4]~I .oe_register_mode = "none";
defparam \dataAD[4]~I .oe_sync_reset = "none";
defparam \dataAD[4]~I .operation_mode = "output";
defparam \dataAD[4]~I .output_async_reset = "none";
defparam \dataAD[4]~I .output_power_up = "low";
defparam \dataAD[4]~I .output_register_mode = "none";
defparam \dataAD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[5]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[5]));
// synopsys translate_off
defparam \dataAD[5]~I .input_async_reset = "none";
defparam \dataAD[5]~I .input_power_up = "low";
defparam \dataAD[5]~I .input_register_mode = "none";
defparam \dataAD[5]~I .input_sync_reset = "none";
defparam \dataAD[5]~I .oe_async_reset = "none";
defparam \dataAD[5]~I .oe_power_up = "low";
defparam \dataAD[5]~I .oe_register_mode = "none";
defparam \dataAD[5]~I .oe_sync_reset = "none";
defparam \dataAD[5]~I .operation_mode = "output";
defparam \dataAD[5]~I .output_async_reset = "none";
defparam \dataAD[5]~I .output_power_up = "low";
defparam \dataAD[5]~I .output_register_mode = "none";
defparam \dataAD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[6]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[6]));
// synopsys translate_off
defparam \dataAD[6]~I .input_async_reset = "none";
defparam \dataAD[6]~I .input_power_up = "low";
defparam \dataAD[6]~I .input_register_mode = "none";
defparam \dataAD[6]~I .input_sync_reset = "none";
defparam \dataAD[6]~I .oe_async_reset = "none";
defparam \dataAD[6]~I .oe_power_up = "low";
defparam \dataAD[6]~I .oe_register_mode = "none";
defparam \dataAD[6]~I .oe_sync_reset = "none";
defparam \dataAD[6]~I .operation_mode = "output";
defparam \dataAD[6]~I .output_async_reset = "none";
defparam \dataAD[6]~I .output_power_up = "low";
defparam \dataAD[6]~I .output_register_mode = "none";
defparam \dataAD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[7]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[7]));
// synopsys translate_off
defparam \dataAD[7]~I .input_async_reset = "none";
defparam \dataAD[7]~I .input_power_up = "low";
defparam \dataAD[7]~I .input_register_mode = "none";
defparam \dataAD[7]~I .input_sync_reset = "none";
defparam \dataAD[7]~I .oe_async_reset = "none";
defparam \dataAD[7]~I .oe_power_up = "low";
defparam \dataAD[7]~I .oe_register_mode = "none";
defparam \dataAD[7]~I .oe_sync_reset = "none";
defparam \dataAD[7]~I .operation_mode = "output";
defparam \dataAD[7]~I .output_async_reset = "none";
defparam \dataAD[7]~I .output_power_up = "low";
defparam \dataAD[7]~I .output_register_mode = "none";
defparam \dataAD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[8]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[8]));
// synopsys translate_off
defparam \dataAD[8]~I .input_async_reset = "none";
defparam \dataAD[8]~I .input_power_up = "low";
defparam \dataAD[8]~I .input_register_mode = "none";
defparam \dataAD[8]~I .input_sync_reset = "none";
defparam \dataAD[8]~I .oe_async_reset = "none";
defparam \dataAD[8]~I .oe_power_up = "low";
defparam \dataAD[8]~I .oe_register_mode = "none";
defparam \dataAD[8]~I .oe_sync_reset = "none";
defparam \dataAD[8]~I .operation_mode = "output";
defparam \dataAD[8]~I .output_async_reset = "none";
defparam \dataAD[8]~I .output_power_up = "low";
defparam \dataAD[8]~I .output_register_mode = "none";
defparam \dataAD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[9]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[9]));
// synopsys translate_off
defparam \dataAD[9]~I .input_async_reset = "none";
defparam \dataAD[9]~I .input_power_up = "low";
defparam \dataAD[9]~I .input_register_mode = "none";
defparam \dataAD[9]~I .input_sync_reset = "none";
defparam \dataAD[9]~I .oe_async_reset = "none";
defparam \dataAD[9]~I .oe_power_up = "low";
defparam \dataAD[9]~I .oe_register_mode = "none";
defparam \dataAD[9]~I .oe_sync_reset = "none";
defparam \dataAD[9]~I .operation_mode = "output";
defparam \dataAD[9]~I .output_async_reset = "none";
defparam \dataAD[9]~I .output_power_up = "low";
defparam \dataAD[9]~I .output_register_mode = "none";
defparam \dataAD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[10]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[10]));
// synopsys translate_off
defparam \dataAD[10]~I .input_async_reset = "none";
defparam \dataAD[10]~I .input_power_up = "low";
defparam \dataAD[10]~I .input_register_mode = "none";
defparam \dataAD[10]~I .input_sync_reset = "none";
defparam \dataAD[10]~I .oe_async_reset = "none";
defparam \dataAD[10]~I .oe_power_up = "low";
defparam \dataAD[10]~I .oe_register_mode = "none";
defparam \dataAD[10]~I .oe_sync_reset = "none";
defparam \dataAD[10]~I .operation_mode = "output";
defparam \dataAD[10]~I .output_async_reset = "none";
defparam \dataAD[10]~I .output_power_up = "low";
defparam \dataAD[10]~I .output_register_mode = "none";
defparam \dataAD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[11]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[11]));
// synopsys translate_off
defparam \dataAD[11]~I .input_async_reset = "none";
defparam \dataAD[11]~I .input_power_up = "low";
defparam \dataAD[11]~I .input_register_mode = "none";
defparam \dataAD[11]~I .input_sync_reset = "none";
defparam \dataAD[11]~I .oe_async_reset = "none";
defparam \dataAD[11]~I .oe_power_up = "low";
defparam \dataAD[11]~I .oe_register_mode = "none";
defparam \dataAD[11]~I .oe_sync_reset = "none";
defparam \dataAD[11]~I .operation_mode = "output";
defparam \dataAD[11]~I .output_async_reset = "none";
defparam \dataAD[11]~I .output_power_up = "low";
defparam \dataAD[11]~I .output_register_mode = "none";
defparam \dataAD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[12]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[12]));
// synopsys translate_off
defparam \dataAD[12]~I .input_async_reset = "none";
defparam \dataAD[12]~I .input_power_up = "low";
defparam \dataAD[12]~I .input_register_mode = "none";
defparam \dataAD[12]~I .input_sync_reset = "none";
defparam \dataAD[12]~I .oe_async_reset = "none";
defparam \dataAD[12]~I .oe_power_up = "low";
defparam \dataAD[12]~I .oe_register_mode = "none";
defparam \dataAD[12]~I .oe_sync_reset = "none";
defparam \dataAD[12]~I .operation_mode = "output";
defparam \dataAD[12]~I .output_async_reset = "none";
defparam \dataAD[12]~I .output_power_up = "low";
defparam \dataAD[12]~I .output_register_mode = "none";
defparam \dataAD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[13]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[13]));
// synopsys translate_off
defparam \dataAD[13]~I .input_async_reset = "none";
defparam \dataAD[13]~I .input_power_up = "low";
defparam \dataAD[13]~I .input_register_mode = "none";
defparam \dataAD[13]~I .input_sync_reset = "none";
defparam \dataAD[13]~I .oe_async_reset = "none";
defparam \dataAD[13]~I .oe_power_up = "low";
defparam \dataAD[13]~I .oe_register_mode = "none";
defparam \dataAD[13]~I .oe_sync_reset = "none";
defparam \dataAD[13]~I .operation_mode = "output";
defparam \dataAD[13]~I .output_async_reset = "none";
defparam \dataAD[13]~I .output_power_up = "low";
defparam \dataAD[13]~I .output_register_mode = "none";
defparam \dataAD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[14]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[14]));
// synopsys translate_off
defparam \dataAD[14]~I .input_async_reset = "none";
defparam \dataAD[14]~I .input_power_up = "low";
defparam \dataAD[14]~I .input_register_mode = "none";
defparam \dataAD[14]~I .input_sync_reset = "none";
defparam \dataAD[14]~I .oe_async_reset = "none";
defparam \dataAD[14]~I .oe_power_up = "low";
defparam \dataAD[14]~I .oe_register_mode = "none";
defparam \dataAD[14]~I .oe_sync_reset = "none";
defparam \dataAD[14]~I .operation_mode = "output";
defparam \dataAD[14]~I .output_async_reset = "none";
defparam \dataAD[14]~I .output_power_up = "low";
defparam \dataAD[14]~I .output_register_mode = "none";
defparam \dataAD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[15]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[15]));
// synopsys translate_off
defparam \dataAD[15]~I .input_async_reset = "none";
defparam \dataAD[15]~I .input_power_up = "low";
defparam \dataAD[15]~I .input_register_mode = "none";
defparam \dataAD[15]~I .input_sync_reset = "none";
defparam \dataAD[15]~I .oe_async_reset = "none";
defparam \dataAD[15]~I .oe_power_up = "low";
defparam \dataAD[15]~I .oe_register_mode = "none";
defparam \dataAD[15]~I .oe_sync_reset = "none";
defparam \dataAD[15]~I .operation_mode = "output";
defparam \dataAD[15]~I .output_async_reset = "none";
defparam \dataAD[15]~I .output_power_up = "low";
defparam \dataAD[15]~I .output_register_mode = "none";
defparam \dataAD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[0]~I (
	.datain(\EXMEMREG|Result_EXMEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[0]));
// synopsys translate_off
defparam \toData[0]~I .input_async_reset = "none";
defparam \toData[0]~I .input_power_up = "low";
defparam \toData[0]~I .input_register_mode = "none";
defparam \toData[0]~I .input_sync_reset = "none";
defparam \toData[0]~I .oe_async_reset = "none";
defparam \toData[0]~I .oe_power_up = "low";
defparam \toData[0]~I .oe_register_mode = "none";
defparam \toData[0]~I .oe_sync_reset = "none";
defparam \toData[0]~I .operation_mode = "output";
defparam \toData[0]~I .output_async_reset = "none";
defparam \toData[0]~I .output_power_up = "low";
defparam \toData[0]~I .output_register_mode = "none";
defparam \toData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[1]~I (
	.datain(\EXMEMREG|Result_EXMEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[1]));
// synopsys translate_off
defparam \toData[1]~I .input_async_reset = "none";
defparam \toData[1]~I .input_power_up = "low";
defparam \toData[1]~I .input_register_mode = "none";
defparam \toData[1]~I .input_sync_reset = "none";
defparam \toData[1]~I .oe_async_reset = "none";
defparam \toData[1]~I .oe_power_up = "low";
defparam \toData[1]~I .oe_register_mode = "none";
defparam \toData[1]~I .oe_sync_reset = "none";
defparam \toData[1]~I .operation_mode = "output";
defparam \toData[1]~I .output_async_reset = "none";
defparam \toData[1]~I .output_power_up = "low";
defparam \toData[1]~I .output_register_mode = "none";
defparam \toData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[2]~I (
	.datain(\EXMEMREG|Result_EXMEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[2]));
// synopsys translate_off
defparam \toData[2]~I .input_async_reset = "none";
defparam \toData[2]~I .input_power_up = "low";
defparam \toData[2]~I .input_register_mode = "none";
defparam \toData[2]~I .input_sync_reset = "none";
defparam \toData[2]~I .oe_async_reset = "none";
defparam \toData[2]~I .oe_power_up = "low";
defparam \toData[2]~I .oe_register_mode = "none";
defparam \toData[2]~I .oe_sync_reset = "none";
defparam \toData[2]~I .operation_mode = "output";
defparam \toData[2]~I .output_async_reset = "none";
defparam \toData[2]~I .output_power_up = "low";
defparam \toData[2]~I .output_register_mode = "none";
defparam \toData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[3]~I (
	.datain(\EXMEMREG|Result_EXMEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[3]));
// synopsys translate_off
defparam \toData[3]~I .input_async_reset = "none";
defparam \toData[3]~I .input_power_up = "low";
defparam \toData[3]~I .input_register_mode = "none";
defparam \toData[3]~I .input_sync_reset = "none";
defparam \toData[3]~I .oe_async_reset = "none";
defparam \toData[3]~I .oe_power_up = "low";
defparam \toData[3]~I .oe_register_mode = "none";
defparam \toData[3]~I .oe_sync_reset = "none";
defparam \toData[3]~I .operation_mode = "output";
defparam \toData[3]~I .output_async_reset = "none";
defparam \toData[3]~I .output_power_up = "low";
defparam \toData[3]~I .output_register_mode = "none";
defparam \toData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[4]~I (
	.datain(\EXMEMREG|Result_EXMEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[4]));
// synopsys translate_off
defparam \toData[4]~I .input_async_reset = "none";
defparam \toData[4]~I .input_power_up = "low";
defparam \toData[4]~I .input_register_mode = "none";
defparam \toData[4]~I .input_sync_reset = "none";
defparam \toData[4]~I .oe_async_reset = "none";
defparam \toData[4]~I .oe_power_up = "low";
defparam \toData[4]~I .oe_register_mode = "none";
defparam \toData[4]~I .oe_sync_reset = "none";
defparam \toData[4]~I .operation_mode = "output";
defparam \toData[4]~I .output_async_reset = "none";
defparam \toData[4]~I .output_power_up = "low";
defparam \toData[4]~I .output_register_mode = "none";
defparam \toData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[5]~I (
	.datain(\EXMEMREG|Result_EXMEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[5]));
// synopsys translate_off
defparam \toData[5]~I .input_async_reset = "none";
defparam \toData[5]~I .input_power_up = "low";
defparam \toData[5]~I .input_register_mode = "none";
defparam \toData[5]~I .input_sync_reset = "none";
defparam \toData[5]~I .oe_async_reset = "none";
defparam \toData[5]~I .oe_power_up = "low";
defparam \toData[5]~I .oe_register_mode = "none";
defparam \toData[5]~I .oe_sync_reset = "none";
defparam \toData[5]~I .operation_mode = "output";
defparam \toData[5]~I .output_async_reset = "none";
defparam \toData[5]~I .output_power_up = "low";
defparam \toData[5]~I .output_register_mode = "none";
defparam \toData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[6]~I (
	.datain(\EXMEMREG|Result_EXMEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[6]));
// synopsys translate_off
defparam \toData[6]~I .input_async_reset = "none";
defparam \toData[6]~I .input_power_up = "low";
defparam \toData[6]~I .input_register_mode = "none";
defparam \toData[6]~I .input_sync_reset = "none";
defparam \toData[6]~I .oe_async_reset = "none";
defparam \toData[6]~I .oe_power_up = "low";
defparam \toData[6]~I .oe_register_mode = "none";
defparam \toData[6]~I .oe_sync_reset = "none";
defparam \toData[6]~I .operation_mode = "output";
defparam \toData[6]~I .output_async_reset = "none";
defparam \toData[6]~I .output_power_up = "low";
defparam \toData[6]~I .output_register_mode = "none";
defparam \toData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[7]~I (
	.datain(\EXMEMREG|Result_EXMEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[7]));
// synopsys translate_off
defparam \toData[7]~I .input_async_reset = "none";
defparam \toData[7]~I .input_power_up = "low";
defparam \toData[7]~I .input_register_mode = "none";
defparam \toData[7]~I .input_sync_reset = "none";
defparam \toData[7]~I .oe_async_reset = "none";
defparam \toData[7]~I .oe_power_up = "low";
defparam \toData[7]~I .oe_register_mode = "none";
defparam \toData[7]~I .oe_sync_reset = "none";
defparam \toData[7]~I .operation_mode = "output";
defparam \toData[7]~I .output_async_reset = "none";
defparam \toData[7]~I .output_power_up = "low";
defparam \toData[7]~I .output_register_mode = "none";
defparam \toData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[8]~I (
	.datain(\EXMEMREG|Result_EXMEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[8]));
// synopsys translate_off
defparam \toData[8]~I .input_async_reset = "none";
defparam \toData[8]~I .input_power_up = "low";
defparam \toData[8]~I .input_register_mode = "none";
defparam \toData[8]~I .input_sync_reset = "none";
defparam \toData[8]~I .oe_async_reset = "none";
defparam \toData[8]~I .oe_power_up = "low";
defparam \toData[8]~I .oe_register_mode = "none";
defparam \toData[8]~I .oe_sync_reset = "none";
defparam \toData[8]~I .operation_mode = "output";
defparam \toData[8]~I .output_async_reset = "none";
defparam \toData[8]~I .output_power_up = "low";
defparam \toData[8]~I .output_register_mode = "none";
defparam \toData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[9]~I (
	.datain(\EXMEMREG|Result_EXMEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[9]));
// synopsys translate_off
defparam \toData[9]~I .input_async_reset = "none";
defparam \toData[9]~I .input_power_up = "low";
defparam \toData[9]~I .input_register_mode = "none";
defparam \toData[9]~I .input_sync_reset = "none";
defparam \toData[9]~I .oe_async_reset = "none";
defparam \toData[9]~I .oe_power_up = "low";
defparam \toData[9]~I .oe_register_mode = "none";
defparam \toData[9]~I .oe_sync_reset = "none";
defparam \toData[9]~I .operation_mode = "output";
defparam \toData[9]~I .output_async_reset = "none";
defparam \toData[9]~I .output_power_up = "low";
defparam \toData[9]~I .output_register_mode = "none";
defparam \toData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[10]~I (
	.datain(\EXMEMREG|Result_EXMEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[10]));
// synopsys translate_off
defparam \toData[10]~I .input_async_reset = "none";
defparam \toData[10]~I .input_power_up = "low";
defparam \toData[10]~I .input_register_mode = "none";
defparam \toData[10]~I .input_sync_reset = "none";
defparam \toData[10]~I .oe_async_reset = "none";
defparam \toData[10]~I .oe_power_up = "low";
defparam \toData[10]~I .oe_register_mode = "none";
defparam \toData[10]~I .oe_sync_reset = "none";
defparam \toData[10]~I .operation_mode = "output";
defparam \toData[10]~I .output_async_reset = "none";
defparam \toData[10]~I .output_power_up = "low";
defparam \toData[10]~I .output_register_mode = "none";
defparam \toData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[11]~I (
	.datain(\EXMEMREG|Result_EXMEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[11]));
// synopsys translate_off
defparam \toData[11]~I .input_async_reset = "none";
defparam \toData[11]~I .input_power_up = "low";
defparam \toData[11]~I .input_register_mode = "none";
defparam \toData[11]~I .input_sync_reset = "none";
defparam \toData[11]~I .oe_async_reset = "none";
defparam \toData[11]~I .oe_power_up = "low";
defparam \toData[11]~I .oe_register_mode = "none";
defparam \toData[11]~I .oe_sync_reset = "none";
defparam \toData[11]~I .operation_mode = "output";
defparam \toData[11]~I .output_async_reset = "none";
defparam \toData[11]~I .output_power_up = "low";
defparam \toData[11]~I .output_register_mode = "none";
defparam \toData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[12]~I (
	.datain(\EXMEMREG|Result_EXMEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[12]));
// synopsys translate_off
defparam \toData[12]~I .input_async_reset = "none";
defparam \toData[12]~I .input_power_up = "low";
defparam \toData[12]~I .input_register_mode = "none";
defparam \toData[12]~I .input_sync_reset = "none";
defparam \toData[12]~I .oe_async_reset = "none";
defparam \toData[12]~I .oe_power_up = "low";
defparam \toData[12]~I .oe_register_mode = "none";
defparam \toData[12]~I .oe_sync_reset = "none";
defparam \toData[12]~I .operation_mode = "output";
defparam \toData[12]~I .output_async_reset = "none";
defparam \toData[12]~I .output_power_up = "low";
defparam \toData[12]~I .output_register_mode = "none";
defparam \toData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[13]~I (
	.datain(\EXMEMREG|Result_EXMEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[13]));
// synopsys translate_off
defparam \toData[13]~I .input_async_reset = "none";
defparam \toData[13]~I .input_power_up = "low";
defparam \toData[13]~I .input_register_mode = "none";
defparam \toData[13]~I .input_sync_reset = "none";
defparam \toData[13]~I .oe_async_reset = "none";
defparam \toData[13]~I .oe_power_up = "low";
defparam \toData[13]~I .oe_register_mode = "none";
defparam \toData[13]~I .oe_sync_reset = "none";
defparam \toData[13]~I .operation_mode = "output";
defparam \toData[13]~I .output_async_reset = "none";
defparam \toData[13]~I .output_power_up = "low";
defparam \toData[13]~I .output_register_mode = "none";
defparam \toData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[14]~I (
	.datain(\EXMEMREG|Result_EXMEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[14]));
// synopsys translate_off
defparam \toData[14]~I .input_async_reset = "none";
defparam \toData[14]~I .input_power_up = "low";
defparam \toData[14]~I .input_register_mode = "none";
defparam \toData[14]~I .input_sync_reset = "none";
defparam \toData[14]~I .oe_async_reset = "none";
defparam \toData[14]~I .oe_power_up = "low";
defparam \toData[14]~I .oe_register_mode = "none";
defparam \toData[14]~I .oe_sync_reset = "none";
defparam \toData[14]~I .operation_mode = "output";
defparam \toData[14]~I .output_async_reset = "none";
defparam \toData[14]~I .output_power_up = "low";
defparam \toData[14]~I .output_register_mode = "none";
defparam \toData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[15]~I (
	.datain(\EXMEMREG|Result_EXMEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[15]));
// synopsys translate_off
defparam \toData[15]~I .input_async_reset = "none";
defparam \toData[15]~I .input_power_up = "low";
defparam \toData[15]~I .input_register_mode = "none";
defparam \toData[15]~I .input_sync_reset = "none";
defparam \toData[15]~I .oe_async_reset = "none";
defparam \toData[15]~I .oe_power_up = "low";
defparam \toData[15]~I .oe_register_mode = "none";
defparam \toData[15]~I .oe_sync_reset = "none";
defparam \toData[15]~I .operation_mode = "output";
defparam \toData[15]~I .output_async_reset = "none";
defparam \toData[15]~I .output_power_up = "low";
defparam \toData[15]~I .output_register_mode = "none";
defparam \toData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[0]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[0]));
// synopsys translate_off
defparam \printCode[0]~I .input_async_reset = "none";
defparam \printCode[0]~I .input_power_up = "low";
defparam \printCode[0]~I .input_register_mode = "none";
defparam \printCode[0]~I .input_sync_reset = "none";
defparam \printCode[0]~I .oe_async_reset = "none";
defparam \printCode[0]~I .oe_power_up = "low";
defparam \printCode[0]~I .oe_register_mode = "none";
defparam \printCode[0]~I .oe_sync_reset = "none";
defparam \printCode[0]~I .operation_mode = "output";
defparam \printCode[0]~I .output_async_reset = "none";
defparam \printCode[0]~I .output_power_up = "low";
defparam \printCode[0]~I .output_register_mode = "none";
defparam \printCode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[1]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[1]));
// synopsys translate_off
defparam \printCode[1]~I .input_async_reset = "none";
defparam \printCode[1]~I .input_power_up = "low";
defparam \printCode[1]~I .input_register_mode = "none";
defparam \printCode[1]~I .input_sync_reset = "none";
defparam \printCode[1]~I .oe_async_reset = "none";
defparam \printCode[1]~I .oe_power_up = "low";
defparam \printCode[1]~I .oe_register_mode = "none";
defparam \printCode[1]~I .oe_sync_reset = "none";
defparam \printCode[1]~I .operation_mode = "output";
defparam \printCode[1]~I .output_async_reset = "none";
defparam \printCode[1]~I .output_power_up = "low";
defparam \printCode[1]~I .output_register_mode = "none";
defparam \printCode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[2]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[2]));
// synopsys translate_off
defparam \printCode[2]~I .input_async_reset = "none";
defparam \printCode[2]~I .input_power_up = "low";
defparam \printCode[2]~I .input_register_mode = "none";
defparam \printCode[2]~I .input_sync_reset = "none";
defparam \printCode[2]~I .oe_async_reset = "none";
defparam \printCode[2]~I .oe_power_up = "low";
defparam \printCode[2]~I .oe_register_mode = "none";
defparam \printCode[2]~I .oe_sync_reset = "none";
defparam \printCode[2]~I .operation_mode = "output";
defparam \printCode[2]~I .output_async_reset = "none";
defparam \printCode[2]~I .output_power_up = "low";
defparam \printCode[2]~I .output_register_mode = "none";
defparam \printCode[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[3]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[3]));
// synopsys translate_off
defparam \printCode[3]~I .input_async_reset = "none";
defparam \printCode[3]~I .input_power_up = "low";
defparam \printCode[3]~I .input_register_mode = "none";
defparam \printCode[3]~I .input_sync_reset = "none";
defparam \printCode[3]~I .oe_async_reset = "none";
defparam \printCode[3]~I .oe_power_up = "low";
defparam \printCode[3]~I .oe_register_mode = "none";
defparam \printCode[3]~I .oe_sync_reset = "none";
defparam \printCode[3]~I .operation_mode = "output";
defparam \printCode[3]~I .output_async_reset = "none";
defparam \printCode[3]~I .output_power_up = "low";
defparam \printCode[3]~I .output_register_mode = "none";
defparam \printCode[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[4]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[4]));
// synopsys translate_off
defparam \printCode[4]~I .input_async_reset = "none";
defparam \printCode[4]~I .input_power_up = "low";
defparam \printCode[4]~I .input_register_mode = "none";
defparam \printCode[4]~I .input_sync_reset = "none";
defparam \printCode[4]~I .oe_async_reset = "none";
defparam \printCode[4]~I .oe_power_up = "low";
defparam \printCode[4]~I .oe_register_mode = "none";
defparam \printCode[4]~I .oe_sync_reset = "none";
defparam \printCode[4]~I .operation_mode = "output";
defparam \printCode[4]~I .output_async_reset = "none";
defparam \printCode[4]~I .output_power_up = "low";
defparam \printCode[4]~I .output_register_mode = "none";
defparam \printCode[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[5]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[5]));
// synopsys translate_off
defparam \printCode[5]~I .input_async_reset = "none";
defparam \printCode[5]~I .input_power_up = "low";
defparam \printCode[5]~I .input_register_mode = "none";
defparam \printCode[5]~I .input_sync_reset = "none";
defparam \printCode[5]~I .oe_async_reset = "none";
defparam \printCode[5]~I .oe_power_up = "low";
defparam \printCode[5]~I .oe_register_mode = "none";
defparam \printCode[5]~I .oe_sync_reset = "none";
defparam \printCode[5]~I .operation_mode = "output";
defparam \printCode[5]~I .output_async_reset = "none";
defparam \printCode[5]~I .output_power_up = "low";
defparam \printCode[5]~I .output_register_mode = "none";
defparam \printCode[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[6]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[6]));
// synopsys translate_off
defparam \printCode[6]~I .input_async_reset = "none";
defparam \printCode[6]~I .input_power_up = "low";
defparam \printCode[6]~I .input_register_mode = "none";
defparam \printCode[6]~I .input_sync_reset = "none";
defparam \printCode[6]~I .oe_async_reset = "none";
defparam \printCode[6]~I .oe_power_up = "low";
defparam \printCode[6]~I .oe_register_mode = "none";
defparam \printCode[6]~I .oe_sync_reset = "none";
defparam \printCode[6]~I .operation_mode = "output";
defparam \printCode[6]~I .output_async_reset = "none";
defparam \printCode[6]~I .output_power_up = "low";
defparam \printCode[6]~I .output_register_mode = "none";
defparam \printCode[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[7]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[7]));
// synopsys translate_off
defparam \printCode[7]~I .input_async_reset = "none";
defparam \printCode[7]~I .input_power_up = "low";
defparam \printCode[7]~I .input_register_mode = "none";
defparam \printCode[7]~I .input_sync_reset = "none";
defparam \printCode[7]~I .oe_async_reset = "none";
defparam \printCode[7]~I .oe_power_up = "low";
defparam \printCode[7]~I .oe_register_mode = "none";
defparam \printCode[7]~I .oe_sync_reset = "none";
defparam \printCode[7]~I .operation_mode = "output";
defparam \printCode[7]~I .output_async_reset = "none";
defparam \printCode[7]~I .output_power_up = "low";
defparam \printCode[7]~I .output_register_mode = "none";
defparam \printCode[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[8]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[8]));
// synopsys translate_off
defparam \printCode[8]~I .input_async_reset = "none";
defparam \printCode[8]~I .input_power_up = "low";
defparam \printCode[8]~I .input_register_mode = "none";
defparam \printCode[8]~I .input_sync_reset = "none";
defparam \printCode[8]~I .oe_async_reset = "none";
defparam \printCode[8]~I .oe_power_up = "low";
defparam \printCode[8]~I .oe_register_mode = "none";
defparam \printCode[8]~I .oe_sync_reset = "none";
defparam \printCode[8]~I .operation_mode = "output";
defparam \printCode[8]~I .output_async_reset = "none";
defparam \printCode[8]~I .output_power_up = "low";
defparam \printCode[8]~I .output_register_mode = "none";
defparam \printCode[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[9]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[9]));
// synopsys translate_off
defparam \printCode[9]~I .input_async_reset = "none";
defparam \printCode[9]~I .input_power_up = "low";
defparam \printCode[9]~I .input_register_mode = "none";
defparam \printCode[9]~I .input_sync_reset = "none";
defparam \printCode[9]~I .oe_async_reset = "none";
defparam \printCode[9]~I .oe_power_up = "low";
defparam \printCode[9]~I .oe_register_mode = "none";
defparam \printCode[9]~I .oe_sync_reset = "none";
defparam \printCode[9]~I .operation_mode = "output";
defparam \printCode[9]~I .output_async_reset = "none";
defparam \printCode[9]~I .output_power_up = "low";
defparam \printCode[9]~I .output_register_mode = "none";
defparam \printCode[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[10]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[10]));
// synopsys translate_off
defparam \printCode[10]~I .input_async_reset = "none";
defparam \printCode[10]~I .input_power_up = "low";
defparam \printCode[10]~I .input_register_mode = "none";
defparam \printCode[10]~I .input_sync_reset = "none";
defparam \printCode[10]~I .oe_async_reset = "none";
defparam \printCode[10]~I .oe_power_up = "low";
defparam \printCode[10]~I .oe_register_mode = "none";
defparam \printCode[10]~I .oe_sync_reset = "none";
defparam \printCode[10]~I .operation_mode = "output";
defparam \printCode[10]~I .output_async_reset = "none";
defparam \printCode[10]~I .output_power_up = "low";
defparam \printCode[10]~I .output_register_mode = "none";
defparam \printCode[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[11]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[11]));
// synopsys translate_off
defparam \printCode[11]~I .input_async_reset = "none";
defparam \printCode[11]~I .input_power_up = "low";
defparam \printCode[11]~I .input_register_mode = "none";
defparam \printCode[11]~I .input_sync_reset = "none";
defparam \printCode[11]~I .oe_async_reset = "none";
defparam \printCode[11]~I .oe_power_up = "low";
defparam \printCode[11]~I .oe_register_mode = "none";
defparam \printCode[11]~I .oe_sync_reset = "none";
defparam \printCode[11]~I .operation_mode = "output";
defparam \printCode[11]~I .output_async_reset = "none";
defparam \printCode[11]~I .output_power_up = "low";
defparam \printCode[11]~I .output_register_mode = "none";
defparam \printCode[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[12]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[12]));
// synopsys translate_off
defparam \printCode[12]~I .input_async_reset = "none";
defparam \printCode[12]~I .input_power_up = "low";
defparam \printCode[12]~I .input_register_mode = "none";
defparam \printCode[12]~I .input_sync_reset = "none";
defparam \printCode[12]~I .oe_async_reset = "none";
defparam \printCode[12]~I .oe_power_up = "low";
defparam \printCode[12]~I .oe_register_mode = "none";
defparam \printCode[12]~I .oe_sync_reset = "none";
defparam \printCode[12]~I .operation_mode = "output";
defparam \printCode[12]~I .output_async_reset = "none";
defparam \printCode[12]~I .output_power_up = "low";
defparam \printCode[12]~I .output_register_mode = "none";
defparam \printCode[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[13]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[13]));
// synopsys translate_off
defparam \printCode[13]~I .input_async_reset = "none";
defparam \printCode[13]~I .input_power_up = "low";
defparam \printCode[13]~I .input_register_mode = "none";
defparam \printCode[13]~I .input_sync_reset = "none";
defparam \printCode[13]~I .oe_async_reset = "none";
defparam \printCode[13]~I .oe_power_up = "low";
defparam \printCode[13]~I .oe_register_mode = "none";
defparam \printCode[13]~I .oe_sync_reset = "none";
defparam \printCode[13]~I .operation_mode = "output";
defparam \printCode[13]~I .output_async_reset = "none";
defparam \printCode[13]~I .output_power_up = "low";
defparam \printCode[13]~I .output_register_mode = "none";
defparam \printCode[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[14]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[14]));
// synopsys translate_off
defparam \printCode[14]~I .input_async_reset = "none";
defparam \printCode[14]~I .input_power_up = "low";
defparam \printCode[14]~I .input_register_mode = "none";
defparam \printCode[14]~I .input_sync_reset = "none";
defparam \printCode[14]~I .oe_async_reset = "none";
defparam \printCode[14]~I .oe_power_up = "low";
defparam \printCode[14]~I .oe_register_mode = "none";
defparam \printCode[14]~I .oe_sync_reset = "none";
defparam \printCode[14]~I .operation_mode = "output";
defparam \printCode[14]~I .output_async_reset = "none";
defparam \printCode[14]~I .output_power_up = "low";
defparam \printCode[14]~I .output_register_mode = "none";
defparam \printCode[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[15]~I (
	.datain(\EXMEMREG|R2Reg_EXMEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[15]));
// synopsys translate_off
defparam \printCode[15]~I .input_async_reset = "none";
defparam \printCode[15]~I .input_power_up = "low";
defparam \printCode[15]~I .input_register_mode = "none";
defparam \printCode[15]~I .input_sync_reset = "none";
defparam \printCode[15]~I .oe_async_reset = "none";
defparam \printCode[15]~I .oe_power_up = "low";
defparam \printCode[15]~I .oe_register_mode = "none";
defparam \printCode[15]~I .oe_sync_reset = "none";
defparam \printCode[15]~I .operation_mode = "output";
defparam \printCode[15]~I .output_async_reset = "none";
defparam \printCode[15]~I .output_power_up = "low";
defparam \printCode[15]~I .output_register_mode = "none";
defparam \printCode[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[0]~I (
	.datain(\EXMEMREG|Result_EXMEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[0]));
// synopsys translate_off
defparam \printData[0]~I .input_async_reset = "none";
defparam \printData[0]~I .input_power_up = "low";
defparam \printData[0]~I .input_register_mode = "none";
defparam \printData[0]~I .input_sync_reset = "none";
defparam \printData[0]~I .oe_async_reset = "none";
defparam \printData[0]~I .oe_power_up = "low";
defparam \printData[0]~I .oe_register_mode = "none";
defparam \printData[0]~I .oe_sync_reset = "none";
defparam \printData[0]~I .operation_mode = "output";
defparam \printData[0]~I .output_async_reset = "none";
defparam \printData[0]~I .output_power_up = "low";
defparam \printData[0]~I .output_register_mode = "none";
defparam \printData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[1]~I (
	.datain(\EXMEMREG|Result_EXMEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[1]));
// synopsys translate_off
defparam \printData[1]~I .input_async_reset = "none";
defparam \printData[1]~I .input_power_up = "low";
defparam \printData[1]~I .input_register_mode = "none";
defparam \printData[1]~I .input_sync_reset = "none";
defparam \printData[1]~I .oe_async_reset = "none";
defparam \printData[1]~I .oe_power_up = "low";
defparam \printData[1]~I .oe_register_mode = "none";
defparam \printData[1]~I .oe_sync_reset = "none";
defparam \printData[1]~I .operation_mode = "output";
defparam \printData[1]~I .output_async_reset = "none";
defparam \printData[1]~I .output_power_up = "low";
defparam \printData[1]~I .output_register_mode = "none";
defparam \printData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[2]~I (
	.datain(\EXMEMREG|Result_EXMEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[2]));
// synopsys translate_off
defparam \printData[2]~I .input_async_reset = "none";
defparam \printData[2]~I .input_power_up = "low";
defparam \printData[2]~I .input_register_mode = "none";
defparam \printData[2]~I .input_sync_reset = "none";
defparam \printData[2]~I .oe_async_reset = "none";
defparam \printData[2]~I .oe_power_up = "low";
defparam \printData[2]~I .oe_register_mode = "none";
defparam \printData[2]~I .oe_sync_reset = "none";
defparam \printData[2]~I .operation_mode = "output";
defparam \printData[2]~I .output_async_reset = "none";
defparam \printData[2]~I .output_power_up = "low";
defparam \printData[2]~I .output_register_mode = "none";
defparam \printData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[3]~I (
	.datain(\EXMEMREG|Result_EXMEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[3]));
// synopsys translate_off
defparam \printData[3]~I .input_async_reset = "none";
defparam \printData[3]~I .input_power_up = "low";
defparam \printData[3]~I .input_register_mode = "none";
defparam \printData[3]~I .input_sync_reset = "none";
defparam \printData[3]~I .oe_async_reset = "none";
defparam \printData[3]~I .oe_power_up = "low";
defparam \printData[3]~I .oe_register_mode = "none";
defparam \printData[3]~I .oe_sync_reset = "none";
defparam \printData[3]~I .operation_mode = "output";
defparam \printData[3]~I .output_async_reset = "none";
defparam \printData[3]~I .output_power_up = "low";
defparam \printData[3]~I .output_register_mode = "none";
defparam \printData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[4]~I (
	.datain(\EXMEMREG|Result_EXMEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[4]));
// synopsys translate_off
defparam \printData[4]~I .input_async_reset = "none";
defparam \printData[4]~I .input_power_up = "low";
defparam \printData[4]~I .input_register_mode = "none";
defparam \printData[4]~I .input_sync_reset = "none";
defparam \printData[4]~I .oe_async_reset = "none";
defparam \printData[4]~I .oe_power_up = "low";
defparam \printData[4]~I .oe_register_mode = "none";
defparam \printData[4]~I .oe_sync_reset = "none";
defparam \printData[4]~I .operation_mode = "output";
defparam \printData[4]~I .output_async_reset = "none";
defparam \printData[4]~I .output_power_up = "low";
defparam \printData[4]~I .output_register_mode = "none";
defparam \printData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[5]~I (
	.datain(\EXMEMREG|Result_EXMEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[5]));
// synopsys translate_off
defparam \printData[5]~I .input_async_reset = "none";
defparam \printData[5]~I .input_power_up = "low";
defparam \printData[5]~I .input_register_mode = "none";
defparam \printData[5]~I .input_sync_reset = "none";
defparam \printData[5]~I .oe_async_reset = "none";
defparam \printData[5]~I .oe_power_up = "low";
defparam \printData[5]~I .oe_register_mode = "none";
defparam \printData[5]~I .oe_sync_reset = "none";
defparam \printData[5]~I .operation_mode = "output";
defparam \printData[5]~I .output_async_reset = "none";
defparam \printData[5]~I .output_power_up = "low";
defparam \printData[5]~I .output_register_mode = "none";
defparam \printData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[6]~I (
	.datain(\EXMEMREG|Result_EXMEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[6]));
// synopsys translate_off
defparam \printData[6]~I .input_async_reset = "none";
defparam \printData[6]~I .input_power_up = "low";
defparam \printData[6]~I .input_register_mode = "none";
defparam \printData[6]~I .input_sync_reset = "none";
defparam \printData[6]~I .oe_async_reset = "none";
defparam \printData[6]~I .oe_power_up = "low";
defparam \printData[6]~I .oe_register_mode = "none";
defparam \printData[6]~I .oe_sync_reset = "none";
defparam \printData[6]~I .operation_mode = "output";
defparam \printData[6]~I .output_async_reset = "none";
defparam \printData[6]~I .output_power_up = "low";
defparam \printData[6]~I .output_register_mode = "none";
defparam \printData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[7]~I (
	.datain(\EXMEMREG|Result_EXMEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[7]));
// synopsys translate_off
defparam \printData[7]~I .input_async_reset = "none";
defparam \printData[7]~I .input_power_up = "low";
defparam \printData[7]~I .input_register_mode = "none";
defparam \printData[7]~I .input_sync_reset = "none";
defparam \printData[7]~I .oe_async_reset = "none";
defparam \printData[7]~I .oe_power_up = "low";
defparam \printData[7]~I .oe_register_mode = "none";
defparam \printData[7]~I .oe_sync_reset = "none";
defparam \printData[7]~I .operation_mode = "output";
defparam \printData[7]~I .output_async_reset = "none";
defparam \printData[7]~I .output_power_up = "low";
defparam \printData[7]~I .output_register_mode = "none";
defparam \printData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[8]~I (
	.datain(\EXMEMREG|Result_EXMEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[8]));
// synopsys translate_off
defparam \printData[8]~I .input_async_reset = "none";
defparam \printData[8]~I .input_power_up = "low";
defparam \printData[8]~I .input_register_mode = "none";
defparam \printData[8]~I .input_sync_reset = "none";
defparam \printData[8]~I .oe_async_reset = "none";
defparam \printData[8]~I .oe_power_up = "low";
defparam \printData[8]~I .oe_register_mode = "none";
defparam \printData[8]~I .oe_sync_reset = "none";
defparam \printData[8]~I .operation_mode = "output";
defparam \printData[8]~I .output_async_reset = "none";
defparam \printData[8]~I .output_power_up = "low";
defparam \printData[8]~I .output_register_mode = "none";
defparam \printData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[9]~I (
	.datain(\EXMEMREG|Result_EXMEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[9]));
// synopsys translate_off
defparam \printData[9]~I .input_async_reset = "none";
defparam \printData[9]~I .input_power_up = "low";
defparam \printData[9]~I .input_register_mode = "none";
defparam \printData[9]~I .input_sync_reset = "none";
defparam \printData[9]~I .oe_async_reset = "none";
defparam \printData[9]~I .oe_power_up = "low";
defparam \printData[9]~I .oe_register_mode = "none";
defparam \printData[9]~I .oe_sync_reset = "none";
defparam \printData[9]~I .operation_mode = "output";
defparam \printData[9]~I .output_async_reset = "none";
defparam \printData[9]~I .output_power_up = "low";
defparam \printData[9]~I .output_register_mode = "none";
defparam \printData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[10]~I (
	.datain(\EXMEMREG|Result_EXMEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[10]));
// synopsys translate_off
defparam \printData[10]~I .input_async_reset = "none";
defparam \printData[10]~I .input_power_up = "low";
defparam \printData[10]~I .input_register_mode = "none";
defparam \printData[10]~I .input_sync_reset = "none";
defparam \printData[10]~I .oe_async_reset = "none";
defparam \printData[10]~I .oe_power_up = "low";
defparam \printData[10]~I .oe_register_mode = "none";
defparam \printData[10]~I .oe_sync_reset = "none";
defparam \printData[10]~I .operation_mode = "output";
defparam \printData[10]~I .output_async_reset = "none";
defparam \printData[10]~I .output_power_up = "low";
defparam \printData[10]~I .output_register_mode = "none";
defparam \printData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[11]~I (
	.datain(\EXMEMREG|Result_EXMEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[11]));
// synopsys translate_off
defparam \printData[11]~I .input_async_reset = "none";
defparam \printData[11]~I .input_power_up = "low";
defparam \printData[11]~I .input_register_mode = "none";
defparam \printData[11]~I .input_sync_reset = "none";
defparam \printData[11]~I .oe_async_reset = "none";
defparam \printData[11]~I .oe_power_up = "low";
defparam \printData[11]~I .oe_register_mode = "none";
defparam \printData[11]~I .oe_sync_reset = "none";
defparam \printData[11]~I .operation_mode = "output";
defparam \printData[11]~I .output_async_reset = "none";
defparam \printData[11]~I .output_power_up = "low";
defparam \printData[11]~I .output_register_mode = "none";
defparam \printData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[12]~I (
	.datain(\EXMEMREG|Result_EXMEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[12]));
// synopsys translate_off
defparam \printData[12]~I .input_async_reset = "none";
defparam \printData[12]~I .input_power_up = "low";
defparam \printData[12]~I .input_register_mode = "none";
defparam \printData[12]~I .input_sync_reset = "none";
defparam \printData[12]~I .oe_async_reset = "none";
defparam \printData[12]~I .oe_power_up = "low";
defparam \printData[12]~I .oe_register_mode = "none";
defparam \printData[12]~I .oe_sync_reset = "none";
defparam \printData[12]~I .operation_mode = "output";
defparam \printData[12]~I .output_async_reset = "none";
defparam \printData[12]~I .output_power_up = "low";
defparam \printData[12]~I .output_register_mode = "none";
defparam \printData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[13]~I (
	.datain(\EXMEMREG|Result_EXMEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[13]));
// synopsys translate_off
defparam \printData[13]~I .input_async_reset = "none";
defparam \printData[13]~I .input_power_up = "low";
defparam \printData[13]~I .input_register_mode = "none";
defparam \printData[13]~I .input_sync_reset = "none";
defparam \printData[13]~I .oe_async_reset = "none";
defparam \printData[13]~I .oe_power_up = "low";
defparam \printData[13]~I .oe_register_mode = "none";
defparam \printData[13]~I .oe_sync_reset = "none";
defparam \printData[13]~I .operation_mode = "output";
defparam \printData[13]~I .output_async_reset = "none";
defparam \printData[13]~I .output_power_up = "low";
defparam \printData[13]~I .output_register_mode = "none";
defparam \printData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[14]~I (
	.datain(\EXMEMREG|Result_EXMEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[14]));
// synopsys translate_off
defparam \printData[14]~I .input_async_reset = "none";
defparam \printData[14]~I .input_power_up = "low";
defparam \printData[14]~I .input_register_mode = "none";
defparam \printData[14]~I .input_sync_reset = "none";
defparam \printData[14]~I .oe_async_reset = "none";
defparam \printData[14]~I .oe_power_up = "low";
defparam \printData[14]~I .oe_register_mode = "none";
defparam \printData[14]~I .oe_sync_reset = "none";
defparam \printData[14]~I .operation_mode = "output";
defparam \printData[14]~I .output_async_reset = "none";
defparam \printData[14]~I .output_power_up = "low";
defparam \printData[14]~I .output_register_mode = "none";
defparam \printData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[15]~I (
	.datain(\EXMEMREG|Result_EXMEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[15]));
// synopsys translate_off
defparam \printData[15]~I .input_async_reset = "none";
defparam \printData[15]~I .input_power_up = "low";
defparam \printData[15]~I .input_register_mode = "none";
defparam \printData[15]~I .input_sync_reset = "none";
defparam \printData[15]~I .oe_async_reset = "none";
defparam \printData[15]~I .oe_power_up = "low";
defparam \printData[15]~I .oe_register_mode = "none";
defparam \printData[15]~I .oe_sync_reset = "none";
defparam \printData[15]~I .operation_mode = "output";
defparam \printData[15]~I .output_async_reset = "none";
defparam \printData[15]~I .output_power_up = "low";
defparam \printData[15]~I .output_register_mode = "none";
defparam \printData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[0]~I (
	.datain(\PC|Output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[0]));
// synopsys translate_off
defparam \intstructionAD[0]~I .input_async_reset = "none";
defparam \intstructionAD[0]~I .input_power_up = "low";
defparam \intstructionAD[0]~I .input_register_mode = "none";
defparam \intstructionAD[0]~I .input_sync_reset = "none";
defparam \intstructionAD[0]~I .oe_async_reset = "none";
defparam \intstructionAD[0]~I .oe_power_up = "low";
defparam \intstructionAD[0]~I .oe_register_mode = "none";
defparam \intstructionAD[0]~I .oe_sync_reset = "none";
defparam \intstructionAD[0]~I .operation_mode = "output";
defparam \intstructionAD[0]~I .output_async_reset = "none";
defparam \intstructionAD[0]~I .output_power_up = "low";
defparam \intstructionAD[0]~I .output_register_mode = "none";
defparam \intstructionAD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[1]~I (
	.datain(\PC|Output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[1]));
// synopsys translate_off
defparam \intstructionAD[1]~I .input_async_reset = "none";
defparam \intstructionAD[1]~I .input_power_up = "low";
defparam \intstructionAD[1]~I .input_register_mode = "none";
defparam \intstructionAD[1]~I .input_sync_reset = "none";
defparam \intstructionAD[1]~I .oe_async_reset = "none";
defparam \intstructionAD[1]~I .oe_power_up = "low";
defparam \intstructionAD[1]~I .oe_register_mode = "none";
defparam \intstructionAD[1]~I .oe_sync_reset = "none";
defparam \intstructionAD[1]~I .operation_mode = "output";
defparam \intstructionAD[1]~I .output_async_reset = "none";
defparam \intstructionAD[1]~I .output_power_up = "low";
defparam \intstructionAD[1]~I .output_register_mode = "none";
defparam \intstructionAD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[2]~I (
	.datain(\PC|Output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[2]));
// synopsys translate_off
defparam \intstructionAD[2]~I .input_async_reset = "none";
defparam \intstructionAD[2]~I .input_power_up = "low";
defparam \intstructionAD[2]~I .input_register_mode = "none";
defparam \intstructionAD[2]~I .input_sync_reset = "none";
defparam \intstructionAD[2]~I .oe_async_reset = "none";
defparam \intstructionAD[2]~I .oe_power_up = "low";
defparam \intstructionAD[2]~I .oe_register_mode = "none";
defparam \intstructionAD[2]~I .oe_sync_reset = "none";
defparam \intstructionAD[2]~I .operation_mode = "output";
defparam \intstructionAD[2]~I .output_async_reset = "none";
defparam \intstructionAD[2]~I .output_power_up = "low";
defparam \intstructionAD[2]~I .output_register_mode = "none";
defparam \intstructionAD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[3]~I (
	.datain(\PC|Output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[3]));
// synopsys translate_off
defparam \intstructionAD[3]~I .input_async_reset = "none";
defparam \intstructionAD[3]~I .input_power_up = "low";
defparam \intstructionAD[3]~I .input_register_mode = "none";
defparam \intstructionAD[3]~I .input_sync_reset = "none";
defparam \intstructionAD[3]~I .oe_async_reset = "none";
defparam \intstructionAD[3]~I .oe_power_up = "low";
defparam \intstructionAD[3]~I .oe_register_mode = "none";
defparam \intstructionAD[3]~I .oe_sync_reset = "none";
defparam \intstructionAD[3]~I .operation_mode = "output";
defparam \intstructionAD[3]~I .output_async_reset = "none";
defparam \intstructionAD[3]~I .output_power_up = "low";
defparam \intstructionAD[3]~I .output_register_mode = "none";
defparam \intstructionAD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[4]~I (
	.datain(\PC|Output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[4]));
// synopsys translate_off
defparam \intstructionAD[4]~I .input_async_reset = "none";
defparam \intstructionAD[4]~I .input_power_up = "low";
defparam \intstructionAD[4]~I .input_register_mode = "none";
defparam \intstructionAD[4]~I .input_sync_reset = "none";
defparam \intstructionAD[4]~I .oe_async_reset = "none";
defparam \intstructionAD[4]~I .oe_power_up = "low";
defparam \intstructionAD[4]~I .oe_register_mode = "none";
defparam \intstructionAD[4]~I .oe_sync_reset = "none";
defparam \intstructionAD[4]~I .operation_mode = "output";
defparam \intstructionAD[4]~I .output_async_reset = "none";
defparam \intstructionAD[4]~I .output_power_up = "low";
defparam \intstructionAD[4]~I .output_register_mode = "none";
defparam \intstructionAD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[5]~I (
	.datain(\PC|Output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[5]));
// synopsys translate_off
defparam \intstructionAD[5]~I .input_async_reset = "none";
defparam \intstructionAD[5]~I .input_power_up = "low";
defparam \intstructionAD[5]~I .input_register_mode = "none";
defparam \intstructionAD[5]~I .input_sync_reset = "none";
defparam \intstructionAD[5]~I .oe_async_reset = "none";
defparam \intstructionAD[5]~I .oe_power_up = "low";
defparam \intstructionAD[5]~I .oe_register_mode = "none";
defparam \intstructionAD[5]~I .oe_sync_reset = "none";
defparam \intstructionAD[5]~I .operation_mode = "output";
defparam \intstructionAD[5]~I .output_async_reset = "none";
defparam \intstructionAD[5]~I .output_power_up = "low";
defparam \intstructionAD[5]~I .output_register_mode = "none";
defparam \intstructionAD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[6]~I (
	.datain(\PC|Output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[6]));
// synopsys translate_off
defparam \intstructionAD[6]~I .input_async_reset = "none";
defparam \intstructionAD[6]~I .input_power_up = "low";
defparam \intstructionAD[6]~I .input_register_mode = "none";
defparam \intstructionAD[6]~I .input_sync_reset = "none";
defparam \intstructionAD[6]~I .oe_async_reset = "none";
defparam \intstructionAD[6]~I .oe_power_up = "low";
defparam \intstructionAD[6]~I .oe_register_mode = "none";
defparam \intstructionAD[6]~I .oe_sync_reset = "none";
defparam \intstructionAD[6]~I .operation_mode = "output";
defparam \intstructionAD[6]~I .output_async_reset = "none";
defparam \intstructionAD[6]~I .output_power_up = "low";
defparam \intstructionAD[6]~I .output_register_mode = "none";
defparam \intstructionAD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[7]~I (
	.datain(\PC|Output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[7]));
// synopsys translate_off
defparam \intstructionAD[7]~I .input_async_reset = "none";
defparam \intstructionAD[7]~I .input_power_up = "low";
defparam \intstructionAD[7]~I .input_register_mode = "none";
defparam \intstructionAD[7]~I .input_sync_reset = "none";
defparam \intstructionAD[7]~I .oe_async_reset = "none";
defparam \intstructionAD[7]~I .oe_power_up = "low";
defparam \intstructionAD[7]~I .oe_register_mode = "none";
defparam \intstructionAD[7]~I .oe_sync_reset = "none";
defparam \intstructionAD[7]~I .operation_mode = "output";
defparam \intstructionAD[7]~I .output_async_reset = "none";
defparam \intstructionAD[7]~I .output_power_up = "low";
defparam \intstructionAD[7]~I .output_register_mode = "none";
defparam \intstructionAD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[8]~I (
	.datain(\PC|Output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[8]));
// synopsys translate_off
defparam \intstructionAD[8]~I .input_async_reset = "none";
defparam \intstructionAD[8]~I .input_power_up = "low";
defparam \intstructionAD[8]~I .input_register_mode = "none";
defparam \intstructionAD[8]~I .input_sync_reset = "none";
defparam \intstructionAD[8]~I .oe_async_reset = "none";
defparam \intstructionAD[8]~I .oe_power_up = "low";
defparam \intstructionAD[8]~I .oe_register_mode = "none";
defparam \intstructionAD[8]~I .oe_sync_reset = "none";
defparam \intstructionAD[8]~I .operation_mode = "output";
defparam \intstructionAD[8]~I .output_async_reset = "none";
defparam \intstructionAD[8]~I .output_power_up = "low";
defparam \intstructionAD[8]~I .output_register_mode = "none";
defparam \intstructionAD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[9]~I (
	.datain(\PC|Output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[9]));
// synopsys translate_off
defparam \intstructionAD[9]~I .input_async_reset = "none";
defparam \intstructionAD[9]~I .input_power_up = "low";
defparam \intstructionAD[9]~I .input_register_mode = "none";
defparam \intstructionAD[9]~I .input_sync_reset = "none";
defparam \intstructionAD[9]~I .oe_async_reset = "none";
defparam \intstructionAD[9]~I .oe_power_up = "low";
defparam \intstructionAD[9]~I .oe_register_mode = "none";
defparam \intstructionAD[9]~I .oe_sync_reset = "none";
defparam \intstructionAD[9]~I .operation_mode = "output";
defparam \intstructionAD[9]~I .output_async_reset = "none";
defparam \intstructionAD[9]~I .output_power_up = "low";
defparam \intstructionAD[9]~I .output_register_mode = "none";
defparam \intstructionAD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[10]~I (
	.datain(\PC|Output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[10]));
// synopsys translate_off
defparam \intstructionAD[10]~I .input_async_reset = "none";
defparam \intstructionAD[10]~I .input_power_up = "low";
defparam \intstructionAD[10]~I .input_register_mode = "none";
defparam \intstructionAD[10]~I .input_sync_reset = "none";
defparam \intstructionAD[10]~I .oe_async_reset = "none";
defparam \intstructionAD[10]~I .oe_power_up = "low";
defparam \intstructionAD[10]~I .oe_register_mode = "none";
defparam \intstructionAD[10]~I .oe_sync_reset = "none";
defparam \intstructionAD[10]~I .operation_mode = "output";
defparam \intstructionAD[10]~I .output_async_reset = "none";
defparam \intstructionAD[10]~I .output_power_up = "low";
defparam \intstructionAD[10]~I .output_register_mode = "none";
defparam \intstructionAD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[11]~I (
	.datain(\PC|Output [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[11]));
// synopsys translate_off
defparam \intstructionAD[11]~I .input_async_reset = "none";
defparam \intstructionAD[11]~I .input_power_up = "low";
defparam \intstructionAD[11]~I .input_register_mode = "none";
defparam \intstructionAD[11]~I .input_sync_reset = "none";
defparam \intstructionAD[11]~I .oe_async_reset = "none";
defparam \intstructionAD[11]~I .oe_power_up = "low";
defparam \intstructionAD[11]~I .oe_register_mode = "none";
defparam \intstructionAD[11]~I .oe_sync_reset = "none";
defparam \intstructionAD[11]~I .operation_mode = "output";
defparam \intstructionAD[11]~I .output_async_reset = "none";
defparam \intstructionAD[11]~I .output_power_up = "low";
defparam \intstructionAD[11]~I .output_register_mode = "none";
defparam \intstructionAD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[12]~I (
	.datain(\PC|Output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[12]));
// synopsys translate_off
defparam \intstructionAD[12]~I .input_async_reset = "none";
defparam \intstructionAD[12]~I .input_power_up = "low";
defparam \intstructionAD[12]~I .input_register_mode = "none";
defparam \intstructionAD[12]~I .input_sync_reset = "none";
defparam \intstructionAD[12]~I .oe_async_reset = "none";
defparam \intstructionAD[12]~I .oe_power_up = "low";
defparam \intstructionAD[12]~I .oe_register_mode = "none";
defparam \intstructionAD[12]~I .oe_sync_reset = "none";
defparam \intstructionAD[12]~I .operation_mode = "output";
defparam \intstructionAD[12]~I .output_async_reset = "none";
defparam \intstructionAD[12]~I .output_power_up = "low";
defparam \intstructionAD[12]~I .output_register_mode = "none";
defparam \intstructionAD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[13]~I (
	.datain(\PC|Output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[13]));
// synopsys translate_off
defparam \intstructionAD[13]~I .input_async_reset = "none";
defparam \intstructionAD[13]~I .input_power_up = "low";
defparam \intstructionAD[13]~I .input_register_mode = "none";
defparam \intstructionAD[13]~I .input_sync_reset = "none";
defparam \intstructionAD[13]~I .oe_async_reset = "none";
defparam \intstructionAD[13]~I .oe_power_up = "low";
defparam \intstructionAD[13]~I .oe_register_mode = "none";
defparam \intstructionAD[13]~I .oe_sync_reset = "none";
defparam \intstructionAD[13]~I .operation_mode = "output";
defparam \intstructionAD[13]~I .output_async_reset = "none";
defparam \intstructionAD[13]~I .output_power_up = "low";
defparam \intstructionAD[13]~I .output_register_mode = "none";
defparam \intstructionAD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[14]~I (
	.datain(\PC|Output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[14]));
// synopsys translate_off
defparam \intstructionAD[14]~I .input_async_reset = "none";
defparam \intstructionAD[14]~I .input_power_up = "low";
defparam \intstructionAD[14]~I .input_register_mode = "none";
defparam \intstructionAD[14]~I .input_sync_reset = "none";
defparam \intstructionAD[14]~I .oe_async_reset = "none";
defparam \intstructionAD[14]~I .oe_power_up = "low";
defparam \intstructionAD[14]~I .oe_register_mode = "none";
defparam \intstructionAD[14]~I .oe_sync_reset = "none";
defparam \intstructionAD[14]~I .operation_mode = "output";
defparam \intstructionAD[14]~I .output_async_reset = "none";
defparam \intstructionAD[14]~I .output_power_up = "low";
defparam \intstructionAD[14]~I .output_register_mode = "none";
defparam \intstructionAD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \intstructionAD[15]~I (
	.datain(\PC|Output [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(intstructionAD[15]));
// synopsys translate_off
defparam \intstructionAD[15]~I .input_async_reset = "none";
defparam \intstructionAD[15]~I .input_power_up = "low";
defparam \intstructionAD[15]~I .input_register_mode = "none";
defparam \intstructionAD[15]~I .input_sync_reset = "none";
defparam \intstructionAD[15]~I .oe_async_reset = "none";
defparam \intstructionAD[15]~I .oe_power_up = "low";
defparam \intstructionAD[15]~I .oe_register_mode = "none";
defparam \intstructionAD[15]~I .oe_sync_reset = "none";
defparam \intstructionAD[15]~I .operation_mode = "output";
defparam \intstructionAD[15]~I .output_async_reset = "none";
defparam \intstructionAD[15]~I .output_power_up = "low";
defparam \intstructionAD[15]~I .output_register_mode = "none";
defparam \intstructionAD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[0]~I (
	.datain(\PC|Output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[0]));
// synopsys translate_off
defparam \regOUT[0]~I .input_async_reset = "none";
defparam \regOUT[0]~I .input_power_up = "low";
defparam \regOUT[0]~I .input_register_mode = "none";
defparam \regOUT[0]~I .input_sync_reset = "none";
defparam \regOUT[0]~I .oe_async_reset = "none";
defparam \regOUT[0]~I .oe_power_up = "low";
defparam \regOUT[0]~I .oe_register_mode = "none";
defparam \regOUT[0]~I .oe_sync_reset = "none";
defparam \regOUT[0]~I .operation_mode = "output";
defparam \regOUT[0]~I .output_async_reset = "none";
defparam \regOUT[0]~I .output_power_up = "low";
defparam \regOUT[0]~I .output_register_mode = "none";
defparam \regOUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[1]~I (
	.datain(\PC|Output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[1]));
// synopsys translate_off
defparam \regOUT[1]~I .input_async_reset = "none";
defparam \regOUT[1]~I .input_power_up = "low";
defparam \regOUT[1]~I .input_register_mode = "none";
defparam \regOUT[1]~I .input_sync_reset = "none";
defparam \regOUT[1]~I .oe_async_reset = "none";
defparam \regOUT[1]~I .oe_power_up = "low";
defparam \regOUT[1]~I .oe_register_mode = "none";
defparam \regOUT[1]~I .oe_sync_reset = "none";
defparam \regOUT[1]~I .operation_mode = "output";
defparam \regOUT[1]~I .output_async_reset = "none";
defparam \regOUT[1]~I .output_power_up = "low";
defparam \regOUT[1]~I .output_register_mode = "none";
defparam \regOUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[2]~I (
	.datain(\PC|Output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[2]));
// synopsys translate_off
defparam \regOUT[2]~I .input_async_reset = "none";
defparam \regOUT[2]~I .input_power_up = "low";
defparam \regOUT[2]~I .input_register_mode = "none";
defparam \regOUT[2]~I .input_sync_reset = "none";
defparam \regOUT[2]~I .oe_async_reset = "none";
defparam \regOUT[2]~I .oe_power_up = "low";
defparam \regOUT[2]~I .oe_register_mode = "none";
defparam \regOUT[2]~I .oe_sync_reset = "none";
defparam \regOUT[2]~I .operation_mode = "output";
defparam \regOUT[2]~I .output_async_reset = "none";
defparam \regOUT[2]~I .output_power_up = "low";
defparam \regOUT[2]~I .output_register_mode = "none";
defparam \regOUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[3]~I (
	.datain(\PC|Output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[3]));
// synopsys translate_off
defparam \regOUT[3]~I .input_async_reset = "none";
defparam \regOUT[3]~I .input_power_up = "low";
defparam \regOUT[3]~I .input_register_mode = "none";
defparam \regOUT[3]~I .input_sync_reset = "none";
defparam \regOUT[3]~I .oe_async_reset = "none";
defparam \regOUT[3]~I .oe_power_up = "low";
defparam \regOUT[3]~I .oe_register_mode = "none";
defparam \regOUT[3]~I .oe_sync_reset = "none";
defparam \regOUT[3]~I .operation_mode = "output";
defparam \regOUT[3]~I .output_async_reset = "none";
defparam \regOUT[3]~I .output_power_up = "low";
defparam \regOUT[3]~I .output_register_mode = "none";
defparam \regOUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[4]~I (
	.datain(\PC|Output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[4]));
// synopsys translate_off
defparam \regOUT[4]~I .input_async_reset = "none";
defparam \regOUT[4]~I .input_power_up = "low";
defparam \regOUT[4]~I .input_register_mode = "none";
defparam \regOUT[4]~I .input_sync_reset = "none";
defparam \regOUT[4]~I .oe_async_reset = "none";
defparam \regOUT[4]~I .oe_power_up = "low";
defparam \regOUT[4]~I .oe_register_mode = "none";
defparam \regOUT[4]~I .oe_sync_reset = "none";
defparam \regOUT[4]~I .operation_mode = "output";
defparam \regOUT[4]~I .output_async_reset = "none";
defparam \regOUT[4]~I .output_power_up = "low";
defparam \regOUT[4]~I .output_register_mode = "none";
defparam \regOUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[5]~I (
	.datain(\PC|Output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[5]));
// synopsys translate_off
defparam \regOUT[5]~I .input_async_reset = "none";
defparam \regOUT[5]~I .input_power_up = "low";
defparam \regOUT[5]~I .input_register_mode = "none";
defparam \regOUT[5]~I .input_sync_reset = "none";
defparam \regOUT[5]~I .oe_async_reset = "none";
defparam \regOUT[5]~I .oe_power_up = "low";
defparam \regOUT[5]~I .oe_register_mode = "none";
defparam \regOUT[5]~I .oe_sync_reset = "none";
defparam \regOUT[5]~I .operation_mode = "output";
defparam \regOUT[5]~I .output_async_reset = "none";
defparam \regOUT[5]~I .output_power_up = "low";
defparam \regOUT[5]~I .output_register_mode = "none";
defparam \regOUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[6]~I (
	.datain(\PC|Output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[6]));
// synopsys translate_off
defparam \regOUT[6]~I .input_async_reset = "none";
defparam \regOUT[6]~I .input_power_up = "low";
defparam \regOUT[6]~I .input_register_mode = "none";
defparam \regOUT[6]~I .input_sync_reset = "none";
defparam \regOUT[6]~I .oe_async_reset = "none";
defparam \regOUT[6]~I .oe_power_up = "low";
defparam \regOUT[6]~I .oe_register_mode = "none";
defparam \regOUT[6]~I .oe_sync_reset = "none";
defparam \regOUT[6]~I .operation_mode = "output";
defparam \regOUT[6]~I .output_async_reset = "none";
defparam \regOUT[6]~I .output_power_up = "low";
defparam \regOUT[6]~I .output_register_mode = "none";
defparam \regOUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[7]~I (
	.datain(\PC|Output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[7]));
// synopsys translate_off
defparam \regOUT[7]~I .input_async_reset = "none";
defparam \regOUT[7]~I .input_power_up = "low";
defparam \regOUT[7]~I .input_register_mode = "none";
defparam \regOUT[7]~I .input_sync_reset = "none";
defparam \regOUT[7]~I .oe_async_reset = "none";
defparam \regOUT[7]~I .oe_power_up = "low";
defparam \regOUT[7]~I .oe_register_mode = "none";
defparam \regOUT[7]~I .oe_sync_reset = "none";
defparam \regOUT[7]~I .operation_mode = "output";
defparam \regOUT[7]~I .output_async_reset = "none";
defparam \regOUT[7]~I .output_power_up = "low";
defparam \regOUT[7]~I .output_register_mode = "none";
defparam \regOUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[8]~I (
	.datain(\PC|Output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[8]));
// synopsys translate_off
defparam \regOUT[8]~I .input_async_reset = "none";
defparam \regOUT[8]~I .input_power_up = "low";
defparam \regOUT[8]~I .input_register_mode = "none";
defparam \regOUT[8]~I .input_sync_reset = "none";
defparam \regOUT[8]~I .oe_async_reset = "none";
defparam \regOUT[8]~I .oe_power_up = "low";
defparam \regOUT[8]~I .oe_register_mode = "none";
defparam \regOUT[8]~I .oe_sync_reset = "none";
defparam \regOUT[8]~I .operation_mode = "output";
defparam \regOUT[8]~I .output_async_reset = "none";
defparam \regOUT[8]~I .output_power_up = "low";
defparam \regOUT[8]~I .output_register_mode = "none";
defparam \regOUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[9]~I (
	.datain(\PC|Output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[9]));
// synopsys translate_off
defparam \regOUT[9]~I .input_async_reset = "none";
defparam \regOUT[9]~I .input_power_up = "low";
defparam \regOUT[9]~I .input_register_mode = "none";
defparam \regOUT[9]~I .input_sync_reset = "none";
defparam \regOUT[9]~I .oe_async_reset = "none";
defparam \regOUT[9]~I .oe_power_up = "low";
defparam \regOUT[9]~I .oe_register_mode = "none";
defparam \regOUT[9]~I .oe_sync_reset = "none";
defparam \regOUT[9]~I .operation_mode = "output";
defparam \regOUT[9]~I .output_async_reset = "none";
defparam \regOUT[9]~I .output_power_up = "low";
defparam \regOUT[9]~I .output_register_mode = "none";
defparam \regOUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[10]~I (
	.datain(\PC|Output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[10]));
// synopsys translate_off
defparam \regOUT[10]~I .input_async_reset = "none";
defparam \regOUT[10]~I .input_power_up = "low";
defparam \regOUT[10]~I .input_register_mode = "none";
defparam \regOUT[10]~I .input_sync_reset = "none";
defparam \regOUT[10]~I .oe_async_reset = "none";
defparam \regOUT[10]~I .oe_power_up = "low";
defparam \regOUT[10]~I .oe_register_mode = "none";
defparam \regOUT[10]~I .oe_sync_reset = "none";
defparam \regOUT[10]~I .operation_mode = "output";
defparam \regOUT[10]~I .output_async_reset = "none";
defparam \regOUT[10]~I .output_power_up = "low";
defparam \regOUT[10]~I .output_register_mode = "none";
defparam \regOUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[11]~I (
	.datain(\PC|Output [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[11]));
// synopsys translate_off
defparam \regOUT[11]~I .input_async_reset = "none";
defparam \regOUT[11]~I .input_power_up = "low";
defparam \regOUT[11]~I .input_register_mode = "none";
defparam \regOUT[11]~I .input_sync_reset = "none";
defparam \regOUT[11]~I .oe_async_reset = "none";
defparam \regOUT[11]~I .oe_power_up = "low";
defparam \regOUT[11]~I .oe_register_mode = "none";
defparam \regOUT[11]~I .oe_sync_reset = "none";
defparam \regOUT[11]~I .operation_mode = "output";
defparam \regOUT[11]~I .output_async_reset = "none";
defparam \regOUT[11]~I .output_power_up = "low";
defparam \regOUT[11]~I .output_register_mode = "none";
defparam \regOUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[12]~I (
	.datain(\PC|Output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[12]));
// synopsys translate_off
defparam \regOUT[12]~I .input_async_reset = "none";
defparam \regOUT[12]~I .input_power_up = "low";
defparam \regOUT[12]~I .input_register_mode = "none";
defparam \regOUT[12]~I .input_sync_reset = "none";
defparam \regOUT[12]~I .oe_async_reset = "none";
defparam \regOUT[12]~I .oe_power_up = "low";
defparam \regOUT[12]~I .oe_register_mode = "none";
defparam \regOUT[12]~I .oe_sync_reset = "none";
defparam \regOUT[12]~I .operation_mode = "output";
defparam \regOUT[12]~I .output_async_reset = "none";
defparam \regOUT[12]~I .output_power_up = "low";
defparam \regOUT[12]~I .output_register_mode = "none";
defparam \regOUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[13]~I (
	.datain(\PC|Output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[13]));
// synopsys translate_off
defparam \regOUT[13]~I .input_async_reset = "none";
defparam \regOUT[13]~I .input_power_up = "low";
defparam \regOUT[13]~I .input_register_mode = "none";
defparam \regOUT[13]~I .input_sync_reset = "none";
defparam \regOUT[13]~I .oe_async_reset = "none";
defparam \regOUT[13]~I .oe_power_up = "low";
defparam \regOUT[13]~I .oe_register_mode = "none";
defparam \regOUT[13]~I .oe_sync_reset = "none";
defparam \regOUT[13]~I .operation_mode = "output";
defparam \regOUT[13]~I .output_async_reset = "none";
defparam \regOUT[13]~I .output_power_up = "low";
defparam \regOUT[13]~I .output_register_mode = "none";
defparam \regOUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[14]~I (
	.datain(\PC|Output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[14]));
// synopsys translate_off
defparam \regOUT[14]~I .input_async_reset = "none";
defparam \regOUT[14]~I .input_power_up = "low";
defparam \regOUT[14]~I .input_register_mode = "none";
defparam \regOUT[14]~I .input_sync_reset = "none";
defparam \regOUT[14]~I .oe_async_reset = "none";
defparam \regOUT[14]~I .oe_power_up = "low";
defparam \regOUT[14]~I .oe_register_mode = "none";
defparam \regOUT[14]~I .oe_sync_reset = "none";
defparam \regOUT[14]~I .operation_mode = "output";
defparam \regOUT[14]~I .output_async_reset = "none";
defparam \regOUT[14]~I .output_power_up = "low";
defparam \regOUT[14]~I .output_register_mode = "none";
defparam \regOUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[15]~I (
	.datain(\PC|Output [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[15]));
// synopsys translate_off
defparam \regOUT[15]~I .input_async_reset = "none";
defparam \regOUT[15]~I .input_power_up = "low";
defparam \regOUT[15]~I .input_register_mode = "none";
defparam \regOUT[15]~I .input_sync_reset = "none";
defparam \regOUT[15]~I .oe_async_reset = "none";
defparam \regOUT[15]~I .oe_power_up = "low";
defparam \regOUT[15]~I .oe_register_mode = "none";
defparam \regOUT[15]~I .oe_sync_reset = "none";
defparam \regOUT[15]~I .operation_mode = "output";
defparam \regOUT[15]~I .output_async_reset = "none";
defparam \regOUT[15]~I .output_power_up = "low";
defparam \regOUT[15]~I .output_register_mode = "none";
defparam \regOUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[16]));
// synopsys translate_off
defparam \regOUT[16]~I .input_async_reset = "none";
defparam \regOUT[16]~I .input_power_up = "low";
defparam \regOUT[16]~I .input_register_mode = "none";
defparam \regOUT[16]~I .input_sync_reset = "none";
defparam \regOUT[16]~I .oe_async_reset = "none";
defparam \regOUT[16]~I .oe_power_up = "low";
defparam \regOUT[16]~I .oe_register_mode = "none";
defparam \regOUT[16]~I .oe_sync_reset = "none";
defparam \regOUT[16]~I .operation_mode = "output";
defparam \regOUT[16]~I .output_async_reset = "none";
defparam \regOUT[16]~I .output_power_up = "low";
defparam \regOUT[16]~I .output_register_mode = "none";
defparam \regOUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[17]));
// synopsys translate_off
defparam \regOUT[17]~I .input_async_reset = "none";
defparam \regOUT[17]~I .input_power_up = "low";
defparam \regOUT[17]~I .input_register_mode = "none";
defparam \regOUT[17]~I .input_sync_reset = "none";
defparam \regOUT[17]~I .oe_async_reset = "none";
defparam \regOUT[17]~I .oe_power_up = "low";
defparam \regOUT[17]~I .oe_register_mode = "none";
defparam \regOUT[17]~I .oe_sync_reset = "none";
defparam \regOUT[17]~I .operation_mode = "output";
defparam \regOUT[17]~I .output_async_reset = "none";
defparam \regOUT[17]~I .output_power_up = "low";
defparam \regOUT[17]~I .output_register_mode = "none";
defparam \regOUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[18]));
// synopsys translate_off
defparam \regOUT[18]~I .input_async_reset = "none";
defparam \regOUT[18]~I .input_power_up = "low";
defparam \regOUT[18]~I .input_register_mode = "none";
defparam \regOUT[18]~I .input_sync_reset = "none";
defparam \regOUT[18]~I .oe_async_reset = "none";
defparam \regOUT[18]~I .oe_power_up = "low";
defparam \regOUT[18]~I .oe_register_mode = "none";
defparam \regOUT[18]~I .oe_sync_reset = "none";
defparam \regOUT[18]~I .operation_mode = "output";
defparam \regOUT[18]~I .output_async_reset = "none";
defparam \regOUT[18]~I .output_power_up = "low";
defparam \regOUT[18]~I .output_register_mode = "none";
defparam \regOUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[19]));
// synopsys translate_off
defparam \regOUT[19]~I .input_async_reset = "none";
defparam \regOUT[19]~I .input_power_up = "low";
defparam \regOUT[19]~I .input_register_mode = "none";
defparam \regOUT[19]~I .input_sync_reset = "none";
defparam \regOUT[19]~I .oe_async_reset = "none";
defparam \regOUT[19]~I .oe_power_up = "low";
defparam \regOUT[19]~I .oe_register_mode = "none";
defparam \regOUT[19]~I .oe_sync_reset = "none";
defparam \regOUT[19]~I .operation_mode = "output";
defparam \regOUT[19]~I .output_async_reset = "none";
defparam \regOUT[19]~I .output_power_up = "low";
defparam \regOUT[19]~I .output_register_mode = "none";
defparam \regOUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[20]));
// synopsys translate_off
defparam \regOUT[20]~I .input_async_reset = "none";
defparam \regOUT[20]~I .input_power_up = "low";
defparam \regOUT[20]~I .input_register_mode = "none";
defparam \regOUT[20]~I .input_sync_reset = "none";
defparam \regOUT[20]~I .oe_async_reset = "none";
defparam \regOUT[20]~I .oe_power_up = "low";
defparam \regOUT[20]~I .oe_register_mode = "none";
defparam \regOUT[20]~I .oe_sync_reset = "none";
defparam \regOUT[20]~I .operation_mode = "output";
defparam \regOUT[20]~I .output_async_reset = "none";
defparam \regOUT[20]~I .output_power_up = "low";
defparam \regOUT[20]~I .output_register_mode = "none";
defparam \regOUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[21]));
// synopsys translate_off
defparam \regOUT[21]~I .input_async_reset = "none";
defparam \regOUT[21]~I .input_power_up = "low";
defparam \regOUT[21]~I .input_register_mode = "none";
defparam \regOUT[21]~I .input_sync_reset = "none";
defparam \regOUT[21]~I .oe_async_reset = "none";
defparam \regOUT[21]~I .oe_power_up = "low";
defparam \regOUT[21]~I .oe_register_mode = "none";
defparam \regOUT[21]~I .oe_sync_reset = "none";
defparam \regOUT[21]~I .operation_mode = "output";
defparam \regOUT[21]~I .output_async_reset = "none";
defparam \regOUT[21]~I .output_power_up = "low";
defparam \regOUT[21]~I .output_register_mode = "none";
defparam \regOUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[22]));
// synopsys translate_off
defparam \regOUT[22]~I .input_async_reset = "none";
defparam \regOUT[22]~I .input_power_up = "low";
defparam \regOUT[22]~I .input_register_mode = "none";
defparam \regOUT[22]~I .input_sync_reset = "none";
defparam \regOUT[22]~I .oe_async_reset = "none";
defparam \regOUT[22]~I .oe_power_up = "low";
defparam \regOUT[22]~I .oe_register_mode = "none";
defparam \regOUT[22]~I .oe_sync_reset = "none";
defparam \regOUT[22]~I .operation_mode = "output";
defparam \regOUT[22]~I .output_async_reset = "none";
defparam \regOUT[22]~I .output_power_up = "low";
defparam \regOUT[22]~I .output_register_mode = "none";
defparam \regOUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[23]));
// synopsys translate_off
defparam \regOUT[23]~I .input_async_reset = "none";
defparam \regOUT[23]~I .input_power_up = "low";
defparam \regOUT[23]~I .input_register_mode = "none";
defparam \regOUT[23]~I .input_sync_reset = "none";
defparam \regOUT[23]~I .oe_async_reset = "none";
defparam \regOUT[23]~I .oe_power_up = "low";
defparam \regOUT[23]~I .oe_register_mode = "none";
defparam \regOUT[23]~I .oe_sync_reset = "none";
defparam \regOUT[23]~I .operation_mode = "output";
defparam \regOUT[23]~I .output_async_reset = "none";
defparam \regOUT[23]~I .output_power_up = "low";
defparam \regOUT[23]~I .output_register_mode = "none";
defparam \regOUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[24]));
// synopsys translate_off
defparam \regOUT[24]~I .input_async_reset = "none";
defparam \regOUT[24]~I .input_power_up = "low";
defparam \regOUT[24]~I .input_register_mode = "none";
defparam \regOUT[24]~I .input_sync_reset = "none";
defparam \regOUT[24]~I .oe_async_reset = "none";
defparam \regOUT[24]~I .oe_power_up = "low";
defparam \regOUT[24]~I .oe_register_mode = "none";
defparam \regOUT[24]~I .oe_sync_reset = "none";
defparam \regOUT[24]~I .operation_mode = "output";
defparam \regOUT[24]~I .output_async_reset = "none";
defparam \regOUT[24]~I .output_power_up = "low";
defparam \regOUT[24]~I .output_register_mode = "none";
defparam \regOUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[25]));
// synopsys translate_off
defparam \regOUT[25]~I .input_async_reset = "none";
defparam \regOUT[25]~I .input_power_up = "low";
defparam \regOUT[25]~I .input_register_mode = "none";
defparam \regOUT[25]~I .input_sync_reset = "none";
defparam \regOUT[25]~I .oe_async_reset = "none";
defparam \regOUT[25]~I .oe_power_up = "low";
defparam \regOUT[25]~I .oe_register_mode = "none";
defparam \regOUT[25]~I .oe_sync_reset = "none";
defparam \regOUT[25]~I .operation_mode = "output";
defparam \regOUT[25]~I .output_async_reset = "none";
defparam \regOUT[25]~I .output_power_up = "low";
defparam \regOUT[25]~I .output_register_mode = "none";
defparam \regOUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[26]));
// synopsys translate_off
defparam \regOUT[26]~I .input_async_reset = "none";
defparam \regOUT[26]~I .input_power_up = "low";
defparam \regOUT[26]~I .input_register_mode = "none";
defparam \regOUT[26]~I .input_sync_reset = "none";
defparam \regOUT[26]~I .oe_async_reset = "none";
defparam \regOUT[26]~I .oe_power_up = "low";
defparam \regOUT[26]~I .oe_register_mode = "none";
defparam \regOUT[26]~I .oe_sync_reset = "none";
defparam \regOUT[26]~I .operation_mode = "output";
defparam \regOUT[26]~I .output_async_reset = "none";
defparam \regOUT[26]~I .output_power_up = "low";
defparam \regOUT[26]~I .output_register_mode = "none";
defparam \regOUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[27]));
// synopsys translate_off
defparam \regOUT[27]~I .input_async_reset = "none";
defparam \regOUT[27]~I .input_power_up = "low";
defparam \regOUT[27]~I .input_register_mode = "none";
defparam \regOUT[27]~I .input_sync_reset = "none";
defparam \regOUT[27]~I .oe_async_reset = "none";
defparam \regOUT[27]~I .oe_power_up = "low";
defparam \regOUT[27]~I .oe_register_mode = "none";
defparam \regOUT[27]~I .oe_sync_reset = "none";
defparam \regOUT[27]~I .operation_mode = "output";
defparam \regOUT[27]~I .output_async_reset = "none";
defparam \regOUT[27]~I .output_power_up = "low";
defparam \regOUT[27]~I .output_register_mode = "none";
defparam \regOUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[28]));
// synopsys translate_off
defparam \regOUT[28]~I .input_async_reset = "none";
defparam \regOUT[28]~I .input_power_up = "low";
defparam \regOUT[28]~I .input_register_mode = "none";
defparam \regOUT[28]~I .input_sync_reset = "none";
defparam \regOUT[28]~I .oe_async_reset = "none";
defparam \regOUT[28]~I .oe_power_up = "low";
defparam \regOUT[28]~I .oe_register_mode = "none";
defparam \regOUT[28]~I .oe_sync_reset = "none";
defparam \regOUT[28]~I .operation_mode = "output";
defparam \regOUT[28]~I .output_async_reset = "none";
defparam \regOUT[28]~I .output_power_up = "low";
defparam \regOUT[28]~I .output_register_mode = "none";
defparam \regOUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[29]));
// synopsys translate_off
defparam \regOUT[29]~I .input_async_reset = "none";
defparam \regOUT[29]~I .input_power_up = "low";
defparam \regOUT[29]~I .input_register_mode = "none";
defparam \regOUT[29]~I .input_sync_reset = "none";
defparam \regOUT[29]~I .oe_async_reset = "none";
defparam \regOUT[29]~I .oe_power_up = "low";
defparam \regOUT[29]~I .oe_register_mode = "none";
defparam \regOUT[29]~I .oe_sync_reset = "none";
defparam \regOUT[29]~I .operation_mode = "output";
defparam \regOUT[29]~I .output_async_reset = "none";
defparam \regOUT[29]~I .output_power_up = "low";
defparam \regOUT[29]~I .output_register_mode = "none";
defparam \regOUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[30]));
// synopsys translate_off
defparam \regOUT[30]~I .input_async_reset = "none";
defparam \regOUT[30]~I .input_power_up = "low";
defparam \regOUT[30]~I .input_register_mode = "none";
defparam \regOUT[30]~I .input_sync_reset = "none";
defparam \regOUT[30]~I .oe_async_reset = "none";
defparam \regOUT[30]~I .oe_power_up = "low";
defparam \regOUT[30]~I .oe_register_mode = "none";
defparam \regOUT[30]~I .oe_sync_reset = "none";
defparam \regOUT[30]~I .operation_mode = "output";
defparam \regOUT[30]~I .output_async_reset = "none";
defparam \regOUT[30]~I .output_power_up = "low";
defparam \regOUT[30]~I .output_register_mode = "none";
defparam \regOUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[31]));
// synopsys translate_off
defparam \regOUT[31]~I .input_async_reset = "none";
defparam \regOUT[31]~I .input_power_up = "low";
defparam \regOUT[31]~I .input_register_mode = "none";
defparam \regOUT[31]~I .input_sync_reset = "none";
defparam \regOUT[31]~I .oe_async_reset = "none";
defparam \regOUT[31]~I .oe_power_up = "low";
defparam \regOUT[31]~I .oe_register_mode = "none";
defparam \regOUT[31]~I .oe_sync_reset = "none";
defparam \regOUT[31]~I .operation_mode = "output";
defparam \regOUT[31]~I .output_async_reset = "none";
defparam \regOUT[31]~I .output_power_up = "low";
defparam \regOUT[31]~I .output_register_mode = "none";
defparam \regOUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[32]~I (
	.datain(!\RegisterFile|G2|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[32]));
// synopsys translate_off
defparam \regOUT[32]~I .input_async_reset = "none";
defparam \regOUT[32]~I .input_power_up = "low";
defparam \regOUT[32]~I .input_register_mode = "none";
defparam \regOUT[32]~I .input_sync_reset = "none";
defparam \regOUT[32]~I .oe_async_reset = "none";
defparam \regOUT[32]~I .oe_power_up = "low";
defparam \regOUT[32]~I .oe_register_mode = "none";
defparam \regOUT[32]~I .oe_sync_reset = "none";
defparam \regOUT[32]~I .operation_mode = "output";
defparam \regOUT[32]~I .output_async_reset = "none";
defparam \regOUT[32]~I .output_power_up = "low";
defparam \regOUT[32]~I .output_register_mode = "none";
defparam \regOUT[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[33]~I (
	.datain(!\RegisterFile|G2|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[33]));
// synopsys translate_off
defparam \regOUT[33]~I .input_async_reset = "none";
defparam \regOUT[33]~I .input_power_up = "low";
defparam \regOUT[33]~I .input_register_mode = "none";
defparam \regOUT[33]~I .input_sync_reset = "none";
defparam \regOUT[33]~I .oe_async_reset = "none";
defparam \regOUT[33]~I .oe_power_up = "low";
defparam \regOUT[33]~I .oe_register_mode = "none";
defparam \regOUT[33]~I .oe_sync_reset = "none";
defparam \regOUT[33]~I .operation_mode = "output";
defparam \regOUT[33]~I .output_async_reset = "none";
defparam \regOUT[33]~I .output_power_up = "low";
defparam \regOUT[33]~I .output_register_mode = "none";
defparam \regOUT[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[34]~I (
	.datain(!\RegisterFile|G2|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[34]));
// synopsys translate_off
defparam \regOUT[34]~I .input_async_reset = "none";
defparam \regOUT[34]~I .input_power_up = "low";
defparam \regOUT[34]~I .input_register_mode = "none";
defparam \regOUT[34]~I .input_sync_reset = "none";
defparam \regOUT[34]~I .oe_async_reset = "none";
defparam \regOUT[34]~I .oe_power_up = "low";
defparam \regOUT[34]~I .oe_register_mode = "none";
defparam \regOUT[34]~I .oe_sync_reset = "none";
defparam \regOUT[34]~I .operation_mode = "output";
defparam \regOUT[34]~I .output_async_reset = "none";
defparam \regOUT[34]~I .output_power_up = "low";
defparam \regOUT[34]~I .output_register_mode = "none";
defparam \regOUT[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[35]~I (
	.datain(!\RegisterFile|G2|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[35]));
// synopsys translate_off
defparam \regOUT[35]~I .input_async_reset = "none";
defparam \regOUT[35]~I .input_power_up = "low";
defparam \regOUT[35]~I .input_register_mode = "none";
defparam \regOUT[35]~I .input_sync_reset = "none";
defparam \regOUT[35]~I .oe_async_reset = "none";
defparam \regOUT[35]~I .oe_power_up = "low";
defparam \regOUT[35]~I .oe_register_mode = "none";
defparam \regOUT[35]~I .oe_sync_reset = "none";
defparam \regOUT[35]~I .operation_mode = "output";
defparam \regOUT[35]~I .output_async_reset = "none";
defparam \regOUT[35]~I .output_power_up = "low";
defparam \regOUT[35]~I .output_register_mode = "none";
defparam \regOUT[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[36]~I (
	.datain(!\RegisterFile|G2|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[36]));
// synopsys translate_off
defparam \regOUT[36]~I .input_async_reset = "none";
defparam \regOUT[36]~I .input_power_up = "low";
defparam \regOUT[36]~I .input_register_mode = "none";
defparam \regOUT[36]~I .input_sync_reset = "none";
defparam \regOUT[36]~I .oe_async_reset = "none";
defparam \regOUT[36]~I .oe_power_up = "low";
defparam \regOUT[36]~I .oe_register_mode = "none";
defparam \regOUT[36]~I .oe_sync_reset = "none";
defparam \regOUT[36]~I .operation_mode = "output";
defparam \regOUT[36]~I .output_async_reset = "none";
defparam \regOUT[36]~I .output_power_up = "low";
defparam \regOUT[36]~I .output_register_mode = "none";
defparam \regOUT[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[37]~I (
	.datain(!\RegisterFile|G2|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[37]));
// synopsys translate_off
defparam \regOUT[37]~I .input_async_reset = "none";
defparam \regOUT[37]~I .input_power_up = "low";
defparam \regOUT[37]~I .input_register_mode = "none";
defparam \regOUT[37]~I .input_sync_reset = "none";
defparam \regOUT[37]~I .oe_async_reset = "none";
defparam \regOUT[37]~I .oe_power_up = "low";
defparam \regOUT[37]~I .oe_register_mode = "none";
defparam \regOUT[37]~I .oe_sync_reset = "none";
defparam \regOUT[37]~I .operation_mode = "output";
defparam \regOUT[37]~I .output_async_reset = "none";
defparam \regOUT[37]~I .output_power_up = "low";
defparam \regOUT[37]~I .output_register_mode = "none";
defparam \regOUT[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[38]~I (
	.datain(!\RegisterFile|G2|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[38]));
// synopsys translate_off
defparam \regOUT[38]~I .input_async_reset = "none";
defparam \regOUT[38]~I .input_power_up = "low";
defparam \regOUT[38]~I .input_register_mode = "none";
defparam \regOUT[38]~I .input_sync_reset = "none";
defparam \regOUT[38]~I .oe_async_reset = "none";
defparam \regOUT[38]~I .oe_power_up = "low";
defparam \regOUT[38]~I .oe_register_mode = "none";
defparam \regOUT[38]~I .oe_sync_reset = "none";
defparam \regOUT[38]~I .operation_mode = "output";
defparam \regOUT[38]~I .output_async_reset = "none";
defparam \regOUT[38]~I .output_power_up = "low";
defparam \regOUT[38]~I .output_register_mode = "none";
defparam \regOUT[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[39]~I (
	.datain(!\RegisterFile|G2|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[39]));
// synopsys translate_off
defparam \regOUT[39]~I .input_async_reset = "none";
defparam \regOUT[39]~I .input_power_up = "low";
defparam \regOUT[39]~I .input_register_mode = "none";
defparam \regOUT[39]~I .input_sync_reset = "none";
defparam \regOUT[39]~I .oe_async_reset = "none";
defparam \regOUT[39]~I .oe_power_up = "low";
defparam \regOUT[39]~I .oe_register_mode = "none";
defparam \regOUT[39]~I .oe_sync_reset = "none";
defparam \regOUT[39]~I .operation_mode = "output";
defparam \regOUT[39]~I .output_async_reset = "none";
defparam \regOUT[39]~I .output_power_up = "low";
defparam \regOUT[39]~I .output_register_mode = "none";
defparam \regOUT[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[40]~I (
	.datain(!\RegisterFile|G2|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[40]));
// synopsys translate_off
defparam \regOUT[40]~I .input_async_reset = "none";
defparam \regOUT[40]~I .input_power_up = "low";
defparam \regOUT[40]~I .input_register_mode = "none";
defparam \regOUT[40]~I .input_sync_reset = "none";
defparam \regOUT[40]~I .oe_async_reset = "none";
defparam \regOUT[40]~I .oe_power_up = "low";
defparam \regOUT[40]~I .oe_register_mode = "none";
defparam \regOUT[40]~I .oe_sync_reset = "none";
defparam \regOUT[40]~I .operation_mode = "output";
defparam \regOUT[40]~I .output_async_reset = "none";
defparam \regOUT[40]~I .output_power_up = "low";
defparam \regOUT[40]~I .output_register_mode = "none";
defparam \regOUT[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[41]~I (
	.datain(!\RegisterFile|G2|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[41]));
// synopsys translate_off
defparam \regOUT[41]~I .input_async_reset = "none";
defparam \regOUT[41]~I .input_power_up = "low";
defparam \regOUT[41]~I .input_register_mode = "none";
defparam \regOUT[41]~I .input_sync_reset = "none";
defparam \regOUT[41]~I .oe_async_reset = "none";
defparam \regOUT[41]~I .oe_power_up = "low";
defparam \regOUT[41]~I .oe_register_mode = "none";
defparam \regOUT[41]~I .oe_sync_reset = "none";
defparam \regOUT[41]~I .operation_mode = "output";
defparam \regOUT[41]~I .output_async_reset = "none";
defparam \regOUT[41]~I .output_power_up = "low";
defparam \regOUT[41]~I .output_register_mode = "none";
defparam \regOUT[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[42]~I (
	.datain(!\RegisterFile|G2|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[42]));
// synopsys translate_off
defparam \regOUT[42]~I .input_async_reset = "none";
defparam \regOUT[42]~I .input_power_up = "low";
defparam \regOUT[42]~I .input_register_mode = "none";
defparam \regOUT[42]~I .input_sync_reset = "none";
defparam \regOUT[42]~I .oe_async_reset = "none";
defparam \regOUT[42]~I .oe_power_up = "low";
defparam \regOUT[42]~I .oe_register_mode = "none";
defparam \regOUT[42]~I .oe_sync_reset = "none";
defparam \regOUT[42]~I .operation_mode = "output";
defparam \regOUT[42]~I .output_async_reset = "none";
defparam \regOUT[42]~I .output_power_up = "low";
defparam \regOUT[42]~I .output_register_mode = "none";
defparam \regOUT[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[43]~I (
	.datain(!\RegisterFile|G2|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[43]));
// synopsys translate_off
defparam \regOUT[43]~I .input_async_reset = "none";
defparam \regOUT[43]~I .input_power_up = "low";
defparam \regOUT[43]~I .input_register_mode = "none";
defparam \regOUT[43]~I .input_sync_reset = "none";
defparam \regOUT[43]~I .oe_async_reset = "none";
defparam \regOUT[43]~I .oe_power_up = "low";
defparam \regOUT[43]~I .oe_register_mode = "none";
defparam \regOUT[43]~I .oe_sync_reset = "none";
defparam \regOUT[43]~I .operation_mode = "output";
defparam \regOUT[43]~I .output_async_reset = "none";
defparam \regOUT[43]~I .output_power_up = "low";
defparam \regOUT[43]~I .output_register_mode = "none";
defparam \regOUT[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[44]~I (
	.datain(!\RegisterFile|G2|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[44]));
// synopsys translate_off
defparam \regOUT[44]~I .input_async_reset = "none";
defparam \regOUT[44]~I .input_power_up = "low";
defparam \regOUT[44]~I .input_register_mode = "none";
defparam \regOUT[44]~I .input_sync_reset = "none";
defparam \regOUT[44]~I .oe_async_reset = "none";
defparam \regOUT[44]~I .oe_power_up = "low";
defparam \regOUT[44]~I .oe_register_mode = "none";
defparam \regOUT[44]~I .oe_sync_reset = "none";
defparam \regOUT[44]~I .operation_mode = "output";
defparam \regOUT[44]~I .output_async_reset = "none";
defparam \regOUT[44]~I .output_power_up = "low";
defparam \regOUT[44]~I .output_register_mode = "none";
defparam \regOUT[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[45]~I (
	.datain(!\RegisterFile|G2|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[45]));
// synopsys translate_off
defparam \regOUT[45]~I .input_async_reset = "none";
defparam \regOUT[45]~I .input_power_up = "low";
defparam \regOUT[45]~I .input_register_mode = "none";
defparam \regOUT[45]~I .input_sync_reset = "none";
defparam \regOUT[45]~I .oe_async_reset = "none";
defparam \regOUT[45]~I .oe_power_up = "low";
defparam \regOUT[45]~I .oe_register_mode = "none";
defparam \regOUT[45]~I .oe_sync_reset = "none";
defparam \regOUT[45]~I .operation_mode = "output";
defparam \regOUT[45]~I .output_async_reset = "none";
defparam \regOUT[45]~I .output_power_up = "low";
defparam \regOUT[45]~I .output_register_mode = "none";
defparam \regOUT[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[46]~I (
	.datain(!\RegisterFile|G2|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[46]));
// synopsys translate_off
defparam \regOUT[46]~I .input_async_reset = "none";
defparam \regOUT[46]~I .input_power_up = "low";
defparam \regOUT[46]~I .input_register_mode = "none";
defparam \regOUT[46]~I .input_sync_reset = "none";
defparam \regOUT[46]~I .oe_async_reset = "none";
defparam \regOUT[46]~I .oe_power_up = "low";
defparam \regOUT[46]~I .oe_register_mode = "none";
defparam \regOUT[46]~I .oe_sync_reset = "none";
defparam \regOUT[46]~I .operation_mode = "output";
defparam \regOUT[46]~I .output_async_reset = "none";
defparam \regOUT[46]~I .output_power_up = "low";
defparam \regOUT[46]~I .output_register_mode = "none";
defparam \regOUT[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[47]~I (
	.datain(!\RegisterFile|G2|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[47]));
// synopsys translate_off
defparam \regOUT[47]~I .input_async_reset = "none";
defparam \regOUT[47]~I .input_power_up = "low";
defparam \regOUT[47]~I .input_register_mode = "none";
defparam \regOUT[47]~I .input_sync_reset = "none";
defparam \regOUT[47]~I .oe_async_reset = "none";
defparam \regOUT[47]~I .oe_power_up = "low";
defparam \regOUT[47]~I .oe_register_mode = "none";
defparam \regOUT[47]~I .oe_sync_reset = "none";
defparam \regOUT[47]~I .operation_mode = "output";
defparam \regOUT[47]~I .output_async_reset = "none";
defparam \regOUT[47]~I .output_power_up = "low";
defparam \regOUT[47]~I .output_register_mode = "none";
defparam \regOUT[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[48]~I (
	.datain(!\RegisterFile|G3|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[48]));
// synopsys translate_off
defparam \regOUT[48]~I .input_async_reset = "none";
defparam \regOUT[48]~I .input_power_up = "low";
defparam \regOUT[48]~I .input_register_mode = "none";
defparam \regOUT[48]~I .input_sync_reset = "none";
defparam \regOUT[48]~I .oe_async_reset = "none";
defparam \regOUT[48]~I .oe_power_up = "low";
defparam \regOUT[48]~I .oe_register_mode = "none";
defparam \regOUT[48]~I .oe_sync_reset = "none";
defparam \regOUT[48]~I .operation_mode = "output";
defparam \regOUT[48]~I .output_async_reset = "none";
defparam \regOUT[48]~I .output_power_up = "low";
defparam \regOUT[48]~I .output_register_mode = "none";
defparam \regOUT[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[49]~I (
	.datain(!\RegisterFile|G3|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[49]));
// synopsys translate_off
defparam \regOUT[49]~I .input_async_reset = "none";
defparam \regOUT[49]~I .input_power_up = "low";
defparam \regOUT[49]~I .input_register_mode = "none";
defparam \regOUT[49]~I .input_sync_reset = "none";
defparam \regOUT[49]~I .oe_async_reset = "none";
defparam \regOUT[49]~I .oe_power_up = "low";
defparam \regOUT[49]~I .oe_register_mode = "none";
defparam \regOUT[49]~I .oe_sync_reset = "none";
defparam \regOUT[49]~I .operation_mode = "output";
defparam \regOUT[49]~I .output_async_reset = "none";
defparam \regOUT[49]~I .output_power_up = "low";
defparam \regOUT[49]~I .output_register_mode = "none";
defparam \regOUT[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[50]~I (
	.datain(!\RegisterFile|G3|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[50]));
// synopsys translate_off
defparam \regOUT[50]~I .input_async_reset = "none";
defparam \regOUT[50]~I .input_power_up = "low";
defparam \regOUT[50]~I .input_register_mode = "none";
defparam \regOUT[50]~I .input_sync_reset = "none";
defparam \regOUT[50]~I .oe_async_reset = "none";
defparam \regOUT[50]~I .oe_power_up = "low";
defparam \regOUT[50]~I .oe_register_mode = "none";
defparam \regOUT[50]~I .oe_sync_reset = "none";
defparam \regOUT[50]~I .operation_mode = "output";
defparam \regOUT[50]~I .output_async_reset = "none";
defparam \regOUT[50]~I .output_power_up = "low";
defparam \regOUT[50]~I .output_register_mode = "none";
defparam \regOUT[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[51]~I (
	.datain(!\RegisterFile|G3|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[51]));
// synopsys translate_off
defparam \regOUT[51]~I .input_async_reset = "none";
defparam \regOUT[51]~I .input_power_up = "low";
defparam \regOUT[51]~I .input_register_mode = "none";
defparam \regOUT[51]~I .input_sync_reset = "none";
defparam \regOUT[51]~I .oe_async_reset = "none";
defparam \regOUT[51]~I .oe_power_up = "low";
defparam \regOUT[51]~I .oe_register_mode = "none";
defparam \regOUT[51]~I .oe_sync_reset = "none";
defparam \regOUT[51]~I .operation_mode = "output";
defparam \regOUT[51]~I .output_async_reset = "none";
defparam \regOUT[51]~I .output_power_up = "low";
defparam \regOUT[51]~I .output_register_mode = "none";
defparam \regOUT[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[52]~I (
	.datain(!\RegisterFile|G3|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[52]));
// synopsys translate_off
defparam \regOUT[52]~I .input_async_reset = "none";
defparam \regOUT[52]~I .input_power_up = "low";
defparam \regOUT[52]~I .input_register_mode = "none";
defparam \regOUT[52]~I .input_sync_reset = "none";
defparam \regOUT[52]~I .oe_async_reset = "none";
defparam \regOUT[52]~I .oe_power_up = "low";
defparam \regOUT[52]~I .oe_register_mode = "none";
defparam \regOUT[52]~I .oe_sync_reset = "none";
defparam \regOUT[52]~I .operation_mode = "output";
defparam \regOUT[52]~I .output_async_reset = "none";
defparam \regOUT[52]~I .output_power_up = "low";
defparam \regOUT[52]~I .output_register_mode = "none";
defparam \regOUT[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[53]~I (
	.datain(!\RegisterFile|G3|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[53]));
// synopsys translate_off
defparam \regOUT[53]~I .input_async_reset = "none";
defparam \regOUT[53]~I .input_power_up = "low";
defparam \regOUT[53]~I .input_register_mode = "none";
defparam \regOUT[53]~I .input_sync_reset = "none";
defparam \regOUT[53]~I .oe_async_reset = "none";
defparam \regOUT[53]~I .oe_power_up = "low";
defparam \regOUT[53]~I .oe_register_mode = "none";
defparam \regOUT[53]~I .oe_sync_reset = "none";
defparam \regOUT[53]~I .operation_mode = "output";
defparam \regOUT[53]~I .output_async_reset = "none";
defparam \regOUT[53]~I .output_power_up = "low";
defparam \regOUT[53]~I .output_register_mode = "none";
defparam \regOUT[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[54]~I (
	.datain(!\RegisterFile|G3|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[54]));
// synopsys translate_off
defparam \regOUT[54]~I .input_async_reset = "none";
defparam \regOUT[54]~I .input_power_up = "low";
defparam \regOUT[54]~I .input_register_mode = "none";
defparam \regOUT[54]~I .input_sync_reset = "none";
defparam \regOUT[54]~I .oe_async_reset = "none";
defparam \regOUT[54]~I .oe_power_up = "low";
defparam \regOUT[54]~I .oe_register_mode = "none";
defparam \regOUT[54]~I .oe_sync_reset = "none";
defparam \regOUT[54]~I .operation_mode = "output";
defparam \regOUT[54]~I .output_async_reset = "none";
defparam \regOUT[54]~I .output_power_up = "low";
defparam \regOUT[54]~I .output_register_mode = "none";
defparam \regOUT[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[55]~I (
	.datain(!\RegisterFile|G3|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[55]));
// synopsys translate_off
defparam \regOUT[55]~I .input_async_reset = "none";
defparam \regOUT[55]~I .input_power_up = "low";
defparam \regOUT[55]~I .input_register_mode = "none";
defparam \regOUT[55]~I .input_sync_reset = "none";
defparam \regOUT[55]~I .oe_async_reset = "none";
defparam \regOUT[55]~I .oe_power_up = "low";
defparam \regOUT[55]~I .oe_register_mode = "none";
defparam \regOUT[55]~I .oe_sync_reset = "none";
defparam \regOUT[55]~I .operation_mode = "output";
defparam \regOUT[55]~I .output_async_reset = "none";
defparam \regOUT[55]~I .output_power_up = "low";
defparam \regOUT[55]~I .output_register_mode = "none";
defparam \regOUT[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[56]~I (
	.datain(!\RegisterFile|G3|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[56]));
// synopsys translate_off
defparam \regOUT[56]~I .input_async_reset = "none";
defparam \regOUT[56]~I .input_power_up = "low";
defparam \regOUT[56]~I .input_register_mode = "none";
defparam \regOUT[56]~I .input_sync_reset = "none";
defparam \regOUT[56]~I .oe_async_reset = "none";
defparam \regOUT[56]~I .oe_power_up = "low";
defparam \regOUT[56]~I .oe_register_mode = "none";
defparam \regOUT[56]~I .oe_sync_reset = "none";
defparam \regOUT[56]~I .operation_mode = "output";
defparam \regOUT[56]~I .output_async_reset = "none";
defparam \regOUT[56]~I .output_power_up = "low";
defparam \regOUT[56]~I .output_register_mode = "none";
defparam \regOUT[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[57]~I (
	.datain(!\RegisterFile|G3|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[57]));
// synopsys translate_off
defparam \regOUT[57]~I .input_async_reset = "none";
defparam \regOUT[57]~I .input_power_up = "low";
defparam \regOUT[57]~I .input_register_mode = "none";
defparam \regOUT[57]~I .input_sync_reset = "none";
defparam \regOUT[57]~I .oe_async_reset = "none";
defparam \regOUT[57]~I .oe_power_up = "low";
defparam \regOUT[57]~I .oe_register_mode = "none";
defparam \regOUT[57]~I .oe_sync_reset = "none";
defparam \regOUT[57]~I .operation_mode = "output";
defparam \regOUT[57]~I .output_async_reset = "none";
defparam \regOUT[57]~I .output_power_up = "low";
defparam \regOUT[57]~I .output_register_mode = "none";
defparam \regOUT[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[58]~I (
	.datain(!\RegisterFile|G3|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[58]));
// synopsys translate_off
defparam \regOUT[58]~I .input_async_reset = "none";
defparam \regOUT[58]~I .input_power_up = "low";
defparam \regOUT[58]~I .input_register_mode = "none";
defparam \regOUT[58]~I .input_sync_reset = "none";
defparam \regOUT[58]~I .oe_async_reset = "none";
defparam \regOUT[58]~I .oe_power_up = "low";
defparam \regOUT[58]~I .oe_register_mode = "none";
defparam \regOUT[58]~I .oe_sync_reset = "none";
defparam \regOUT[58]~I .operation_mode = "output";
defparam \regOUT[58]~I .output_async_reset = "none";
defparam \regOUT[58]~I .output_power_up = "low";
defparam \regOUT[58]~I .output_register_mode = "none";
defparam \regOUT[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[59]~I (
	.datain(!\RegisterFile|G3|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[59]));
// synopsys translate_off
defparam \regOUT[59]~I .input_async_reset = "none";
defparam \regOUT[59]~I .input_power_up = "low";
defparam \regOUT[59]~I .input_register_mode = "none";
defparam \regOUT[59]~I .input_sync_reset = "none";
defparam \regOUT[59]~I .oe_async_reset = "none";
defparam \regOUT[59]~I .oe_power_up = "low";
defparam \regOUT[59]~I .oe_register_mode = "none";
defparam \regOUT[59]~I .oe_sync_reset = "none";
defparam \regOUT[59]~I .operation_mode = "output";
defparam \regOUT[59]~I .output_async_reset = "none";
defparam \regOUT[59]~I .output_power_up = "low";
defparam \regOUT[59]~I .output_register_mode = "none";
defparam \regOUT[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[60]~I (
	.datain(!\RegisterFile|G3|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[60]));
// synopsys translate_off
defparam \regOUT[60]~I .input_async_reset = "none";
defparam \regOUT[60]~I .input_power_up = "low";
defparam \regOUT[60]~I .input_register_mode = "none";
defparam \regOUT[60]~I .input_sync_reset = "none";
defparam \regOUT[60]~I .oe_async_reset = "none";
defparam \regOUT[60]~I .oe_power_up = "low";
defparam \regOUT[60]~I .oe_register_mode = "none";
defparam \regOUT[60]~I .oe_sync_reset = "none";
defparam \regOUT[60]~I .operation_mode = "output";
defparam \regOUT[60]~I .output_async_reset = "none";
defparam \regOUT[60]~I .output_power_up = "low";
defparam \regOUT[60]~I .output_register_mode = "none";
defparam \regOUT[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[61]~I (
	.datain(!\RegisterFile|G3|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[61]));
// synopsys translate_off
defparam \regOUT[61]~I .input_async_reset = "none";
defparam \regOUT[61]~I .input_power_up = "low";
defparam \regOUT[61]~I .input_register_mode = "none";
defparam \regOUT[61]~I .input_sync_reset = "none";
defparam \regOUT[61]~I .oe_async_reset = "none";
defparam \regOUT[61]~I .oe_power_up = "low";
defparam \regOUT[61]~I .oe_register_mode = "none";
defparam \regOUT[61]~I .oe_sync_reset = "none";
defparam \regOUT[61]~I .operation_mode = "output";
defparam \regOUT[61]~I .output_async_reset = "none";
defparam \regOUT[61]~I .output_power_up = "low";
defparam \regOUT[61]~I .output_register_mode = "none";
defparam \regOUT[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[62]~I (
	.datain(!\RegisterFile|G3|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[62]));
// synopsys translate_off
defparam \regOUT[62]~I .input_async_reset = "none";
defparam \regOUT[62]~I .input_power_up = "low";
defparam \regOUT[62]~I .input_register_mode = "none";
defparam \regOUT[62]~I .input_sync_reset = "none";
defparam \regOUT[62]~I .oe_async_reset = "none";
defparam \regOUT[62]~I .oe_power_up = "low";
defparam \regOUT[62]~I .oe_register_mode = "none";
defparam \regOUT[62]~I .oe_sync_reset = "none";
defparam \regOUT[62]~I .operation_mode = "output";
defparam \regOUT[62]~I .output_async_reset = "none";
defparam \regOUT[62]~I .output_power_up = "low";
defparam \regOUT[62]~I .output_register_mode = "none";
defparam \regOUT[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[63]~I (
	.datain(!\RegisterFile|G3|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[63]));
// synopsys translate_off
defparam \regOUT[63]~I .input_async_reset = "none";
defparam \regOUT[63]~I .input_power_up = "low";
defparam \regOUT[63]~I .input_register_mode = "none";
defparam \regOUT[63]~I .input_sync_reset = "none";
defparam \regOUT[63]~I .oe_async_reset = "none";
defparam \regOUT[63]~I .oe_power_up = "low";
defparam \regOUT[63]~I .oe_register_mode = "none";
defparam \regOUT[63]~I .oe_sync_reset = "none";
defparam \regOUT[63]~I .operation_mode = "output";
defparam \regOUT[63]~I .output_async_reset = "none";
defparam \regOUT[63]~I .output_power_up = "low";
defparam \regOUT[63]~I .output_register_mode = "none";
defparam \regOUT[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[64]~I (
	.datain(!\RegisterFile|G4|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[64]));
// synopsys translate_off
defparam \regOUT[64]~I .input_async_reset = "none";
defparam \regOUT[64]~I .input_power_up = "low";
defparam \regOUT[64]~I .input_register_mode = "none";
defparam \regOUT[64]~I .input_sync_reset = "none";
defparam \regOUT[64]~I .oe_async_reset = "none";
defparam \regOUT[64]~I .oe_power_up = "low";
defparam \regOUT[64]~I .oe_register_mode = "none";
defparam \regOUT[64]~I .oe_sync_reset = "none";
defparam \regOUT[64]~I .operation_mode = "output";
defparam \regOUT[64]~I .output_async_reset = "none";
defparam \regOUT[64]~I .output_power_up = "low";
defparam \regOUT[64]~I .output_register_mode = "none";
defparam \regOUT[64]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[65]~I (
	.datain(!\RegisterFile|G4|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[65]));
// synopsys translate_off
defparam \regOUT[65]~I .input_async_reset = "none";
defparam \regOUT[65]~I .input_power_up = "low";
defparam \regOUT[65]~I .input_register_mode = "none";
defparam \regOUT[65]~I .input_sync_reset = "none";
defparam \regOUT[65]~I .oe_async_reset = "none";
defparam \regOUT[65]~I .oe_power_up = "low";
defparam \regOUT[65]~I .oe_register_mode = "none";
defparam \regOUT[65]~I .oe_sync_reset = "none";
defparam \regOUT[65]~I .operation_mode = "output";
defparam \regOUT[65]~I .output_async_reset = "none";
defparam \regOUT[65]~I .output_power_up = "low";
defparam \regOUT[65]~I .output_register_mode = "none";
defparam \regOUT[65]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[66]~I (
	.datain(!\RegisterFile|G4|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[66]));
// synopsys translate_off
defparam \regOUT[66]~I .input_async_reset = "none";
defparam \regOUT[66]~I .input_power_up = "low";
defparam \regOUT[66]~I .input_register_mode = "none";
defparam \regOUT[66]~I .input_sync_reset = "none";
defparam \regOUT[66]~I .oe_async_reset = "none";
defparam \regOUT[66]~I .oe_power_up = "low";
defparam \regOUT[66]~I .oe_register_mode = "none";
defparam \regOUT[66]~I .oe_sync_reset = "none";
defparam \regOUT[66]~I .operation_mode = "output";
defparam \regOUT[66]~I .output_async_reset = "none";
defparam \regOUT[66]~I .output_power_up = "low";
defparam \regOUT[66]~I .output_register_mode = "none";
defparam \regOUT[66]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[67]~I (
	.datain(!\RegisterFile|G4|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[67]));
// synopsys translate_off
defparam \regOUT[67]~I .input_async_reset = "none";
defparam \regOUT[67]~I .input_power_up = "low";
defparam \regOUT[67]~I .input_register_mode = "none";
defparam \regOUT[67]~I .input_sync_reset = "none";
defparam \regOUT[67]~I .oe_async_reset = "none";
defparam \regOUT[67]~I .oe_power_up = "low";
defparam \regOUT[67]~I .oe_register_mode = "none";
defparam \regOUT[67]~I .oe_sync_reset = "none";
defparam \regOUT[67]~I .operation_mode = "output";
defparam \regOUT[67]~I .output_async_reset = "none";
defparam \regOUT[67]~I .output_power_up = "low";
defparam \regOUT[67]~I .output_register_mode = "none";
defparam \regOUT[67]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[68]~I (
	.datain(!\RegisterFile|G4|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[68]));
// synopsys translate_off
defparam \regOUT[68]~I .input_async_reset = "none";
defparam \regOUT[68]~I .input_power_up = "low";
defparam \regOUT[68]~I .input_register_mode = "none";
defparam \regOUT[68]~I .input_sync_reset = "none";
defparam \regOUT[68]~I .oe_async_reset = "none";
defparam \regOUT[68]~I .oe_power_up = "low";
defparam \regOUT[68]~I .oe_register_mode = "none";
defparam \regOUT[68]~I .oe_sync_reset = "none";
defparam \regOUT[68]~I .operation_mode = "output";
defparam \regOUT[68]~I .output_async_reset = "none";
defparam \regOUT[68]~I .output_power_up = "low";
defparam \regOUT[68]~I .output_register_mode = "none";
defparam \regOUT[68]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[69]~I (
	.datain(!\RegisterFile|G4|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[69]));
// synopsys translate_off
defparam \regOUT[69]~I .input_async_reset = "none";
defparam \regOUT[69]~I .input_power_up = "low";
defparam \regOUT[69]~I .input_register_mode = "none";
defparam \regOUT[69]~I .input_sync_reset = "none";
defparam \regOUT[69]~I .oe_async_reset = "none";
defparam \regOUT[69]~I .oe_power_up = "low";
defparam \regOUT[69]~I .oe_register_mode = "none";
defparam \regOUT[69]~I .oe_sync_reset = "none";
defparam \regOUT[69]~I .operation_mode = "output";
defparam \regOUT[69]~I .output_async_reset = "none";
defparam \regOUT[69]~I .output_power_up = "low";
defparam \regOUT[69]~I .output_register_mode = "none";
defparam \regOUT[69]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[70]~I (
	.datain(!\RegisterFile|G4|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[70]));
// synopsys translate_off
defparam \regOUT[70]~I .input_async_reset = "none";
defparam \regOUT[70]~I .input_power_up = "low";
defparam \regOUT[70]~I .input_register_mode = "none";
defparam \regOUT[70]~I .input_sync_reset = "none";
defparam \regOUT[70]~I .oe_async_reset = "none";
defparam \regOUT[70]~I .oe_power_up = "low";
defparam \regOUT[70]~I .oe_register_mode = "none";
defparam \regOUT[70]~I .oe_sync_reset = "none";
defparam \regOUT[70]~I .operation_mode = "output";
defparam \regOUT[70]~I .output_async_reset = "none";
defparam \regOUT[70]~I .output_power_up = "low";
defparam \regOUT[70]~I .output_register_mode = "none";
defparam \regOUT[70]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[71]~I (
	.datain(!\RegisterFile|G4|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[71]));
// synopsys translate_off
defparam \regOUT[71]~I .input_async_reset = "none";
defparam \regOUT[71]~I .input_power_up = "low";
defparam \regOUT[71]~I .input_register_mode = "none";
defparam \regOUT[71]~I .input_sync_reset = "none";
defparam \regOUT[71]~I .oe_async_reset = "none";
defparam \regOUT[71]~I .oe_power_up = "low";
defparam \regOUT[71]~I .oe_register_mode = "none";
defparam \regOUT[71]~I .oe_sync_reset = "none";
defparam \regOUT[71]~I .operation_mode = "output";
defparam \regOUT[71]~I .output_async_reset = "none";
defparam \regOUT[71]~I .output_power_up = "low";
defparam \regOUT[71]~I .output_register_mode = "none";
defparam \regOUT[71]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[72]~I (
	.datain(!\RegisterFile|G4|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[72]));
// synopsys translate_off
defparam \regOUT[72]~I .input_async_reset = "none";
defparam \regOUT[72]~I .input_power_up = "low";
defparam \regOUT[72]~I .input_register_mode = "none";
defparam \regOUT[72]~I .input_sync_reset = "none";
defparam \regOUT[72]~I .oe_async_reset = "none";
defparam \regOUT[72]~I .oe_power_up = "low";
defparam \regOUT[72]~I .oe_register_mode = "none";
defparam \regOUT[72]~I .oe_sync_reset = "none";
defparam \regOUT[72]~I .operation_mode = "output";
defparam \regOUT[72]~I .output_async_reset = "none";
defparam \regOUT[72]~I .output_power_up = "low";
defparam \regOUT[72]~I .output_register_mode = "none";
defparam \regOUT[72]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[73]~I (
	.datain(!\RegisterFile|G4|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[73]));
// synopsys translate_off
defparam \regOUT[73]~I .input_async_reset = "none";
defparam \regOUT[73]~I .input_power_up = "low";
defparam \regOUT[73]~I .input_register_mode = "none";
defparam \regOUT[73]~I .input_sync_reset = "none";
defparam \regOUT[73]~I .oe_async_reset = "none";
defparam \regOUT[73]~I .oe_power_up = "low";
defparam \regOUT[73]~I .oe_register_mode = "none";
defparam \regOUT[73]~I .oe_sync_reset = "none";
defparam \regOUT[73]~I .operation_mode = "output";
defparam \regOUT[73]~I .output_async_reset = "none";
defparam \regOUT[73]~I .output_power_up = "low";
defparam \regOUT[73]~I .output_register_mode = "none";
defparam \regOUT[73]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[74]~I (
	.datain(!\RegisterFile|G4|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[74]));
// synopsys translate_off
defparam \regOUT[74]~I .input_async_reset = "none";
defparam \regOUT[74]~I .input_power_up = "low";
defparam \regOUT[74]~I .input_register_mode = "none";
defparam \regOUT[74]~I .input_sync_reset = "none";
defparam \regOUT[74]~I .oe_async_reset = "none";
defparam \regOUT[74]~I .oe_power_up = "low";
defparam \regOUT[74]~I .oe_register_mode = "none";
defparam \regOUT[74]~I .oe_sync_reset = "none";
defparam \regOUT[74]~I .operation_mode = "output";
defparam \regOUT[74]~I .output_async_reset = "none";
defparam \regOUT[74]~I .output_power_up = "low";
defparam \regOUT[74]~I .output_register_mode = "none";
defparam \regOUT[74]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[75]~I (
	.datain(!\RegisterFile|G4|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[75]));
// synopsys translate_off
defparam \regOUT[75]~I .input_async_reset = "none";
defparam \regOUT[75]~I .input_power_up = "low";
defparam \regOUT[75]~I .input_register_mode = "none";
defparam \regOUT[75]~I .input_sync_reset = "none";
defparam \regOUT[75]~I .oe_async_reset = "none";
defparam \regOUT[75]~I .oe_power_up = "low";
defparam \regOUT[75]~I .oe_register_mode = "none";
defparam \regOUT[75]~I .oe_sync_reset = "none";
defparam \regOUT[75]~I .operation_mode = "output";
defparam \regOUT[75]~I .output_async_reset = "none";
defparam \regOUT[75]~I .output_power_up = "low";
defparam \regOUT[75]~I .output_register_mode = "none";
defparam \regOUT[75]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[76]~I (
	.datain(!\RegisterFile|G4|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[76]));
// synopsys translate_off
defparam \regOUT[76]~I .input_async_reset = "none";
defparam \regOUT[76]~I .input_power_up = "low";
defparam \regOUT[76]~I .input_register_mode = "none";
defparam \regOUT[76]~I .input_sync_reset = "none";
defparam \regOUT[76]~I .oe_async_reset = "none";
defparam \regOUT[76]~I .oe_power_up = "low";
defparam \regOUT[76]~I .oe_register_mode = "none";
defparam \regOUT[76]~I .oe_sync_reset = "none";
defparam \regOUT[76]~I .operation_mode = "output";
defparam \regOUT[76]~I .output_async_reset = "none";
defparam \regOUT[76]~I .output_power_up = "low";
defparam \regOUT[76]~I .output_register_mode = "none";
defparam \regOUT[76]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[77]~I (
	.datain(!\RegisterFile|G4|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[77]));
// synopsys translate_off
defparam \regOUT[77]~I .input_async_reset = "none";
defparam \regOUT[77]~I .input_power_up = "low";
defparam \regOUT[77]~I .input_register_mode = "none";
defparam \regOUT[77]~I .input_sync_reset = "none";
defparam \regOUT[77]~I .oe_async_reset = "none";
defparam \regOUT[77]~I .oe_power_up = "low";
defparam \regOUT[77]~I .oe_register_mode = "none";
defparam \regOUT[77]~I .oe_sync_reset = "none";
defparam \regOUT[77]~I .operation_mode = "output";
defparam \regOUT[77]~I .output_async_reset = "none";
defparam \regOUT[77]~I .output_power_up = "low";
defparam \regOUT[77]~I .output_register_mode = "none";
defparam \regOUT[77]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[78]~I (
	.datain(!\RegisterFile|G4|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[78]));
// synopsys translate_off
defparam \regOUT[78]~I .input_async_reset = "none";
defparam \regOUT[78]~I .input_power_up = "low";
defparam \regOUT[78]~I .input_register_mode = "none";
defparam \regOUT[78]~I .input_sync_reset = "none";
defparam \regOUT[78]~I .oe_async_reset = "none";
defparam \regOUT[78]~I .oe_power_up = "low";
defparam \regOUT[78]~I .oe_register_mode = "none";
defparam \regOUT[78]~I .oe_sync_reset = "none";
defparam \regOUT[78]~I .operation_mode = "output";
defparam \regOUT[78]~I .output_async_reset = "none";
defparam \regOUT[78]~I .output_power_up = "low";
defparam \regOUT[78]~I .output_register_mode = "none";
defparam \regOUT[78]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[79]~I (
	.datain(!\RegisterFile|G4|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[79]));
// synopsys translate_off
defparam \regOUT[79]~I .input_async_reset = "none";
defparam \regOUT[79]~I .input_power_up = "low";
defparam \regOUT[79]~I .input_register_mode = "none";
defparam \regOUT[79]~I .input_sync_reset = "none";
defparam \regOUT[79]~I .oe_async_reset = "none";
defparam \regOUT[79]~I .oe_power_up = "low";
defparam \regOUT[79]~I .oe_register_mode = "none";
defparam \regOUT[79]~I .oe_sync_reset = "none";
defparam \regOUT[79]~I .operation_mode = "output";
defparam \regOUT[79]~I .output_async_reset = "none";
defparam \regOUT[79]~I .output_power_up = "low";
defparam \regOUT[79]~I .output_register_mode = "none";
defparam \regOUT[79]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[80]~I (
	.datain(!\RegisterFile|G5|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[80]));
// synopsys translate_off
defparam \regOUT[80]~I .input_async_reset = "none";
defparam \regOUT[80]~I .input_power_up = "low";
defparam \regOUT[80]~I .input_register_mode = "none";
defparam \regOUT[80]~I .input_sync_reset = "none";
defparam \regOUT[80]~I .oe_async_reset = "none";
defparam \regOUT[80]~I .oe_power_up = "low";
defparam \regOUT[80]~I .oe_register_mode = "none";
defparam \regOUT[80]~I .oe_sync_reset = "none";
defparam \regOUT[80]~I .operation_mode = "output";
defparam \regOUT[80]~I .output_async_reset = "none";
defparam \regOUT[80]~I .output_power_up = "low";
defparam \regOUT[80]~I .output_register_mode = "none";
defparam \regOUT[80]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[81]~I (
	.datain(!\RegisterFile|G5|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[81]));
// synopsys translate_off
defparam \regOUT[81]~I .input_async_reset = "none";
defparam \regOUT[81]~I .input_power_up = "low";
defparam \regOUT[81]~I .input_register_mode = "none";
defparam \regOUT[81]~I .input_sync_reset = "none";
defparam \regOUT[81]~I .oe_async_reset = "none";
defparam \regOUT[81]~I .oe_power_up = "low";
defparam \regOUT[81]~I .oe_register_mode = "none";
defparam \regOUT[81]~I .oe_sync_reset = "none";
defparam \regOUT[81]~I .operation_mode = "output";
defparam \regOUT[81]~I .output_async_reset = "none";
defparam \regOUT[81]~I .output_power_up = "low";
defparam \regOUT[81]~I .output_register_mode = "none";
defparam \regOUT[81]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[82]~I (
	.datain(!\RegisterFile|G5|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[82]));
// synopsys translate_off
defparam \regOUT[82]~I .input_async_reset = "none";
defparam \regOUT[82]~I .input_power_up = "low";
defparam \regOUT[82]~I .input_register_mode = "none";
defparam \regOUT[82]~I .input_sync_reset = "none";
defparam \regOUT[82]~I .oe_async_reset = "none";
defparam \regOUT[82]~I .oe_power_up = "low";
defparam \regOUT[82]~I .oe_register_mode = "none";
defparam \regOUT[82]~I .oe_sync_reset = "none";
defparam \regOUT[82]~I .operation_mode = "output";
defparam \regOUT[82]~I .output_async_reset = "none";
defparam \regOUT[82]~I .output_power_up = "low";
defparam \regOUT[82]~I .output_register_mode = "none";
defparam \regOUT[82]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[83]~I (
	.datain(!\RegisterFile|G5|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[83]));
// synopsys translate_off
defparam \regOUT[83]~I .input_async_reset = "none";
defparam \regOUT[83]~I .input_power_up = "low";
defparam \regOUT[83]~I .input_register_mode = "none";
defparam \regOUT[83]~I .input_sync_reset = "none";
defparam \regOUT[83]~I .oe_async_reset = "none";
defparam \regOUT[83]~I .oe_power_up = "low";
defparam \regOUT[83]~I .oe_register_mode = "none";
defparam \regOUT[83]~I .oe_sync_reset = "none";
defparam \regOUT[83]~I .operation_mode = "output";
defparam \regOUT[83]~I .output_async_reset = "none";
defparam \regOUT[83]~I .output_power_up = "low";
defparam \regOUT[83]~I .output_register_mode = "none";
defparam \regOUT[83]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[84]~I (
	.datain(!\RegisterFile|G5|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[84]));
// synopsys translate_off
defparam \regOUT[84]~I .input_async_reset = "none";
defparam \regOUT[84]~I .input_power_up = "low";
defparam \regOUT[84]~I .input_register_mode = "none";
defparam \regOUT[84]~I .input_sync_reset = "none";
defparam \regOUT[84]~I .oe_async_reset = "none";
defparam \regOUT[84]~I .oe_power_up = "low";
defparam \regOUT[84]~I .oe_register_mode = "none";
defparam \regOUT[84]~I .oe_sync_reset = "none";
defparam \regOUT[84]~I .operation_mode = "output";
defparam \regOUT[84]~I .output_async_reset = "none";
defparam \regOUT[84]~I .output_power_up = "low";
defparam \regOUT[84]~I .output_register_mode = "none";
defparam \regOUT[84]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[85]~I (
	.datain(!\RegisterFile|G5|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[85]));
// synopsys translate_off
defparam \regOUT[85]~I .input_async_reset = "none";
defparam \regOUT[85]~I .input_power_up = "low";
defparam \regOUT[85]~I .input_register_mode = "none";
defparam \regOUT[85]~I .input_sync_reset = "none";
defparam \regOUT[85]~I .oe_async_reset = "none";
defparam \regOUT[85]~I .oe_power_up = "low";
defparam \regOUT[85]~I .oe_register_mode = "none";
defparam \regOUT[85]~I .oe_sync_reset = "none";
defparam \regOUT[85]~I .operation_mode = "output";
defparam \regOUT[85]~I .output_async_reset = "none";
defparam \regOUT[85]~I .output_power_up = "low";
defparam \regOUT[85]~I .output_register_mode = "none";
defparam \regOUT[85]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[86]~I (
	.datain(!\RegisterFile|G5|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[86]));
// synopsys translate_off
defparam \regOUT[86]~I .input_async_reset = "none";
defparam \regOUT[86]~I .input_power_up = "low";
defparam \regOUT[86]~I .input_register_mode = "none";
defparam \regOUT[86]~I .input_sync_reset = "none";
defparam \regOUT[86]~I .oe_async_reset = "none";
defparam \regOUT[86]~I .oe_power_up = "low";
defparam \regOUT[86]~I .oe_register_mode = "none";
defparam \regOUT[86]~I .oe_sync_reset = "none";
defparam \regOUT[86]~I .operation_mode = "output";
defparam \regOUT[86]~I .output_async_reset = "none";
defparam \regOUT[86]~I .output_power_up = "low";
defparam \regOUT[86]~I .output_register_mode = "none";
defparam \regOUT[86]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[87]~I (
	.datain(!\RegisterFile|G5|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[87]));
// synopsys translate_off
defparam \regOUT[87]~I .input_async_reset = "none";
defparam \regOUT[87]~I .input_power_up = "low";
defparam \regOUT[87]~I .input_register_mode = "none";
defparam \regOUT[87]~I .input_sync_reset = "none";
defparam \regOUT[87]~I .oe_async_reset = "none";
defparam \regOUT[87]~I .oe_power_up = "low";
defparam \regOUT[87]~I .oe_register_mode = "none";
defparam \regOUT[87]~I .oe_sync_reset = "none";
defparam \regOUT[87]~I .operation_mode = "output";
defparam \regOUT[87]~I .output_async_reset = "none";
defparam \regOUT[87]~I .output_power_up = "low";
defparam \regOUT[87]~I .output_register_mode = "none";
defparam \regOUT[87]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[88]~I (
	.datain(!\RegisterFile|G5|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[88]));
// synopsys translate_off
defparam \regOUT[88]~I .input_async_reset = "none";
defparam \regOUT[88]~I .input_power_up = "low";
defparam \regOUT[88]~I .input_register_mode = "none";
defparam \regOUT[88]~I .input_sync_reset = "none";
defparam \regOUT[88]~I .oe_async_reset = "none";
defparam \regOUT[88]~I .oe_power_up = "low";
defparam \regOUT[88]~I .oe_register_mode = "none";
defparam \regOUT[88]~I .oe_sync_reset = "none";
defparam \regOUT[88]~I .operation_mode = "output";
defparam \regOUT[88]~I .output_async_reset = "none";
defparam \regOUT[88]~I .output_power_up = "low";
defparam \regOUT[88]~I .output_register_mode = "none";
defparam \regOUT[88]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[89]~I (
	.datain(!\RegisterFile|G5|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[89]));
// synopsys translate_off
defparam \regOUT[89]~I .input_async_reset = "none";
defparam \regOUT[89]~I .input_power_up = "low";
defparam \regOUT[89]~I .input_register_mode = "none";
defparam \regOUT[89]~I .input_sync_reset = "none";
defparam \regOUT[89]~I .oe_async_reset = "none";
defparam \regOUT[89]~I .oe_power_up = "low";
defparam \regOUT[89]~I .oe_register_mode = "none";
defparam \regOUT[89]~I .oe_sync_reset = "none";
defparam \regOUT[89]~I .operation_mode = "output";
defparam \regOUT[89]~I .output_async_reset = "none";
defparam \regOUT[89]~I .output_power_up = "low";
defparam \regOUT[89]~I .output_register_mode = "none";
defparam \regOUT[89]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[90]~I (
	.datain(!\RegisterFile|G5|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[90]));
// synopsys translate_off
defparam \regOUT[90]~I .input_async_reset = "none";
defparam \regOUT[90]~I .input_power_up = "low";
defparam \regOUT[90]~I .input_register_mode = "none";
defparam \regOUT[90]~I .input_sync_reset = "none";
defparam \regOUT[90]~I .oe_async_reset = "none";
defparam \regOUT[90]~I .oe_power_up = "low";
defparam \regOUT[90]~I .oe_register_mode = "none";
defparam \regOUT[90]~I .oe_sync_reset = "none";
defparam \regOUT[90]~I .operation_mode = "output";
defparam \regOUT[90]~I .output_async_reset = "none";
defparam \regOUT[90]~I .output_power_up = "low";
defparam \regOUT[90]~I .output_register_mode = "none";
defparam \regOUT[90]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[91]~I (
	.datain(!\RegisterFile|G5|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[91]));
// synopsys translate_off
defparam \regOUT[91]~I .input_async_reset = "none";
defparam \regOUT[91]~I .input_power_up = "low";
defparam \regOUT[91]~I .input_register_mode = "none";
defparam \regOUT[91]~I .input_sync_reset = "none";
defparam \regOUT[91]~I .oe_async_reset = "none";
defparam \regOUT[91]~I .oe_power_up = "low";
defparam \regOUT[91]~I .oe_register_mode = "none";
defparam \regOUT[91]~I .oe_sync_reset = "none";
defparam \regOUT[91]~I .operation_mode = "output";
defparam \regOUT[91]~I .output_async_reset = "none";
defparam \regOUT[91]~I .output_power_up = "low";
defparam \regOUT[91]~I .output_register_mode = "none";
defparam \regOUT[91]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[92]~I (
	.datain(!\RegisterFile|G5|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[92]));
// synopsys translate_off
defparam \regOUT[92]~I .input_async_reset = "none";
defparam \regOUT[92]~I .input_power_up = "low";
defparam \regOUT[92]~I .input_register_mode = "none";
defparam \regOUT[92]~I .input_sync_reset = "none";
defparam \regOUT[92]~I .oe_async_reset = "none";
defparam \regOUT[92]~I .oe_power_up = "low";
defparam \regOUT[92]~I .oe_register_mode = "none";
defparam \regOUT[92]~I .oe_sync_reset = "none";
defparam \regOUT[92]~I .operation_mode = "output";
defparam \regOUT[92]~I .output_async_reset = "none";
defparam \regOUT[92]~I .output_power_up = "low";
defparam \regOUT[92]~I .output_register_mode = "none";
defparam \regOUT[92]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[93]~I (
	.datain(!\RegisterFile|G5|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[93]));
// synopsys translate_off
defparam \regOUT[93]~I .input_async_reset = "none";
defparam \regOUT[93]~I .input_power_up = "low";
defparam \regOUT[93]~I .input_register_mode = "none";
defparam \regOUT[93]~I .input_sync_reset = "none";
defparam \regOUT[93]~I .oe_async_reset = "none";
defparam \regOUT[93]~I .oe_power_up = "low";
defparam \regOUT[93]~I .oe_register_mode = "none";
defparam \regOUT[93]~I .oe_sync_reset = "none";
defparam \regOUT[93]~I .operation_mode = "output";
defparam \regOUT[93]~I .output_async_reset = "none";
defparam \regOUT[93]~I .output_power_up = "low";
defparam \regOUT[93]~I .output_register_mode = "none";
defparam \regOUT[93]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[94]~I (
	.datain(!\RegisterFile|G5|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[94]));
// synopsys translate_off
defparam \regOUT[94]~I .input_async_reset = "none";
defparam \regOUT[94]~I .input_power_up = "low";
defparam \regOUT[94]~I .input_register_mode = "none";
defparam \regOUT[94]~I .input_sync_reset = "none";
defparam \regOUT[94]~I .oe_async_reset = "none";
defparam \regOUT[94]~I .oe_power_up = "low";
defparam \regOUT[94]~I .oe_register_mode = "none";
defparam \regOUT[94]~I .oe_sync_reset = "none";
defparam \regOUT[94]~I .operation_mode = "output";
defparam \regOUT[94]~I .output_async_reset = "none";
defparam \regOUT[94]~I .output_power_up = "low";
defparam \regOUT[94]~I .output_register_mode = "none";
defparam \regOUT[94]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[95]~I (
	.datain(!\RegisterFile|G5|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[95]));
// synopsys translate_off
defparam \regOUT[95]~I .input_async_reset = "none";
defparam \regOUT[95]~I .input_power_up = "low";
defparam \regOUT[95]~I .input_register_mode = "none";
defparam \regOUT[95]~I .input_sync_reset = "none";
defparam \regOUT[95]~I .oe_async_reset = "none";
defparam \regOUT[95]~I .oe_power_up = "low";
defparam \regOUT[95]~I .oe_register_mode = "none";
defparam \regOUT[95]~I .oe_sync_reset = "none";
defparam \regOUT[95]~I .operation_mode = "output";
defparam \regOUT[95]~I .output_async_reset = "none";
defparam \regOUT[95]~I .output_power_up = "low";
defparam \regOUT[95]~I .output_register_mode = "none";
defparam \regOUT[95]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[96]~I (
	.datain(!\RegisterFile|G6|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[96]));
// synopsys translate_off
defparam \regOUT[96]~I .input_async_reset = "none";
defparam \regOUT[96]~I .input_power_up = "low";
defparam \regOUT[96]~I .input_register_mode = "none";
defparam \regOUT[96]~I .input_sync_reset = "none";
defparam \regOUT[96]~I .oe_async_reset = "none";
defparam \regOUT[96]~I .oe_power_up = "low";
defparam \regOUT[96]~I .oe_register_mode = "none";
defparam \regOUT[96]~I .oe_sync_reset = "none";
defparam \regOUT[96]~I .operation_mode = "output";
defparam \regOUT[96]~I .output_async_reset = "none";
defparam \regOUT[96]~I .output_power_up = "low";
defparam \regOUT[96]~I .output_register_mode = "none";
defparam \regOUT[96]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[97]~I (
	.datain(!\RegisterFile|G6|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[97]));
// synopsys translate_off
defparam \regOUT[97]~I .input_async_reset = "none";
defparam \regOUT[97]~I .input_power_up = "low";
defparam \regOUT[97]~I .input_register_mode = "none";
defparam \regOUT[97]~I .input_sync_reset = "none";
defparam \regOUT[97]~I .oe_async_reset = "none";
defparam \regOUT[97]~I .oe_power_up = "low";
defparam \regOUT[97]~I .oe_register_mode = "none";
defparam \regOUT[97]~I .oe_sync_reset = "none";
defparam \regOUT[97]~I .operation_mode = "output";
defparam \regOUT[97]~I .output_async_reset = "none";
defparam \regOUT[97]~I .output_power_up = "low";
defparam \regOUT[97]~I .output_register_mode = "none";
defparam \regOUT[97]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[98]~I (
	.datain(!\RegisterFile|G6|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[98]));
// synopsys translate_off
defparam \regOUT[98]~I .input_async_reset = "none";
defparam \regOUT[98]~I .input_power_up = "low";
defparam \regOUT[98]~I .input_register_mode = "none";
defparam \regOUT[98]~I .input_sync_reset = "none";
defparam \regOUT[98]~I .oe_async_reset = "none";
defparam \regOUT[98]~I .oe_power_up = "low";
defparam \regOUT[98]~I .oe_register_mode = "none";
defparam \regOUT[98]~I .oe_sync_reset = "none";
defparam \regOUT[98]~I .operation_mode = "output";
defparam \regOUT[98]~I .output_async_reset = "none";
defparam \regOUT[98]~I .output_power_up = "low";
defparam \regOUT[98]~I .output_register_mode = "none";
defparam \regOUT[98]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[99]~I (
	.datain(!\RegisterFile|G6|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[99]));
// synopsys translate_off
defparam \regOUT[99]~I .input_async_reset = "none";
defparam \regOUT[99]~I .input_power_up = "low";
defparam \regOUT[99]~I .input_register_mode = "none";
defparam \regOUT[99]~I .input_sync_reset = "none";
defparam \regOUT[99]~I .oe_async_reset = "none";
defparam \regOUT[99]~I .oe_power_up = "low";
defparam \regOUT[99]~I .oe_register_mode = "none";
defparam \regOUT[99]~I .oe_sync_reset = "none";
defparam \regOUT[99]~I .operation_mode = "output";
defparam \regOUT[99]~I .output_async_reset = "none";
defparam \regOUT[99]~I .output_power_up = "low";
defparam \regOUT[99]~I .output_register_mode = "none";
defparam \regOUT[99]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[100]~I (
	.datain(!\RegisterFile|G6|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[100]));
// synopsys translate_off
defparam \regOUT[100]~I .input_async_reset = "none";
defparam \regOUT[100]~I .input_power_up = "low";
defparam \regOUT[100]~I .input_register_mode = "none";
defparam \regOUT[100]~I .input_sync_reset = "none";
defparam \regOUT[100]~I .oe_async_reset = "none";
defparam \regOUT[100]~I .oe_power_up = "low";
defparam \regOUT[100]~I .oe_register_mode = "none";
defparam \regOUT[100]~I .oe_sync_reset = "none";
defparam \regOUT[100]~I .operation_mode = "output";
defparam \regOUT[100]~I .output_async_reset = "none";
defparam \regOUT[100]~I .output_power_up = "low";
defparam \regOUT[100]~I .output_register_mode = "none";
defparam \regOUT[100]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[101]~I (
	.datain(!\RegisterFile|G6|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[101]));
// synopsys translate_off
defparam \regOUT[101]~I .input_async_reset = "none";
defparam \regOUT[101]~I .input_power_up = "low";
defparam \regOUT[101]~I .input_register_mode = "none";
defparam \regOUT[101]~I .input_sync_reset = "none";
defparam \regOUT[101]~I .oe_async_reset = "none";
defparam \regOUT[101]~I .oe_power_up = "low";
defparam \regOUT[101]~I .oe_register_mode = "none";
defparam \regOUT[101]~I .oe_sync_reset = "none";
defparam \regOUT[101]~I .operation_mode = "output";
defparam \regOUT[101]~I .output_async_reset = "none";
defparam \regOUT[101]~I .output_power_up = "low";
defparam \regOUT[101]~I .output_register_mode = "none";
defparam \regOUT[101]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[102]~I (
	.datain(!\RegisterFile|G6|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[102]));
// synopsys translate_off
defparam \regOUT[102]~I .input_async_reset = "none";
defparam \regOUT[102]~I .input_power_up = "low";
defparam \regOUT[102]~I .input_register_mode = "none";
defparam \regOUT[102]~I .input_sync_reset = "none";
defparam \regOUT[102]~I .oe_async_reset = "none";
defparam \regOUT[102]~I .oe_power_up = "low";
defparam \regOUT[102]~I .oe_register_mode = "none";
defparam \regOUT[102]~I .oe_sync_reset = "none";
defparam \regOUT[102]~I .operation_mode = "output";
defparam \regOUT[102]~I .output_async_reset = "none";
defparam \regOUT[102]~I .output_power_up = "low";
defparam \regOUT[102]~I .output_register_mode = "none";
defparam \regOUT[102]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[103]~I (
	.datain(!\RegisterFile|G6|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[103]));
// synopsys translate_off
defparam \regOUT[103]~I .input_async_reset = "none";
defparam \regOUT[103]~I .input_power_up = "low";
defparam \regOUT[103]~I .input_register_mode = "none";
defparam \regOUT[103]~I .input_sync_reset = "none";
defparam \regOUT[103]~I .oe_async_reset = "none";
defparam \regOUT[103]~I .oe_power_up = "low";
defparam \regOUT[103]~I .oe_register_mode = "none";
defparam \regOUT[103]~I .oe_sync_reset = "none";
defparam \regOUT[103]~I .operation_mode = "output";
defparam \regOUT[103]~I .output_async_reset = "none";
defparam \regOUT[103]~I .output_power_up = "low";
defparam \regOUT[103]~I .output_register_mode = "none";
defparam \regOUT[103]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[104]~I (
	.datain(!\RegisterFile|G6|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[104]));
// synopsys translate_off
defparam \regOUT[104]~I .input_async_reset = "none";
defparam \regOUT[104]~I .input_power_up = "low";
defparam \regOUT[104]~I .input_register_mode = "none";
defparam \regOUT[104]~I .input_sync_reset = "none";
defparam \regOUT[104]~I .oe_async_reset = "none";
defparam \regOUT[104]~I .oe_power_up = "low";
defparam \regOUT[104]~I .oe_register_mode = "none";
defparam \regOUT[104]~I .oe_sync_reset = "none";
defparam \regOUT[104]~I .operation_mode = "output";
defparam \regOUT[104]~I .output_async_reset = "none";
defparam \regOUT[104]~I .output_power_up = "low";
defparam \regOUT[104]~I .output_register_mode = "none";
defparam \regOUT[104]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[105]~I (
	.datain(!\RegisterFile|G6|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[105]));
// synopsys translate_off
defparam \regOUT[105]~I .input_async_reset = "none";
defparam \regOUT[105]~I .input_power_up = "low";
defparam \regOUT[105]~I .input_register_mode = "none";
defparam \regOUT[105]~I .input_sync_reset = "none";
defparam \regOUT[105]~I .oe_async_reset = "none";
defparam \regOUT[105]~I .oe_power_up = "low";
defparam \regOUT[105]~I .oe_register_mode = "none";
defparam \regOUT[105]~I .oe_sync_reset = "none";
defparam \regOUT[105]~I .operation_mode = "output";
defparam \regOUT[105]~I .output_async_reset = "none";
defparam \regOUT[105]~I .output_power_up = "low";
defparam \regOUT[105]~I .output_register_mode = "none";
defparam \regOUT[105]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[106]~I (
	.datain(!\RegisterFile|G6|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[106]));
// synopsys translate_off
defparam \regOUT[106]~I .input_async_reset = "none";
defparam \regOUT[106]~I .input_power_up = "low";
defparam \regOUT[106]~I .input_register_mode = "none";
defparam \regOUT[106]~I .input_sync_reset = "none";
defparam \regOUT[106]~I .oe_async_reset = "none";
defparam \regOUT[106]~I .oe_power_up = "low";
defparam \regOUT[106]~I .oe_register_mode = "none";
defparam \regOUT[106]~I .oe_sync_reset = "none";
defparam \regOUT[106]~I .operation_mode = "output";
defparam \regOUT[106]~I .output_async_reset = "none";
defparam \regOUT[106]~I .output_power_up = "low";
defparam \regOUT[106]~I .output_register_mode = "none";
defparam \regOUT[106]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[107]~I (
	.datain(!\RegisterFile|G6|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[107]));
// synopsys translate_off
defparam \regOUT[107]~I .input_async_reset = "none";
defparam \regOUT[107]~I .input_power_up = "low";
defparam \regOUT[107]~I .input_register_mode = "none";
defparam \regOUT[107]~I .input_sync_reset = "none";
defparam \regOUT[107]~I .oe_async_reset = "none";
defparam \regOUT[107]~I .oe_power_up = "low";
defparam \regOUT[107]~I .oe_register_mode = "none";
defparam \regOUT[107]~I .oe_sync_reset = "none";
defparam \regOUT[107]~I .operation_mode = "output";
defparam \regOUT[107]~I .output_async_reset = "none";
defparam \regOUT[107]~I .output_power_up = "low";
defparam \regOUT[107]~I .output_register_mode = "none";
defparam \regOUT[107]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[108]~I (
	.datain(!\RegisterFile|G6|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[108]));
// synopsys translate_off
defparam \regOUT[108]~I .input_async_reset = "none";
defparam \regOUT[108]~I .input_power_up = "low";
defparam \regOUT[108]~I .input_register_mode = "none";
defparam \regOUT[108]~I .input_sync_reset = "none";
defparam \regOUT[108]~I .oe_async_reset = "none";
defparam \regOUT[108]~I .oe_power_up = "low";
defparam \regOUT[108]~I .oe_register_mode = "none";
defparam \regOUT[108]~I .oe_sync_reset = "none";
defparam \regOUT[108]~I .operation_mode = "output";
defparam \regOUT[108]~I .output_async_reset = "none";
defparam \regOUT[108]~I .output_power_up = "low";
defparam \regOUT[108]~I .output_register_mode = "none";
defparam \regOUT[108]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[109]~I (
	.datain(!\RegisterFile|G6|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[109]));
// synopsys translate_off
defparam \regOUT[109]~I .input_async_reset = "none";
defparam \regOUT[109]~I .input_power_up = "low";
defparam \regOUT[109]~I .input_register_mode = "none";
defparam \regOUT[109]~I .input_sync_reset = "none";
defparam \regOUT[109]~I .oe_async_reset = "none";
defparam \regOUT[109]~I .oe_power_up = "low";
defparam \regOUT[109]~I .oe_register_mode = "none";
defparam \regOUT[109]~I .oe_sync_reset = "none";
defparam \regOUT[109]~I .operation_mode = "output";
defparam \regOUT[109]~I .output_async_reset = "none";
defparam \regOUT[109]~I .output_power_up = "low";
defparam \regOUT[109]~I .output_register_mode = "none";
defparam \regOUT[109]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[110]~I (
	.datain(!\RegisterFile|G6|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[110]));
// synopsys translate_off
defparam \regOUT[110]~I .input_async_reset = "none";
defparam \regOUT[110]~I .input_power_up = "low";
defparam \regOUT[110]~I .input_register_mode = "none";
defparam \regOUT[110]~I .input_sync_reset = "none";
defparam \regOUT[110]~I .oe_async_reset = "none";
defparam \regOUT[110]~I .oe_power_up = "low";
defparam \regOUT[110]~I .oe_register_mode = "none";
defparam \regOUT[110]~I .oe_sync_reset = "none";
defparam \regOUT[110]~I .operation_mode = "output";
defparam \regOUT[110]~I .output_async_reset = "none";
defparam \regOUT[110]~I .output_power_up = "low";
defparam \regOUT[110]~I .output_register_mode = "none";
defparam \regOUT[110]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[111]~I (
	.datain(!\RegisterFile|G6|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[111]));
// synopsys translate_off
defparam \regOUT[111]~I .input_async_reset = "none";
defparam \regOUT[111]~I .input_power_up = "low";
defparam \regOUT[111]~I .input_register_mode = "none";
defparam \regOUT[111]~I .input_sync_reset = "none";
defparam \regOUT[111]~I .oe_async_reset = "none";
defparam \regOUT[111]~I .oe_power_up = "low";
defparam \regOUT[111]~I .oe_register_mode = "none";
defparam \regOUT[111]~I .oe_sync_reset = "none";
defparam \regOUT[111]~I .operation_mode = "output";
defparam \regOUT[111]~I .output_async_reset = "none";
defparam \regOUT[111]~I .output_power_up = "low";
defparam \regOUT[111]~I .output_register_mode = "none";
defparam \regOUT[111]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[112]~I (
	.datain(!\RegisterFile|G7|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[112]));
// synopsys translate_off
defparam \regOUT[112]~I .input_async_reset = "none";
defparam \regOUT[112]~I .input_power_up = "low";
defparam \regOUT[112]~I .input_register_mode = "none";
defparam \regOUT[112]~I .input_sync_reset = "none";
defparam \regOUT[112]~I .oe_async_reset = "none";
defparam \regOUT[112]~I .oe_power_up = "low";
defparam \regOUT[112]~I .oe_register_mode = "none";
defparam \regOUT[112]~I .oe_sync_reset = "none";
defparam \regOUT[112]~I .operation_mode = "output";
defparam \regOUT[112]~I .output_async_reset = "none";
defparam \regOUT[112]~I .output_power_up = "low";
defparam \regOUT[112]~I .output_register_mode = "none";
defparam \regOUT[112]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[113]~I (
	.datain(!\RegisterFile|G7|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[113]));
// synopsys translate_off
defparam \regOUT[113]~I .input_async_reset = "none";
defparam \regOUT[113]~I .input_power_up = "low";
defparam \regOUT[113]~I .input_register_mode = "none";
defparam \regOUT[113]~I .input_sync_reset = "none";
defparam \regOUT[113]~I .oe_async_reset = "none";
defparam \regOUT[113]~I .oe_power_up = "low";
defparam \regOUT[113]~I .oe_register_mode = "none";
defparam \regOUT[113]~I .oe_sync_reset = "none";
defparam \regOUT[113]~I .operation_mode = "output";
defparam \regOUT[113]~I .output_async_reset = "none";
defparam \regOUT[113]~I .output_power_up = "low";
defparam \regOUT[113]~I .output_register_mode = "none";
defparam \regOUT[113]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[114]~I (
	.datain(!\RegisterFile|G7|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[114]));
// synopsys translate_off
defparam \regOUT[114]~I .input_async_reset = "none";
defparam \regOUT[114]~I .input_power_up = "low";
defparam \regOUT[114]~I .input_register_mode = "none";
defparam \regOUT[114]~I .input_sync_reset = "none";
defparam \regOUT[114]~I .oe_async_reset = "none";
defparam \regOUT[114]~I .oe_power_up = "low";
defparam \regOUT[114]~I .oe_register_mode = "none";
defparam \regOUT[114]~I .oe_sync_reset = "none";
defparam \regOUT[114]~I .operation_mode = "output";
defparam \regOUT[114]~I .output_async_reset = "none";
defparam \regOUT[114]~I .output_power_up = "low";
defparam \regOUT[114]~I .output_register_mode = "none";
defparam \regOUT[114]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[115]~I (
	.datain(!\RegisterFile|G7|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[115]));
// synopsys translate_off
defparam \regOUT[115]~I .input_async_reset = "none";
defparam \regOUT[115]~I .input_power_up = "low";
defparam \regOUT[115]~I .input_register_mode = "none";
defparam \regOUT[115]~I .input_sync_reset = "none";
defparam \regOUT[115]~I .oe_async_reset = "none";
defparam \regOUT[115]~I .oe_power_up = "low";
defparam \regOUT[115]~I .oe_register_mode = "none";
defparam \regOUT[115]~I .oe_sync_reset = "none";
defparam \regOUT[115]~I .operation_mode = "output";
defparam \regOUT[115]~I .output_async_reset = "none";
defparam \regOUT[115]~I .output_power_up = "low";
defparam \regOUT[115]~I .output_register_mode = "none";
defparam \regOUT[115]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[116]~I (
	.datain(!\RegisterFile|G7|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[116]));
// synopsys translate_off
defparam \regOUT[116]~I .input_async_reset = "none";
defparam \regOUT[116]~I .input_power_up = "low";
defparam \regOUT[116]~I .input_register_mode = "none";
defparam \regOUT[116]~I .input_sync_reset = "none";
defparam \regOUT[116]~I .oe_async_reset = "none";
defparam \regOUT[116]~I .oe_power_up = "low";
defparam \regOUT[116]~I .oe_register_mode = "none";
defparam \regOUT[116]~I .oe_sync_reset = "none";
defparam \regOUT[116]~I .operation_mode = "output";
defparam \regOUT[116]~I .output_async_reset = "none";
defparam \regOUT[116]~I .output_power_up = "low";
defparam \regOUT[116]~I .output_register_mode = "none";
defparam \regOUT[116]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[117]~I (
	.datain(!\RegisterFile|G7|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[117]));
// synopsys translate_off
defparam \regOUT[117]~I .input_async_reset = "none";
defparam \regOUT[117]~I .input_power_up = "low";
defparam \regOUT[117]~I .input_register_mode = "none";
defparam \regOUT[117]~I .input_sync_reset = "none";
defparam \regOUT[117]~I .oe_async_reset = "none";
defparam \regOUT[117]~I .oe_power_up = "low";
defparam \regOUT[117]~I .oe_register_mode = "none";
defparam \regOUT[117]~I .oe_sync_reset = "none";
defparam \regOUT[117]~I .operation_mode = "output";
defparam \regOUT[117]~I .output_async_reset = "none";
defparam \regOUT[117]~I .output_power_up = "low";
defparam \regOUT[117]~I .output_register_mode = "none";
defparam \regOUT[117]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[118]~I (
	.datain(!\RegisterFile|G7|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[118]));
// synopsys translate_off
defparam \regOUT[118]~I .input_async_reset = "none";
defparam \regOUT[118]~I .input_power_up = "low";
defparam \regOUT[118]~I .input_register_mode = "none";
defparam \regOUT[118]~I .input_sync_reset = "none";
defparam \regOUT[118]~I .oe_async_reset = "none";
defparam \regOUT[118]~I .oe_power_up = "low";
defparam \regOUT[118]~I .oe_register_mode = "none";
defparam \regOUT[118]~I .oe_sync_reset = "none";
defparam \regOUT[118]~I .operation_mode = "output";
defparam \regOUT[118]~I .output_async_reset = "none";
defparam \regOUT[118]~I .output_power_up = "low";
defparam \regOUT[118]~I .output_register_mode = "none";
defparam \regOUT[118]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[119]~I (
	.datain(!\RegisterFile|G7|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[119]));
// synopsys translate_off
defparam \regOUT[119]~I .input_async_reset = "none";
defparam \regOUT[119]~I .input_power_up = "low";
defparam \regOUT[119]~I .input_register_mode = "none";
defparam \regOUT[119]~I .input_sync_reset = "none";
defparam \regOUT[119]~I .oe_async_reset = "none";
defparam \regOUT[119]~I .oe_power_up = "low";
defparam \regOUT[119]~I .oe_register_mode = "none";
defparam \regOUT[119]~I .oe_sync_reset = "none";
defparam \regOUT[119]~I .operation_mode = "output";
defparam \regOUT[119]~I .output_async_reset = "none";
defparam \regOUT[119]~I .output_power_up = "low";
defparam \regOUT[119]~I .output_register_mode = "none";
defparam \regOUT[119]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[120]~I (
	.datain(!\RegisterFile|G7|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[120]));
// synopsys translate_off
defparam \regOUT[120]~I .input_async_reset = "none";
defparam \regOUT[120]~I .input_power_up = "low";
defparam \regOUT[120]~I .input_register_mode = "none";
defparam \regOUT[120]~I .input_sync_reset = "none";
defparam \regOUT[120]~I .oe_async_reset = "none";
defparam \regOUT[120]~I .oe_power_up = "low";
defparam \regOUT[120]~I .oe_register_mode = "none";
defparam \regOUT[120]~I .oe_sync_reset = "none";
defparam \regOUT[120]~I .operation_mode = "output";
defparam \regOUT[120]~I .output_async_reset = "none";
defparam \regOUT[120]~I .output_power_up = "low";
defparam \regOUT[120]~I .output_register_mode = "none";
defparam \regOUT[120]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[121]~I (
	.datain(!\RegisterFile|G7|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[121]));
// synopsys translate_off
defparam \regOUT[121]~I .input_async_reset = "none";
defparam \regOUT[121]~I .input_power_up = "low";
defparam \regOUT[121]~I .input_register_mode = "none";
defparam \regOUT[121]~I .input_sync_reset = "none";
defparam \regOUT[121]~I .oe_async_reset = "none";
defparam \regOUT[121]~I .oe_power_up = "low";
defparam \regOUT[121]~I .oe_register_mode = "none";
defparam \regOUT[121]~I .oe_sync_reset = "none";
defparam \regOUT[121]~I .operation_mode = "output";
defparam \regOUT[121]~I .output_async_reset = "none";
defparam \regOUT[121]~I .output_power_up = "low";
defparam \regOUT[121]~I .output_register_mode = "none";
defparam \regOUT[121]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[122]~I (
	.datain(!\RegisterFile|G7|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[122]));
// synopsys translate_off
defparam \regOUT[122]~I .input_async_reset = "none";
defparam \regOUT[122]~I .input_power_up = "low";
defparam \regOUT[122]~I .input_register_mode = "none";
defparam \regOUT[122]~I .input_sync_reset = "none";
defparam \regOUT[122]~I .oe_async_reset = "none";
defparam \regOUT[122]~I .oe_power_up = "low";
defparam \regOUT[122]~I .oe_register_mode = "none";
defparam \regOUT[122]~I .oe_sync_reset = "none";
defparam \regOUT[122]~I .operation_mode = "output";
defparam \regOUT[122]~I .output_async_reset = "none";
defparam \regOUT[122]~I .output_power_up = "low";
defparam \regOUT[122]~I .output_register_mode = "none";
defparam \regOUT[122]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[123]~I (
	.datain(!\RegisterFile|G7|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[123]));
// synopsys translate_off
defparam \regOUT[123]~I .input_async_reset = "none";
defparam \regOUT[123]~I .input_power_up = "low";
defparam \regOUT[123]~I .input_register_mode = "none";
defparam \regOUT[123]~I .input_sync_reset = "none";
defparam \regOUT[123]~I .oe_async_reset = "none";
defparam \regOUT[123]~I .oe_power_up = "low";
defparam \regOUT[123]~I .oe_register_mode = "none";
defparam \regOUT[123]~I .oe_sync_reset = "none";
defparam \regOUT[123]~I .operation_mode = "output";
defparam \regOUT[123]~I .output_async_reset = "none";
defparam \regOUT[123]~I .output_power_up = "low";
defparam \regOUT[123]~I .output_register_mode = "none";
defparam \regOUT[123]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[124]~I (
	.datain(!\RegisterFile|G7|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[124]));
// synopsys translate_off
defparam \regOUT[124]~I .input_async_reset = "none";
defparam \regOUT[124]~I .input_power_up = "low";
defparam \regOUT[124]~I .input_register_mode = "none";
defparam \regOUT[124]~I .input_sync_reset = "none";
defparam \regOUT[124]~I .oe_async_reset = "none";
defparam \regOUT[124]~I .oe_power_up = "low";
defparam \regOUT[124]~I .oe_register_mode = "none";
defparam \regOUT[124]~I .oe_sync_reset = "none";
defparam \regOUT[124]~I .operation_mode = "output";
defparam \regOUT[124]~I .output_async_reset = "none";
defparam \regOUT[124]~I .output_power_up = "low";
defparam \regOUT[124]~I .output_register_mode = "none";
defparam \regOUT[124]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[125]~I (
	.datain(!\RegisterFile|G7|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[125]));
// synopsys translate_off
defparam \regOUT[125]~I .input_async_reset = "none";
defparam \regOUT[125]~I .input_power_up = "low";
defparam \regOUT[125]~I .input_register_mode = "none";
defparam \regOUT[125]~I .input_sync_reset = "none";
defparam \regOUT[125]~I .oe_async_reset = "none";
defparam \regOUT[125]~I .oe_power_up = "low";
defparam \regOUT[125]~I .oe_register_mode = "none";
defparam \regOUT[125]~I .oe_sync_reset = "none";
defparam \regOUT[125]~I .operation_mode = "output";
defparam \regOUT[125]~I .output_async_reset = "none";
defparam \regOUT[125]~I .output_power_up = "low";
defparam \regOUT[125]~I .output_register_mode = "none";
defparam \regOUT[125]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[126]~I (
	.datain(!\RegisterFile|G7|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[126]));
// synopsys translate_off
defparam \regOUT[126]~I .input_async_reset = "none";
defparam \regOUT[126]~I .input_power_up = "low";
defparam \regOUT[126]~I .input_register_mode = "none";
defparam \regOUT[126]~I .input_sync_reset = "none";
defparam \regOUT[126]~I .oe_async_reset = "none";
defparam \regOUT[126]~I .oe_power_up = "low";
defparam \regOUT[126]~I .oe_register_mode = "none";
defparam \regOUT[126]~I .oe_sync_reset = "none";
defparam \regOUT[126]~I .operation_mode = "output";
defparam \regOUT[126]~I .output_async_reset = "none";
defparam \regOUT[126]~I .output_power_up = "low";
defparam \regOUT[126]~I .output_register_mode = "none";
defparam \regOUT[126]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[127]~I (
	.datain(!\RegisterFile|G7|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[127]));
// synopsys translate_off
defparam \regOUT[127]~I .input_async_reset = "none";
defparam \regOUT[127]~I .input_power_up = "low";
defparam \regOUT[127]~I .input_register_mode = "none";
defparam \regOUT[127]~I .input_sync_reset = "none";
defparam \regOUT[127]~I .oe_async_reset = "none";
defparam \regOUT[127]~I .oe_power_up = "low";
defparam \regOUT[127]~I .oe_register_mode = "none";
defparam \regOUT[127]~I .oe_sync_reset = "none";
defparam \regOUT[127]~I .operation_mode = "output";
defparam \regOUT[127]~I .output_async_reset = "none";
defparam \regOUT[127]~I .output_power_up = "low";
defparam \regOUT[127]~I .output_register_mode = "none";
defparam \regOUT[127]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[128]~I (
	.datain(!\RegisterFile|G8|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[128]));
// synopsys translate_off
defparam \regOUT[128]~I .input_async_reset = "none";
defparam \regOUT[128]~I .input_power_up = "low";
defparam \regOUT[128]~I .input_register_mode = "none";
defparam \regOUT[128]~I .input_sync_reset = "none";
defparam \regOUT[128]~I .oe_async_reset = "none";
defparam \regOUT[128]~I .oe_power_up = "low";
defparam \regOUT[128]~I .oe_register_mode = "none";
defparam \regOUT[128]~I .oe_sync_reset = "none";
defparam \regOUT[128]~I .operation_mode = "output";
defparam \regOUT[128]~I .output_async_reset = "none";
defparam \regOUT[128]~I .output_power_up = "low";
defparam \regOUT[128]~I .output_register_mode = "none";
defparam \regOUT[128]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[129]~I (
	.datain(!\RegisterFile|G8|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[129]));
// synopsys translate_off
defparam \regOUT[129]~I .input_async_reset = "none";
defparam \regOUT[129]~I .input_power_up = "low";
defparam \regOUT[129]~I .input_register_mode = "none";
defparam \regOUT[129]~I .input_sync_reset = "none";
defparam \regOUT[129]~I .oe_async_reset = "none";
defparam \regOUT[129]~I .oe_power_up = "low";
defparam \regOUT[129]~I .oe_register_mode = "none";
defparam \regOUT[129]~I .oe_sync_reset = "none";
defparam \regOUT[129]~I .operation_mode = "output";
defparam \regOUT[129]~I .output_async_reset = "none";
defparam \regOUT[129]~I .output_power_up = "low";
defparam \regOUT[129]~I .output_register_mode = "none";
defparam \regOUT[129]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[130]~I (
	.datain(!\RegisterFile|G8|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[130]));
// synopsys translate_off
defparam \regOUT[130]~I .input_async_reset = "none";
defparam \regOUT[130]~I .input_power_up = "low";
defparam \regOUT[130]~I .input_register_mode = "none";
defparam \regOUT[130]~I .input_sync_reset = "none";
defparam \regOUT[130]~I .oe_async_reset = "none";
defparam \regOUT[130]~I .oe_power_up = "low";
defparam \regOUT[130]~I .oe_register_mode = "none";
defparam \regOUT[130]~I .oe_sync_reset = "none";
defparam \regOUT[130]~I .operation_mode = "output";
defparam \regOUT[130]~I .output_async_reset = "none";
defparam \regOUT[130]~I .output_power_up = "low";
defparam \regOUT[130]~I .output_register_mode = "none";
defparam \regOUT[130]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[131]~I (
	.datain(!\RegisterFile|G8|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[131]));
// synopsys translate_off
defparam \regOUT[131]~I .input_async_reset = "none";
defparam \regOUT[131]~I .input_power_up = "low";
defparam \regOUT[131]~I .input_register_mode = "none";
defparam \regOUT[131]~I .input_sync_reset = "none";
defparam \regOUT[131]~I .oe_async_reset = "none";
defparam \regOUT[131]~I .oe_power_up = "low";
defparam \regOUT[131]~I .oe_register_mode = "none";
defparam \regOUT[131]~I .oe_sync_reset = "none";
defparam \regOUT[131]~I .operation_mode = "output";
defparam \regOUT[131]~I .output_async_reset = "none";
defparam \regOUT[131]~I .output_power_up = "low";
defparam \regOUT[131]~I .output_register_mode = "none";
defparam \regOUT[131]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[132]~I (
	.datain(!\RegisterFile|G8|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[132]));
// synopsys translate_off
defparam \regOUT[132]~I .input_async_reset = "none";
defparam \regOUT[132]~I .input_power_up = "low";
defparam \regOUT[132]~I .input_register_mode = "none";
defparam \regOUT[132]~I .input_sync_reset = "none";
defparam \regOUT[132]~I .oe_async_reset = "none";
defparam \regOUT[132]~I .oe_power_up = "low";
defparam \regOUT[132]~I .oe_register_mode = "none";
defparam \regOUT[132]~I .oe_sync_reset = "none";
defparam \regOUT[132]~I .operation_mode = "output";
defparam \regOUT[132]~I .output_async_reset = "none";
defparam \regOUT[132]~I .output_power_up = "low";
defparam \regOUT[132]~I .output_register_mode = "none";
defparam \regOUT[132]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[133]~I (
	.datain(!\RegisterFile|G8|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[133]));
// synopsys translate_off
defparam \regOUT[133]~I .input_async_reset = "none";
defparam \regOUT[133]~I .input_power_up = "low";
defparam \regOUT[133]~I .input_register_mode = "none";
defparam \regOUT[133]~I .input_sync_reset = "none";
defparam \regOUT[133]~I .oe_async_reset = "none";
defparam \regOUT[133]~I .oe_power_up = "low";
defparam \regOUT[133]~I .oe_register_mode = "none";
defparam \regOUT[133]~I .oe_sync_reset = "none";
defparam \regOUT[133]~I .operation_mode = "output";
defparam \regOUT[133]~I .output_async_reset = "none";
defparam \regOUT[133]~I .output_power_up = "low";
defparam \regOUT[133]~I .output_register_mode = "none";
defparam \regOUT[133]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[134]~I (
	.datain(!\RegisterFile|G8|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[134]));
// synopsys translate_off
defparam \regOUT[134]~I .input_async_reset = "none";
defparam \regOUT[134]~I .input_power_up = "low";
defparam \regOUT[134]~I .input_register_mode = "none";
defparam \regOUT[134]~I .input_sync_reset = "none";
defparam \regOUT[134]~I .oe_async_reset = "none";
defparam \regOUT[134]~I .oe_power_up = "low";
defparam \regOUT[134]~I .oe_register_mode = "none";
defparam \regOUT[134]~I .oe_sync_reset = "none";
defparam \regOUT[134]~I .operation_mode = "output";
defparam \regOUT[134]~I .output_async_reset = "none";
defparam \regOUT[134]~I .output_power_up = "low";
defparam \regOUT[134]~I .output_register_mode = "none";
defparam \regOUT[134]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[135]~I (
	.datain(!\RegisterFile|G8|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[135]));
// synopsys translate_off
defparam \regOUT[135]~I .input_async_reset = "none";
defparam \regOUT[135]~I .input_power_up = "low";
defparam \regOUT[135]~I .input_register_mode = "none";
defparam \regOUT[135]~I .input_sync_reset = "none";
defparam \regOUT[135]~I .oe_async_reset = "none";
defparam \regOUT[135]~I .oe_power_up = "low";
defparam \regOUT[135]~I .oe_register_mode = "none";
defparam \regOUT[135]~I .oe_sync_reset = "none";
defparam \regOUT[135]~I .operation_mode = "output";
defparam \regOUT[135]~I .output_async_reset = "none";
defparam \regOUT[135]~I .output_power_up = "low";
defparam \regOUT[135]~I .output_register_mode = "none";
defparam \regOUT[135]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[136]~I (
	.datain(!\RegisterFile|G8|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[136]));
// synopsys translate_off
defparam \regOUT[136]~I .input_async_reset = "none";
defparam \regOUT[136]~I .input_power_up = "low";
defparam \regOUT[136]~I .input_register_mode = "none";
defparam \regOUT[136]~I .input_sync_reset = "none";
defparam \regOUT[136]~I .oe_async_reset = "none";
defparam \regOUT[136]~I .oe_power_up = "low";
defparam \regOUT[136]~I .oe_register_mode = "none";
defparam \regOUT[136]~I .oe_sync_reset = "none";
defparam \regOUT[136]~I .operation_mode = "output";
defparam \regOUT[136]~I .output_async_reset = "none";
defparam \regOUT[136]~I .output_power_up = "low";
defparam \regOUT[136]~I .output_register_mode = "none";
defparam \regOUT[136]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[137]~I (
	.datain(!\RegisterFile|G8|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[137]));
// synopsys translate_off
defparam \regOUT[137]~I .input_async_reset = "none";
defparam \regOUT[137]~I .input_power_up = "low";
defparam \regOUT[137]~I .input_register_mode = "none";
defparam \regOUT[137]~I .input_sync_reset = "none";
defparam \regOUT[137]~I .oe_async_reset = "none";
defparam \regOUT[137]~I .oe_power_up = "low";
defparam \regOUT[137]~I .oe_register_mode = "none";
defparam \regOUT[137]~I .oe_sync_reset = "none";
defparam \regOUT[137]~I .operation_mode = "output";
defparam \regOUT[137]~I .output_async_reset = "none";
defparam \regOUT[137]~I .output_power_up = "low";
defparam \regOUT[137]~I .output_register_mode = "none";
defparam \regOUT[137]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[138]~I (
	.datain(!\RegisterFile|G8|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[138]));
// synopsys translate_off
defparam \regOUT[138]~I .input_async_reset = "none";
defparam \regOUT[138]~I .input_power_up = "low";
defparam \regOUT[138]~I .input_register_mode = "none";
defparam \regOUT[138]~I .input_sync_reset = "none";
defparam \regOUT[138]~I .oe_async_reset = "none";
defparam \regOUT[138]~I .oe_power_up = "low";
defparam \regOUT[138]~I .oe_register_mode = "none";
defparam \regOUT[138]~I .oe_sync_reset = "none";
defparam \regOUT[138]~I .operation_mode = "output";
defparam \regOUT[138]~I .output_async_reset = "none";
defparam \regOUT[138]~I .output_power_up = "low";
defparam \regOUT[138]~I .output_register_mode = "none";
defparam \regOUT[138]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[139]~I (
	.datain(!\RegisterFile|G8|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[139]));
// synopsys translate_off
defparam \regOUT[139]~I .input_async_reset = "none";
defparam \regOUT[139]~I .input_power_up = "low";
defparam \regOUT[139]~I .input_register_mode = "none";
defparam \regOUT[139]~I .input_sync_reset = "none";
defparam \regOUT[139]~I .oe_async_reset = "none";
defparam \regOUT[139]~I .oe_power_up = "low";
defparam \regOUT[139]~I .oe_register_mode = "none";
defparam \regOUT[139]~I .oe_sync_reset = "none";
defparam \regOUT[139]~I .operation_mode = "output";
defparam \regOUT[139]~I .output_async_reset = "none";
defparam \regOUT[139]~I .output_power_up = "low";
defparam \regOUT[139]~I .output_register_mode = "none";
defparam \regOUT[139]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[140]~I (
	.datain(!\RegisterFile|G8|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[140]));
// synopsys translate_off
defparam \regOUT[140]~I .input_async_reset = "none";
defparam \regOUT[140]~I .input_power_up = "low";
defparam \regOUT[140]~I .input_register_mode = "none";
defparam \regOUT[140]~I .input_sync_reset = "none";
defparam \regOUT[140]~I .oe_async_reset = "none";
defparam \regOUT[140]~I .oe_power_up = "low";
defparam \regOUT[140]~I .oe_register_mode = "none";
defparam \regOUT[140]~I .oe_sync_reset = "none";
defparam \regOUT[140]~I .operation_mode = "output";
defparam \regOUT[140]~I .output_async_reset = "none";
defparam \regOUT[140]~I .output_power_up = "low";
defparam \regOUT[140]~I .output_register_mode = "none";
defparam \regOUT[140]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[141]~I (
	.datain(!\RegisterFile|G8|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[141]));
// synopsys translate_off
defparam \regOUT[141]~I .input_async_reset = "none";
defparam \regOUT[141]~I .input_power_up = "low";
defparam \regOUT[141]~I .input_register_mode = "none";
defparam \regOUT[141]~I .input_sync_reset = "none";
defparam \regOUT[141]~I .oe_async_reset = "none";
defparam \regOUT[141]~I .oe_power_up = "low";
defparam \regOUT[141]~I .oe_register_mode = "none";
defparam \regOUT[141]~I .oe_sync_reset = "none";
defparam \regOUT[141]~I .operation_mode = "output";
defparam \regOUT[141]~I .output_async_reset = "none";
defparam \regOUT[141]~I .output_power_up = "low";
defparam \regOUT[141]~I .output_register_mode = "none";
defparam \regOUT[141]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[142]~I (
	.datain(!\RegisterFile|G8|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[142]));
// synopsys translate_off
defparam \regOUT[142]~I .input_async_reset = "none";
defparam \regOUT[142]~I .input_power_up = "low";
defparam \regOUT[142]~I .input_register_mode = "none";
defparam \regOUT[142]~I .input_sync_reset = "none";
defparam \regOUT[142]~I .oe_async_reset = "none";
defparam \regOUT[142]~I .oe_power_up = "low";
defparam \regOUT[142]~I .oe_register_mode = "none";
defparam \regOUT[142]~I .oe_sync_reset = "none";
defparam \regOUT[142]~I .operation_mode = "output";
defparam \regOUT[142]~I .output_async_reset = "none";
defparam \regOUT[142]~I .output_power_up = "low";
defparam \regOUT[142]~I .output_register_mode = "none";
defparam \regOUT[142]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[143]~I (
	.datain(!\RegisterFile|G8|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[143]));
// synopsys translate_off
defparam \regOUT[143]~I .input_async_reset = "none";
defparam \regOUT[143]~I .input_power_up = "low";
defparam \regOUT[143]~I .input_register_mode = "none";
defparam \regOUT[143]~I .input_sync_reset = "none";
defparam \regOUT[143]~I .oe_async_reset = "none";
defparam \regOUT[143]~I .oe_power_up = "low";
defparam \regOUT[143]~I .oe_register_mode = "none";
defparam \regOUT[143]~I .oe_sync_reset = "none";
defparam \regOUT[143]~I .operation_mode = "output";
defparam \regOUT[143]~I .output_async_reset = "none";
defparam \regOUT[143]~I .output_power_up = "low";
defparam \regOUT[143]~I .output_register_mode = "none";
defparam \regOUT[143]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
