`timescale 1ns / 1ps

module mod_a (
    input  wire in_1,
    input  wire in_2,
    input  wire in_3,
    output reg out_1
);

endmodule
