Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 18 11:54:37 2017
| Host         : charlton running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file synthese_totale_control_sets_placed.rpt
| Design       : synthese_totale
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    10 |
| Minimum Number of register sites lost to control set restrictions |    28 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              39 |           15 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |              33 |           14 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------+--------------------------------------------+------------------+----------------+
|   Clock Signal   |                Enable Signal               |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------------+--------------------------------------------+------------------+----------------+
|  CLOCK_IBUF_BUFG |                                            |                                            |                2 |              2 |
|  CLOCK_IBUF_BUFG | Ifull_UART_recv/receiver/nbbits[3]_i_2_n_0 | Ifull_UART_recv/receiver/nbbits[3]_i_1_n_0 |                1 |              4 |
|  CLOCK_IBUF_BUFG | Ifull_UART_recv/receiver/shift0            |                                            |                1 |              8 |
|  CLOCK_IBUF_BUFG | Ifull_UART_recv/receiver/dat[7]_i_1_n_0    |                                            |                4 |              8 |
|  CLOCK_IBUF_BUFG |                                            | Ihorloge_44100/compteur_reg[11]_0          |                3 |             12 |
| ~CLOCK_IBUF_BUFG |                                            | RESET_IBUF                                 |                3 |             13 |
| ~CLOCK_IBUF_BUFG | Icmp_addr/compteur_44100[12]_i_1_n_0       | RESET_IBUF                                 |                4 |             13 |
|  CLOCK_IBUF_BUFG |                                            | RESET_IBUF                                 |               10 |             15 |
|  CLOCK_IBUF_BUFG | Ifull_UART_recv/merger/WEA[0]              | RESET_IBUF                                 |                4 |             16 |
|  CLOCK_IBUF_BUFG | Ifull_UART_recv/receiver/E[0]              | RESET_IBUF                                 |               10 |             17 |
+------------------+--------------------------------------------+--------------------------------------------+------------------+----------------+


