<dec f='llvm/llvm/lib/Target/Mips/MipsISelLowering.h' l='325' type='unsigned int llvm::MipsTargetLowering::getNumRegistersForCallingConv(llvm::LLVMContext &amp; Context, CallingConv::ID CC, llvm::EVT VT) const'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsISelLowering.h' l='323'>/// Return the number of registers for a given MVT, ensuring vectors are
    /// treated as a series of gpr sized integers.</doc>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='67' u='c' c='_ZN4llvm16MipsCallLowering11MipsHandler6handleENS_8ArrayRefINS_11CCValAssignEEENS2_INS_12CallLowering7ArgInfoEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='638' u='c' c='_ZNK4llvm16MipsCallLowering30subTargetRegTypeForCallingConvERKNS_8FunctionENS_8ArrayRefINS_12CallLowering7ArgInfoEEENS4_IjEERNS_15SmallVectorImplIT_EE'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1322' c='_ZNK4llvm18TargetLoweringBase29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<def f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='153' ll='160' type='unsigned int llvm::MipsTargetLowering::getNumRegistersForCallingConv(llvm::LLVMContext &amp; Context, CallingConv::ID CC, llvm::EVT VT) const'/>
