

================================================================
== Vivado HLS Report for 'dut_mlp_xcel'
================================================================
* Date:           Wed Dec 14 20:04:13 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        fixed_64_4_20.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  1719858|  47796710|  1719858|  47796710|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOOP_DENSE_MLP_0   |  481200|  481200|      4010|          -|          -|   120|    no    |
        | + LOOP_DENSE_MLP_1  |    4000|    4000|        10|          -|          -|   400|    no    |
        |- LOOP_DENSE_MLP_0   |  101640|  101640|      1210|          -|          -|    84|    no    |
        | + LOOP_DENSE_MLP_1  |    1200|    1200|        10|          -|          -|   120|    no    |
        |- LOOP_DENSE_MLP_0   |    1694|    1694|       847|          -|          -|     2|    no    |
        | + LOOP_DENSE_MLP_1  |     840|     840|        10|          -|          -|    84|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 64
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	28  / (exitcond1)
	10  / (!exitcond1)
10 --> 
	11  / (!exitcond3)
	20  / (exitcond3)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	10  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	9  / true
28 --> 
	47  / (exitcond2)
	29  / (!exitcond2)
29 --> 
	30  / (!exitcond5)
	39  / (exitcond5)
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	29  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	28  / true
47 --> 
	63  / (exitcond4)
	48  / (!exitcond4)
48 --> 
	49  / (!exitcond)
	58  / (exitcond)
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	48  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	47  / true
63 --> 
	64  / true
64 --> 
* FSM state operations: 

 <State 1>: 2.76ns
ST_1: mem_conv1 [1/1] 0.00ns
._crit_edge:0  %mem_conv1 = alloca [4704 x float], align 16

ST_1: mem_conv2 [1/1] 0.00ns
._crit_edge:1  %mem_conv2 = alloca [4704 x float], align 16

ST_1: stg_67 [2/2] 2.76ns
._crit_edge:3  call fastcc void @dut_conv1([4704 x float]* %input_r, [4704 x float]* %mem_conv2, i4 3, i6 6, i7 32, i1 false)


 <State 2>: 0.00ns
ST_2: stg_68 [1/2] 0.00ns
._crit_edge:3  call fastcc void @dut_conv1([4704 x float]* %input_r, [4704 x float]* %mem_conv2, i4 3, i6 6, i7 32, i1 false)


 <State 3>: 1.04ns
ST_3: stg_69 [2/2] 1.04ns
._crit_edge:4  call fastcc void @dut_max_pool([4704 x float]* %mem_conv2, [4704 x float]* %mem_conv1, i6 6, i6 28)


 <State 4>: 0.00ns
ST_4: stg_70 [1/2] 0.00ns
._crit_edge:4  call fastcc void @dut_max_pool([4704 x float]* %mem_conv2, [4704 x float]* %mem_conv1, i6 6, i6 28)


 <State 5>: 2.76ns
ST_5: stg_71 [2/2] 2.76ns
._crit_edge:5  call fastcc void @dut_conv1([4704 x float]* %mem_conv1, [4704 x float]* %mem_conv2, i4 6, i6 16, i7 14, i1 true)


 <State 6>: 0.00ns
ST_6: stg_72 [1/2] 0.00ns
._crit_edge:5  call fastcc void @dut_conv1([4704 x float]* %mem_conv1, [4704 x float]* %mem_conv2, i4 6, i6 16, i7 14, i1 true)


 <State 7>: 1.04ns
ST_7: stg_73 [2/2] 1.04ns
._crit_edge:6  call fastcc void @dut_max_pool([4704 x float]* %mem_conv2, [4704 x float]* %mem_conv1, i6 16, i6 10)


 <State 8>: 1.57ns
ST_8: mem_conv2_addr [1/1] 0.00ns
._crit_edge:2  %mem_conv2_addr = getelementptr inbounds [4704 x float]* %mem_conv2, i64 0, i64 0

ST_8: stg_75 [1/2] 0.00ns
._crit_edge:6  call fastcc void @dut_max_pool([4704 x float]* %mem_conv2, [4704 x float]* %mem_conv1, i6 16, i6 10)

ST_8: stg_76 [1/1] 1.57ns
._crit_edge:7  br label %0


 <State 9>: 3.54ns
ST_9: n_i [1/1] 0.00ns
:0  %n_i = phi i7 [ 0, %._crit_edge ], [ %n, %4 ]

ST_9: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i16 [ 0, %._crit_edge ], [ %next_mul, %4 ]

ST_9: next_mul [1/1] 1.96ns
:2  %next_mul = add i16 %phi_mul, 400

ST_9: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

ST_9: exitcond1 [1/1] 1.97ns
:4  %exitcond1 = icmp eq i7 %n_i, -8

ST_9: n [1/1] 1.72ns
:5  %n = add i7 %n_i, 1

ST_9: stg_83 [1/1] 1.57ns
:6  br i1 %exitcond1, label %dense_mlp.2.exit, label %1

ST_9: stg_84 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

ST_9: tmp_18_i [1/1] 0.00ns
:1  %tmp_18_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)

ST_9: stg_86 [1/1] 1.57ns
:2  br label %2


 <State 10>: 4.35ns
ST_10: sum_i [1/1] 0.00ns
:0  %sum_i = phi float [ 0.000000e+00, %1 ], [ %sum, %3 ]

ST_10: m_i [1/1] 0.00ns
:1  %m_i = phi i9 [ 0, %1 ], [ %m, %3 ]

ST_10: m_i_cast [1/1] 0.00ns
:2  %m_i_cast = zext i9 %m_i to i16

ST_10: empty_8 [1/1] 0.00ns
:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

ST_10: exitcond3 [1/1] 2.03ns
:4  %exitcond3 = icmp eq i9 %m_i, -112

ST_10: m [1/1] 1.84ns
:5  %m = add i9 %m_i, 1

ST_10: stg_93 [1/1] 0.00ns
:6  br i1 %exitcond3, label %4, label %3

ST_10: w_index [1/1] 1.96ns
:1  %w_index = add i16 %m_i_cast, %phi_mul

ST_10: tmp_12_i [1/1] 0.00ns
:2  %tmp_12_i = zext i9 %m_i to i64

ST_10: mem_conv1_addr [1/1] 0.00ns
:3  %mem_conv1_addr = getelementptr [4704 x float]* %mem_conv1, i64 0, i64 %tmp_12_i

ST_10: mem_conv1_load [2/2] 2.71ns
:4  %mem_conv1_load = load float* %mem_conv1_addr, align 4

ST_10: tmp_13_i [1/1] 0.00ns
:5  %tmp_13_i = zext i16 %w_index to i64

ST_10: fc1_weight_addr [1/1] 0.00ns
:6  %fc1_weight_addr = getelementptr [48000 x float]* @fc1_weight, i64 0, i64 %tmp_13_i

ST_10: fc1_weight_load [2/2] 2.39ns
:7  %fc1_weight_load = load float* %fc1_weight_addr, align 4

ST_10: tmp_15_i [1/1] 0.00ns
:0  %tmp_15_i = zext i7 %n_i to i64

ST_10: fc1_bias_addr [1/1] 0.00ns
:1  %fc1_bias_addr = getelementptr [120 x float]* @fc1_bias, i64 0, i64 %tmp_15_i

ST_10: fc1_bias_load [2/2] 2.39ns
:2  %fc1_bias_load = load float* %fc1_bias_addr, align 4


 <State 11>: 8.41ns
ST_11: mem_conv1_load [1/2] 2.71ns
:4  %mem_conv1_load = load float* %mem_conv1_addr, align 4

ST_11: fc1_weight_load [1/2] 2.39ns
:7  %fc1_weight_load = load float* %fc1_weight_addr, align 4

ST_11: tmp_14_i [4/4] 5.70ns
:8  %tmp_14_i = fmul float %mem_conv1_load, %fc1_weight_load


 <State 12>: 5.70ns
ST_12: tmp_14_i [3/4] 5.70ns
:8  %tmp_14_i = fmul float %mem_conv1_load, %fc1_weight_load


 <State 13>: 5.70ns
ST_13: tmp_14_i [2/4] 5.70ns
:8  %tmp_14_i = fmul float %mem_conv1_load, %fc1_weight_load


 <State 14>: 5.70ns
ST_14: tmp_14_i [1/4] 5.70ns
:8  %tmp_14_i = fmul float %mem_conv1_load, %fc1_weight_load


 <State 15>: 7.26ns
ST_15: sum [5/5] 7.26ns
:9  %sum = fadd float %sum_i, %tmp_14_i


 <State 16>: 7.26ns
ST_16: sum [4/5] 7.26ns
:9  %sum = fadd float %sum_i, %tmp_14_i


 <State 17>: 7.26ns
ST_17: sum [3/5] 7.26ns
:9  %sum = fadd float %sum_i, %tmp_14_i


 <State 18>: 7.26ns
ST_18: sum [2/5] 7.26ns
:9  %sum = fadd float %sum_i, %tmp_14_i


 <State 19>: 7.26ns
ST_19: stg_114 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind

ST_19: sum [1/5] 7.26ns
:9  %sum = fadd float %sum_i, %tmp_14_i

ST_19: stg_116 [1/1] 0.00ns
:10  br label %2


 <State 20>: 2.39ns
ST_20: fc1_bias_load [1/2] 2.39ns
:2  %fc1_bias_load = load float* %fc1_bias_addr, align 4


 <State 21>: 7.26ns
ST_21: biased [5/5] 7.26ns
:3  %biased = fadd float %sum_i, %fc1_bias_load


 <State 22>: 7.26ns
ST_22: biased [4/5] 7.26ns
:3  %biased = fadd float %sum_i, %fc1_bias_load


 <State 23>: 7.26ns
ST_23: biased [3/5] 7.26ns
:3  %biased = fadd float %sum_i, %fc1_bias_load


 <State 24>: 7.26ns
ST_24: biased [2/5] 7.26ns
:3  %biased = fadd float %sum_i, %fc1_bias_load


 <State 25>: 7.26ns
ST_25: biased [1/5] 7.26ns
:3  %biased = fadd float %sum_i, %fc1_bias_load


 <State 26>: 8.16ns
ST_26: biased_to_int [1/1] 0.00ns
:4  %biased_to_int = bitcast float %biased to i32

ST_26: tmp [1/1] 0.00ns
:5  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_to_int, i32 23, i32 30)

ST_26: tmp_12 [1/1] 0.00ns
:6  %tmp_12 = trunc i32 %biased_to_int to i23

ST_26: notlhs [1/1] 2.00ns
:7  %notlhs = icmp ne i8 %tmp, -1

ST_26: notrhs [1/1] 2.39ns
:8  %notrhs = icmp eq i23 %tmp_12, 0

ST_26: tmp_2 [1/1] 0.00ns (grouped into LUT with out node tmp_17_i)
:9  %tmp_2 = or i1 %notrhs, %notlhs

ST_26: tmp_3 [1/1] 6.79ns
:10  %tmp_3 = fcmp ogt float %biased, 0.000000e+00

ST_26: tmp_4 [1/1] 0.00ns (grouped into LUT with out node tmp_17_i)
:11  %tmp_4 = and i1 %tmp_2, %tmp_3

ST_26: tmp_17_i [1/1] 1.37ns (out node of the LUT)
:12  %tmp_17_i = select i1 %tmp_4, float %biased, float 0.000000e+00


 <State 27>: 2.71ns
ST_27: mem_conv2_addr_2 [1/1] 0.00ns
:13  %mem_conv2_addr_2 = getelementptr [4704 x float]* %mem_conv2, i64 0, i64 %tmp_15_i

ST_27: stg_133 [1/1] 2.71ns
:14  store float %tmp_17_i, float* %mem_conv2_addr_2, align 4

ST_27: empty_9 [1/1] 0.00ns
:15  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp_18_i)

ST_27: stg_135 [1/1] 0.00ns
:16  br label %0


 <State 28>: 3.54ns
ST_28: n_i2 [1/1] 0.00ns
dense_mlp.2.exit:0  %n_i2 = phi i7 [ %n_1, %8 ], [ 0, %0 ]

ST_28: empty_10 [1/1] 0.00ns
dense_mlp.2.exit:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)

ST_28: exitcond2 [1/1] 1.97ns
dense_mlp.2.exit:2  %exitcond2 = icmp eq i7 %n_i2, -44

ST_28: n_1 [1/1] 1.72ns
dense_mlp.2.exit:3  %n_1 = add i7 %n_i2, 1

ST_28: stg_140 [1/1] 1.57ns
dense_mlp.2.exit:4  br i1 %exitcond2, label %dense_mlp.1.exit, label %5

ST_28: stg_141 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

ST_28: tmp_20_i [1/1] 0.00ns
:1  %tmp_20_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)

ST_28: p_shl_i [1/1] 0.00ns
:2  %p_shl_i = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %n_i2, i7 0)

ST_28: p_shl_i_cast [1/1] 0.00ns
:3  %p_shl_i_cast = zext i14 %p_shl_i to i15

ST_28: p_shl1_i [1/1] 0.00ns
:4  %p_shl1_i = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %n_i2, i3 0)

ST_28: p_shl1_i_cast [1/1] 0.00ns
:5  %p_shl1_i_cast = zext i10 %p_shl1_i to i15

ST_28: tmp_i4 [1/1] 1.96ns
:6  %tmp_i4 = sub i15 %p_shl_i_cast, %p_shl1_i_cast

ST_28: stg_148 [1/1] 1.57ns
:7  br label %6


 <State 29>: 4.35ns
ST_29: sum_i5 [1/1] 0.00ns
:0  %sum_i5 = phi float [ 0.000000e+00, %5 ], [ %sum_1, %7 ]

ST_29: m_i6 [1/1] 0.00ns
:1  %m_i6 = phi i7 [ 0, %5 ], [ %m_1, %7 ]

ST_29: m_i6_cast5 [1/1] 0.00ns
:2  %m_i6_cast5 = zext i7 %m_i6 to i15

ST_29: empty_11 [1/1] 0.00ns
:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

ST_29: exitcond5 [1/1] 1.97ns
:4  %exitcond5 = icmp eq i7 %m_i6, -8

ST_29: m_1 [1/1] 1.72ns
:5  %m_1 = add i7 %m_i6, 1

ST_29: stg_155 [1/1] 0.00ns
:6  br i1 %exitcond5, label %8, label %7

ST_29: w_index_1 [1/1] 1.96ns
:1  %w_index_1 = add i15 %m_i6_cast5, %tmp_i4

ST_29: w_index_1_cast [1/1] 0.00ns
:2  %w_index_1_cast = sext i15 %w_index_1 to i32

ST_29: tmp_12_i9 [1/1] 0.00ns
:3  %tmp_12_i9 = zext i7 %m_i6 to i64

ST_29: mem_conv2_addr_3 [1/1] 0.00ns
:4  %mem_conv2_addr_3 = getelementptr [4704 x float]* %mem_conv2, i64 0, i64 %tmp_12_i9

ST_29: mem_conv2_load_2 [2/2] 2.71ns
:5  %mem_conv2_load_2 = load float* %mem_conv2_addr_3, align 4

ST_29: tmp_13_i1 [1/1] 0.00ns
:6  %tmp_13_i1 = zext i32 %w_index_1_cast to i64

ST_29: fc2_weight_addr [1/1] 0.00ns
:7  %fc2_weight_addr = getelementptr [10080 x float]* @fc2_weight, i64 0, i64 %tmp_13_i1

ST_29: fc2_weight_load [2/2] 2.39ns
:8  %fc2_weight_load = load float* %fc2_weight_addr, align 4

ST_29: tmp_15_i1 [1/1] 0.00ns
:0  %tmp_15_i1 = zext i7 %n_i2 to i64

ST_29: fc2_bias_addr [1/1] 0.00ns
:1  %fc2_bias_addr = getelementptr [84 x float]* @fc2_bias, i64 0, i64 %tmp_15_i1

ST_29: fc2_bias_load [2/2] 2.39ns
:2  %fc2_bias_load = load float* %fc2_bias_addr, align 4


 <State 30>: 8.41ns
ST_30: mem_conv2_load_2 [1/2] 2.71ns
:5  %mem_conv2_load_2 = load float* %mem_conv2_addr_3, align 4

ST_30: fc2_weight_load [1/2] 2.39ns
:8  %fc2_weight_load = load float* %fc2_weight_addr, align 4

ST_30: tmp_14_i1 [4/4] 5.70ns
:9  %tmp_14_i1 = fmul float %mem_conv2_load_2, %fc2_weight_load


 <State 31>: 5.70ns
ST_31: tmp_14_i1 [3/4] 5.70ns
:9  %tmp_14_i1 = fmul float %mem_conv2_load_2, %fc2_weight_load


 <State 32>: 5.70ns
ST_32: tmp_14_i1 [2/4] 5.70ns
:9  %tmp_14_i1 = fmul float %mem_conv2_load_2, %fc2_weight_load


 <State 33>: 5.70ns
ST_33: tmp_14_i1 [1/4] 5.70ns
:9  %tmp_14_i1 = fmul float %mem_conv2_load_2, %fc2_weight_load


 <State 34>: 7.26ns
ST_34: sum_1 [5/5] 7.26ns
:10  %sum_1 = fadd float %sum_i5, %tmp_14_i1


 <State 35>: 7.26ns
ST_35: sum_1 [4/5] 7.26ns
:10  %sum_1 = fadd float %sum_i5, %tmp_14_i1


 <State 36>: 7.26ns
ST_36: sum_1 [3/5] 7.26ns
:10  %sum_1 = fadd float %sum_i5, %tmp_14_i1


 <State 37>: 7.26ns
ST_37: sum_1 [2/5] 7.26ns
:10  %sum_1 = fadd float %sum_i5, %tmp_14_i1


 <State 38>: 7.26ns
ST_38: stg_177 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind

ST_38: sum_1 [1/5] 7.26ns
:10  %sum_1 = fadd float %sum_i5, %tmp_14_i1

ST_38: stg_179 [1/1] 0.00ns
:11  br label %6


 <State 39>: 2.39ns
ST_39: fc2_bias_load [1/2] 2.39ns
:2  %fc2_bias_load = load float* %fc2_bias_addr, align 4


 <State 40>: 7.26ns
ST_40: biased_1 [5/5] 7.26ns
:3  %biased_1 = fadd float %sum_i5, %fc2_bias_load


 <State 41>: 7.26ns
ST_41: biased_1 [4/5] 7.26ns
:3  %biased_1 = fadd float %sum_i5, %fc2_bias_load


 <State 42>: 7.26ns
ST_42: biased_1 [3/5] 7.26ns
:3  %biased_1 = fadd float %sum_i5, %fc2_bias_load


 <State 43>: 7.26ns
ST_43: biased_1 [2/5] 7.26ns
:3  %biased_1 = fadd float %sum_i5, %fc2_bias_load


 <State 44>: 7.26ns
ST_44: biased_1 [1/5] 7.26ns
:3  %biased_1 = fadd float %sum_i5, %fc2_bias_load


 <State 45>: 8.16ns
ST_45: biased_1_to_int [1/1] 0.00ns
:4  %biased_1_to_int = bitcast float %biased_1 to i32

ST_45: tmp_13 [1/1] 0.00ns
:5  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_1_to_int, i32 23, i32 30)

ST_45: tmp_14 [1/1] 0.00ns
:6  %tmp_14 = trunc i32 %biased_1_to_int to i23

ST_45: notlhs3 [1/1] 2.00ns
:7  %notlhs3 = icmp ne i8 %tmp_13, -1

ST_45: notrhs3 [1/1] 2.39ns
:8  %notrhs3 = icmp eq i23 %tmp_14, 0

ST_45: tmp_15 [1/1] 0.00ns (grouped into LUT with out node tmp_17_i1)
:9  %tmp_15 = or i1 %notrhs3, %notlhs3

ST_45: tmp_16 [1/1] 6.79ns
:10  %tmp_16 = fcmp ogt float %biased_1, 0.000000e+00

ST_45: tmp_17 [1/1] 0.00ns (grouped into LUT with out node tmp_17_i1)
:11  %tmp_17 = and i1 %tmp_15, %tmp_16

ST_45: tmp_17_i1 [1/1] 1.37ns (out node of the LUT)
:12  %tmp_17_i1 = select i1 %tmp_17, float %biased_1, float 0.000000e+00


 <State 46>: 2.71ns
ST_46: mem_conv1_addr_1 [1/1] 0.00ns
:13  %mem_conv1_addr_1 = getelementptr [4704 x float]* %mem_conv1, i64 0, i64 %tmp_15_i1

ST_46: stg_196 [1/1] 2.71ns
:14  store float %tmp_17_i1, float* %mem_conv1_addr_1, align 4

ST_46: empty_12 [1/1] 0.00ns
:15  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp_20_i)

ST_46: stg_198 [1/1] 0.00ns
:16  br label %dense_mlp.2.exit


 <State 47>: 2.71ns
ST_47: n_i1 [1/1] 0.00ns
dense_mlp.1.exit:0  %n_i1 = phi i2 [ %n_2, %12 ], [ 0, %dense_mlp.2.exit ]

ST_47: phi_mul1 [1/1] 0.00ns
dense_mlp.1.exit:1  %phi_mul1 = phi i8 [ %next_mul2, %12 ], [ 0, %dense_mlp.2.exit ]

ST_47: next_mul2 [1/1] 1.72ns
dense_mlp.1.exit:2  %next_mul2 = add i8 %phi_mul1, 84

ST_47: empty_13 [1/1] 0.00ns
dense_mlp.1.exit:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_47: exitcond4 [1/1] 1.36ns
dense_mlp.1.exit:4  %exitcond4 = icmp eq i2 %n_i1, -2

ST_47: n_2 [1/1] 0.80ns
dense_mlp.1.exit:5  %n_2 = add i2 %n_i1, 1

ST_47: stg_205 [1/1] 0.00ns
dense_mlp.1.exit:6  br i1 %exitcond4, label %dense_mlp.exit, label %9

ST_47: stg_206 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

ST_47: tmp_22_i [1/1] 0.00ns
:1  %tmp_22_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)

ST_47: stg_208 [1/1] 1.57ns
:2  br label %10

ST_47: mem_conv2_load [2/2] 2.71ns
dense_mlp.exit:0  %mem_conv2_load = load float* %mem_conv2_addr, align 16

ST_47: mem_conv2_addr_1 [1/1] 0.00ns
dense_mlp.exit:1  %mem_conv2_addr_1 = getelementptr inbounds [4704 x float]* %mem_conv2, i64 0, i64 1

ST_47: mem_conv2_load_1 [2/2] 2.71ns
dense_mlp.exit:2  %mem_conv2_load_1 = load float* %mem_conv2_addr_1, align 4


 <State 48>: 8.63ns
ST_48: sum_i1 [1/1] 0.00ns
:0  %sum_i1 = phi float [ 0.000000e+00, %9 ], [ %sum_2, %11 ]

ST_48: m_i1 [1/1] 0.00ns
:1  %m_i1 = phi i7 [ 0, %9 ], [ %m_2, %11 ]

ST_48: m_i1_cast [1/1] 0.00ns
:2  %m_i1_cast = zext i7 %m_i1 to i8

ST_48: empty_14 [1/1] 0.00ns
:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)

ST_48: exitcond [1/1] 1.97ns
:4  %exitcond = icmp eq i7 %m_i1, -44

ST_48: m_2 [1/1] 1.72ns
:5  %m_2 = add i7 %m_i1, 1

ST_48: stg_218 [1/1] 0.00ns
:6  br i1 %exitcond, label %12, label %11

ST_48: w_index_2 [1/1] 1.72ns
:1  %w_index_2 = add i8 %m_i1_cast, %phi_mul1

ST_48: tmp_12_i1 [1/1] 0.00ns
:2  %tmp_12_i1 = zext i7 %m_i1 to i64

ST_48: mem_conv1_addr_2 [1/1] 0.00ns
:3  %mem_conv1_addr_2 = getelementptr [4704 x float]* %mem_conv1, i64 0, i64 %tmp_12_i1

ST_48: mem_conv1_load_1 [2/2] 2.71ns
:4  %mem_conv1_load_1 = load float* %mem_conv1_addr_2, align 4

ST_48: tmp_13_i2 [1/1] 0.00ns
:5  %tmp_13_i2 = zext i8 %w_index_2 to i64

ST_48: fc3_weight_addr [1/1] 0.00ns
:6  %fc3_weight_addr = getelementptr [168 x float]* @fc3_weight, i64 0, i64 %tmp_13_i2

ST_48: fc3_weight_load [2/2] 2.39ns
:7  %fc3_weight_load = load float* %fc3_weight_addr, align 4

ST_48: tmp_18 [1/1] 0.00ns
:1  %tmp_18 = trunc i2 %n_i1 to i1

ST_48: bias_load_phi_i [1/1] 1.37ns
:2  %bias_load_phi_i = select i1 %tmp_18, float 0x3FCEB24800000000, float 0xBFD067CE80000000

ST_48: biased_2 [5/5] 7.26ns
:3  %biased_2 = fadd float %sum_i1, %bias_load_phi_i


 <State 49>: 8.41ns
ST_49: mem_conv1_load_1 [1/2] 2.71ns
:4  %mem_conv1_load_1 = load float* %mem_conv1_addr_2, align 4

ST_49: fc3_weight_load [1/2] 2.39ns
:7  %fc3_weight_load = load float* %fc3_weight_addr, align 4

ST_49: tmp_14_i2 [4/4] 5.70ns
:8  %tmp_14_i2 = fmul float %mem_conv1_load_1, %fc3_weight_load


 <State 50>: 5.70ns
ST_50: tmp_14_i2 [3/4] 5.70ns
:8  %tmp_14_i2 = fmul float %mem_conv1_load_1, %fc3_weight_load


 <State 51>: 5.70ns
ST_51: tmp_14_i2 [2/4] 5.70ns
:8  %tmp_14_i2 = fmul float %mem_conv1_load_1, %fc3_weight_load


 <State 52>: 5.70ns
ST_52: tmp_14_i2 [1/4] 5.70ns
:8  %tmp_14_i2 = fmul float %mem_conv1_load_1, %fc3_weight_load


 <State 53>: 7.26ns
ST_53: sum_2 [5/5] 7.26ns
:9  %sum_2 = fadd float %sum_i1, %tmp_14_i2


 <State 54>: 7.26ns
ST_54: sum_2 [4/5] 7.26ns
:9  %sum_2 = fadd float %sum_i1, %tmp_14_i2


 <State 55>: 7.26ns
ST_55: sum_2 [3/5] 7.26ns
:9  %sum_2 = fadd float %sum_i1, %tmp_14_i2


 <State 56>: 7.26ns
ST_56: sum_2 [2/5] 7.26ns
:9  %sum_2 = fadd float %sum_i1, %tmp_14_i2


 <State 57>: 7.26ns
ST_57: stg_239 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind

ST_57: sum_2 [1/5] 7.26ns
:9  %sum_2 = fadd float %sum_i1, %tmp_14_i2

ST_57: stg_241 [1/1] 0.00ns
:10  br label %10


 <State 58>: 7.26ns
ST_58: biased_2 [4/5] 7.26ns
:3  %biased_2 = fadd float %sum_i1, %bias_load_phi_i


 <State 59>: 7.26ns
ST_59: biased_2 [3/5] 7.26ns
:3  %biased_2 = fadd float %sum_i1, %bias_load_phi_i


 <State 60>: 7.26ns
ST_60: biased_2 [2/5] 7.26ns
:3  %biased_2 = fadd float %sum_i1, %bias_load_phi_i


 <State 61>: 7.26ns
ST_61: biased_2 [1/5] 7.26ns
:3  %biased_2 = fadd float %sum_i1, %bias_load_phi_i


 <State 62>: 2.71ns
ST_62: tmp_15_i2 [1/1] 0.00ns
:0  %tmp_15_i2 = zext i2 %n_i1 to i64

ST_62: mem_conv2_addr_4 [1/1] 0.00ns
:4  %mem_conv2_addr_4 = getelementptr [4704 x float]* %mem_conv2, i64 0, i64 %tmp_15_i2

ST_62: stg_248 [1/1] 2.71ns
:5  store float %biased_2, float* %mem_conv2_addr_4, align 4

ST_62: empty_15 [1/1] 0.00ns
:6  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp_22_i)

ST_62: stg_250 [1/1] 0.00ns
:7  br label %dense_mlp.1.exit


 <State 63>: 2.71ns
ST_63: mem_conv2_load [1/2] 2.71ns
dense_mlp.exit:0  %mem_conv2_load = load float* %mem_conv2_addr, align 16

ST_63: mem_conv2_load_1 [1/2] 2.71ns
dense_mlp.exit:2  %mem_conv2_load_1 = load float* %mem_conv2_addr_1, align 4


 <State 64>: 8.16ns
ST_64: mem_conv2_load_to_int [1/1] 0.00ns
dense_mlp.exit:3  %mem_conv2_load_to_int = bitcast float %mem_conv2_load to i32

ST_64: tmp_5 [1/1] 0.00ns
dense_mlp.exit:4  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mem_conv2_load_to_int, i32 23, i32 30)

ST_64: tmp_1 [1/1] 0.00ns
dense_mlp.exit:5  %tmp_1 = trunc i32 %mem_conv2_load_to_int to i23

ST_64: mem_conv2_load_1_to_int [1/1] 0.00ns
dense_mlp.exit:6  %mem_conv2_load_1_to_int = bitcast float %mem_conv2_load_1 to i32

ST_64: tmp_7 [1/1] 0.00ns
dense_mlp.exit:7  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mem_conv2_load_1_to_int, i32 23, i32 30)

ST_64: tmp_6 [1/1] 0.00ns
dense_mlp.exit:8  %tmp_6 = trunc i32 %mem_conv2_load_1_to_int to i23

ST_64: notlhs1 [1/1] 2.00ns
dense_mlp.exit:9  %notlhs1 = icmp ne i8 %tmp_5, -1

ST_64: notrhs1 [1/1] 2.39ns
dense_mlp.exit:10  %notrhs1 = icmp eq i23 %tmp_1, 0

ST_64: tmp_9 [1/1] 0.00ns (grouped into LUT with out node tmp_11)
dense_mlp.exit:11  %tmp_9 = or i1 %notrhs1, %notlhs1

ST_64: notlhs2 [1/1] 2.00ns
dense_mlp.exit:12  %notlhs2 = icmp ne i8 %tmp_7, -1

ST_64: notrhs2 [1/1] 2.39ns
dense_mlp.exit:13  %notrhs2 = icmp eq i23 %tmp_6, 0

ST_64: tmp_s [1/1] 0.00ns (grouped into LUT with out node tmp_11)
dense_mlp.exit:14  %tmp_s = or i1 %notrhs2, %notlhs2

ST_64: tmp_8 [1/1] 0.00ns (grouped into LUT with out node tmp_11)
dense_mlp.exit:15  %tmp_8 = and i1 %tmp_9, %tmp_s

ST_64: tmp_10 [1/1] 6.79ns
dense_mlp.exit:16  %tmp_10 = fcmp olt float %mem_conv2_load, %mem_conv2_load_1

ST_64: tmp_11 [1/1] 1.37ns (out node of the LUT)
dense_mlp.exit:17  %tmp_11 = and i1 %tmp_8, %tmp_10

ST_64: stg_268 [1/1] 0.00ns
dense_mlp.exit:18  ret i1 %tmp_11



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
