/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [30:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [20:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_23z;
  reg [6:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  reg [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [21:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [4:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_3z ? celloutsig_0_2z : celloutsig_0_3z;
  assign celloutsig_1_5z = { celloutsig_1_4z[2], celloutsig_1_4z[2], celloutsig_1_4z[2] } >= { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_19z = in_data[132:126] >= celloutsig_1_0z[15:9];
  assign celloutsig_0_1z = in_data[77:49] >= in_data[37:9];
  assign celloutsig_0_13z = { in_data[28:27], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z } >= { in_data[74:65], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_27z = { in_data[53:50], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_11z } >= { celloutsig_0_24z[3:1], celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_1_18z = { celloutsig_1_0z[4:0], celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_14z } <= celloutsig_1_0z[20:9];
  assign celloutsig_0_2z = { in_data[18:8], celloutsig_0_1z, celloutsig_0_1z } <= in_data[66:54];
  assign celloutsig_1_3z = ! { in_data[149:143], celloutsig_1_1z };
  assign celloutsig_0_10z = ! { in_data[59:56], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_7z[3:0], celloutsig_0_0z } || { celloutsig_0_7z[16:14], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_17z[2], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_16z } || { celloutsig_0_14z[28:27], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_3z = { in_data[63:59], celloutsig_0_0z } || { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_0z & ~(celloutsig_0_2z);
  assign celloutsig_0_8z = celloutsig_0_5z & ~(celloutsig_0_0z);
  assign celloutsig_0_16z = celloutsig_0_2z & ~(celloutsig_0_10z);
  assign celloutsig_0_23z = ~ { celloutsig_0_19z[19:14], celloutsig_0_11z };
  assign celloutsig_1_2z = & in_data[167:157];
  assign celloutsig_1_14z = & celloutsig_1_0z[14:12];
  assign celloutsig_0_15z = & { celloutsig_0_14z[28:27], celloutsig_0_2z };
  assign celloutsig_0_0z = | in_data[26:21];
  assign celloutsig_0_11z = | { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z[19:11], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_4z = ~^ { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_48z = ~^ { celloutsig_0_14z[20:6], celloutsig_0_27z };
  assign celloutsig_1_1z = ~^ celloutsig_1_0z[8:1];
  assign celloutsig_0_17z = { in_data[71:69], celloutsig_0_8z, celloutsig_0_13z } >>> { celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_0z } ~^ { in_data[43:22], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_19z = { in_data[52:34], celloutsig_0_5z, celloutsig_0_4z } ~^ { in_data[92:74], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_20z = { celloutsig_0_14z[5:0], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z } ~^ { celloutsig_0_14z[20:19], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_15z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_49z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_49z = celloutsig_0_31z[6:4];
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 22'h000000;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[118:97];
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 5'h00;
    else if (!clkin_data[0]) celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_7z = 22'h000000;
    else if (celloutsig_1_18z) celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_24z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_24z = celloutsig_0_23z;
  assign { celloutsig_1_4z[4], celloutsig_1_4z[5], celloutsig_1_4z[2], celloutsig_1_4z[6] } = ~ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[101] };
  assign celloutsig_0_31z[6:1] = ~ { celloutsig_0_20z[8:4], celloutsig_0_11z };
  assign celloutsig_0_31z[0] = celloutsig_0_31z[1];
  assign { celloutsig_1_4z[3], celloutsig_1_4z[1:0] } = { celloutsig_1_4z[4], celloutsig_1_4z[2], celloutsig_1_4z[2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
