digraph "CFG for '_Z18update_mask_kernelmPjS_Pcj' function" {
	label="CFG for '_Z18update_mask_kernelmPjS_Pcj' function";

	Node0x4f2b220 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = mul i32 %12, %11\l  %14 = add i32 %13, %6\l  %15 = zext i32 %14 to i64\l  %16 = icmp ult i64 %15, %0\l  br i1 %16, label %17, label %26\l|{<s0>T|<s1>F}}"];
	Node0x4f2b220:s0 -> Node0x4f2c860;
	Node0x4f2b220:s1 -> Node0x4f2d220;
	Node0x4f2c860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%17:\l17:                                               \l  %18 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %15\l  %19 = load i32, i32 addrspace(1)* %18, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %20 = icmp eq i32 %19, %4\l  br i1 %20, label %21, label %26\l|{<s0>T|<s1>F}}"];
	Node0x4f2c860:s0 -> Node0x4f2dcc0;
	Node0x4f2c860:s1 -> Node0x4f2d220;
	Node0x4f2dcc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%21:\l21:                                               \l  %22 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %15\l  %23 = load i32, i32 addrspace(1)* %22, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %24 = zext i32 %23 to i64\l  %25 = getelementptr inbounds i8, i8 addrspace(1)* %3, i64 %24\l  store i8 1, i8 addrspace(1)* %25, align 1, !tbaa !11\l  br label %26\l}"];
	Node0x4f2dcc0 -> Node0x4f2d220;
	Node0x4f2d220 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  ret void\l}"];
}
