ECC Types:
> Hamming Code (Single Error Correct, Double Errors Detect)
> CRC (depending on input polynomial)

RTL:
> Language: Systemverilog synthesis sub-set
> Approve for FPGA synthesis

RTL Generator:
> Python

Verification:
> Language: Systemverilog

Testbench:
> Language: Systemverilog
> Automatic pattern generation