{"position": "Hardware Architect", "company": "Intel Corporation", "profiles": ["Experience Senior Principal Engineer Intel Corporation July 1996  \u2013 Present (19 years 2 months) Folsom, CA Hardware Architect for 3D Fixed Functions \n3D Graphics APIs Consulting Engineer Digital Equipment Corporation 1986  \u2013  1996  (10 years) Graphics Driver Development \nGraphics Driver Team Manager Software Engineer CGX January 1984  \u2013  September 1986  (2 years 9 months) Driver development for 3D graphics terminals and communications devices Senior Principal Engineer Intel Corporation July 1996  \u2013 Present (19 years 2 months) Folsom, CA Hardware Architect for 3D Fixed Functions \n3D Graphics APIs Senior Principal Engineer Intel Corporation July 1996  \u2013 Present (19 years 2 months) Folsom, CA Hardware Architect for 3D Fixed Functions \n3D Graphics APIs Consulting Engineer Digital Equipment Corporation 1986  \u2013  1996  (10 years) Graphics Driver Development \nGraphics Driver Team Manager Consulting Engineer Digital Equipment Corporation 1986  \u2013  1996  (10 years) Graphics Driver Development \nGraphics Driver Team Manager Software Engineer CGX January 1984  \u2013  September 1986  (2 years 9 months) Driver development for 3D graphics terminals and communications devices Software Engineer CGX January 1984  \u2013  September 1986  (2 years 9 months) Driver development for 3D graphics terminals and communications devices Skills Graphics Hardware... Graphics Software Microarchitecture Processors Device Drivers Computer Architecture Microprocessors Embedded Systems X86 Skills  Graphics Hardware... Graphics Software Microarchitecture Processors Device Drivers Computer Architecture Microprocessors Embedded Systems X86 Graphics Hardware... Graphics Software Microarchitecture Processors Device Drivers Computer Architecture Microprocessors Embedded Systems X86 Graphics Hardware... Graphics Software Microarchitecture Processors Device Drivers Computer Architecture Microprocessors Embedded Systems X86 Education Worcester Polytechnic Institute MS,  Electrical Engineering 1982  \u2013 1986 SUNY at Buffalo BS,  Electrical Engineering 1975  \u2013 1978 Worcester Polytechnic Institute MS,  Electrical Engineering 1982  \u2013 1986 Worcester Polytechnic Institute MS,  Electrical Engineering 1982  \u2013 1986 Worcester Polytechnic Institute MS,  Electrical Engineering 1982  \u2013 1986 SUNY at Buffalo BS,  Electrical Engineering 1975  \u2013 1978 SUNY at Buffalo BS,  Electrical Engineering 1975  \u2013 1978 SUNY at Buffalo BS,  Electrical Engineering 1975  \u2013 1978 ", "Summary Processor microarchitect with experience on designing processor's front-end, branch predictors, cache subsystem, coherency protocols and coherency engines. \nCurrently I am working on the design and implementation of a next-generation ARM core in Cambridge, UK \n \nI have actively participated in the design and implementation of the Intel Knights family:  \n- Developed a performance model for the Knights Ferry Texture Sampler and worked on the validation of that unit. \n- Worked on the design and implementation of low power features for the Knigths Corner core \n- Worked on the processor front-end of the Knights Landing core \n- Worked on the L2, coherence system and uncore of the next generation MIC processor \nI have worked on power/temperature/performance models for processors since 1996, when I developed a simulator of the MIPS R10000 for my Ph.D.  \nI have been involved in the path finding phase of the Sandy Bridge Intel core. Summary Processor microarchitect with experience on designing processor's front-end, branch predictors, cache subsystem, coherency protocols and coherency engines. \nCurrently I am working on the design and implementation of a next-generation ARM core in Cambridge, UK \n \nI have actively participated in the design and implementation of the Intel Knights family:  \n- Developed a performance model for the Knights Ferry Texture Sampler and worked on the validation of that unit. \n- Worked on the design and implementation of low power features for the Knigths Corner core \n- Worked on the processor front-end of the Knights Landing core \n- Worked on the L2, coherence system and uncore of the next generation MIC processor \nI have worked on power/temperature/performance models for processors since 1996, when I developed a simulator of the MIPS R10000 for my Ph.D.  \nI have been involved in the path finding phase of the Sandy Bridge Intel core. Processor microarchitect with experience on designing processor's front-end, branch predictors, cache subsystem, coherency protocols and coherency engines. \nCurrently I am working on the design and implementation of a next-generation ARM core in Cambridge, UK \n \nI have actively participated in the design and implementation of the Intel Knights family:  \n- Developed a performance model for the Knights Ferry Texture Sampler and worked on the validation of that unit. \n- Worked on the design and implementation of low power features for the Knigths Corner core \n- Worked on the processor front-end of the Knights Landing core \n- Worked on the L2, coherence system and uncore of the next generation MIC processor \nI have worked on power/temperature/performance models for processors since 1996, when I developed a simulator of the MIPS R10000 for my Ph.D.  \nI have been involved in the path finding phase of the Sandy Bridge Intel core. Processor microarchitect with experience on designing processor's front-end, branch predictors, cache subsystem, coherency protocols and coherency engines. \nCurrently I am working on the design and implementation of a next-generation ARM core in Cambridge, UK \n \nI have actively participated in the design and implementation of the Intel Knights family:  \n- Developed a performance model for the Knights Ferry Texture Sampler and worked on the validation of that unit. \n- Worked on the design and implementation of low power features for the Knigths Corner core \n- Worked on the processor front-end of the Knights Landing core \n- Worked on the L2, coherence system and uncore of the next generation MIC processor \nI have worked on power/temperature/performance models for processors since 1996, when I developed a simulator of the MIPS R10000 for my Ph.D.  \nI have been involved in the path finding phase of the Sandy Bridge Intel core. Experience Principal Engineer ARM July 2014  \u2013 Present (1 year 2 months) Cambridge, United Kingdom Design of a new generation ARM core Hardware Architect Intel Corporation March 2002  \u2013  May 2014  (12 years 3 months) Intel Barcelona Core architect/microarchitect of the Intel Xeon Phi processor family: KNF,KNC, KNL, etc.  \nMy experience in the Intel Xeon Phi processors focuses on the core front-end, Memory subsystem, coherency protocols, coherency engine and interconnect. \nPreviously I worked at the Intel labs division, researching on power- and thermal-aware processors, from clustered cores to multicore systems. Associate Professor Universidad de Murcia 2000  \u2013  2002  (2 years) Principal Engineer ARM July 2014  \u2013 Present (1 year 2 months) Cambridge, United Kingdom Design of a new generation ARM core Principal Engineer ARM July 2014  \u2013 Present (1 year 2 months) Cambridge, United Kingdom Design of a new generation ARM core Hardware Architect Intel Corporation March 2002  \u2013  May 2014  (12 years 3 months) Intel Barcelona Core architect/microarchitect of the Intel Xeon Phi processor family: KNF,KNC, KNL, etc.  \nMy experience in the Intel Xeon Phi processors focuses on the core front-end, Memory subsystem, coherency protocols, coherency engine and interconnect. \nPreviously I worked at the Intel labs division, researching on power- and thermal-aware processors, from clustered cores to multicore systems. Hardware Architect Intel Corporation March 2002  \u2013  May 2014  (12 years 3 months) Intel Barcelona Core architect/microarchitect of the Intel Xeon Phi processor family: KNF,KNC, KNL, etc.  \nMy experience in the Intel Xeon Phi processors focuses on the core front-end, Memory subsystem, coherency protocols, coherency engine and interconnect. \nPreviously I worked at the Intel labs division, researching on power- and thermal-aware processors, from clustered cores to multicore systems. Associate Professor Universidad de Murcia 2000  \u2013  2002  (2 years) Associate Professor Universidad de Murcia 2000  \u2013  2002  (2 years) Languages   Skills Computer Architecture Programming Languages Low power... Team Building Processor simulation Computer Science Hardware High Performance... Microprocessors Processors Verilog Debugging ASIC Microarchitecture Hardware Architecture Intel SoC Simulations C C++ Embedded Systems Perl See 7+ \u00a0 \u00a0 See less Skills  Computer Architecture Programming Languages Low power... Team Building Processor simulation Computer Science Hardware High Performance... Microprocessors Processors Verilog Debugging ASIC Microarchitecture Hardware Architecture Intel SoC Simulations C C++ Embedded Systems Perl See 7+ \u00a0 \u00a0 See less Computer Architecture Programming Languages Low power... Team Building Processor simulation Computer Science Hardware High Performance... Microprocessors Processors Verilog Debugging ASIC Microarchitecture Hardware Architecture Intel SoC Simulations C C++ Embedded Systems Perl See 7+ \u00a0 \u00a0 See less Computer Architecture Programming Languages Low power... Team Building Processor simulation Computer Science Hardware High Performance... Microprocessors Processors Verilog Debugging ASIC Microarchitecture Hardware Architecture Intel SoC Simulations C C++ Embedded Systems Perl See 7+ \u00a0 \u00a0 See less Education Universitat Oberta de Catalunya BS,  Business Administration 2006  \u2013 2010 Universitat Polit\u00e8cnica de Catalunya Ph.D.,  Computer Architecture 1996  \u2013 2000 Universitat Polit\u00e8cnica de Catalunya M.S.,  Computer Science 1990  \u2013 1995 Ph.D. Universitat Oberta de Catalunya BS,  Business Administration 2006  \u2013 2010 Universitat Oberta de Catalunya BS,  Business Administration 2006  \u2013 2010 Universitat Oberta de Catalunya BS,  Business Administration 2006  \u2013 2010 Universitat Polit\u00e8cnica de Catalunya Ph.D.,  Computer Architecture 1996  \u2013 2000 Universitat Polit\u00e8cnica de Catalunya Ph.D.,  Computer Architecture 1996  \u2013 2000 Universitat Polit\u00e8cnica de Catalunya Ph.D.,  Computer Architecture 1996  \u2013 2000 Universitat Polit\u00e8cnica de Catalunya M.S.,  Computer Science 1990  \u2013 1995 Ph.D. Universitat Polit\u00e8cnica de Catalunya M.S.,  Computer Science 1990  \u2013 1995 Ph.D. Universitat Polit\u00e8cnica de Catalunya M.S.,  Computer Science 1990  \u2013 1995 Ph.D. Honors & Awards ", "Experience SoC Architect Intel Corporation August 2012  \u2013 Present (3 years 1 month) Involved in SoC Architecture definition of Intel's smartphone and tablet platforms in the following topics: \nPower Management \nPerformance Modelling/Analysis \n R&D Engineering Intern Leanics Corporation July 2010  \u2013  December 2010  (6 months) Greater Minneapolis-St. Paul Area NSF SBIR Phase I: High rate, low power wireless telemetry system for medical applications Engineering Intern Bosch Security Systems June 2009  \u2013  August 2009  (3 months) Greater Minneapolis-St. Paul Area Developed and implemented noise cancellation algorithm using two microphones on a DSP processor Design Engineer Conexant July 2006  \u2013  July 2007  (1 year 1 month) Hyderabad Responsible for the design and verification audio modules in set-top box decoder chip Research Intern TU Graz May 2005  \u2013  July 2005  (3 months) Graz, Austria Worked on speech processing algorithms especially voice activity detection (VAD) and noise reduction algorithms. SoC Architect Intel Corporation August 2012  \u2013 Present (3 years 1 month) Involved in SoC Architecture definition of Intel's smartphone and tablet platforms in the following topics: \nPower Management \nPerformance Modelling/Analysis \n SoC Architect Intel Corporation August 2012  \u2013 Present (3 years 1 month) Involved in SoC Architecture definition of Intel's smartphone and tablet platforms in the following topics: \nPower Management \nPerformance Modelling/Analysis \n R&D Engineering Intern Leanics Corporation July 2010  \u2013  December 2010  (6 months) Greater Minneapolis-St. Paul Area NSF SBIR Phase I: High rate, low power wireless telemetry system for medical applications R&D Engineering Intern Leanics Corporation July 2010  \u2013  December 2010  (6 months) Greater Minneapolis-St. Paul Area NSF SBIR Phase I: High rate, low power wireless telemetry system for medical applications Engineering Intern Bosch Security Systems June 2009  \u2013  August 2009  (3 months) Greater Minneapolis-St. Paul Area Developed and implemented noise cancellation algorithm using two microphones on a DSP processor Engineering Intern Bosch Security Systems June 2009  \u2013  August 2009  (3 months) Greater Minneapolis-St. Paul Area Developed and implemented noise cancellation algorithm using two microphones on a DSP processor Design Engineer Conexant July 2006  \u2013  July 2007  (1 year 1 month) Hyderabad Responsible for the design and verification audio modules in set-top box decoder chip Design Engineer Conexant July 2006  \u2013  July 2007  (1 year 1 month) Hyderabad Responsible for the design and verification audio modules in set-top box decoder chip Research Intern TU Graz May 2005  \u2013  July 2005  (3 months) Graz, Austria Worked on speech processing algorithms especially voice activity detection (VAD) and noise reduction algorithms. Research Intern TU Graz May 2005  \u2013  July 2005  (3 months) Graz, Austria Worked on speech processing algorithms especially voice activity detection (VAD) and noise reduction algorithms. Skills Matlab Verilog VLSI Signal Processing Perl C++ C Wireless Machine Learning FPGA Skills  Matlab Verilog VLSI Signal Processing Perl C++ C Wireless Machine Learning FPGA Matlab Verilog VLSI Signal Processing Perl C++ C Wireless Machine Learning FPGA Matlab Verilog VLSI Signal Processing Perl C++ C Wireless Machine Learning FPGA Education University of Minnesota-Twin Cities Ph.D,  Electrical Engineering 2007  \u2013 2012 Activities and Societies:\u00a0 IEEE member Indian Institute of Technology, Guwahati B.Tech,  Electronics and Communication 2002  \u2013 2006 University of Minnesota-Twin Cities Ph.D,  Electrical Engineering 2007  \u2013 2012 Activities and Societies:\u00a0 IEEE member University of Minnesota-Twin Cities Ph.D,  Electrical Engineering 2007  \u2013 2012 Activities and Societies:\u00a0 IEEE member University of Minnesota-Twin Cities Ph.D,  Electrical Engineering 2007  \u2013 2012 Activities and Societies:\u00a0 IEEE member Indian Institute of Technology, Guwahati B.Tech,  Electronics and Communication 2002  \u2013 2006 Indian Institute of Technology, Guwahati B.Tech,  Electronics and Communication 2002  \u2013 2006 Indian Institute of Technology, Guwahati B.Tech,  Electronics and Communication 2002  \u2013 2006 Honors & Awards Doctoral Dissertation Fellowship University of Minnesota May 2011 Distinguished Master's Thesis Award University of Minnesota October 2011 Additional Honors & Awards ECE Department Fellowship, University of Minnesota, 2008-2009 Doctoral Dissertation Fellowship University of Minnesota May 2011 Doctoral Dissertation Fellowship University of Minnesota May 2011 Doctoral Dissertation Fellowship University of Minnesota May 2011 Distinguished Master's Thesis Award University of Minnesota October 2011 Distinguished Master's Thesis Award University of Minnesota October 2011 Distinguished Master's Thesis Award University of Minnesota October 2011 Additional Honors & Awards ECE Department Fellowship, University of Minnesota, 2008-2009 Additional Honors & Awards ECE Department Fellowship, University of Minnesota, 2008-2009 Additional Honors & Awards ECE Department Fellowship, University of Minnesota, 2008-2009 ", "Experience Hardware Architect Intel Corporation June 2012  \u2013 Present (3 years 3 months) Propose new or improved chipset hardware. Systems Engineer Intel Corporation October 2010  \u2013  May 2012  (1 year 8 months) Validate system-on-chip hardware. Validation Engineer Intel Corporation October 2005  \u2013  September 2010  (5 years) Validate graphics software. Design Engineer Intel Corporation October 2003  \u2013  September 2005  (2 years) Design and validate chipset hardware. Product Engineer Intel Corporation October 2000  \u2013  September 2003  (3 years) Design and validate ethernet hardware. Software Engineer Pratt & Whitney August 1992  \u2013  September 2000  (8 years 2 months) Design and validate engine control software. Hardware Architect Intel Corporation June 2012  \u2013 Present (3 years 3 months) Propose new or improved chipset hardware. Hardware Architect Intel Corporation June 2012  \u2013 Present (3 years 3 months) Propose new or improved chipset hardware. Systems Engineer Intel Corporation October 2010  \u2013  May 2012  (1 year 8 months) Validate system-on-chip hardware. Systems Engineer Intel Corporation October 2010  \u2013  May 2012  (1 year 8 months) Validate system-on-chip hardware. Validation Engineer Intel Corporation October 2005  \u2013  September 2010  (5 years) Validate graphics software. Validation Engineer Intel Corporation October 2005  \u2013  September 2010  (5 years) Validate graphics software. Design Engineer Intel Corporation October 2003  \u2013  September 2005  (2 years) Design and validate chipset hardware. Design Engineer Intel Corporation October 2003  \u2013  September 2005  (2 years) Design and validate chipset hardware. Product Engineer Intel Corporation October 2000  \u2013  September 2003  (3 years) Design and validate ethernet hardware. Product Engineer Intel Corporation October 2000  \u2013  September 2003  (3 years) Design and validate ethernet hardware. Software Engineer Pratt & Whitney August 1992  \u2013  September 2000  (8 years 2 months) Design and validate engine control software. Software Engineer Pratt & Whitney August 1992  \u2013  September 2000  (8 years 2 months) Design and validate engine control software. Skills Ethernet Hardware Architecture Hardware Development Software Development Software Engineering Computer Graphics Silicon Validation Skills  Ethernet Hardware Architecture Hardware Development Software Development Software Engineering Computer Graphics Silicon Validation Ethernet Hardware Architecture Hardware Development Software Development Software Engineering Computer Graphics Silicon Validation Ethernet Hardware Architecture Hardware Development Software Development Software Engineering Computer Graphics Silicon Validation Education University of Massachusetts, Amherst Master of Science (M.S.),  Computer Engineering 1990  \u2013 1992 Cornell University Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1986  \u2013 1990 University of Massachusetts, Amherst Master of Science (M.S.),  Computer Engineering 1990  \u2013 1992 University of Massachusetts, Amherst Master of Science (M.S.),  Computer Engineering 1990  \u2013 1992 University of Massachusetts, Amherst Master of Science (M.S.),  Computer Engineering 1990  \u2013 1992 Cornell University Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1986  \u2013 1990 Cornell University Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1986  \u2013 1990 Cornell University Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1986  \u2013 1990 ", "Languages English Full professional proficiency Dutch Native or bilingual proficiency French Elementary proficiency English Full professional proficiency Dutch Native or bilingual proficiency French Elementary proficiency English Full professional proficiency Dutch Native or bilingual proficiency French Elementary proficiency Full professional proficiency Native or bilingual proficiency Elementary proficiency Skills Digital Circuit Design VHDL Digital Signal... Embedded Software Embedded Systems Software Defined Radio Signal Processing RTL Design Simulations Skills  Digital Circuit Design VHDL Digital Signal... Embedded Software Embedded Systems Software Defined Radio Signal Processing RTL Design Simulations Digital Circuit Design VHDL Digital Signal... Embedded Software Embedded Systems Software Defined Radio Signal Processing RTL Design Simulations Digital Circuit Design VHDL Digital Signal... Embedded Software Embedded Systems Software Defined Radio Signal Processing RTL Design Simulations Honors & Awards M.Sc. Electrical Engineering with honors Unifersity of Twente August 2006 M.Sc. Electrical Engineering with honors M.Sc. Electrical Engineering with honors Unifersity of Twente August 2006 M.Sc. Electrical Engineering with honors M.Sc. Electrical Engineering with honors Unifersity of Twente August 2006 M.Sc. Electrical Engineering with honors M.Sc. Electrical Engineering with honors Unifersity of Twente August 2006 M.Sc. Electrical Engineering with honors ", "Experience Principal Engineer - Chipset Hardware Architect Intel Corporation April 2013  \u2013 Present (2 years 5 months) Involve in Intel chipset embedded processor hardware architecture work. Senior Staff Hardware Architect Intel Corporation December 2008  \u2013  March 2013  (4 years 4 months) Worked as design architect for Intel next generation chipset. Specific responsibilities include defining method to interconnect integrated devices in the chipset using the Intel On-Chip System Fabric standard and working with design engineers to implement it. Duties also include directing design engineers\u2019 work and reviewing their implementation work. Staff Hardware Design Engineer Intel Corporation March 2004  \u2013  November 2008  (4 years 9 months) Involved in definition and design work of the Intel Active Management Technology (IAMT). Responsibilities included designing a cache controller and overseeing the design of the Cryptographic and General-Purpose DMA modules. Worked on defining hardware and software work partitioning and ensuring IAMT application performance requirements are met. Senior Hardware Design Engineer Intel Corporation February 2002  \u2013  February 2004  (2 years 1 month) Worked as a VLSI designer of Intel next-generation south-bridge chipset for personal computer. Involved in definition and design work of chip-to-chip interconnect logic based on the PCI Express standard. Coached junior engineers in backend design and test writing activities. Duties included creating design architecture specification, developing behavioral RTL model and developing test plans for design validation purposes. System Validation Engineer Intel Corporation January 2001  \u2013  January 2002  (1 year 1 month) Worked as a senior system validation engineer of south-bridge chipset for personal computer. Involved in developing test software for validating south-bridge chipset at system level and performing system debug work on test failures. Responsible for root-causing and debugging customer issues. Hardware Design Engineer Intel Corporation January 1997  \u2013  December 2000  (4 years) Involved in Fault Grading test development for Intel embedded micro-controllers. \nWorked as VLSI designer for Intel south-bridge chipset. Involved in design, validation, feasibility studies, silicon validation and micro-architecture development. Duties included performing logic design, developing behavioral and structural RTL model, correcting design flaw and supervising layout implementation. Principal Engineer - Chipset Hardware Architect Intel Corporation April 2013  \u2013 Present (2 years 5 months) Involve in Intel chipset embedded processor hardware architecture work. Principal Engineer - Chipset Hardware Architect Intel Corporation April 2013  \u2013 Present (2 years 5 months) Involve in Intel chipset embedded processor hardware architecture work. Senior Staff Hardware Architect Intel Corporation December 2008  \u2013  March 2013  (4 years 4 months) Worked as design architect for Intel next generation chipset. Specific responsibilities include defining method to interconnect integrated devices in the chipset using the Intel On-Chip System Fabric standard and working with design engineers to implement it. Duties also include directing design engineers\u2019 work and reviewing their implementation work. Senior Staff Hardware Architect Intel Corporation December 2008  \u2013  March 2013  (4 years 4 months) Worked as design architect for Intel next generation chipset. Specific responsibilities include defining method to interconnect integrated devices in the chipset using the Intel On-Chip System Fabric standard and working with design engineers to implement it. Duties also include directing design engineers\u2019 work and reviewing their implementation work. Staff Hardware Design Engineer Intel Corporation March 2004  \u2013  November 2008  (4 years 9 months) Involved in definition and design work of the Intel Active Management Technology (IAMT). Responsibilities included designing a cache controller and overseeing the design of the Cryptographic and General-Purpose DMA modules. Worked on defining hardware and software work partitioning and ensuring IAMT application performance requirements are met. Staff Hardware Design Engineer Intel Corporation March 2004  \u2013  November 2008  (4 years 9 months) Involved in definition and design work of the Intel Active Management Technology (IAMT). Responsibilities included designing a cache controller and overseeing the design of the Cryptographic and General-Purpose DMA modules. Worked on defining hardware and software work partitioning and ensuring IAMT application performance requirements are met. Senior Hardware Design Engineer Intel Corporation February 2002  \u2013  February 2004  (2 years 1 month) Worked as a VLSI designer of Intel next-generation south-bridge chipset for personal computer. Involved in definition and design work of chip-to-chip interconnect logic based on the PCI Express standard. Coached junior engineers in backend design and test writing activities. Duties included creating design architecture specification, developing behavioral RTL model and developing test plans for design validation purposes. Senior Hardware Design Engineer Intel Corporation February 2002  \u2013  February 2004  (2 years 1 month) Worked as a VLSI designer of Intel next-generation south-bridge chipset for personal computer. Involved in definition and design work of chip-to-chip interconnect logic based on the PCI Express standard. Coached junior engineers in backend design and test writing activities. Duties included creating design architecture specification, developing behavioral RTL model and developing test plans for design validation purposes. System Validation Engineer Intel Corporation January 2001  \u2013  January 2002  (1 year 1 month) Worked as a senior system validation engineer of south-bridge chipset for personal computer. Involved in developing test software for validating south-bridge chipset at system level and performing system debug work on test failures. Responsible for root-causing and debugging customer issues. System Validation Engineer Intel Corporation January 2001  \u2013  January 2002  (1 year 1 month) Worked as a senior system validation engineer of south-bridge chipset for personal computer. Involved in developing test software for validating south-bridge chipset at system level and performing system debug work on test failures. Responsible for root-causing and debugging customer issues. Hardware Design Engineer Intel Corporation January 1997  \u2013  December 2000  (4 years) Involved in Fault Grading test development for Intel embedded micro-controllers. \nWorked as VLSI designer for Intel south-bridge chipset. Involved in design, validation, feasibility studies, silicon validation and micro-architecture development. Duties included performing logic design, developing behavioral and structural RTL model, correcting design flaw and supervising layout implementation. Hardware Design Engineer Intel Corporation January 1997  \u2013  December 2000  (4 years) Involved in Fault Grading test development for Intel embedded micro-controllers. \nWorked as VLSI designer for Intel south-bridge chipset. Involved in design, validation, feasibility studies, silicon validation and micro-architecture development. Duties included performing logic design, developing behavioral and structural RTL model, correcting design flaw and supervising layout implementation. Languages English Chinese Malay English Chinese Malay English Chinese Malay Skills SoC Verilog Semiconductors FPGA Embedded Systems Debugging RTL design Hardware Architecture VLSI VHDL Processors Computer Architecture SystemVerilog Static Timing Analysis RTL Design Skills  SoC Verilog Semiconductors FPGA Embedded Systems Debugging RTL design Hardware Architecture VLSI VHDL Processors Computer Architecture SystemVerilog Static Timing Analysis RTL Design SoC Verilog Semiconductors FPGA Embedded Systems Debugging RTL design Hardware Architecture VLSI VHDL Processors Computer Architecture SystemVerilog Static Timing Analysis RTL Design SoC Verilog Semiconductors FPGA Embedded Systems Debugging RTL design Hardware Architecture VLSI VHDL Processors Computer Architecture SystemVerilog Static Timing Analysis RTL Design Education University of Melbourne Bachelor's degree,  Electrical and Electronics Engineering 1993  \u2013 1996 Raffles Junior College 1990  \u2013 1991 University of Melbourne Bachelor's degree,  Electrical and Electronics Engineering 1993  \u2013 1996 University of Melbourne Bachelor's degree,  Electrical and Electronics Engineering 1993  \u2013 1996 University of Melbourne Bachelor's degree,  Electrical and Electronics Engineering 1993  \u2013 1996 Raffles Junior College 1990  \u2013 1991 Raffles Junior College 1990  \u2013 1991 Raffles Junior College 1990  \u2013 1991 Honors & Awards ", "Experience Hardware Architect Intel Corporation January 2014  \u2013 Present (1 year 8 months) Israel, Haifa System Engineering; Requirements, definition and implementation of system based test platform. Product Development Eng Intel Corporation January 2012  \u2013  December 2013  (2 years) Power Management and Thermal Control test strategy and implementation. Module Development Intel Labs August 2000  \u2013  December 2011  (11 years 5 months) Project Management and System hardware Lead. Hardware Architect Intel Corporation January 2014  \u2013 Present (1 year 8 months) Israel, Haifa System Engineering; Requirements, definition and implementation of system based test platform. Hardware Architect Intel Corporation January 2014  \u2013 Present (1 year 8 months) Israel, Haifa System Engineering; Requirements, definition and implementation of system based test platform. Product Development Eng Intel Corporation January 2012  \u2013  December 2013  (2 years) Power Management and Thermal Control test strategy and implementation. Product Development Eng Intel Corporation January 2012  \u2013  December 2013  (2 years) Power Management and Thermal Control test strategy and implementation. Module Development Intel Labs August 2000  \u2013  December 2011  (11 years 5 months) Project Management and System hardware Lead. Module Development Intel Labs August 2000  \u2013  December 2011  (11 years 5 months) Project Management and System hardware Lead. Skills Algorithms C C++ Embedded Systems Python Machine Learning Simulations High Performance... Semiconductors Matlab Software Engineering Debugging Embedded Software Perl Computer Architecture Testing Electronics SoC Processors ASIC Intel IC See 7+ \u00a0 \u00a0 See less Skills  Algorithms C C++ Embedded Systems Python Machine Learning Simulations High Performance... Semiconductors Matlab Software Engineering Debugging Embedded Software Perl Computer Architecture Testing Electronics SoC Processors ASIC Intel IC See 7+ \u00a0 \u00a0 See less Algorithms C C++ Embedded Systems Python Machine Learning Simulations High Performance... Semiconductors Matlab Software Engineering Debugging Embedded Software Perl Computer Architecture Testing Electronics SoC Processors ASIC Intel IC See 7+ \u00a0 \u00a0 See less Algorithms C C++ Embedded Systems Python Machine Learning Simulations High Performance... Semiconductors Matlab Software Engineering Debugging Embedded Software Perl Computer Architecture Testing Electronics SoC Processors ASIC Intel IC See 7+ \u00a0 \u00a0 See less Education The Open University of Israel Bachelor of Science (B.Sc.),  Computer Science 2010  \u2013 2015 ORT Braude College Associate's degree,  Electrical and Electronics Engineering 1995  \u2013 1997 Western Galilee High school The Open University of Israel Bachelor of Science (B.Sc.),  Computer Science 2010  \u2013 2015 The Open University of Israel Bachelor of Science (B.Sc.),  Computer Science 2010  \u2013 2015 The Open University of Israel Bachelor of Science (B.Sc.),  Computer Science 2010  \u2013 2015 ORT Braude College Associate's degree,  Electrical and Electronics Engineering 1995  \u2013 1997 ORT Braude College Associate's degree,  Electrical and Electronics Engineering 1995  \u2013 1997 ORT Braude College Associate's degree,  Electrical and Electronics Engineering 1995  \u2013 1997 Western Galilee High school Western Galilee High school Western Galilee High school ", "Experience hardware architect Intel Corporation hardware architect Intel Corporation hardware architect Intel Corporation ", "Summary - 14+ years experiences in IT industry; \n- Proven strong innovative capability in multi-descipline areas with over 20 US patents pending& over 14 Tech papers published on IEEE conf/journal; \n- Proven great sense of managing and growing a middle size team with multi-descipline functionality; \n- Proven strong capability of resolving complicated issues through good communication and leadership; \n- Many exceptional Awards from Corp. including Corp. highest award-- Intel Achievement Award(IAA). \n- Strong tech background in Intel Arhictecture based computing system. Summary - 14+ years experiences in IT industry; \n- Proven strong innovative capability in multi-descipline areas with over 20 US patents pending& over 14 Tech papers published on IEEE conf/journal; \n- Proven great sense of managing and growing a middle size team with multi-descipline functionality; \n- Proven strong capability of resolving complicated issues through good communication and leadership; \n- Many exceptional Awards from Corp. including Corp. highest award-- Intel Achievement Award(IAA). \n- Strong tech background in Intel Arhictecture based computing system. - 14+ years experiences in IT industry; \n- Proven strong innovative capability in multi-descipline areas with over 20 US patents pending& over 14 Tech papers published on IEEE conf/journal; \n- Proven great sense of managing and growing a middle size team with multi-descipline functionality; \n- Proven strong capability of resolving complicated issues through good communication and leadership; \n- Many exceptional Awards from Corp. including Corp. highest award-- Intel Achievement Award(IAA). \n- Strong tech background in Intel Arhictecture based computing system. - 14+ years experiences in IT industry; \n- Proven strong innovative capability in multi-descipline areas with over 20 US patents pending& over 14 Tech papers published on IEEE conf/journal; \n- Proven great sense of managing and growing a middle size team with multi-descipline functionality; \n- Proven strong capability of resolving complicated issues through good communication and leadership; \n- Many exceptional Awards from Corp. including Corp. highest award-- Intel Achievement Award(IAA). \n- Strong tech background in Intel Arhictecture based computing system. Experience Hardware Architect- China Cloud Engineering Intel Corporation January 2014  \u2013 Present (1 year 8 months) Shanghai City, China Lead the datacenter solution(from server, rack to DC) optimization Tech support for one of China Top Tier 1 Cloud Service Providers(CSP), intialize innovative solution to help CSPs for performance/TCO conitnuous improvement. Engineering manager/System Architect--PC Client Group Intel August 2011  \u2013  January 2014  (2 years 6 months) Intel Shanghai manage a 9-19 people Team including EE, power, EMC, PI/SI multi-functions to develop compelling motherboard for PC client system. Meanwhile architecing world leading PC Client system solution to help Intel PC Client Biz differentiation. Power Lead, Power Architect--PC Client Group Intel Corporation June 2005  \u2013  August 2011  (6 years 3 months) Intel Shanghai lead power architecture design, optimization for PC client system including NB, Netbook, AIO, Ultrabook. 19 US patents pending and over 14 Tech papers published on IEEE conf/journal. 2 consecutive years of 'High 5' Patent Award from Corp. Extinguished Site Innovation Star. Sr. Power Design engineer Delta Electronics March 2003  \u2013  June 2005  (2 years 4 months) Shanghai High density low profile DC-DC converter design, modeling, optimization Hardware Architect- China Cloud Engineering Intel Corporation January 2014  \u2013 Present (1 year 8 months) Shanghai City, China Lead the datacenter solution(from server, rack to DC) optimization Tech support for one of China Top Tier 1 Cloud Service Providers(CSP), intialize innovative solution to help CSPs for performance/TCO conitnuous improvement. Hardware Architect- China Cloud Engineering Intel Corporation January 2014  \u2013 Present (1 year 8 months) Shanghai City, China Lead the datacenter solution(from server, rack to DC) optimization Tech support for one of China Top Tier 1 Cloud Service Providers(CSP), intialize innovative solution to help CSPs for performance/TCO conitnuous improvement. Engineering manager/System Architect--PC Client Group Intel August 2011  \u2013  January 2014  (2 years 6 months) Intel Shanghai manage a 9-19 people Team including EE, power, EMC, PI/SI multi-functions to develop compelling motherboard for PC client system. Meanwhile architecing world leading PC Client system solution to help Intel PC Client Biz differentiation. Engineering manager/System Architect--PC Client Group Intel August 2011  \u2013  January 2014  (2 years 6 months) Intel Shanghai manage a 9-19 people Team including EE, power, EMC, PI/SI multi-functions to develop compelling motherboard for PC client system. Meanwhile architecing world leading PC Client system solution to help Intel PC Client Biz differentiation. Power Lead, Power Architect--PC Client Group Intel Corporation June 2005  \u2013  August 2011  (6 years 3 months) Intel Shanghai lead power architecture design, optimization for PC client system including NB, Netbook, AIO, Ultrabook. 19 US patents pending and over 14 Tech papers published on IEEE conf/journal. 2 consecutive years of 'High 5' Patent Award from Corp. Extinguished Site Innovation Star. Power Lead, Power Architect--PC Client Group Intel Corporation June 2005  \u2013  August 2011  (6 years 3 months) Intel Shanghai lead power architecture design, optimization for PC client system including NB, Netbook, AIO, Ultrabook. 19 US patents pending and over 14 Tech papers published on IEEE conf/journal. 2 consecutive years of 'High 5' Patent Award from Corp. Extinguished Site Innovation Star. Sr. Power Design engineer Delta Electronics March 2003  \u2013  June 2005  (2 years 4 months) Shanghai High density low profile DC-DC converter design, modeling, optimization Sr. Power Design engineer Delta Electronics March 2003  \u2013  June 2005  (2 years 4 months) Shanghai High density low profile DC-DC converter design, modeling, optimization Languages English Professional working proficiency Mandarin Native or bilingual proficiency English Professional working proficiency Mandarin Native or bilingual proficiency English Professional working proficiency Mandarin Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Skills Mixed Signal Hardware Architecture Analog Semiconductors PCB design Embedded Systems Electrical Engineering ASIC IC Debugging Power Supplies Analog Circuit Design Semiconductor Industry EDA Engineering Management Electronics See 1+ \u00a0 \u00a0 See less Skills  Mixed Signal Hardware Architecture Analog Semiconductors PCB design Embedded Systems Electrical Engineering ASIC IC Debugging Power Supplies Analog Circuit Design Semiconductor Industry EDA Engineering Management Electronics See 1+ \u00a0 \u00a0 See less Mixed Signal Hardware Architecture Analog Semiconductors PCB design Embedded Systems Electrical Engineering ASIC IC Debugging Power Supplies Analog Circuit Design Semiconductor Industry EDA Engineering Management Electronics See 1+ \u00a0 \u00a0 See less Mixed Signal Hardware Architecture Analog Semiconductors PCB design Embedded Systems Electrical Engineering ASIC IC Debugging Power Supplies Analog Circuit Design Semiconductor Industry EDA Engineering Management Electronics See 1+ \u00a0 \u00a0 See less Education Nanjing University of Aeronautics and Astronautics MS,  Electrical Engineering 2000  \u2013 2003 Nanjing University of Aeronautics and Astronautics BS,  Electrical Engineering 1993  \u2013 1997 Nanjing University of Aeronautics and Astronautics MS,  Electrical Engineering 2000  \u2013 2003 Nanjing University of Aeronautics and Astronautics MS,  Electrical Engineering 2000  \u2013 2003 Nanjing University of Aeronautics and Astronautics MS,  Electrical Engineering 2000  \u2013 2003 Nanjing University of Aeronautics and Astronautics BS,  Electrical Engineering 1993  \u2013 1997 Nanjing University of Aeronautics and Astronautics BS,  Electrical Engineering 1993  \u2013 1997 Nanjing University of Aeronautics and Astronautics BS,  Electrical Engineering 1993  \u2013 1997 ", "Experience Hardware Architect Intel Corporation July 2008  \u2013 Present (7 years 2 months) Hardware Engineer Tektronix September 2000  \u2013  July 2008  (7 years 11 months) Hardware Architect Intel Corporation July 2008  \u2013 Present (7 years 2 months) Hardware Architect Intel Corporation July 2008  \u2013 Present (7 years 2 months) Hardware Engineer Tektronix September 2000  \u2013  July 2008  (7 years 11 months) Hardware Engineer Tektronix September 2000  \u2013  July 2008  (7 years 11 months) Skills Digital Electronics Verilog SystemVerilog Python C++ C# Logic Analyzer Oscilloscope OVM Eclipse RTL Design RTL Coding RTL Verification Visual Studio Electrical Engineering Electronics Protocol Analyzer HW/SW integration HW development HW Design Client/server FPGA Xilinx Altera Debussy Synopsys tools Project Engineering Signal Integrity DFD Computer Hardware Computer Architecture Compression Algorithms Pattern Recognition Discrete Event... Microsoft Office Simulation Software Serial Protocols Debugging Hardware Programming See 24+ \u00a0 \u00a0 See less Skills  Digital Electronics Verilog SystemVerilog Python C++ C# Logic Analyzer Oscilloscope OVM Eclipse RTL Design RTL Coding RTL Verification Visual Studio Electrical Engineering Electronics Protocol Analyzer HW/SW integration HW development HW Design Client/server FPGA Xilinx Altera Debussy Synopsys tools Project Engineering Signal Integrity DFD Computer Hardware Computer Architecture Compression Algorithms Pattern Recognition Discrete Event... Microsoft Office Simulation Software Serial Protocols Debugging Hardware Programming See 24+ \u00a0 \u00a0 See less Digital Electronics Verilog SystemVerilog Python C++ C# Logic Analyzer Oscilloscope OVM Eclipse RTL Design RTL Coding RTL Verification Visual Studio Electrical Engineering Electronics Protocol Analyzer HW/SW integration HW development HW Design Client/server FPGA Xilinx Altera Debussy Synopsys tools Project Engineering Signal Integrity DFD Computer Hardware Computer Architecture Compression Algorithms Pattern Recognition Discrete Event... Microsoft Office Simulation Software Serial Protocols Debugging Hardware Programming See 24+ \u00a0 \u00a0 See less Digital Electronics Verilog SystemVerilog Python C++ C# Logic Analyzer Oscilloscope OVM Eclipse RTL Design RTL Coding RTL Verification Visual Studio Electrical Engineering Electronics Protocol Analyzer HW/SW integration HW development HW Design Client/server FPGA Xilinx Altera Debussy Synopsys tools Project Engineering Signal Integrity DFD Computer Hardware Computer Architecture Compression Algorithms Pattern Recognition Discrete Event... Microsoft Office Simulation Software Serial Protocols Debugging Hardware Programming See 24+ \u00a0 \u00a0 See less Education University of South Carolina-Columbia Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1996  \u2013 1999 University of South Carolina-Columbia Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1996  \u2013 1999 University of South Carolina-Columbia Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1996  \u2013 1999 University of South Carolina-Columbia Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1996  \u2013 1999 ", "Experience hardware architect Intel Corporation hardware architect Intel Corporation hardware architect Intel Corporation Education JNN institute of engineering 2010  \u2013 2014 JNN institute of engineering 2010  \u2013 2014 JNN institute of engineering 2010  \u2013 2014 JNN institute of engineering 2010  \u2013 2014 ", "Experience 3D Graphics Hardware Architect Intel Corporation January 2015  \u2013 Present (8 months) Sacramento, California Area 3D Graphics Software Micro-Architect Intel January 2006  \u2013  December 2014  (9 years) 3D Graphics Validation Engineer Intel Corporation December 1997  \u2013  December 2005  (8 years 1 month) Sacramento, California Area Flight Database Engineer CDI 1993  \u2013  1997  (4 years) Orlando, Florida Area 3D Graphics Hardware Architect Intel Corporation January 2015  \u2013 Present (8 months) Sacramento, California Area 3D Graphics Hardware Architect Intel Corporation January 2015  \u2013 Present (8 months) Sacramento, California Area 3D Graphics Software Micro-Architect Intel January 2006  \u2013  December 2014  (9 years) 3D Graphics Software Micro-Architect Intel January 2006  \u2013  December 2014  (9 years) 3D Graphics Validation Engineer Intel Corporation December 1997  \u2013  December 2005  (8 years 1 month) Sacramento, California Area 3D Graphics Validation Engineer Intel Corporation December 1997  \u2013  December 2005  (8 years 1 month) Sacramento, California Area Flight Database Engineer CDI 1993  \u2013  1997  (4 years) Orlando, Florida Area Flight Database Engineer CDI 1993  \u2013  1997  (4 years) Orlando, Florida Area Skills C++ C Testing Programming Simulations Integration Software Engineering Silicon Validation Device Drivers Optimization DirectX Skills  C++ C Testing Programming Simulations Integration Software Engineering Silicon Validation Device Drivers Optimization DirectX C++ C Testing Programming Simulations Integration Software Engineering Silicon Validation Device Drivers Optimization DirectX C++ C Testing Programming Simulations Integration Software Engineering Silicon Validation Device Drivers Optimization DirectX Education Embry-Riddle Aeronautical University BS,  Aerospace Engineering 1990  \u2013 1993 Embry-Riddle Aeronautical University BS,  Aerospace Engineering 1990  \u2013 1993 Embry-Riddle Aeronautical University BS,  Aerospace Engineering 1990  \u2013 1993 Embry-Riddle Aeronautical University BS,  Aerospace Engineering 1990  \u2013 1993 ", "Experience Hardware Architect Intel Corporation 2010  \u2013 Present (5 years) Hardware Architect University of Louisiana at Lafayette 2009  \u2013  2010  (1 year) Inventor MI2U 2002  \u2013  2002  (less than a year) Hardware Architect Intel Corporation 2010  \u2013 Present (5 years) Hardware Architect Intel Corporation 2010  \u2013 Present (5 years) Hardware Architect University of Louisiana at Lafayette 2009  \u2013  2010  (1 year) Hardware Architect University of Louisiana at Lafayette 2009  \u2013  2010  (1 year) Inventor MI2U 2002  \u2013  2002  (less than a year) Inventor MI2U 2002  \u2013  2002  (less than a year) Skills Computer Architecture Verilog VLSI ASIC VHDL Energy Healing 3D Cameras Perceptual Computing Architectural Power... Skills  Computer Architecture Verilog VLSI ASIC VHDL Energy Healing 3D Cameras Perceptual Computing Architectural Power... Computer Architecture Verilog VLSI ASIC VHDL Energy Healing 3D Cameras Perceptual Computing Architectural Power... Computer Architecture Verilog VLSI ASIC VHDL Energy Healing 3D Cameras Perceptual Computing Architectural Power... Education University of Louisiana at Lafayette Ph.D.,  Computer Engineering 2005  \u2013 2010 Activities and Societies:\u00a0 IEEE-CS Student Chapter ,  President\nIEEE Lafayette Section ,  Vice President University of balamand Master of Science (MS),  Computer Engineering University of Louisiana at Lafayette Ph.D.,  Computer Engineering 2005  \u2013 2010 Activities and Societies:\u00a0 IEEE-CS Student Chapter ,  President\nIEEE Lafayette Section ,  Vice President University of Louisiana at Lafayette Ph.D.,  Computer Engineering 2005  \u2013 2010 Activities and Societies:\u00a0 IEEE-CS Student Chapter ,  President\nIEEE Lafayette Section ,  Vice President University of Louisiana at Lafayette Ph.D.,  Computer Engineering 2005  \u2013 2010 Activities and Societies:\u00a0 IEEE-CS Student Chapter ,  President\nIEEE Lafayette Section ,  Vice President University of balamand Master of Science (MS),  Computer Engineering University of balamand Master of Science (MS),  Computer Engineering University of balamand Master of Science (MS),  Computer Engineering ", "Experience Hardware Architect Intel Corporation January 2013  \u2013 Present (2 years 8 months) Platform Engineer Intel Corporation January 2012  \u2013  January 2013  (1 year 1 month) Lead Design Engineer Intel February 2009  \u2013  January 2012  (3 years) India Lead Design Engineer Intel Corporation February 2008  \u2013  February 2009  (1 year 1 month) Portland, Oregon Area Lead Design Engineer Intel Corporation May 2007  \u2013  February 2008  (10 months) India Platform Engineer Intel Corporation September 2006  \u2013  May 2007  (9 months) Taiwan Senior Design Engineer Intel Technology India Pvt Ltd October 2004  \u2013  September 2006  (2 years) India Research Engineer Center for Development of Telematics (C-Do T) August 1999  \u2013  October 2004  (5 years 3 months) India Hardware Architect Intel Corporation January 2013  \u2013 Present (2 years 8 months) Hardware Architect Intel Corporation January 2013  \u2013 Present (2 years 8 months) Platform Engineer Intel Corporation January 2012  \u2013  January 2013  (1 year 1 month) Platform Engineer Intel Corporation January 2012  \u2013  January 2013  (1 year 1 month) Lead Design Engineer Intel February 2009  \u2013  January 2012  (3 years) India Lead Design Engineer Intel February 2009  \u2013  January 2012  (3 years) India Lead Design Engineer Intel Corporation February 2008  \u2013  February 2009  (1 year 1 month) Portland, Oregon Area Lead Design Engineer Intel Corporation February 2008  \u2013  February 2009  (1 year 1 month) Portland, Oregon Area Lead Design Engineer Intel Corporation May 2007  \u2013  February 2008  (10 months) India Lead Design Engineer Intel Corporation May 2007  \u2013  February 2008  (10 months) India Platform Engineer Intel Corporation September 2006  \u2013  May 2007  (9 months) Taiwan Platform Engineer Intel Corporation September 2006  \u2013  May 2007  (9 months) Taiwan Senior Design Engineer Intel Technology India Pvt Ltd October 2004  \u2013  September 2006  (2 years) India Senior Design Engineer Intel Technology India Pvt Ltd October 2004  \u2013  September 2006  (2 years) India Research Engineer Center for Development of Telematics (C-Do T) August 1999  \u2013  October 2004  (5 years 3 months) India Research Engineer Center for Development of Telematics (C-Do T) August 1999  \u2013  October 2004  (5 years 3 months) India Skills SoC ASIC VLSI RTL design Verilog Simulations Signal Integrity SystemVerilog Debugging Functional Verification Processors Static Timing Analysis FPGA Hardware Architecture Embedded Systems Microprocessors See 1+ \u00a0 \u00a0 See less Skills  SoC ASIC VLSI RTL design Verilog Simulations Signal Integrity SystemVerilog Debugging Functional Verification Processors Static Timing Analysis FPGA Hardware Architecture Embedded Systems Microprocessors See 1+ \u00a0 \u00a0 See less SoC ASIC VLSI RTL design Verilog Simulations Signal Integrity SystemVerilog Debugging Functional Verification Processors Static Timing Analysis FPGA Hardware Architecture Embedded Systems Microprocessors See 1+ \u00a0 \u00a0 See less SoC ASIC VLSI RTL design Verilog Simulations Signal Integrity SystemVerilog Debugging Functional Verification Processors Static Timing Analysis FPGA Hardware Architecture Embedded Systems Microprocessors See 1+ \u00a0 \u00a0 See less Education National Institute of Technology Calicut B.TECH 1995  \u2013 1999 National Institute of Technology Calicut B.TECH 1995  \u2013 1999 National Institute of Technology Calicut B.TECH 1995  \u2013 1999 National Institute of Technology Calicut B.TECH 1995  \u2013 1999 ", "Skills Computer Architecture VHDL Firmware PCB design Embedded Systems RTL design SoC ASIC Xilinx FPGA Signal Integrity Debugging Hardware Design Hardware RTOS C Python C++ Digital Design Embedded Linux Labview Simulation Testing Test Automation Automation ModelSim System Design Computer Engineering Intel Embedded Software Logic Analyzer I2C Logic Design SPI Microcontrollers Circuit Design SATA Digital Electronics JTAG Hardware Architecture TCL See 26+ \u00a0 \u00a0 See less Skills  Computer Architecture VHDL Firmware PCB design Embedded Systems RTL design SoC ASIC Xilinx FPGA Signal Integrity Debugging Hardware Design Hardware RTOS C Python C++ Digital Design Embedded Linux Labview Simulation Testing Test Automation Automation ModelSim System Design Computer Engineering Intel Embedded Software Logic Analyzer I2C Logic Design SPI Microcontrollers Circuit Design SATA Digital Electronics JTAG Hardware Architecture TCL See 26+ \u00a0 \u00a0 See less Computer Architecture VHDL Firmware PCB design Embedded Systems RTL design SoC ASIC Xilinx FPGA Signal Integrity Debugging Hardware Design Hardware RTOS C Python C++ Digital Design Embedded Linux Labview Simulation Testing Test Automation Automation ModelSim System Design Computer Engineering Intel Embedded Software Logic Analyzer I2C Logic Design SPI Microcontrollers Circuit Design SATA Digital Electronics JTAG Hardware Architecture TCL See 26+ \u00a0 \u00a0 See less Computer Architecture VHDL Firmware PCB design Embedded Systems RTL design SoC ASIC Xilinx FPGA Signal Integrity Debugging Hardware Design Hardware RTOS C Python C++ Digital Design Embedded Linux Labview Simulation Testing Test Automation Automation ModelSim System Design Computer Engineering Intel Embedded Software Logic Analyzer I2C Logic Design SPI Microcontrollers Circuit Design SATA Digital Electronics JTAG Hardware Architecture TCL See 26+ \u00a0 \u00a0 See less ", "Experience Graphics Hardware Architect Intel Corporation November 2014  \u2013 Present (10 months) Folsom, CA Graphics Software Engineer Intel Corporation January 2010  \u2013  November 2014  (4 years 11 months) Folsom, CA Software Engineering Team Lead Intel July 2004  \u2013  December 2009  (5 years 6 months) Hillsboro, OR Software Engineer Creo Inc. October 2002  \u2013  February 2004  (1 year 5 months) Software Engineer Xten/CounterPath Solutions 2003  \u2013  2004  (1 year) Software Engineer Relic Entertainment January 2002  \u2013  August 2002  (8 months) Senior Software Engineer bSquare Corporation January 1999  \u2013  October 2001  (2 years 10 months) Game Developer Lookingglass Studios/THQ September 1997  \u2013  September 1998  (1 year 1 month) SDET Microsoft March 1996  \u2013  September 1997  (1 year 7 months) Graphics Hardware Architect Intel Corporation November 2014  \u2013 Present (10 months) Folsom, CA Graphics Hardware Architect Intel Corporation November 2014  \u2013 Present (10 months) Folsom, CA Graphics Software Engineer Intel Corporation January 2010  \u2013  November 2014  (4 years 11 months) Folsom, CA Graphics Software Engineer Intel Corporation January 2010  \u2013  November 2014  (4 years 11 months) Folsom, CA Software Engineering Team Lead Intel July 2004  \u2013  December 2009  (5 years 6 months) Hillsboro, OR Software Engineering Team Lead Intel July 2004  \u2013  December 2009  (5 years 6 months) Hillsboro, OR Software Engineer Creo Inc. October 2002  \u2013  February 2004  (1 year 5 months) Software Engineer Creo Inc. October 2002  \u2013  February 2004  (1 year 5 months) Software Engineer Xten/CounterPath Solutions 2003  \u2013  2004  (1 year) Software Engineer Xten/CounterPath Solutions 2003  \u2013  2004  (1 year) Software Engineer Relic Entertainment January 2002  \u2013  August 2002  (8 months) Software Engineer Relic Entertainment January 2002  \u2013  August 2002  (8 months) Senior Software Engineer bSquare Corporation January 1999  \u2013  October 2001  (2 years 10 months) Senior Software Engineer bSquare Corporation January 1999  \u2013  October 2001  (2 years 10 months) Game Developer Lookingglass Studios/THQ September 1997  \u2013  September 1998  (1 year 1 month) Game Developer Lookingglass Studios/THQ September 1997  \u2013  September 1998  (1 year 1 month) SDET Microsoft March 1996  \u2013  September 1997  (1 year 7 months) SDET Microsoft March 1996  \u2013  September 1997  (1 year 7 months) Skills Embedded Systems Software Engineering Embedded Software Device Drivers Wireless Software Development Engineering Perl C++ Debugging System Architecture C Firmware Linux Agile Methodologies Scrum Software Design Semiconductors Visual Studio Object Oriented Design See 5+ \u00a0 \u00a0 See less Skills  Embedded Systems Software Engineering Embedded Software Device Drivers Wireless Software Development Engineering Perl C++ Debugging System Architecture C Firmware Linux Agile Methodologies Scrum Software Design Semiconductors Visual Studio Object Oriented Design See 5+ \u00a0 \u00a0 See less Embedded Systems Software Engineering Embedded Software Device Drivers Wireless Software Development Engineering Perl C++ Debugging System Architecture C Firmware Linux Agile Methodologies Scrum Software Design Semiconductors Visual Studio Object Oriented Design See 5+ \u00a0 \u00a0 See less Embedded Systems Software Engineering Embedded Software Device Drivers Wireless Software Development Engineering Perl C++ Debugging System Architecture C Firmware Linux Agile Methodologies Scrum Software Design Semiconductors Visual Studio Object Oriented Design See 5+ \u00a0 \u00a0 See less ", "Experience Hardware Architect Intel Corporation April 2002  \u2013 Present (13 years 5 months) Hardware Architect Motorola Solutions August 1992  \u2013  April 2002  (9 years 9 months) Hardware Architect Intel Corporation April 2002  \u2013 Present (13 years 5 months) Hardware Architect Intel Corporation April 2002  \u2013 Present (13 years 5 months) Hardware Architect Motorola Solutions August 1992  \u2013  April 2002  (9 years 9 months) Hardware Architect Motorola Solutions August 1992  \u2013  April 2002  (9 years 9 months) Languages Sinhalese Sinhalese Sinhalese Skills Computer Hardware System on Chip (SOC)... Chipset Architecture I/O Architecture Microserver Processor... Skills  Computer Hardware System on Chip (SOC)... Chipset Architecture I/O Architecture Microserver Processor... Computer Hardware System on Chip (SOC)... Chipset Architecture I/O Architecture Microserver Processor... Computer Hardware System on Chip (SOC)... Chipset Architecture I/O Architecture Microserver Processor... Education University of Iowa Doctor of Philosophy (PhD),  Electrical and Computer Engineering 1987  \u2013 1992 University of Moratuwa BSc Eng,  Electronics and Telecommunication Engineering 1982  \u2013 1986 University of Iowa Doctor of Philosophy (PhD),  Electrical and Computer Engineering 1987  \u2013 1992 University of Iowa Doctor of Philosophy (PhD),  Electrical and Computer Engineering 1987  \u2013 1992 University of Iowa Doctor of Philosophy (PhD),  Electrical and Computer Engineering 1987  \u2013 1992 University of Moratuwa BSc Eng,  Electronics and Telecommunication Engineering 1982  \u2013 1986 University of Moratuwa BSc Eng,  Electronics and Telecommunication Engineering 1982  \u2013 1986 University of Moratuwa BSc Eng,  Electronics and Telecommunication Engineering 1982  \u2013 1986 ", "Experience System and Codec HW Architect Qualcomm April 2013  \u2013 Present (2 years 5 months) senior media and hardware architect Intel Corporation October 2000  \u2013  April 2013  (12 years 7 months) System and Codec HW Architect Qualcomm April 2013  \u2013 Present (2 years 5 months) System and Codec HW Architect Qualcomm April 2013  \u2013 Present (2 years 5 months) senior media and hardware architect Intel Corporation October 2000  \u2013  April 2013  (12 years 7 months) senior media and hardware architect Intel Corporation October 2000  \u2013  April 2013  (12 years 7 months) ", "Experience Cloud Hardware Architect Intel Corporation July 2014  \u2013 Present (1 year 2 months) Server Platform Architect Intel Corporation September 2012  \u2013  July 2014  (1 year 11 months) Intel Xeon E3 and E5 server platform architecture, including customer reference board and commercial board feature definition, solution and technology enabling, competitive analysis, cost analysis, and collaboration with ingredient architects (BIOS/FW/VR/Thermal/Mechanical). Board Engineering Manager Intel Corporation March 2008  \u2013  September 2012  (4 years 7 months) Managed 5 to 15 board design engineers for next generation of EPSD Xeon E3 and E5 server design. Managed designs of 10+ motherboards and 20+ system boards. Worked with 2 top server ODM, and explored different types of collaboration model. Defined and improved the board design process, checklist and BKM. Performed a rotation as product development manager. Recognized as BOM cost expert of the division including US counterpart team. Hardware Engineer Intel Corporation March 2003  \u2013  March 2008  (5 years 1 month) Board design engineer for next generation of Intel Xeon server board design. Lead designer for Intel S5000VSA and S3200SH, two of the division's best selling EPSD server motherboard. Cloud Hardware Architect Intel Corporation July 2014  \u2013 Present (1 year 2 months) Cloud Hardware Architect Intel Corporation July 2014  \u2013 Present (1 year 2 months) Server Platform Architect Intel Corporation September 2012  \u2013  July 2014  (1 year 11 months) Intel Xeon E3 and E5 server platform architecture, including customer reference board and commercial board feature definition, solution and technology enabling, competitive analysis, cost analysis, and collaboration with ingredient architects (BIOS/FW/VR/Thermal/Mechanical). Server Platform Architect Intel Corporation September 2012  \u2013  July 2014  (1 year 11 months) Intel Xeon E3 and E5 server platform architecture, including customer reference board and commercial board feature definition, solution and technology enabling, competitive analysis, cost analysis, and collaboration with ingredient architects (BIOS/FW/VR/Thermal/Mechanical). Board Engineering Manager Intel Corporation March 2008  \u2013  September 2012  (4 years 7 months) Managed 5 to 15 board design engineers for next generation of EPSD Xeon E3 and E5 server design. Managed designs of 10+ motherboards and 20+ system boards. Worked with 2 top server ODM, and explored different types of collaboration model. Defined and improved the board design process, checklist and BKM. Performed a rotation as product development manager. Recognized as BOM cost expert of the division including US counterpart team. Board Engineering Manager Intel Corporation March 2008  \u2013  September 2012  (4 years 7 months) Managed 5 to 15 board design engineers for next generation of EPSD Xeon E3 and E5 server design. Managed designs of 10+ motherboards and 20+ system boards. Worked with 2 top server ODM, and explored different types of collaboration model. Defined and improved the board design process, checklist and BKM. Performed a rotation as product development manager. Recognized as BOM cost expert of the division including US counterpart team. Hardware Engineer Intel Corporation March 2003  \u2013  March 2008  (5 years 1 month) Board design engineer for next generation of Intel Xeon server board design. Lead designer for Intel S5000VSA and S3200SH, two of the division's best selling EPSD server motherboard. Hardware Engineer Intel Corporation March 2003  \u2013  March 2008  (5 years 1 month) Board design engineer for next generation of Intel Xeon server board design. Lead designer for Intel S5000VSA and S3200SH, two of the division's best selling EPSD server motherboard. Skills Hardware Architecture Skills  Hardware Architecture Hardware Architecture Hardware Architecture Education Shanghai Jiao Tong University Bachelor & Master,  EE 1996  \u2013 2003 Shanghai Jiao Tong University Bachelor & Master,  EE 1996  \u2013 2003 Shanghai Jiao Tong University Bachelor & Master,  EE 1996  \u2013 2003 Shanghai Jiao Tong University Bachelor & Master,  EE 1996  \u2013 2003 ", "Experience Sr. Hardware Architect Intel Corporation August 1997  \u2013 Present (18 years 1 month) Staff Hardware Architect Motorola November 1992  \u2013  July 1997  (4 years 9 months) Sr. Hardware Architect Intel Corporation August 1997  \u2013 Present (18 years 1 month) Sr. Hardware Architect Intel Corporation August 1997  \u2013 Present (18 years 1 month) Staff Hardware Architect Motorola November 1992  \u2013  July 1997  (4 years 9 months) Staff Hardware Architect Motorola November 1992  \u2013  July 1997  (4 years 9 months) Languages   Skills Server Platform... SOC Architecture Storage Archhitecture CPU Architecure Cache Coherency Skills  Server Platform... SOC Architecture Storage Archhitecture CPU Architecure Cache Coherency Server Platform... SOC Architecture Storage Archhitecture CPU Architecure Cache Coherency Server Platform... SOC Architecture Storage Archhitecture CPU Architecure Cache Coherency Education University of Iowa Doctor of Philosophy (Ph.D.),  Electrical & Computer Eng 1987  \u2013 1992 University of Moratuwa B Sc Eng (Hons),  Electronics and Telecommunication Engineering 1981  \u2013 1986 University of Iowa Doctor of Philosophy (Ph.D.),  Electrical & Computer Eng 1987  \u2013 1992 University of Iowa Doctor of Philosophy (Ph.D.),  Electrical & Computer Eng 1987  \u2013 1992 University of Iowa Doctor of Philosophy (Ph.D.),  Electrical & Computer Eng 1987  \u2013 1992 University of Moratuwa B Sc Eng (Hons),  Electronics and Telecommunication Engineering 1981  \u2013 1986 University of Moratuwa B Sc Eng (Hons),  Electronics and Telecommunication Engineering 1981  \u2013 1986 University of Moratuwa B Sc Eng (Hons),  Electronics and Telecommunication Engineering 1981  \u2013 1986 Honors & Awards ", "Experience DSP Hardware Architect Intel Corporation December 2014  \u2013 Present (9 months) Eindhoven Area, Netherlands Senior Embedded System Engineer Ericsson August 2013  \u2013  November 2014  (1 year 4 months) Eindhoven Senior Embedded Systems Engineer ST-Ericsson 2010  \u2013  July 2013  (3 years) Research Scientist ST-Ericsson 2009  \u2013  2010  (1 year) Research Scientist NXP Semiconductors 2007  \u2013  2009  (2 years) Research Scientist Philips Research 2003  \u2013  2007  (4 years) DSP Hardware Architect Intel Corporation December 2014  \u2013 Present (9 months) Eindhoven Area, Netherlands DSP Hardware Architect Intel Corporation December 2014  \u2013 Present (9 months) Eindhoven Area, Netherlands Senior Embedded System Engineer Ericsson August 2013  \u2013  November 2014  (1 year 4 months) Eindhoven Senior Embedded System Engineer Ericsson August 2013  \u2013  November 2014  (1 year 4 months) Eindhoven Senior Embedded Systems Engineer ST-Ericsson 2010  \u2013  July 2013  (3 years) Senior Embedded Systems Engineer ST-Ericsson 2010  \u2013  July 2013  (3 years) Research Scientist ST-Ericsson 2009  \u2013  2010  (1 year) Research Scientist ST-Ericsson 2009  \u2013  2010  (1 year) Research Scientist NXP Semiconductors 2007  \u2013  2009  (2 years) Research Scientist NXP Semiconductors 2007  \u2013  2009  (2 years) Research Scientist Philips Research 2003  \u2013  2007  (4 years) Research Scientist Philips Research 2003  \u2013  2007  (4 years) Skills Digital Signal... Embedded Systems Embedded Software VHDL Debugging Digital Signal... System Architecture Hardware Development RTL design SystemVerilog LTE SoC ASIC Digital wireless... Hardware Specification SystemC UVM Mathematica WCDMA Software Defined Radio Algorithms Simulations See 7+ \u00a0 \u00a0 See less Skills  Digital Signal... Embedded Systems Embedded Software VHDL Debugging Digital Signal... System Architecture Hardware Development RTL design SystemVerilog LTE SoC ASIC Digital wireless... Hardware Specification SystemC UVM Mathematica WCDMA Software Defined Radio Algorithms Simulations See 7+ \u00a0 \u00a0 See less Digital Signal... Embedded Systems Embedded Software VHDL Debugging Digital Signal... System Architecture Hardware Development RTL design SystemVerilog LTE SoC ASIC Digital wireless... Hardware Specification SystemC UVM Mathematica WCDMA Software Defined Radio Algorithms Simulations See 7+ \u00a0 \u00a0 See less Digital Signal... Embedded Systems Embedded Software VHDL Debugging Digital Signal... System Architecture Hardware Development RTL design SystemVerilog LTE SoC ASIC Digital wireless... Hardware Specification SystemC UVM Mathematica WCDMA Software Defined Radio Algorithms Simulations See 7+ \u00a0 \u00a0 See less Education Technische Universiteit Eindhoven / Eindhoven University of Technology Master's degree,  Computer Science 1996  \u2013 2003 Anton van Duinkerken College 1990  \u2013 1996 Technische Universiteit Eindhoven / Eindhoven University of Technology Master's degree,  Computer Science 1996  \u2013 2003 Technische Universiteit Eindhoven / Eindhoven University of Technology Master's degree,  Computer Science 1996  \u2013 2003 Technische Universiteit Eindhoven / Eindhoven University of Technology Master's degree,  Computer Science 1996  \u2013 2003 Anton van Duinkerken College 1990  \u2013 1996 Anton van Duinkerken College 1990  \u2013 1996 Anton van Duinkerken College 1990  \u2013 1996 "]}