
---------- Begin Simulation Statistics ----------
final_tick                                79189860500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195204                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659464                       # Number of bytes of host memory used
host_op_rate                                   195588                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   512.28                       # Real time elapsed on the host
host_tick_rate                              154582074                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079190                       # Number of seconds simulated
sim_ticks                                 79189860500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.583797                       # CPI: cycles per instruction
system.cpu.discardedOps                        191086                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        26182423                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.631394                       # IPC: instructions per cycle
system.cpu.numCycles                        158379721                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132197298                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        56739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        130095                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          107                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       441552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          246                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       883890                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            246                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486566                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735642                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81016                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104648                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102536                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899651                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65400                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              406                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51584985                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51584985                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51586620                       # number of overall hits
system.cpu.dcache.overall_hits::total        51586620                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       458213                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         458213                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       464999                       # number of overall misses
system.cpu.dcache.overall_misses::total        464999                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15137860000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15137860000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15137860000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15137860000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52043198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52043198                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52051619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52051619                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008804                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008933                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33036.731826                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33036.731826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32554.607644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32554.607644                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       420765                       # number of writebacks
system.cpu.dcache.writebacks::total            420765                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18130                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       442062                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       442062                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13102363500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13102363500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13263315500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13263315500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008456                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008456                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008493                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008493                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29772.482691                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29772.482691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30003.292525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30003.292525                       # average overall mshr miss latency
system.cpu.dcache.replacements                 441550                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40880381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40880381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       213749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        213749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4459751000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4459751000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41094130                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41094130                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005201                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005201                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20864.429775                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20864.429775                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       212009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       212009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4109676500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4109676500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005159                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005159                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19384.443585                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19384.443585                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10704604                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10704604                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       244464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       244464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10678109000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10678109000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43679.678808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43679.678808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16390                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16390                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       228074                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       228074                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8992687000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8992687000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39428.812578                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39428.812578                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1635                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1635                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6786                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6786                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.805843                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.805843                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1979                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1979                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    160952000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    160952000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235008                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235008                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81329.964629                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81329.964629                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.748534                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028758                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442062                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            117.695613                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.748534                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1666096302                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1666096302                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689200                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477279                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026901                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7519703                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7519703                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7519703                       # number of overall hits
system.cpu.icache.overall_hits::total         7519703                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          278                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            278                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          278                       # number of overall misses
system.cpu.icache.overall_misses::total           278                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27035500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27035500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27035500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27035500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7519981                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7519981                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7519981                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7519981                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        97250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        97250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        97250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        97250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          278                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          278                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          278                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26757500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26757500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        96250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        96250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        96250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        96250                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7519703                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7519703                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          278                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           278                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27035500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27035500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7519981                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7519981                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        97250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        97250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          278                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          278                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26757500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26757500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        96250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        96250                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           243.123879                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7519981                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               278                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27050.291367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   243.123879                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.474851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.474851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         120319974                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        120319974                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  79189860500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               368962                       # number of demand (read+write) hits
system.l2.demand_hits::total                   368972                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data              368962                       # number of overall hits
system.l2.overall_hits::total                  368972                       # number of overall hits
system.l2.demand_misses::.cpu.inst                268                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73100                       # number of demand (read+write) misses
system.l2.demand_misses::total                  73368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               268                       # number of overall misses
system.l2.overall_misses::.cpu.data             73100                       # number of overall misses
system.l2.overall_misses::total                 73368                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26221000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8641963000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8668184000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26221000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8641963000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8668184000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              278                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           442062                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               442340                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             278                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          442062                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              442340                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.165361                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165863                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.165361                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165863                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97839.552239                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118221.108071                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118146.657944                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97839.552239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118221.108071                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118146.657944                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40206                       # number of writebacks
system.l2.writebacks::total                     40206                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         73096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             73362                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        73096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            73362                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23397500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7910678000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7934075500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23397500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7910678000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7934075500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.956835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.165352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.165850                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.956835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.165352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.165850                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87960.526316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108223.131225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108149.661950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87960.526316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108223.131225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108149.661950                       # average overall mshr miss latency
system.l2.replacements                          56979                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       420765                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           420765                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       420765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       420765                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            173098                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                173098                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           54976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6830471000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6830471000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        228074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            228074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.241045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.241045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124244.597643                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124244.597643                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        54976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6280711000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6280711000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.241045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.241045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 114244.597643                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114244.597643                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26221000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26221000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97839.552239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97839.552239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23397500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23397500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.956835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.956835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87960.526316                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87960.526316                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        195864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            195864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1811492000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1811492000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       213988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        213988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.084696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99949.900684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99949.900684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1629967000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1629967000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.084678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89954.028698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89954.028698                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15840.056825                       # Cycle average of tags in use
system.l2.tags.total_refs                      883777                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     73363                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.046631                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.025623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        38.952392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15801.078810                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966800                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1063                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15321                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28354419                       # Number of tag accesses
system.l2.tags.data_accesses                 28354419                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    160824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    292384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010686282250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9847                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9847                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              405803                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151213                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       73362                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40206                       # Number of write requests accepted
system.mem_ctrls.readBursts                    293448                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160824                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.62                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                293448                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160824                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   57881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.800751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.302080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    210.171099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9838     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9847                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.330761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.297342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.115679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9030     91.70%     91.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.07%     91.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31      0.31%     92.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.11%     92.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              705      7.16%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               54      0.55%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9847                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18780672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10292736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    237.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   73505805000                       # Total gap between requests
system.mem_ctrls.avgGap                     647240.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        68096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18712576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10291776                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 859908.068659876008                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 236300151.078053742647                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 129963305.087524428964                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1064                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       292384                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       160824                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     41869000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  16830421250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1692293935000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     39350.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     57562.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10522645.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        68096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18712576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18780672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10292736                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10292736                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          266                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        73096                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          73362                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        40206                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         40206                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       859908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    236300151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        237160059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       859908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       859908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    129975428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       129975428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    129975428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       859908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    236300151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       367135487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               293448                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              160809                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        18428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        18448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        18480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        18308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        18092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9984                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11370140250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1467240000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        16872290250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                38746.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           57496.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              264563                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             144398                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.79                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        45296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   641.832568                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   532.833940                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   341.419259                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          671      1.48%      1.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          764      1.69%      3.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        14449     31.90%     35.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1326      2.93%     37.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5650     12.47%     50.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1154      2.55%     53.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3552      7.84%     60.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          510      1.13%     61.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        17220     38.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        45296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18780672                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10291776                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              237.160059                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              129.963305                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       164177160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        87262230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1050408240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     422569440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6250888800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  11170739160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21001968480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   40148013510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   506.984269                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  54452730000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2644200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  22092930500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       159236280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        84636090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1044810480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     416853540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6250888800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  10964424810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21175706880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   40096556880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   506.334481                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  54906604750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2644200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  21639055750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18386                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40206                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16527                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18386                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       203457                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 203457                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29073408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29073408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             73362                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   73362    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               73362                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           792844000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1275752000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            214266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       460971                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37558                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           228074                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          228074                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           278                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       213988                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          556                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1325674                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1326230                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        71168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    220883712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              220954880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           56979                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10292736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           499319                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000711                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026655                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 498964     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    355      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             499319                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  79189860500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2125005000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1251998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1989280996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
