#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 11:40:28 2025
# Process ID: 64951
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.020 ; gain = 114.992 ; free physical = 240088 ; free virtual = 368355
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 64963
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2830.477 ; gain = 398.527 ; free physical = 239553 ; free virtual = 367819
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2000/reduction-in2000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3757.219 ; gain = 1325.270 ; free physical = 233565 ; free virtual = 361843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3757.219 ; gain = 1325.270 ; free physical = 237382 ; free virtual = 365661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3777.145 ; gain = 1345.195 ; free physical = 237270 ; free virtual = 365549
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 4105.828 ; gain = 1673.879 ; free physical = 230649 ; free virtual = 358940
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               12 Bit    Registers := 251   
	                8 Bit    Registers := 2271  
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 3757  
	   2 Input    8 Bit        Muxes := 2266  
	   2 Input    7 Bit        Muxes := 3506  
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'reg_42496_reg[7]' (FDE) to 'reg_42356_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i1815_i_i_reg_120094_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42356_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_i_1_reg_121509_reg[3]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_i_1_reg_121519_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i616_i_i_i_1_reg_121519_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i540_i_i_i_1_reg_121529_reg[3]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i542_i_i_i_1_reg_121539_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i542_i_i_i_1_reg_121539_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_121549_reg[3]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_i_1_reg_121559_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_i_1_reg_121559_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121569_reg[3]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121579_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121579_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_i_1_reg_121509_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_i_1_reg_121519_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i540_i_i_i_1_reg_121529_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i540_i_i_i_1_reg_121529_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i542_i_i_i_1_reg_121539_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i_i542_i_i_i_1_reg_121539_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_121549_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_i_1_reg_121559_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121569_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121569_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121579_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121579_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_i_1_reg_121509_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_i_1_reg_121519_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i540_i_i_i_1_reg_121529_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i542_i_i_i_1_reg_121539_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_121549_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_121549_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_i_1_reg_121559_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_i_1_reg_121559_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121569_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121569_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121579_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121579_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_i_1_reg_121509_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_i_1_reg_121519_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i540_i_i_i_1_reg_121529_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i542_i_i_i_1_reg_121539_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_121549_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_i_1_reg_121559_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121569_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121579_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_i_1_reg_121509_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_i_1_reg_121519_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i540_i_i_i_1_reg_121529_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i542_i_i_i_1_reg_121539_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_121549_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_i_1_reg_121559_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121569_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121579_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_i_1_reg_121509_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_i_1_reg_121509_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_i_1_reg_121519_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i_i616_i_i_i_1_reg_121519_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i540_i_i_i_1_reg_121529_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i_i540_i_i_i_1_reg_121529_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i542_i_i_i_1_reg_121539_reg[8]' (FDE) to 'agg_tmp3_i73_i_i_i_i542_i_i_i_1_reg_121539_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_121549_reg[8]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_121549_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_i_1_reg_121559_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_i_1_reg_121559_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121569_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121569_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121579_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121579_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_i_1_reg_121509_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_i_1_reg_121509_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_i_1_reg_121519_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i616_i_i_i_1_reg_121519_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i540_i_i_i_1_reg_121529_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i_i540_i_i_i_1_reg_121529_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i542_i_i_i_1_reg_121539_reg[9]' (FDE) to 'agg_tmp3_i73_i_i_i_i542_i_i_i_1_reg_121539_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_121549_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_121549_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_i_1_reg_121559_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_i_1_reg_121559_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121569_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121569_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121579_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121579_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_i_1_reg_121509_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_i_1_reg_121519_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i540_i_i_i_1_reg_121529_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i542_i_i_i_1_reg_121539_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_1_reg_121549_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_i_1_reg_121559_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_1_reg_121569_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_reg_121574_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i388_i_i_i_1_reg_121579_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i386_i_i_i_reg_121564_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_i_reg_121554_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_i_reg_121544_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i542_i_i_i_reg_121534_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i540_i_i_i_reg_121524_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_i_reg_121514_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_i_reg_121504_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[3]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i226_i_i_1_reg_121449_reg[3]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i228_i_i_1_reg_121459_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i_i228_i_i_1_reg_121459_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i226_i_i_1_reg_121449_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i226_i_i_1_reg_121449_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i228_i_i_1_reg_121459_reg[4]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i_i228_i_i_1_reg_121459_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i226_i_i_1_reg_121449_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i228_i_i_1_reg_121459_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i226_i_i_1_reg_121449_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i226_i_i_1_reg_121449_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i228_i_i_1_reg_121459_reg[6]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i_i228_i_i_1_reg_121459_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[7]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i226_i_i_1_reg_121449_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i226_i_i_1_reg_121449_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i228_i_i_1_reg_121459_reg[7]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i_i228_i_i_1_reg_121459_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i226_i_i_1_reg_121449_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i228_i_i_1_reg_121459_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i300_i_i_1_reg_121429_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[9]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i302_i_i_1_reg_121439_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120244_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i71_i71_i71_i_i_reg_120524_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42486_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i145_i145_i_i_i_reg_119864_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i300_i_i_i_i_reg_121664_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i1248_i_i_reg_121184_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i_i_i_i_reg_119574_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42276_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42208_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_24056_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_24052_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_24048_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_24044_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_24040_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42346_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i385_i385_i_i386_i_reg_121084_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42466_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i_i74_i_i_i_1_reg_121659_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42471_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i613_i_i_i_reg_119744_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42416_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i933_i_i934_i_reg_120944_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i_i_i2055_i_i_reg_120034_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i2521_i_i_reg_119904_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42296_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 4212.109 ; gain = 1780.160 ; free physical = 224817 ; free virtual = 353189
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 4212.109 ; gain = 1780.160 ; free physical = 224878 ; free virtual = 353318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 4220.113 ; gain = 1788.164 ; free physical = 224302 ; free virtual = 352751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 4232.613 ; gain = 1800.664 ; free physical = 224352 ; free virtual = 352836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 4232.613 ; gain = 1800.664 ; free physical = 224500 ; free virtual = 352984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:02:16 . Memory (MB): peak = 4232.613 ; gain = 1800.664 ; free physical = 224288 ; free virtual = 352772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:02:16 . Memory (MB): peak = 4232.613 ; gain = 1800.664 ; free physical = 224287 ; free virtual = 352771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 4232.613 ; gain = 1800.664 ; free physical = 224299 ; free virtual = 352783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 4232.613 ; gain = 1800.664 ; free physical = 224163 ; free virtual = 352647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     6|
|3     |LUT2 |  1983|
|4     |LUT3 |  3900|
|5     |LUT4 |  9317|
|6     |LUT5 | 17539|
|7     |LUT6 | 22081|
|8     |FDRE | 19064|
|9     |FDSE |    16|
|10    |IBUF | 16004|
|11    |OBUF |    48|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+------+
|      |Instance                                                           |Module                                                                  |Cells |
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+------+
|1     |top                                                                |                                                                        | 89959|
|2     |  Block_entry24_proc_U0                                            |hls_dummy_Block_entry24_proc                                            |    35|
|3     |  sparse_arr_feat_reduce_out_1_U                                   |hls_dummy_fifo_w8_d2_S                                                  |    37|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_7                                       |    29|
|5     |  sparse_arr_feat_reduce_out_2_U                                   |hls_dummy_fifo_w8_d2_S_0                                                |    37|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_6                                       |    29|
|7     |  sparse_arr_feat_reduce_out_3_U                                   |hls_dummy_fifo_w8_d2_S_1                                                |    43|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_5                                       |    29|
|9     |  sparse_arr_feat_reduce_out_4_U                                   |hls_dummy_fifo_w8_d2_S_2                                                |    42|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_4                                       |    29|
|11    |  sparse_arr_feat_reduce_out_U                                     |hls_dummy_fifo_w8_d2_S_3                                                |    38|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg                                         |    29|
|13    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_5_4 | 73669|
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 4232.613 ; gain = 1800.664 ; free physical = 223602 ; free virtual = 352086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:21 ; elapsed = 00:02:26 . Memory (MB): peak = 4236.523 ; gain = 1804.574 ; free physical = 238084 ; free virtual = 366568
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:26 . Memory (MB): peak = 4236.523 ; gain = 1804.574 ; free physical = 238093 ; free virtual = 366564
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.68 . Memory (MB): peak = 4236.523 ; gain = 0.000 ; free physical = 234586 ; free virtual = 363057
INFO: [Netlist 29-17] Analyzing 16005 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_40_1_5_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4406.621 ; gain = 0.000 ; free physical = 234079 ; free virtual = 362550
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 16004 instances

Synth Design complete | Checksum: 1a380a92
INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:02:49 . Memory (MB): peak = 4406.621 ; gain = 1998.602 ; free physical = 233648 ; free virtual = 362119
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17316.120; main = 3687.428; forked = 13979.294
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22359.285; main = 4406.625; forked = 18126.668
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4470.652 ; gain = 64.031 ; free physical = 238036 ; free virtual = 366508

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 92d2c8cb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4563.043 ; gain = 92.391 ; free physical = 238122 ; free virtual = 366593

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 92d2c8cb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4735.926 ; gain = 0.000 ; free physical = 237758 ; free virtual = 366229
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 92d2c8cb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4735.926 ; gain = 0.000 ; free physical = 237756 ; free virtual = 366227
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13709c3e6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4735.926 ; gain = 0.000 ; free physical = 237757 ; free virtual = 366228
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: f7c77740

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4735.926 ; gain = 0.000 ; free physical = 237759 ; free virtual = 366230
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 168d0547e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4735.926 ; gain = 0.000 ; free physical = 237203 ; free virtual = 365674
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a5de1ceb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4735.926 ; gain = 0.000 ; free physical = 236362 ; free virtual = 364833

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a5de1ceb

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4735.926 ; gain = 0.000 ; free physical = 233884 ; free virtual = 362355

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a5de1ceb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4735.926 ; gain = 0.000 ; free physical = 233808 ; free virtual = 362279

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4735.926 ; gain = 0.000 ; free physical = 233625 ; free virtual = 362096
Ending Netlist Obfuscation Task | Checksum: 1a5de1ceb

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4735.926 ; gain = 0.000 ; free physical = 233542 ; free virtual = 362013
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 4735.926 ; gain = 329.305 ; free physical = 233532 ; free virtual = 362003
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 11:43:55 2025...
