$date
	Tue Feb 17 14:28:57 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # cin $end
$var reg 1 $ i1 $end
$var reg 1 % i2 $end
$scope module uut $end
$var wire 1 " carry $end
$var wire 1 # cin $end
$var wire 1 $ i1 $end
$var wire 1 % i2 $end
$var wire 1 ! sum $end
$var wire 1 & s1 $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$scope module h1 $end
$var wire 1 ( carry $end
$var wire 1 $ i1 $end
$var wire 1 % i2 $end
$var wire 1 & sum $end
$upscope $end
$scope module h2 $end
$var wire 1 ' carry $end
$var wire 1 & i1 $end
$var wire 1 # i2 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1#
#20
1&
0#
1%
#30
1"
0!
1'
1#
#40
0"
1!
0'
0#
0%
1$
#50
1"
0!
1'
1#
#60
0'
0&
1(
0#
1%
#70
1!
1#
#80
