Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2139404 Wed Feb 21 18:47:47 MST 2018
| Date             : Fri Mar  2 13:27:42 2018
| Host             : XBEDEFOSSEZ31 running 64-bit major release  (build 9200)
| Command          : report_power -file top5x2_7to1_ddr_rx_power_routed.rpt -pb top5x2_7to1_ddr_rx_power_summary_routed.pb -rpx top5x2_7to1_ddr_rx_power_routed.rpx
| Design           : top5x2_7to1_ddr_rx
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.438        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.277        |
| Device Static (W)        | 0.160        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.031 |        6 |       --- |             --- |
| Slice Logic              |     0.010 |     2504 |       --- |             --- |
|   LUT as Logic           |     0.007 |     1001 |    203800 |            0.49 |
|   LUT as Distributed RAM |     0.002 |       96 |     64000 |            0.15 |
|   Register               |    <0.001 |     1020 |    407600 |            0.25 |
|   LUT as Shift Register  |    <0.001 |        8 |     64000 |            0.01 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   CARRY4                 |    <0.001 |        6 |     50950 |            0.01 |
|   Others                 |     0.000 |       30 |       --- |             --- |
| Signals                  |     0.009 |     1758 |       --- |             --- |
| MMCM                     |     0.120 |        1 |        10 |           10.00 |
| I/O                      |     0.108 |       27 |       500 |            5.40 |
| Static Power             |     0.160 |          |           |                 |
| Total                    |     0.438 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.133 |       0.064 |      0.069 |
| Vccaux    |       1.800 |     0.126 |       0.098 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.016 |       0.015 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------+----------------------+-----------------+
| Clock        | Domain               | Constraint (ns) |
+--------------+----------------------+-----------------+
| clkin1_p     | clkin1_p             |             5.8 |
| rxpllmmcm_d4 | rx0/rx0/rxpllmmcm_d4 |             3.3 |
| rxpllmmcm_x1 | rx0/rx0/rxpllmmcm_x1 |             5.8 |
| rxpllmmcm_xs | rx0/rx0/rxpllmmcm_xs |             1.7 |
+--------------+----------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| top5x2_7to1_ddr_rx         |     0.277 |
|   rx0                      |     0.276 |
|     loop1.loop0[1].rxn     |     0.074 |
|       gb0                  |     0.005 |
|         loop1[0].ram_inst  |    <0.001 |
|         loop1[10].ram_inst |    <0.001 |
|         loop1[11].ram_inst |    <0.001 |
|         loop1[1].ram_inst  |    <0.001 |
|         loop1[2].ram_inst  |    <0.001 |
|         loop1[3].ram_inst  |    <0.001 |
|         loop1[4].ram_inst  |    <0.001 |
|         loop1[5].ram_inst  |    <0.001 |
|         loop1[6].ram_inst  |    <0.001 |
|         loop1[7].ram_inst  |    <0.001 |
|         loop1[8].ram_inst  |    <0.001 |
|         loop1[9].ram_inst  |    <0.001 |
|       loop0[0].data_in     |     0.006 |
|       loop0[1].data_in     |     0.006 |
|       loop0[2].data_in     |     0.006 |
|       loop0[3].data_in     |     0.006 |
|       loop0[4].data_in     |     0.006 |
|       loop3[0].dc_inst     |     0.002 |
|       loop3[1].dc_inst     |     0.002 |
|       loop3[2].dc_inst     |     0.002 |
|       loop3[3].dc_inst     |     0.002 |
|       loop3[4].dc_inst     |     0.002 |
|     rx0                    |     0.202 |
|       gb0                  |     0.008 |
|         loop1[0].ram_inst  |    <0.001 |
|         loop1[10].ram_inst |    <0.001 |
|         loop1[11].ram_inst |    <0.001 |
|         loop1[1].ram_inst  |    <0.001 |
|         loop1[2].ram_inst  |    <0.001 |
|         loop1[3].ram_inst  |    <0.001 |
|         loop1[4].ram_inst  |    <0.001 |
|         loop1[5].ram_inst  |    <0.001 |
|         loop1[6].ram_inst  |    <0.001 |
|         loop1[7].ram_inst  |    <0.001 |
|         loop1[8].ram_inst  |    <0.001 |
|         loop1[9].ram_inst  |    <0.001 |
|       iob_clk_in           |     0.006 |
|       loop0[0].data_in     |     0.006 |
|       loop0[1].data_in     |     0.006 |
|       loop0[2].data_in     |     0.006 |
|       loop0[3].data_in     |     0.006 |
|       loop0[4].data_in     |     0.006 |
|       loop3[0].dc_inst     |     0.002 |
|       loop3[1].dc_inst     |     0.002 |
|       loop3[2].dc_inst     |     0.002 |
|       loop3[3].dc_inst     |     0.002 |
|       loop3[4].dc_inst     |     0.002 |
+----------------------------+-----------+


