#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x134805550 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x1348184c0_0 .net "Q", 0 0, v0x134816910_0;  1 drivers
v0x1348185a0_0 .var "clk", 0 0;
v0x134818630_0 .var "d", 0 0;
v0x134818740_0 .net "q", 3 0, L_0x134818a90;  1 drivers
S_0x1348056c0 .scope module, "a" "siso" 2 6, 3 11 0, S_0x134805550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x1348169f0_0 .net "clk", 0 0, v0x1348185a0_0;  1 drivers
v0x134816b10_0 .net "d", 0 0, v0x134818630_0;  1 drivers
v0x134816ba0_0 .net "q", 0 0, v0x134816910_0;  alias, 1 drivers
v0x134816c50_0 .net "q1", 0 0, v0x134815bc0_0;  1 drivers
v0x134816d20_0 .net "q2", 0 0, v0x134816040_0;  1 drivers
v0x134816e30_0 .net "q3", 0 0, v0x1348164c0_0;  1 drivers
S_0x134805830 .scope module, "a" "df" 3 15, 3 1 0, S_0x1348056c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x134805a70_0 .net "clk", 0 0, v0x1348185a0_0;  alias, 1 drivers
v0x134815b20_0 .net "d", 0 0, v0x134818630_0;  alias, 1 drivers
v0x134815bc0_0 .var "q", 0 0;
E_0x134805a40 .event negedge, v0x134805a70_0;
S_0x134815cc0 .scope module, "b" "df" 3 16, 3 1 0, S_0x1348056c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x134815ee0_0 .net "clk", 0 0, v0x1348185a0_0;  alias, 1 drivers
v0x134815f90_0 .net "d", 0 0, v0x134815bc0_0;  alias, 1 drivers
v0x134816040_0 .var "q", 0 0;
S_0x134816120 .scope module, "c" "df" 3 17, 3 1 0, S_0x1348056c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x134816350_0 .net "clk", 0 0, v0x1348185a0_0;  alias, 1 drivers
v0x134816420_0 .net "d", 0 0, v0x134816040_0;  alias, 1 drivers
v0x1348164c0_0 .var "q", 0 0;
S_0x1348165a0 .scope module, "d1" "df" 3 18, 3 1 0, S_0x1348056c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x1348167b0_0 .net "clk", 0 0, v0x1348185a0_0;  alias, 1 drivers
v0x134816850_0 .net "d", 0 0, v0x1348164c0_0;  alias, 1 drivers
v0x134816910_0 .var "q", 0 0;
S_0x134816f00 .scope module, "b" "sipo" 2 7, 3 21 0, S_0x134805550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "q";
v0x1348182b0_0 .net "clk", 0 0, v0x1348185a0_0;  alias, 1 drivers
v0x134818340_0 .net "d", 0 0, v0x134818630_0;  alias, 1 drivers
v0x1348183e0_0 .net "q", 3 0, L_0x134818a90;  alias, 1 drivers
L_0x1348187d0 .part L_0x134818a90, 3, 1;
L_0x1348188b0 .part L_0x134818a90, 2, 1;
L_0x134818950 .part L_0x134818a90, 1, 1;
L_0x134818a90 .concat8 [ 1 1 1 1], v0x134818220_0, v0x134817cd0_0, v0x134817870_0, v0x134817480_0;
S_0x134817110 .scope module, "aa" "df" 3 25, 3 1 0, S_0x134816f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x134817320_0 .net "clk", 0 0, v0x1348185a0_0;  alias, 1 drivers
v0x1348173b0_0 .net "d", 0 0, v0x134818630_0;  alias, 1 drivers
v0x134817480_0 .var "q", 0 0;
S_0x134817520 .scope module, "bb" "df" 3 26, 3 1 0, S_0x134816f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x134817740_0 .net "clk", 0 0, v0x1348185a0_0;  alias, 1 drivers
v0x1348177d0_0 .net "d", 0 0, L_0x1348187d0;  1 drivers
v0x134817870_0 .var "q", 0 0;
S_0x134817970 .scope module, "cc" "df" 3 27, 3 1 0, S_0x134816f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x134817ba0_0 .net "clk", 0 0, v0x1348185a0_0;  alias, 1 drivers
v0x134817c30_0 .net "d", 0 0, L_0x1348188b0;  1 drivers
v0x134817cd0_0 .var "q", 0 0;
S_0x134817dd0 .scope module, "dd" "df" 3 28, 3 1 0, S_0x134816f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
v0x134817fe0_0 .net "clk", 0 0, v0x1348185a0_0;  alias, 1 drivers
v0x134818180_0 .net "d", 0 0, L_0x134818950;  1 drivers
v0x134818220_0 .var "q", 0 0;
    .scope S_0x134805830;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134815bc0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x134805830;
T_1 ;
    %wait E_0x134805a40;
    %load/vec4 v0x134815b20_0;
    %assign/vec4 v0x134815bc0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x134815cc0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134816040_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x134815cc0;
T_3 ;
    %wait E_0x134805a40;
    %load/vec4 v0x134815f90_0;
    %assign/vec4 v0x134816040_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x134816120;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1348164c0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x134816120;
T_5 ;
    %wait E_0x134805a40;
    %load/vec4 v0x134816420_0;
    %assign/vec4 v0x1348164c0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1348165a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134816910_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1348165a0;
T_7 ;
    %wait E_0x134805a40;
    %load/vec4 v0x134816850_0;
    %assign/vec4 v0x134816910_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x134817110;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134817480_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x134817110;
T_9 ;
    %wait E_0x134805a40;
    %load/vec4 v0x1348173b0_0;
    %assign/vec4 v0x134817480_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x134817520;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134817870_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x134817520;
T_11 ;
    %wait E_0x134805a40;
    %load/vec4 v0x1348177d0_0;
    %assign/vec4 v0x134817870_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x134817970;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134817cd0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x134817970;
T_13 ;
    %wait E_0x134805a40;
    %load/vec4 v0x134817c30_0;
    %assign/vec4 v0x134817cd0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x134817dd0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134818220_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x134817dd0;
T_15 ;
    %wait E_0x134805a40;
    %load/vec4 v0x134818180_0;
    %assign/vec4 v0x134818220_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x134805550;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1348185a0_0, 0, 1;
T_16.0 ;
    %delay 5, 0;
    %load/vec4 v0x1348185a0_0;
    %inv;
    %store/vec4 v0x1348185a0_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x134805550;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134818630_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134818630_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134818630_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134818630_0, 0, 1;
    %delay 90, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x134805550;
T_18 ;
    %vpi_call 2 27 "$dumpfile", "tb_shift.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_shift.v";
    "shift_reg_final.v";
