Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May 25 11:31:27 2023
| Host         : DESKTOP-MSDTSIR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           15 |
| Yes          | No                    | No                     |              62 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                                      Enable Signal                                      |                                      Set/Reset Signal                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mem_prog/instantiate_loader.jtag_loader_6_inst/CLK       |                                                                                         |                                                                                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                            |                                                                                         |                                                                                            |                1 |              1 |         1.00 |
| ~ins_display/reloj                                        |                                                                                         |                                                                                            |                1 |              2 |         2.00 |
|  s_clk_div_BUFG                                           | procesador/flag_enable                                                                  | procesador/internal_reset                                                                  |                1 |              2 |         2.00 |
|  mem_prog/instantiate_loader.jtag_loader_6_inst/CLK       |                                                                                         | mem_prog/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int[7]_i_1_n_0 |                1 |              4 |         4.00 |
|  s_clk_div_BUFG                                           |                                                                                         | ins_display/reloj_1                                                                        |                2 |              6 |         3.00 |
|  s_clk_div_BUFG                                           |                                                                                         | procesador/active_interrupt                                                                |                2 |              6 |         3.00 |
|  s_clk_div_BUFG                                           |                                                                                         | procesador/internal_reset                                                                  |                3 |              6 |         2.00 |
|  s_clk_div_BUFG                                           | procesador/write_strobe_flop_1[0]                                                       |                                                                                            |                1 |              6 |         6.00 |
|  s_clk_div_BUFG                                           |                                                                                         | mem_prog/instrucciones[7]                                                                  |                4 |              8 |         2.00 |
|  s_clk_div_BUFG                                           | procesador/spm_enable                                                                   |                                                                                            |                2 |              8 |         4.00 |
|  s_clk_div_BUFG                                           | procesador/read_strobe                                                                  |                                                                                            |                4 |              8 |         2.00 |
|  s_clk_div_BUFG                                           | procesador/E[0]                                                                         |                                                                                            |                2 |              8 |         4.00 |
|  s_clk_div_BUFG                                           | procesador/write_strobe_flop_0[0]                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                            |                                                                                         | div_frecuencia/divisor_40k[10]_i_1_n_0                                                     |                3 |             11 |         3.67 |
|  s_clk_div_BUFG                                           | procesador/WE                                                                           | procesador/internal_reset                                                                  |                3 |             12 |         4.00 |
|  mem_prog/instantiate_loader.jtag_loader_6_inst/shift_clk | mem_prog/instantiate_loader.jtag_loader_6_inst/shift                                    |                                                                                            |                4 |             14 |         3.50 |
|  s_clk_div_BUFG                                           | procesador/WE                                                                           |                                                                                            |                2 |             16 |         8.00 |
|  s_clk_div_BUFG                                           | procesador/register_enable                                                              |                                                                                            |                2 |             16 |         8.00 |
|  mem_prog/instantiate_loader.jtag_loader_6_inst/shift_clk | mem_prog/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.jtag_din_int[17]_i_1_n_0 |                                                                                            |                6 |             18 |         3.00 |
|  s_clk_div_BUFG                                           |                                                                                         |                                                                                            |               14 |             49 |         3.50 |
+-----------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+


