set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {mem_cof.vo mem_cof_v.sdo}}
}
