1 #NS 0 and
2 #NS 1 intro
3 #NS 0 A
0 #ES 0
4 #NS 0 B
5 #NS 0 fst
1 #EV 1
6 #NS 0 snd
2 #EC 1 
3 #EV 3
4 #EA 2 3
5 #EV 2
6 #EA 4 5
7 #EP #BD 6 1 6
8 #EP #BD 5 1 7
9 #EP #BI 4 0 8
10 #EP #BI 3 0 9
11 #EP #BD 4 0 0
12 #EP #BD 3 0 11
#IND 2 1 12 1 2 10 
7 #NS 0 or
8 #NS 7 inl
9 #NS 0 a
10 #NS 9 _@
11 #NS 10 U_original__U2_lf_dot_U_logic__U2_lf__U_logic__or____distributes____over____and__iso
12 #NS 11 _hyg
13 #NI 12 14
13 #EC 7 
14 #EA 13 5
15 #EA 14 1
16 #EP #BD 13 1 15
17 #EP #BI 4 0 16
18 #EP #BI 3 0 17
14 #NS 7 inr
15 #NI 12 19
19 #EV 0
20 #EP #BD 15 19 15
21 #EP #BI 4 0 20
22 #EP #BI 3 0 21
#IND 2 7 12 2 8 18 14 22 
16 #NS 0 iff
17 #NI 12 32
23 #EP #BD 17 1 1
24 #EA 2 23
18 #NI 12 37
25 #EP #BD 18 19 5
26 #EA 24 25
27 #EL #BD 4 0 26
28 #EL #BD 3 0 27
#DEF 16 12 28 
19 #NS 0 Original_LF__DOT__Logic_LF_Logic_or__distributes__over__and
20 #NS 0 P
21 #NS 0 Q
22 #NS 0 R
29 #EC 16 
30 #EA 2 1
31 #EA 30 19
32 #EA 14 31
33 #EA 29 32
34 #EA 2 15
35 #EA 14 19
36 #EA 34 35
37 #EA 33 36
38 #EP #BD 22 0 37
39 #EP #BD 21 0 38
40 #EP #BD 20 0 39
#AX 19 40 
