# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Padia/labs/Lab2Task4 {D:/Padia/labs/Lab2Task4/ram32x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:28 on Jan 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Padia/labs/Lab2Task4" D:/Padia/labs/Lab2Task4/ram32x4.v 
# -- Compiling module ram32x4
# 
# Top level modules:
# 	ram32x4
# End time: 15:24:29 on Jan 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Padia/labs/Lab2Task4 {D:/Padia/labs/Lab2Task4/seg7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Jan 26,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Padia/labs/Lab2Task4" D:/Padia/labs/Lab2Task4/seg7.sv 
# -- Compiling module seg7
# -- Compiling module seg7_testbench
# 
# Top level modules:
# 	seg7_testbench
# End time: 15:24:29 on Jan 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Padia/labs/Lab2Task4 {D:/Padia/labs/Lab2Task4/hex7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Jan 26,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Padia/labs/Lab2Task4" D:/Padia/labs/Lab2Task4/hex7.sv 
# -- Compiling module hex7
# -- Compiling module hex7_testbench
# 
# Top level modules:
# 	hex7_testbench
# End time: 15:24:29 on Jan 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Padia/labs/Lab2Task4 {D:/Padia/labs/Lab2Task4/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:29 on Jan 26,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Padia/labs/Lab2Task4" D:/Padia/labs/Lab2Task4/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 15:24:29 on Jan 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.DE1_SoC_testbench -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.DE1_SoC_testbench -Lf altera_mf_ver 
# Start time: 15:25:02 on Jan 26,2019
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.ram32x4
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading work.hex7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) D:/Padia/labs/Lab2Task4/DE1_SoC.sv(40): [PCDPC] - Port size (5) does not match connection size (6) for port 'z'. The port definition is at: D:/Padia/labs/Lab2Task4/seg7.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/hex32 File: D:/Padia/labs/Lab2Task4/seg7.sv
add wave -position end  sim:/DE1_SoC_testbench/KEY
add wave -position end  sim:/DE1_SoC_testbench/KEY[0]
add wave -position 0  sim:/DE1_SoC_testbench/CLOCK_50
add wave -position end  sim:/DE1_SoC_testbench/SW
add wave -position end  sim:/DE1_SoC_testbench/HEX0
add wave -position end  sim:/DE1_SoC_testbench/HEX1
add wave -position end  sim:/DE1_SoC_testbench/HEX2
add wave -position end  sim:/DE1_SoC_testbench/HEX3
add wave -position end  sim:/DE1_SoC_testbench/HEX4
add wave -position end  sim:/DE1_SoC_testbench/HEX5
run -all
run -all
# End time: 17:15:50 on Jan 26,2019, Elapsed time: 1:50:48
# Errors: 0, Warnings: 1
