#Build: Synplify (R) Q-2020.03, Build 033R, Feb 28 2020
#install: /export/SoftWare/Synopsys/fpga/Q-2020.03
#OS: Linux 
#Hostname: icpc

# Tue Nov 19 10:13:35 2024

#Implementation: wujian100_open_200t_3b_rev


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R)
Build: Q-2020.03
Install: /export/SoftWare/Synopsys/fpga/Q-2020.03
OS: CentOS Linux 7 (Core)
Hostname: icpc
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Implementation : wujian100_open_200t_3b_rev
Synopsys HDL Compiler, Version comp202003syn, Build 033R, Built Feb 28 2020 14:30:33, @990137

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R)
Build: Q-2020.03
Install: /export/SoftWare/Synopsys/fpga/Q-2020.03
OS: CentOS Linux 7 (Core)
Hostname: icpc
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Implementation : wujian100_open_200t_3b_rev
Synopsys Verilog Compiler, Version comp202003syn, Build 035R, Built Mar  1 2020 20:29:57, @990157

@N|Running in 64-bit mode
@I::"/export/SoftWare/Synopsys/fpga/Q-2020.03/lib/xilinx/unisim_retarget.v" (library work)
@I::"/export/SoftWare/Synopsys/fpga/Q-2020.03/lib/xilinx/unisim_vivado.v" (library work)
@I::"/export/SoftWare/Synopsys/fpga/Q-2020.03/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/export/SoftWare/Synopsys/fpga/Q-2020.03/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/export/SoftWare/Synopsys/fpga/Q-2020.03/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/export/SoftWare/Synopsys/fpga/Q-2020.03/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/export/SoftWare/Synopsys/fpga/Q-2020.03/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/master/xuantie/wujian100_open/fpga/wujian100_open_fpga_top.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/ahb_matrix_top.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/smu_top.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/sms.v" (library work)
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/sms.v":466:63:466:75|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/sms.v":555:37:555:49|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/sms.v":557:41:557:53|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/sms.v":568:41:568:53|Read a parallel_case directive.
@I::"/home/master/xuantie/wujian100_open/soc/ls_sub_top.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/retu_top.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/tim5.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/tim.v" (library work)
@I:"/home/master/xuantie/wujian100_open/soc/tim.v":"/home/master/xuantie/wujian100_open/soc/params/timers_params.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/dmac.v" (library work)
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/dmac.v":933:36:933:48|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/dmac.v":965:37:965:49|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/dmac.v":986:37:986:49|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/dmac.v":1007:37:1007:49|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/dmac.v":1029:37:1029:49|Read a parallel_case directive.
@I::"/home/master/xuantie/wujian100_open/soc/pdu_top.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/tim2.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/usi1.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/aou_top.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/matrix.v" (library work)
@N: CG334 :"/home/master/xuantie/wujian100_open/soc/matrix.v":224:12:224:24|Read directive translate_off.
@N: CG333 :"/home/master/xuantie/wujian100_open/soc/matrix.v":237:12:237:23|Read directive translate_on.
@N: CG334 :"/home/master/xuantie/wujian100_open/soc/matrix.v":452:12:452:24|Read directive translate_off.
@N: CG333 :"/home/master/xuantie/wujian100_open/soc/matrix.v":465:12:465:23|Read directive translate_on.
@I::"/home/master/xuantie/wujian100_open/soc/dummy.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/pwm.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/usi0.v" (library work)
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1066:56:1066:68|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2839:42:2839:54|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2866:41:2866:53|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2916:42:2916:54|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2981:40:2981:52|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3071:41:3071:53|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3555:50:3555:62|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3581:38:3581:50|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3616:41:3616:53|Read a parallel_case directive.
@N: CG347 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3669:37:3669:49|Read a parallel_case directive.
@I::"/home/master/xuantie/wujian100_open/soc/apb0_sub_top.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/common.v" (library work)
@W: CS141 :"/home/master/xuantie/wujian100_open/soc/common.v":28:28:28:36|Unrecognized synthesis directive infer_mux. Verify the correct directive name.
@I::"/home/master/xuantie/wujian100_open/soc/wdt.v" (library work)
@I:"/home/master/xuantie/wujian100_open/soc/wdt.v":"/home/master/xuantie/wujian100_open/soc/params/wdt_params.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/tim1.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/rtc.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/E902_20191018.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/tim7.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/apb0.v" (library work)
@I:"/home/master/xuantie/wujian100_open/soc/apb0.v":"/home/master/xuantie/wujian100_open/soc/params/apb0_params.v" (library work)
@W: CG1337 :"/home/master/xuantie/wujian100_open/soc/apb0.v":140:8:140:14|Net pslverr is not declared.
@I::"/home/master/xuantie/wujian100_open/soc/apb1_sub_top.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/gpio0.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/tim4.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/tim3.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/clkgen.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/core_top.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/tim6.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/apb1.v" (library work)
@I:"/home/master/xuantie/wujian100_open/soc/apb1.v":"/home/master/xuantie/wujian100_open/soc/params/apb1_params.v" (library work)
@W: CG1337 :"/home/master/xuantie/wujian100_open/soc/apb1.v":140:8:140:14|Net pslverr is not declared.
@I::"/home/master/xuantie/wujian100_open/soc/sim_lib/PAD_DIG_IO.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/sim_lib/PAD_OSC_IO.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/sim_lib/fpga_byte_spram.v" (library work)
@I::"/home/master/xuantie/wujian100_open/soc/sim_lib/fpga_spram.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module wujian100_open_top
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/clkgen.v":11:7:11:19|Synthesizing module pmu_dummy_top in library work.
Running optimization stage 1 on pmu_dummy_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/gpio0.v":166:7:166:16|Synthesizing module gpio_apbif in library work.
Running optimization stage 1 on gpio_apbif .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/gpio0.v":525:7:525:15|Synthesizing module gpio_ctrl in library work.
@W: CG133 :"/home/master/xuantie/wujian100_open/soc/gpio0.v":659:8:659:8|Object i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on gpio_ctrl .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/gpio0.v":1134:7:1134:14|Synthesizing module gpio_top in library work.
Running optimization stage 1 on gpio_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/gpio0.v":19:7:19:11|Synthesizing module gpio0 in library work.
Running optimization stage 1 on gpio0 .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/gpio0.v":89:7:89:19|Synthesizing module gpio0_sec_top in library work.
Running optimization stage 1 on gpio0_sec_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/common.v":43:7:43:20|Synthesizing module gated_clk_cell in library work.
@W: CG133 :"/home/master/xuantie/wujian100_open/soc/common.v":63:7:63:21|Object clk_en_af_latch is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on gated_clk_cell .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/rtc.v":700:7:700:19|Synthesizing module rtc_pdu_apbif in library work.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/rtc.v":979:17:979:23|Removing redundant assignment.
Running optimization stage 1 on rtc_pdu_apbif .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/rtc.v":371:7:371:18|Synthesizing module rtc_cdr_sync in library work.
Running optimization stage 1 on rtc_cdr_sync .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/rtc.v":481:7:481:18|Synthesizing module rtc_clr_sync in library work.
Running optimization stage 1 on rtc_clr_sync .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/rtc.v":1014:7:1014:17|Synthesizing module rtc_pdu_top in library work.
Running optimization stage 1 on rtc_pdu_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/rtc.v":564:7:564:13|Synthesizing module rtc_cnt in library work.
Running optimization stage 1 on rtc_cnt .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/rtc.v":619:7:619:12|Synthesizing module rtc_ig in library work.
Running optimization stage 1 on rtc_ig .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/rtc.v":431:7:431:17|Synthesizing module rtc_clk_div in library work.
Running optimization stage 1 on rtc_clk_div .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/rtc.v":135:7:135:19|Synthesizing module rtc_aou_apbif in library work.
Running optimization stage 1 on rtc_aou_apbif .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/rtc.v":241:7:241:17|Synthesizing module rtc_aou_top in library work.
Running optimization stage 1 on rtc_aou_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/rtc.v":21:7:21:18|Synthesizing module rtc0_sec_top in library work.
Running optimization stage 1 on rtc0_sec_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/aou_top.v":11:7:11:13|Synthesizing module aou_top in library work.
Running optimization stage 1 on aou_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/matrix.v":31794:7:31794:25|Synthesizing module ahb_matrix_7_12_dec in library work.
Running optimization stage 1 on ahb_matrix_7_12_dec .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1859:7:1859:25|Synthesizing module ahb_matrix_7_12_arb in library work.
Running optimization stage 1 on ahb_matrix_7_12_arb .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34729:7:34729:26|Synthesizing module ahb_matrix_7_12_main in library work.
Running optimization stage 1 on ahb_matrix_7_12_main .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dummy.v":73:7:73:20|Synthesizing module ahbm_dummy_top in library work.
Running optimization stage 1 on ahbm_dummy_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dummy.v":36:7:36:19|Synthesizing module ahb_dummy_top in library work.
Running optimization stage 1 on ahb_dummy_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":631:7:631:15|Synthesizing module bmux_ctrl in library work.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/dmac.v":1059:21:1059:29|Removing redundant assignment.
Running optimization stage 1 on bmux_ctrl .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15929:7:15929:12|Synthesizing module gbregc in library work.
Running optimization stage 1 on gbregc .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":3587:7:3587:13|Synthesizing module chregc0 in library work.
Running optimization stage 1 on chregc0 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":3927:0:3927:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":7759:7:7759:13|Synthesizing module chregc1 in library work.
Running optimization stage 1 on chregc1 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":8099:0:8099:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":8355:7:8355:13|Synthesizing module chregc2 in library work.
Running optimization stage 1 on chregc2 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":8695:0:8695:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":8951:7:8951:13|Synthesizing module chregc3 in library work.
Running optimization stage 1 on chregc3 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":9291:0:9291:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":9547:7:9547:13|Synthesizing module chregc4 in library work.
Running optimization stage 1 on chregc4 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":9887:0:9887:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":10143:7:10143:13|Synthesizing module chregc5 in library work.
Running optimization stage 1 on chregc5 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":10483:0:10483:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":10739:7:10739:13|Synthesizing module chregc6 in library work.
Running optimization stage 1 on chregc6 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":11079:0:11079:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":11335:7:11335:13|Synthesizing module chregc7 in library work.
Running optimization stage 1 on chregc7 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":11675:0:11675:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":11931:7:11931:13|Synthesizing module chregc8 in library work.
Running optimization stage 1 on chregc8 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":12271:0:12271:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":12527:7:12527:13|Synthesizing module chregc9 in library work.
Running optimization stage 1 on chregc9 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":12867:0:12867:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":4183:7:4183:14|Synthesizing module chregc10 in library work.
Running optimization stage 1 on chregc10 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":4523:0:4523:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":4779:7:4779:14|Synthesizing module chregc11 in library work.
Running optimization stage 1 on chregc11 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":5119:0:5119:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":5375:7:5375:14|Synthesizing module chregc12 in library work.
Running optimization stage 1 on chregc12 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":5715:0:5715:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":5971:7:5971:14|Synthesizing module chregc13 in library work.
Running optimization stage 1 on chregc13 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":6311:0:6311:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":6567:7:6567:14|Synthesizing module chregc14 in library work.
Running optimization stage 1 on chregc14 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":6907:0:6907:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":7163:7:7163:14|Synthesizing module chregc15 in library work.
Running optimization stage 1 on chregc15 .......
@W: CL207 :"/home/master/xuantie/wujian100_open/soc/dmac.v":7503:0:7503:5|All reachable assignments to we_prot assign 1, register removed by optimization.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":16237:7:16237:14|Synthesizing module reg_ctrl in library work.
Running optimization stage 1 on reg_ctrl .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":3549:7:3549:18|Synthesizing module chntrg_latch in library work.
Running optimization stage 1 on chntrg_latch .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":16224:7:16224:16|Synthesizing module hpchn_decd in library work.
Running optimization stage 1 on hpchn_decd .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":11:7:11:14|Synthesizing module arb_ctrl in library work.
Running optimization stage 1 on arb_ctrl .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15225:7:15225:10|Synthesizing module fsmc in library work.
Running optimization stage 1 on fsmc .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":1077:7:1077:13|Synthesizing module ch_ctrl in library work.
Running optimization stage 1 on ch_ctrl .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dmac.v":13123:7:13123:14|Synthesizing module dmac_top in library work.
Running optimization stage 1 on dmac_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/ahb_matrix_top.v":11:7:11:20|Synthesizing module ahb_matrix_top in library work.
Running optimization stage 1 on ahb_matrix_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/matrix.v":467:7:467:28|Synthesizing module ahb_matrix_1_6_sub_dec in library work.
Running optimization stage 1 on ahb_matrix_1_6_sub_dec .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/matrix.v":239:7:239:16|Synthesizing module afifo_77x2 in library work.
Running optimization stage 1 on afifo_77x2 .......
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/matrix.v":355:3:355:8|Pruning unused register rd_data_q[76:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/matrix.v":330:3:330:8|Pruning unused register empty_q. Make sure that there are no unused intermediate registers.
@N: CL134 :"/home/master/xuantie/wujian100_open/soc/matrix.v":303:4:303:9|Found RAM mem, depth=2, width=77
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/matrix.v":11:7:11:16|Synthesizing module afifo_35x2 in library work.
Running optimization stage 1 on afifo_35x2 .......
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/matrix.v":127:3:127:8|Pruning unused register rd_data_q[34:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/matrix.v":102:3:102:8|Pruning unused register empty_q. Make sure that there are no unused intermediate registers.
@N: CL134 :"/home/master/xuantie/wujian100_open/soc/matrix.v":75:4:75:9|Found RAM mem, depth=2, width=35
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1386:7:1386:24|Synthesizing module ahb_matrix_1_6_sub in library work.
Running optimization stage 1 on ahb_matrix_1_6_sub .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/ls_sub_top.v":11:7:11:16|Synthesizing module ls_sub_top in library work.
Running optimization stage 1 on ls_sub_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/apb0.v":83:7:83:21|Synthesizing module apb0_state_ctrl in library work.
Running optimization stage 1 on apb0_state_ctrl .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/apb0.v":11:7:11:19|Synthesizing module apb0_leaf_mux in library work.
Running optimization stage 1 on apb0_leaf_mux .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/apb0.v":357:8:357:20|Synthesizing module csky_apb0_top in library work.
Running optimization stage 1 on csky_apb0_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim.v":92:7:92:18|Synthesizing module timers_apbif in library work.
Running optimization stage 1 on timers_apbif .......
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/tim.v":340:0:340:5|Pruning unused register timer1_int_ff1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/tim.v":340:0:340:5|Pruning unused register timer1_int_ff2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/tim.v":340:0:340:5|Pruning unused register timer2_int_ff1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/tim.v":340:0:340:5|Pruning unused register timer2_int_ff2. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim.v":432:7:432:16|Synthesizing module timers_frc in library work.

	TIMER_WIDTH=6'b100000
	TIMER_PULSE_EXTD=1'b1
   Generated name = timers_frc_32_1
Running optimization stage 1 on timers_frc_32_1 .......
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/tim.v":508:0:508:5|Pruning unused register extend2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/tim.v":508:0:508:5|Pruning unused register extend3. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim.v":535:7:535:16|Synthesizing module timers_top in library work.
@W: CG360 :"/home/master/xuantie/wujian100_open/soc/tim.v":591:46:591:59|Removing wire bus_load_value, as there is no assignment to it.
Running optimization stage 1 on timers_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim.v":672:7:672:13|Synthesizing module tim_top in library work.
Running optimization stage 1 on tim_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim.v":11:7:11:18|Synthesizing module tim0_sec_top in library work.
Running optimization stage 1 on tim0_sec_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim2.v":94:7:94:18|Synthesizing module tim2_tim_top in library work.
Running optimization stage 1 on tim2_tim_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim2.v":11:7:11:18|Synthesizing module tim2_sec_top in library work.
Running optimization stage 1 on tim2_sec_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim4.v":93:7:93:18|Synthesizing module tim4_tim_top in library work.
Running optimization stage 1 on tim4_tim_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim4.v":11:7:11:18|Synthesizing module tim4_sec_top in library work.
Running optimization stage 1 on tim4_sec_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim6.v":93:7:93:18|Synthesizing module tim6_tim_top in library work.
Running optimization stage 1 on tim6_tim_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim6.v":11:7:11:18|Synthesizing module tim6_sec_top in library work.
Running optimization stage 1 on tim6_sec_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3335:7:3335:10|Synthesizing module uart in library work.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3568:32:3568:38|Removing redundant assignment.
Running optimization stage 1 on uart .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/usi0.v":602:7:602:10|Synthesizing module i2cm in library work.
Running optimization stage 1 on i2cm .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1625:7:1625:10|Synthesizing module i2cs in library work.
Running optimization stage 1 on i2cs .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2134:7:2134:13|Synthesizing module i2c_top in library work.
Running optimization stage 1 on i2c_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2625:7:2625:9|Synthesizing module spi in library work.
Running optimization stage 1 on spi .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2399:7:2399:14|Synthesizing module sdata_if in library work.
Running optimization stage 1 on sdata_if .......
@W: CL265 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2563:0:2563:5|Removing unused bit 3 of sd1_in_d[3:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/usi0.v":39:7:39:12|Synthesizing module apb_if in library work.
Running optimization stage 1 on apb_if .......
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/usi0.v":390:0:390:5|Optimizing register bit prdata[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/usi0.v":390:0:390:5|Optimizing register bit prdata[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/usi0.v":390:0:390:5|Optimizing register bit prdata[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/usi0.v":390:0:390:5|Optimizing register bit prdata[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/usi0.v":390:0:390:5|Optimizing register bit prdata[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/usi0.v":390:0:390:5|Optimizing register bit prdata[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/usi0.v":390:0:390:5|Optimizing register bit prdata[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/usi0.v":390:0:390:5|Optimizing register bit prdata[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/master/xuantie/wujian100_open/soc/usi0.v":390:0:390:5|Pruning register bits 31 to 24 of prdata[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3107:7:3107:21|Synthesizing module sync_fifo_16x16 in library work.
Running optimization stage 1 on sync_fifo_16x16 .......
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3262:0:3262:5|Pruning unused register full_d. Make sure that there are no unused intermediate registers.
@N: CL134 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3212:0:3212:5|Found RAM mem_fifo, depth=16, width=16
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3916:7:3916:13|Synthesizing module usi_top in library work.
Running optimization stage 1 on usi_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3765:7:3765:18|Synthesizing module usi0_sec_top in library work.
Running optimization stage 1 on usi0_sec_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/usi1.v":162:7:162:18|Synthesizing module usi2_sec_top in library work.
Running optimization stage 1 on usi2_sec_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/dummy.v":11:7:11:19|Synthesizing module apb_dummy_top in library work.
Running optimization stage 1 on apb_dummy_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/wdt.v":11:7:11:13|Synthesizing module wdt_biu in library work.

	WDT_ADDR_LHS=5'b00111
   Generated name = wdt_biu_7
Running optimization stage 1 on wdt_biu_7 .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/wdt.v":242:7:242:17|Synthesizing module wdt_regfile in library work.
Running optimization stage 1 on wdt_regfile .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/wdt.v":43:7:43:13|Synthesizing module wdt_cnt in library work.
Running optimization stage 1 on wdt_cnt .......
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/wdt.v":108:0:108:5|Pruning unused register extend. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/wdt.v":92:0:92:5|Pruning unused register ext_rise_edge. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/wdt.v":165:7:165:14|Synthesizing module wdt_isrg in library work.
@W: CG133 :"/home/master/xuantie/wujian100_open/soc/wdt.v":188:28:188:40|Object prev_zero_cnt is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on wdt_isrg .......
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/wdt.v":205:0:205:5|Pruning unused register extend. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/wdt.v":116:7:116:14|Synthesizing module wdt_isrc in library work.
Running optimization stage 1 on wdt_isrc .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/wdt.v":588:7:588:9|Synthesizing module wdt in library work.
@W: CG360 :"/home/master/xuantie/wujian100_open/soc/wdt.v":622:35:622:41|Removing wire byte_en, as there is no assignment to it.
@W: CG360 :"/home/master/xuantie/wujian100_open/soc/wdt.v":638:35:638:44|Removing wire wdt_clk_en, as there is no assignment to it.
@W: CG360 :"/home/master/xuantie/wujian100_open/soc/wdt.v":640:35:640:39|Removing wire pause, as there is no assignment to it.
Running optimization stage 1 on wdt .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/wdt.v":519:7:519:17|Synthesizing module wdt_sec_top in library work.
Running optimization stage 1 on wdt_sec_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/common.v":11:7:11:14|Synthesizing module clk_mux2 in library work.
Running optimization stage 1 on clk_mux2 .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/pwm.v":4772:7:4772:13|Synthesizing module pwm_gen in library work.
Running optimization stage 1 on pwm_gen .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/pwm.v":3113:7:3113:14|Synthesizing module pwm_ctrl in library work.
Running optimization stage 1 on pwm_ctrl .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1147:7:1147:15|Synthesizing module pwm_apbif in library work.
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1763:16:1763:25|No assignment to bit 1 of int_pwmic1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1763:16:1763:25|No assignment to bit 2 of int_pwmic1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1763:16:1763:25|No assignment to bit 3 of int_pwmic1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1763:16:1763:25|No assignment to bit 4 of int_pwmic1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1763:16:1763:25|No assignment to bit 5 of int_pwmic1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1763:16:1763:25|No assignment to bit 6 of int_pwmic1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1763:16:1763:25|No assignment to bit 7 of int_pwmic1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1763:16:1763:25|No assignment to bit 14 of int_pwmic1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1763:16:1763:25|No assignment to bit 15 of int_pwmic1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1763:16:1763:25|No assignment to bit 22 of int_pwmic1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1763:16:1763:25|No assignment to bit 23 of int_pwmic1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1764:16:1764:25|No assignment to bit 6 of int_pwmic2
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1764:16:1764:25|No assignment to bit 7 of int_pwmic2
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1764:16:1764:25|No assignment to bit 14 of int_pwmic2
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1764:16:1764:25|No assignment to bit 15 of int_pwmic2
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1765:16:1765:28|No assignment to bit 1 of int_pwminten1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1765:16:1765:28|No assignment to bit 2 of int_pwminten1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1765:16:1765:28|No assignment to bit 3 of int_pwminten1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1765:16:1765:28|No assignment to bit 4 of int_pwminten1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1765:16:1765:28|No assignment to bit 5 of int_pwminten1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1765:16:1765:28|No assignment to bit 6 of int_pwminten1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1765:16:1765:28|No assignment to bit 7 of int_pwminten1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1765:16:1765:28|No assignment to bit 14 of int_pwminten1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1765:16:1765:28|No assignment to bit 15 of int_pwminten1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1765:16:1765:28|No assignment to bit 22 of int_pwminten1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1765:16:1765:28|No assignment to bit 23 of int_pwminten1
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1766:16:1766:28|No assignment to bit 6 of int_pwminten2
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1766:16:1766:28|No assignment to bit 7 of int_pwminten2
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1766:16:1766:28|No assignment to bit 14 of int_pwminten2
@W: CG134 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1766:16:1766:28|No assignment to bit 15 of int_pwminten2
Running optimization stage 1 on pwm_apbif .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/pwm.v":64:7:64:9|Synthesizing module pwm in library work.
Running optimization stage 1 on pwm .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5314:7:5314:17|Synthesizing module pwm_sec_top in library work.
Running optimization stage 1 on pwm_sec_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/apb0_sub_top.v":11:7:11:18|Synthesizing module apb0_sub_top in library work.
Running optimization stage 1 on apb0_sub_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/apb1.v":83:7:83:21|Synthesizing module apb1_state_ctrl in library work.
Running optimization stage 1 on apb1_state_ctrl .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/apb1.v":11:7:11:19|Synthesizing module apb1_leaf_mux in library work.
Running optimization stage 1 on apb1_leaf_mux .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/apb1.v":357:8:357:20|Synthesizing module csky_apb1_top in library work.
Running optimization stage 1 on csky_apb1_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim1.v":92:7:92:18|Synthesizing module tim1_tim_top in library work.
Running optimization stage 1 on tim1_tim_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim1.v":11:7:11:18|Synthesizing module tim1_sec_top in library work.
Running optimization stage 1 on tim1_sec_top .......
@N: CG364 :"/home/master/xuantie/wujian100_open/soc/tim3.v":93:7:93:18|Synthesizing module tim3_tim_top in library work.
Running optimization stage 1 on tim3_tim_top .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synlog/wujian100_open_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on tim3_sec_top .......
Running optimization stage 1 on tim5_tim_top .......
Running optimization stage 1 on tim5_sec_top .......
Running optimization stage 1 on tim7_tim_top .......
Running optimization stage 1 on tim7_sec_top .......
Running optimization stage 1 on usi1_sec_top .......
Running optimization stage 1 on apb1_sub_top .......
Running optimization stage 1 on pdu_top .......
Running optimization stage 1 on cr_ifu_ibusif .......
@N: CL189 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9615:0:9615:5|Register bit ibus_prot_reg[0] is always 0.
@W: CL260 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9615:0:9615:5|Pruning register bit 0 of ibus_prot_reg[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9319:17:9319:25|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9356:21:9356:33|Removing redundant assignment.
Running optimization stage 1 on cr_ifu_ibuf_entry .......
Running optimization stage 1 on cr_ifu_ibuf .......
Running optimization stage 1 on cr_ifu_ifdp .......
Running optimization stage 1 on cr_ifu_ifctrl .......
Running optimization stage 1 on cr_ifu_randclk .......
Running optimization stage 1 on cr_ifu_top .......
Running optimization stage 1 on cr_iu_decd .......
Running optimization stage 1 on cr_iu_gated_clk_reg .......
Running optimization stage 1 on cr_iu_gated_clk_reg_timing .......
Running optimization stage 1 on cr_iu_oper_gpr .......
Running optimization stage 1 on cr_iu_oper .......
Running optimization stage 1 on cr_iu_alu .......
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":13006:15:13006:21|Removing redundant assignment.
Running optimization stage 1 on cr_iu_mad .......
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12997:0:12997:5|Pruning unused register mad_neg. Make sure that there are no unused intermediate registers.
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":13100:0:13100:5|Optimizing register bit cur_st[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":13100:0:13100:5|Pruning register bit 2 of cur_st[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 1 on cr_iu_branch .......
Running optimization stage 1 on cr_iu_special .......
Running optimization stage 1 on cr_iu_rbus .......
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":15396:19:15396:29|Removing redundant assignment.
Running optimization stage 1 on cr_iu_retire .......
Running optimization stage 1 on cr_iu_wb .......
Running optimization stage 1 on cr_iu_pcgen .......
Running optimization stage 1 on cr_iu_vector .......
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":17243:0:17243:5|Optimizing register bit cur_state[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":17243:0:17243:5|Pruning register bit 3 of cur_state[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 1 on cr_iu_ctrl .......
Running optimization stage 1 on cr_iu_randclk .......
Running optimization stage 1 on cr_iu_hs_split .......
Running optimization stage 1 on cr_iu_top .......
Running optimization stage 1 on cr_lsu_dp .......
Running optimization stage 1 on cr_lsu_ctrl .......
Running optimization stage 1 on cr_lsu_randclk .......
Running optimization stage 1 on cr_lsu_unalign .......
Running optimization stage 1 on cr_lsu_top .......
Running optimization stage 1 on cr_cp0_iui .......
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6579:15:6579:21|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6670:14:6670:19|Removing redundant assignment.
Running optimization stage 1 on cr_cp0_oreg .......
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6867:12:6867:15|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6877:12:6877:15|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6885:12:6885:15|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6909:11:6909:13|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6923:12:6923:15|Removing redundant assignment.
Running optimization stage 1 on cr_cp0_status .......
@W: CL113 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6880:0:6880:5|Feedback mux created for signal mprv. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6880:0:6880:5|All reachable assignments to mprv assign 0, register removed by optimization
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6887:0:6887:5|Optimizing register bit pm[0] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6887:0:6887:5|Optimizing register bit pm[1] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6887:0:6887:5|Pruning unused register pm[1:0]. Make sure that there are no unused intermediate registers.
Running optimization stage 1 on cr_cp0_lpmd .......
Running optimization stage 1 on cr_cp0_randclk .......
Running optimization stage 1 on cr_cp0_top .......
Running optimization stage 1 on cr_core .......
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":945:25:945:41|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":955:24:955:39|Removing redundant assignment.
Running optimization stage 1 on cr_bmu_dbus_if .......
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":964:0:964:5|Optimizing register bit cross_cur_st[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":964:0:964:5|Pruning register bit 2 of cross_cur_st[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1360:20:1360:31|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1387:21:1387:33|Removing redundant assignment.
Running optimization stage 1 on cr_bmu_ibus_if .......
Running optimization stage 1 on cr_bmu_top .......
Running optimization stage 1 on cr_ahbl_req_arb .......
Running optimization stage 1 on cr_ahbl_if .......
Running optimization stage 1 on cr_sahbl_top .......
Running optimization stage 1 on cr_iahbl_top .......
Running optimization stage 1 on cr_sys_io .......
Running optimization stage 1 on cr_core_top .......
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20683:11:20683:13|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20737:14:20737:19|Removing redundant assignment.
Running optimization stage 1 on A186a0 .......
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20838:11:20838:13|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20860:14:20860:19|Removing redundant assignment.
Running optimization stage 1 on A15 .......
Running optimization stage 1 on A1867b .......
Running optimization stage 1 on A45 .......
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21646:25:21646:41|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21657:14:21657:19|Removing redundant assignment.
Running optimization stage 1 on A1862c .......
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22281:19:22281:21|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22282:22:22282:27|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22302:16:22302:18|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22303:14:22303:16|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22304:20:22304:25|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22305:16:22305:18|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22342:14:22342:19|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22352:11:22352:13|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22362:14:22362:19|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22385:14:22385:19|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22396:11:22396:13|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22407:14:22407:19|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22418:14:22418:19|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22429:11:22429:13|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22445:16:22445:21|Removing redundant assignment.
Running optimization stage 1 on A7f .......
@W: CL265 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22108:0:22108:5|Removing unused bit 1 of A1861e[1:0]. Either assign all bits or reduce the width of the signal.
Running optimization stage 1 on A10a .......
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21478:14:21478:19|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21512:14:21512:19|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21523:11:21523:13|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21533:14:21533:19|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21572:11:21572:13|Removing redundant assignment.
Running optimization stage 1 on A1864d .......
Running optimization stage 1 on A15e .......
Running optimization stage 1 on cr_had_top .......
Running optimization stage 1 on cr_clk_top .......
Running optimization stage 1 on cr_rst_top .......
Running optimization stage 1 on cr_clkrst_top .......
Running optimization stage 1 on cr_tcipif_behavior_bus .......
@N: CL189 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20180:0:20180:5|Register bit xx_tcip_grant is always 0.
Running optimization stage 1 on cr_tcipif_dummy_bus .......
Running optimization stage 1 on cr_clic_reg_if .......
Running optimization stage 1 on cr_clic_arb .......
@W: CL271 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2209:0:2209:5|Pruning unused bits 5 to 4 of nlbits_7[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2209:0:2209:5|Optimizing register bit nmbits[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2209:0:2209:5|Optimizing register bit nmbits[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2209:0:2209:5|Optimizing register bit nlbits[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2209:0:2209:5|Optimizing register bit nlbits[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2209:0:2209:5|Pruning unused register nmbits[1:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2209:0:2209:5|Pruning register bits 3 to 2 of nlbits[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2448:18:2448:27|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2475:19:2475:29|Removing redundant assignment.
Running optimization stage 1 on cr_clic_kid .......
Running optimization stage 1 on cr_clic_top .......
@W: CL168 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":3275:13:3275:31|Removing instance x_cr_clic_kid_dummy because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 1 on cr_pwrm_top_dummy .......
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":5497:14:5497:19|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":5498:19:5498:29|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":5508:18:5508:27|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":5522:18:5522:27|Removing redundant assignment.
@N: CG179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":5599:19:5599:29|Removing redundant assignment.
Running optimization stage 1 on cr_coretim_top .......
Running optimization stage 1 on cr_tcipif_top .......
Running optimization stage 1 on E902_20191018 .......
Running optimization stage 1 on core_top .......
@W: CL169 :"/home/master/xuantie/wujian100_open/soc/core_top.v":466:0:466:5|Pruning unused register cpu_pmu_srst_b. Make sure that there are no unused intermediate registers.
Running optimization stage 1 on sms_sms_ahbs_bk2 .......
@W: CL279 :"/home/master/xuantie/wujian100_open/soc/sms.v":316:0:316:5|Pruning register bits 15 to 2 of harb_xx_haddr_r[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG1283 :"/home/master/xuantie/wujian100_open/soc/sms.v":602:43:602:54|Type of parameter MEMDEPTH on the instance x_fpga_spram is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"/home/master/xuantie/wujian100_open/soc/sim_lib/fpga_spram.v":33:40:33:57|Type of parameter MEMDEPTH on the instance x_fpga_byte0_spram is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 

	ADDRWIDTH=32'b00000000000000000000000000001110
	DATAWIDTH=32'b00000000000000000000000000001000
	MEMDEPTH=32'b00000000000000000100000000000000
   Generated name = fpga_byte_spram_14s_8s_16384s
Running optimization stage 1 on fpga_byte_spram_14s_8s_16384s .......
@N: CL134 :"/home/master/xuantie/wujian100_open/soc/sim_lib/fpga_byte_spram.v":35:0:35:5|Found RAM mem, depth=16384, width=8
@W: CG1283 :"/home/master/xuantie/wujian100_open/soc/sim_lib/fpga_spram.v":42:40:42:57|Type of parameter MEMDEPTH on the instance x_fpga_byte1_spram is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"/home/master/xuantie/wujian100_open/soc/sim_lib/fpga_spram.v":51:40:51:57|Type of parameter MEMDEPTH on the instance x_fpga_byte2_spram is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"/home/master/xuantie/wujian100_open/soc/sim_lib/fpga_spram.v":60:40:60:57|Type of parameter MEMDEPTH on the instance x_fpga_byte3_spram is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 

	DATAWIDTH=32'b00000000000000000000000000100000
	ADDRWIDTH=32'b00000000000000000000000000001110
	MEMDEPTH=32'b00000000000000000100000000000000
   Generated name = fpga_spram_32s_14s_16384s
Running optimization stage 1 on fpga_spram_32s_14s_16384s .......
Running optimization stage 1 on sms_sram_bk2 .......
Running optimization stage 1 on sms_bank_64k_top .......
Running optimization stage 1 on sms_top .......
Running optimization stage 1 on smu_top .......
Running optimization stage 1 on retu_top .......
Running optimization stage 1 on PAD_OSC_IO .......
Running optimization stage 1 on PAD_DIG_IO .......
Running optimization stage 1 on wujian100_open_top .......
Running optimization stage 2 on wujian100_open_top .......
Running optimization stage 2 on PAD_DIG_IO .......
Running optimization stage 2 on PAD_OSC_IO .......
Running optimization stage 2 on retu_top .......
Running optimization stage 2 on smu_top .......
Running optimization stage 2 on sms_top .......
Running optimization stage 2 on sms_bank_64k_top .......
Running optimization stage 2 on sms_sram_bk2 .......
Running optimization stage 2 on fpga_spram_32s_14s_16384s .......
Running optimization stage 2 on fpga_byte_spram_14s_8s_16384s .......
Running optimization stage 2 on sms_sms_ahbs_bk2 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/sms.v":214:16:214:28|Input port bits 31 to 16 of harb_xx_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/sms.v":217:16:217:29|Input port bit 0 of harb_xx_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/sms.v":223:16:223:24|Input mem_hprot is unused.
Running optimization stage 2 on core_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/core_top.v":117:16:117:25|Input bist0_mode is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/core_top.v":124:16:124:35|Input hmain0_cpu_m1_hrdata is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/core_top.v":125:16:125:35|Input hmain0_cpu_m1_hready is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/core_top.v":126:16:126:34|Input hmain0_cpu_m1_hresp is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/core_top.v":149:16:149:22|Input scan_en is unused.
Running optimization stage 2 on E902_20191018 .......
Running optimization stage 2 on cr_tcipif_top .......
Running optimization stage 2 on cr_coretim_top .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":5370:16:5370:34|Input port bits 15 to 8 of tcipif_coretim_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":5370:16:5370:34|Input port bits 1 to 0 of tcipif_coretim_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":5372:16:5372:35|Input port bits 31 to 24 of tcipif_coretim_wdata[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on cr_pwrm_top_dummy .......
Running optimization stage 2 on cr_clic_top .......
Running optimization stage 2 on cr_clic_kid .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2341:15:2341:31|Input port bits 4 to 0 of intcfg_updt_value[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2338:15:2338:29|Input ctl_xx_prot_sec is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2340:15:2340:30|Input int_sec_updt_val is unused.
Running optimization stage 2 on cr_clic_arb .......
@W: CL279 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2277:0:2277:5|Pruning register bits 9 to 7 of clic_pad_int_id[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2277:0:2277:5|Pruning register bits 4 to 1 of clic_pad_int_il[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2277:0:2277:5|Pruning register bit 1 of clic_pad_int_priv[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1989:16:1989:39|Input port bits 7 to 3 of ctrl_xx_cliccfg_updt_val[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1972:16:1972:31|Input ctrl_arb_int_sec is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1974:16:1974:35|Input ctrl_arb_prio10_mask is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1975:16:1975:35|Input ctrl_arb_prio11_mask is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1976:16:1976:35|Input ctrl_arb_prio12_mask is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1977:16:1977:35|Input ctrl_arb_prio13_mask is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1978:16:1978:35|Input ctrl_arb_prio14_mask is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1979:16:1979:35|Input ctrl_arb_prio15_mask is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1987:16:1987:34|Input ctrl_arb_prio8_mask is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1988:16:1988:34|Input ctrl_arb_prio9_mask is unused.
Running optimization stage 2 on cr_clic_reg_if .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2635:17:2635:32|Input port bits 15 to 12 of tcipif_clic_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on cr_tcipif_dummy_bus .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20252:16:20252:35|Input bmu_tcipif_ibus_addr is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20254:16:20254:36|Input bmu_tcipif_ibus_write is unused.
Running optimization stage 2 on cr_tcipif_behavior_bus .......
Running optimization stage 2 on cr_clkrst_top .......
Running optimization stage 2 on cr_rst_top .......
Running optimization stage 2 on cr_clk_top .......
Running optimization stage 2 on cr_had_top .......
Running optimization stage 2 on A15e .......
Running optimization stage 2 on A1864d .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21271:16:21271:21|Input A18551 is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21272:16:21272:19|Input A151 is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21273:16:21273:21|Input A18550 is unused.
Running optimization stage 2 on A10a .......
Running optimization stage 2 on A7f .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21740:16:21740:33|Input port bits 31 to 28 of cp0_had_cpuid_idx0[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21740:16:21740:33|Input port bits 25 to 0 of cp0_had_cpuid_idx0[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21743:16:21743:34|Input port bits 31 to 30 of cp0_had_mcause_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21743:16:21743:34|Input port bits 25 to 24 of cp0_had_mcause_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21743:16:21743:34|Input port bits 15 to 0 of cp0_had_mcause_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21763:16:21763:34|Input port bit 0 of iu_had_xx_retire_pc[31:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21741:16:21741:31|Input cp0_had_int_exit is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21759:16:21759:41|Input iu_had_retire_with_had_int is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21769:16:21769:30|Input tcipif_had_addr is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21771:16:21771:31|Input tcipif_had_wdata is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21772:16:21772:31|Input tcipif_had_write is unused.
Running optimization stage 2 on A1862c .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21601:15:21601:31|Input pad_had_jdb_req_b is unused.
Running optimization stage 2 on A45 .......
Running optimization stage 2 on A1867b .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20958:16:20958:21|Input port bits 8 to 5 of A18553[8:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20940:16:20940:35|Input iu_had_chgflw_dst_pc is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20941:16:20941:32|Input iu_had_chgflw_vld is unused.
Running optimization stage 2 on A15 .......
Running optimization stage 2 on A186a0 .......
Running optimization stage 2 on cr_core_top .......
Running optimization stage 2 on cr_sys_io .......
Running optimization stage 2 on cr_iahbl_top .......
Running optimization stage 2 on cr_sahbl_top .......
Running optimization stage 2 on cr_ahbl_if .......
Running optimization stage 2 on cr_ahbl_req_arb .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":510:16:510:22|Input cpu_sec is unused.
Running optimization stage 2 on cr_bmu_top .......
Running optimization stage 2 on cr_bmu_ibus_if .......
Running optimization stage 2 on cr_bmu_dbus_if .......
Running optimization stage 2 on cr_core .......
Running optimization stage 2 on cr_cp0_top .......
Running optimization stage 2 on cr_cp0_randclk .......
Running optimization stage 2 on cr_cp0_lpmd .......
@W: CL260 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6142:0:6142:5|Pruning register bit 1 of lpmd_b[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on cr_cp0_status .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6765:16:6765:27|Input port bits 29 to 28 of iui_oreg_rs1[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6765:16:6765:27|Input port bits 26 to 24 of iui_oreg_rs1[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6765:16:6765:27|Input port bits 15 to 10 of iui_oreg_rs1[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6755:16:6755:29|Input iu_yy_xx_dbgon is unused.
Running optimization stage 2 on cr_cp0_oreg .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6270:16:6270:31|Input sysio_cp0_bigend is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6271:16:6271:33|Input sysio_cp0_clkratio is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6272:16:6272:34|Input sysio_cp0_endian_v2 is unused.
Running optimization stage 2 on cr_cp0_iui .......
Running optimization stage 2 on cr_lsu_top .......
Running optimization stage 2 on cr_lsu_unalign .......
Running optimization stage 2 on cr_lsu_randclk .......
Running optimization stage 2 on cr_lsu_ctrl .......
Running optimization stage 2 on cr_lsu_dp .......
Running optimization stage 2 on cr_iu_top .......
Running optimization stage 2 on cr_iu_hs_split .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12583:16:12583:35|Input iu_hs_split_ex_stall is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12584:16:12584:33|Input iu_ifu_spcu_int_en is unused.
Running optimization stage 2 on cr_iu_randclk .......
Running optimization stage 2 on cr_iu_ctrl .......
Running optimization stage 2 on cr_iu_vector .......
Running optimization stage 2 on cr_iu_pcgen .......
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":14115:16:14115:34|Input port bit 0 of ifu_iu_xx_ibus_data[31:0] is unused

Running optimization stage 2 on cr_iu_wb .......
Running optimization stage 2 on cr_iu_retire .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":14877:16:14877:35|Input had_iu_bkpt_trace_en is unused.
Running optimization stage 2 on cr_iu_rbus .......
Running optimization stage 2 on cr_iu_special .......
Running optimization stage 2 on cr_iu_branch .......
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":10931:16:10931:32|Input port bit 0 of lsu_iu_branch_rst[31:0] is unused

Running optimization stage 2 on cr_iu_mad .......
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12674:17:12674:30|Input port bit 31 of lsu_iu_mad_buf[31:0] is unused

Running optimization stage 2 on cr_iu_alu .......
Running optimization stage 2 on cr_iu_oper .......
Running optimization stage 2 on cr_iu_oper_gpr .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":13465:16:13465:42|Input port bits 20 to 17 of randclk_oper_gpr_mod_en_w32[20:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":13465:16:13465:42|Input port bit 2 of randclk_oper_gpr_mod_en_w32[20:0] is unused

@W: CL247 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":13465:16:13465:42|Input port bit 0 of randclk_oper_gpr_mod_en_w32[20:0] is unused

Running optimization stage 2 on cr_iu_gated_clk_reg_timing .......
Running optimization stage 2 on cr_iu_gated_clk_reg .......
Running optimization stage 2 on cr_iu_decd .......
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":11490:16:11490:34|Input port bit 0 of branch_pcgen_add_pc[30:0] is unused

Running optimization stage 2 on cr_ifu_top .......
Running optimization stage 2 on cr_ifu_randclk .......
Running optimization stage 2 on cr_ifu_ifctrl .......
Running optimization stage 2 on cr_ifu_ifdp .......
Running optimization stage 2 on cr_ifu_ibuf .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":8450:16:8450:41|Input ifctrl_ibuf_inst_pipe_down is unused.
Running optimization stage 2 on cr_ifu_ibuf_entry .......
@N: CL189 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9323:0:9323:5|Register bit entry_inst[16] is always 0.
@W: CL260 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9323:0:9323:5|Pruning register bit 16 of entry_inst[16:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on cr_ifu_ibusif .......
Running optimization stage 2 on pdu_top .......
Running optimization stage 2 on apb1_sub_top .......
Running optimization stage 2 on usi1_sec_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/usi1.v":54:16:54:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/usi1.v":62:16:62:30|Input tipc_usi1_trust is unused.
Running optimization stage 2 on tim7_sec_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim7.v":38:16:38:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim7.v":44:16:44:30|Input tipc_tim7_trust is unused.
Running optimization stage 2 on tim7_tim_top .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/tim7.v":115:16:115:20|Input port bits 31 to 8 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on tim5_sec_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim5.v":38:16:38:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim5.v":44:16:44:30|Input tipc_tim5_trust is unused.
Running optimization stage 2 on tim5_tim_top .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/tim5.v":116:16:116:20|Input port bits 31 to 8 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on tim3_sec_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim3.v":38:16:38:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim3.v":44:16:44:30|Input tipc_tim3_trust is unused.
Running optimization stage 2 on tim3_tim_top .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/tim3.v":115:16:115:20|Input port bits 31 to 8 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on tim1_sec_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim1.v":38:16:38:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim1.v":44:16:44:30|Input tipc_tim1_trust is unused.
Running optimization stage 2 on tim1_tim_top .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/tim1.v":114:16:114:20|Input port bits 31 to 8 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on csky_apb1_top .......
Running optimization stage 2 on apb1_leaf_mux .......
Running optimization stage 2 on apb1_state_ctrl .......
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/apb1.v":92:42:92:55|Input port bit 0 of i_slave_htrans[1:0] is unused

@W: CL246 :"/home/master/xuantie/wujian100_open/soc/apb1.v":95:42:95:54|Input port bits 3 to 2 of i_slave_hprot[3:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/apb1.v":94:42:94:55|Input i_slave_hburst is unused.
Running optimization stage 2 on apb0_sub_top .......
Running optimization stage 2 on pwm_sec_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5401:16:5401:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5407:16:5407:29|Input tipc_pwm_trust is unused.
Running optimization stage 2 on pwm .......
Running optimization stage 2 on pwm_apbif .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1460:16:1460:20|Input port bits 31 to 12 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/pwm.v":1460:16:1460:20|Input port bits 1 to 0 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on pwm_ctrl .......
Running optimization stage 2 on pwm_gen .......
Running optimization stage 2 on clk_mux2 .......
Running optimization stage 2 on wdt_sec_top .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/wdt.v":534:16:534:20|Input port bits 31 to 8 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/wdt.v":537:16:537:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/wdt.v":543:16:543:29|Input tipc_wdt_trust is unused.
Running optimization stage 2 on wdt .......
Running optimization stage 2 on wdt_isrc .......
Running optimization stage 2 on wdt_isrg .......
Running optimization stage 2 on wdt_cnt .......
Running optimization stage 2 on wdt_regfile .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/wdt.v":254:45:254:51|Input port bits 31 to 8 of ipwdata[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on wdt_biu_7 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/wdt.v":19:43:19:47|Input port bits 1 to 0 of paddr[7:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on apb_dummy_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":23:16:23:20|Input paddr is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":24:16:24:19|Input pclk is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":25:16:25:22|Input penable is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":26:16:26:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":27:16:27:19|Input psel is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":28:16:28:21|Input pwdata is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":29:16:29:21|Input pwrite is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":30:16:30:22|Input presetn is unused.
Running optimization stage 2 on usi2_sec_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/usi1.v":205:16:205:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/usi1.v":213:16:213:30|Input tipc_usi2_trust is unused.
Running optimization stage 2 on usi0_sec_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3808:16:3808:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3816:16:3816:30|Input tipc_usi0_trust is unused.
Running optimization stage 2 on usi_top .......
Running optimization stage 2 on sync_fifo_16x16 .......
Running optimization stage 2 on apb_if .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/usi0.v":161:16:161:20|Input port bits 31 to 12 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/usi0.v":164:16:164:21|Input port bits 31 to 24 of pwdata[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on sdata_if .......
Running optimization stage 2 on spi .......
Running optimization stage 2 on i2c_top .......
Running optimization stage 2 on i2cs .......
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1664:16:1664:26|Input port bit 2 of i2c_intr_en[3:0] is unused

Running optimization stage 2 on i2cm .......
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/usi0.v":654:16:654:26|Input port bit 3 of i2c_intr_en[4:0] is unused

Running optimization stage 2 on uart .......
Running optimization stage 2 on tim6_sec_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim6.v":38:16:38:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim6.v":44:16:44:30|Input tipc_tim6_trust is unused.
Running optimization stage 2 on tim6_tim_top .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/tim6.v":115:16:115:20|Input port bits 31 to 8 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on tim4_sec_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim4.v":38:16:38:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim4.v":44:16:44:30|Input tipc_tim4_trust is unused.
Running optimization stage 2 on tim4_tim_top .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/tim4.v":115:16:115:20|Input port bits 31 to 8 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on tim2_sec_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim2.v":38:16:38:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim2.v":44:16:44:30|Input tipc_tim2_trust is unused.
Running optimization stage 2 on tim2_tim_top .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/tim2.v":116:16:116:20|Input port bits 31 to 8 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on tim0_sec_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim.v":38:16:38:20|Input pprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim.v":44:16:44:30|Input tipc_tim0_trust is unused.
Running optimization stage 2 on tim_top .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/tim.v":694:16:694:20|Input port bits 31 to 8 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on timers_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/tim.v":573:48:573:56|Input scan_mode is unused.
Running optimization stage 2 on timers_frc_32_1 .......
Running optimization stage 2 on timers_apbif .......
Running optimization stage 2 on csky_apb0_top .......
Running optimization stage 2 on apb0_leaf_mux .......
Running optimization stage 2 on apb0_state_ctrl .......
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/apb0.v":92:42:92:55|Input port bit 0 of i_slave_htrans[1:0] is unused

@W: CL246 :"/home/master/xuantie/wujian100_open/soc/apb0.v":95:42:95:54|Input port bits 3 to 2 of i_slave_hprot[3:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/apb0.v":94:42:94:55|Input i_slave_hburst is unused.
Running optimization stage 2 on ls_sub_top .......
Running optimization stage 2 on ahb_matrix_1_6_sub .......
Running optimization stage 2 on afifo_35x2 .......
Running optimization stage 2 on afifo_77x2 .......
Running optimization stage 2 on ahb_matrix_1_6_sub_dec .......
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/matrix.v":557:16:557:23|Input port bit 0 of m_htrans[1:0] is unused

Running optimization stage 2 on ahb_matrix_top .......
Running optimization stage 2 on dmac_top .......
Running optimization stage 2 on ch_ctrl .......
Running optimization stage 2 on fsmc .......
Running optimization stage 2 on arb_ctrl .......
Running optimization stage 2 on hpchn_decd .......
Running optimization stage 2 on chntrg_latch .......
Running optimization stage 2 on reg_ctrl .......
Running optimization stage 2 on chregc15 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":7209:16:7209:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":7212:16:7212:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":7210:16:7210:22|Input s_hprot is unused.
Running optimization stage 2 on chregc14 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":6613:16:6613:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":6616:16:6616:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":6614:16:6614:22|Input s_hprot is unused.
Running optimization stage 2 on chregc13 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":6017:16:6017:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":6020:16:6020:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":6018:16:6018:22|Input s_hprot is unused.
Running optimization stage 2 on chregc12 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":5421:16:5421:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":5424:16:5424:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":5422:16:5422:22|Input s_hprot is unused.
Running optimization stage 2 on chregc11 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":4825:16:4825:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":4828:16:4828:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":4826:16:4826:22|Input s_hprot is unused.
Running optimization stage 2 on chregc10 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":4229:16:4229:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":4232:16:4232:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":4230:16:4230:22|Input s_hprot is unused.
Running optimization stage 2 on chregc9 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":12573:16:12573:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":12576:16:12576:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":12574:16:12574:22|Input s_hprot is unused.
Running optimization stage 2 on chregc8 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":11977:16:11977:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":11980:16:11980:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":11978:16:11978:22|Input s_hprot is unused.
Running optimization stage 2 on chregc7 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":11381:16:11381:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":11384:16:11384:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":11382:16:11382:22|Input s_hprot is unused.
Running optimization stage 2 on chregc6 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":10785:16:10785:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":10788:16:10788:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":10786:16:10786:22|Input s_hprot is unused.
Running optimization stage 2 on chregc5 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":10189:16:10189:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":10192:16:10192:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":10190:16:10190:22|Input s_hprot is unused.
Running optimization stage 2 on chregc4 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":9593:16:9593:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":9596:16:9596:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":9594:16:9594:22|Input s_hprot is unused.
Running optimization stage 2 on chregc3 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":8997:16:8997:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":9000:16:9000:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":8998:16:8998:22|Input s_hprot is unused.
Running optimization stage 2 on chregc2 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":8401:16:8401:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":8404:16:8404:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":8402:16:8402:22|Input s_hprot is unused.
Running optimization stage 2 on chregc1 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":7805:16:7805:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":7808:16:7808:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":7806:16:7806:22|Input s_hprot is unused.
Running optimization stage 2 on chregc0 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":3633:16:3633:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":3636:16:3636:23|Input port bit 0 of s_htrans[1:0] is unused

@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":3634:16:3634:22|Input s_hprot is unused.
Running optimization stage 2 on gbregc .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":16041:16:16041:22|Input port bits 31 to 10 of s_haddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/master/xuantie/wujian100_open/soc/dmac.v":16044:16:16044:23|Input port bit 0 of s_htrans[1:0] is unused

@W: CL246 :"/home/master/xuantie/wujian100_open/soc/dmac.v":16045:16:16045:23|Input port bits 31 to 1 of s_hwdata[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dmac.v":16042:16:16042:22|Input s_hprot is unused.
Running optimization stage 2 on bmux_ctrl .......
Running optimization stage 2 on ahb_dummy_top .......
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":51:16:51:20|Input haddr is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":52:16:52:19|Input hclk is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":53:16:53:20|Input hprot is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":54:16:54:21|Input hrst_b is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":55:16:55:19|Input hsel is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":56:16:56:20|Input hsize is unused.
@N: CL159 :"/home/master/xuantie/wujian100_open/soc/dummy.v":57:16:57:21|Input htrans is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synlog/wujian100_open_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on ahbm_dummy_top .......
Running optimization stage 2 on ahb_matrix_7_12_main .......
Running optimization stage 2 on ahb_matrix_7_12_arb .......
Running optimization stage 2 on ahb_matrix_7_12_dec .......
Running optimization stage 2 on aou_top .......
Running optimization stage 2 on rtc0_sec_top .......
Running optimization stage 2 on rtc_aou_top .......
Running optimization stage 2 on rtc_aou_apbif .......
Running optimization stage 2 on rtc_clk_div .......
Running optimization stage 2 on rtc_ig .......
Running optimization stage 2 on rtc_cnt .......
Running optimization stage 2 on rtc_pdu_top .......
Running optimization stage 2 on rtc_clr_sync .......
Running optimization stage 2 on rtc_cdr_sync .......
Running optimization stage 2 on rtc_pdu_apbif .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/rtc.v":729:16:729:20|Input port bits 31 to 6 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/rtc.v":729:16:729:20|Input port bits 1 to 0 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on gated_clk_cell .......
Running optimization stage 2 on gpio0_sec_top .......
Running optimization stage 2 on gpio0 .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/gpio0.v":37:16:37:20|Input port bits 31 to 7 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on gpio_top .......
Running optimization stage 2 on gpio_ctrl .......
Running optimization stage 2 on gpio_apbif .......
@W: CL246 :"/home/master/xuantie/wujian100_open/soc/gpio0.v":194:31:194:35|Input port bits 1 to 0 of paddr[6:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on pmu_dummy_top .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synwork/layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 226MB peak: 226MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 19 10:13:37 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R)
Build: Q-2020.03
Install: /export/SoftWare/Synopsys/fpga/Q-2020.03
OS: CentOS Linux 7 (Core)
Hostname: icpc
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Implementation : wujian100_open_200t_3b_rev
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 033R, Built Feb 28 2020 14:30:33, @990137

@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 211MB peak: 211MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 19 10:13:37 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synwork/wujian100_open_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 55MB peak: 55MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 19 10:13:37 2024

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"/home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synlog/wujian100_open_multi_srs_gen.srr"
Premap Report

# Tue Nov 19 10:13:38 2024


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R)
Build: Q-2020.03
Install: /export/SoftWare/Synopsys/fpga/Q-2020.03
OS: CentOS Linux 7 (Core)
Hostname: icpc
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Implementation : wujian100_open_200t_3b_rev
Synopsys Xilinx Technology Pre-mapping, Version map202003syn, Build 034R, Built Feb 28 2020 14:35:13, @990137


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 228MB peak: 228MB)

Reading constraint file: /home/master/xuantie/wujian100_open/fpga/synplify/FDC_constraints/wujian100_open_200t_3b_rev/wujian100_open_200t_3b_translated.fdc
@L: /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open_scck.rpt 
See clock summary report "/home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 373MB peak: 373MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 373MB peak: 373MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 376MB peak: 376MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 378MB peak: 378MB)

@W: MO112 :"/home/master/xuantie/wujian100_open/soc/sim_lib/PAD_DIG_IO.v":26:13:26:28|Deleting tristate instance un1_PAD_46 (in view: work.wujian100_open_top(verilog)) on net PAD_PWM_FAULT (in view: work.wujian100_open_top(verilog)) because its enable is connected to 0.
@W: MO112 :"/home/master/xuantie/wujian100_open/soc/sim_lib/PAD_DIG_IO.v":26:13:26:28|Deleting tristate instance un1_PAD_33 (in view: work.wujian100_open_top(verilog)) on net PAD_MCURST (in view: work.wujian100_open_top(verilog)) because its enable is connected to 0.
@W: MO112 :"/home/master/xuantie/wujian100_open/soc/sim_lib/PAD_DIG_IO.v":26:13:26:28|Deleting tristate instance un1_PAD_31 (in view: work.wujian100_open_top(verilog)) on net PAD_JTAG_TCLK (in view: work.wujian100_open_top(verilog)) because its enable is connected to 0.
@W: MO156 :"/home/master/xuantie/wujian100_open/soc/matrix.v":75:4:75:9|RAM mem[34:0] removed due to constant propagation. 
@W: MO156 :"/home/master/xuantie/wujian100_open/soc/matrix.v":303:4:303:9|RAM mem[76:0] removed due to constant propagation. 
@W: MO129 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9615:0:9615:5|Sequential instance x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibusif.ibus_prot_reg[1] is reduced to a combinational gate by constant propagation.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/rtc.v":892:16:892:23|Removing instance gatecell (in view: work.rtc_pdu_apbif(verilog)) of type view:work.gated_clk_cell_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/rtc.v":409:16:409:23|Removing instance gatecell (in view: work.rtc_cdr_sync(verilog)) of type view:work.gated_clk_cell_1(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/rtc.v":510:16:510:23|Removing instance gatecell (in view: work.rtc_clr_sync(verilog)) of type view:work.gated_clk_cell_2(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/rtc.v":469:16:469:25|Removing instance x_gatecell (in view: work.rtc_clk_div(verilog)) of type view:work.gated_clk_cell_3(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/rtc.v":197:16:197:23|Removing instance gatecell (in view: work.rtc_aou_apbif(verilog)) of type view:work.gated_clk_cell_4(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/ahb_matrix_top.v":780:16:780:33|Removing instance x_main_mdummy_top0 (in view: work.ahb_matrix_top(verilog)) of type view:work.ahbm_dummy_top_2(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/ahb_matrix_top.v":795:16:795:33|Removing instance x_main_mdummy_top1 (in view: work.ahb_matrix_top(verilog)) of type view:work.ahbm_dummy_top_1(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/ahb_matrix_top.v":810:16:810:33|Removing instance x_main_mdummy_top2 (in view: work.ahb_matrix_top(verilog)) of type view:work.ahbm_dummy_top_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/ahb_matrix_top.v":825:15:825:35|Removing instance x_main_imemdummy_top0 (in view: work.ahb_matrix_top(verilog)) of type view:work.ahb_dummy_top_5(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/ahb_matrix_top.v":840:15:840:35|Removing instance x_main_dmemdummy_top0 (in view: work.ahb_matrix_top(verilog)) of type view:work.ahb_dummy_top_4(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/ahb_matrix_top.v":855:15:855:31|Removing instance x_main_dummy_top0 (in view: work.ahb_matrix_top(verilog)) of type view:work.ahb_dummy_top_3(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/ahb_matrix_top.v":977:15:977:31|Removing instance x_main_dummy_top1 (in view: work.ahb_matrix_top(verilog)) of type view:work.ahb_dummy_top_2(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/ahb_matrix_top.v":992:15:992:31|Removing instance x_main_dummy_top2 (in view: work.ahb_matrix_top(verilog)) of type view:work.ahb_dummy_top_1(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/ahb_matrix_top.v":1007:15:1007:31|Removing instance x_main_dummy_top3 (in view: work.ahb_matrix_top(verilog)) of type view:work.ahb_dummy_top_0(verilog) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing sequential instance m_hwdata_d[31:0] (in view: work.ahb_matrix_1_6_sub_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":282:3:282:8|Removing sequential instance grey_wr_ptr[1:0] (in view: work.afifo_77x2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":282:3:282:8|Removing sequential instance wr_ptr[1:0] (in view: work.afifo_77x2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":330:3:330:8|Removing sequential instance grey_rd_ptr[1:0] (in view: work.afifo_77x2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":330:3:330:8|Removing sequential instance rd_ptr[1:0] (in view: work.afifo_77x2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":54:3:54:8|Removing sequential instance grey_wr_ptr[1:0] (in view: work.afifo_35x2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":54:3:54:8|Removing sequential instance wr_ptr[1:0] (in view: work.afifo_35x2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1793:0:1793:5|Removing sequential instance m_hwrite_d (in view: work.ahb_matrix_1_6_sub(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1793:0:1793:5|Removing sequential instance m_hprot_d[3:0] (in view: work.ahb_matrix_1_6_sub(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1793:0:1793:5|Removing sequential instance m_hburst_d[2:0] (in view: work.ahb_matrix_1_6_sub(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1793:0:1793:5|Removing sequential instance m_hsize_d[2:0] (in view: work.ahb_matrix_1_6_sub(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1793:0:1793:5|Removing sequential instance m_htrans_d[1:0] (in view: work.ahb_matrix_1_6_sub(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1793:0:1793:5|Removing sequential instance m_haddr_d[31:0] (in view: work.ahb_matrix_1_6_sub(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1770:12:1770:25|Removing instance x_sub_wr_afifo (in view: work.ahb_matrix_1_6_sub(verilog)) of type view:work.afifo_77x2(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/ls_sub_top.v":288:15:288:32|Removing instance x_lsbus_dummy_top0 (in view: work.ls_sub_top(verilog)) of type view:work.ahb_dummy_top_9(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/ls_sub_top.v":303:15:303:32|Removing instance x_lsbus_dummy_top1 (in view: work.ls_sub_top(verilog)) of type view:work.ahb_dummy_top_8(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/ls_sub_top.v":318:15:318:32|Removing instance x_lsbus_dummy_top2 (in view: work.ls_sub_top(verilog)) of type view:work.ahb_dummy_top_7(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/ls_sub_top.v":333:15:333:32|Removing instance x_lsbus_dummy_top3 (in view: work.ls_sub_top(verilog)) of type view:work.ahb_dummy_top_6(verilog) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/pwm.v":4166:0:4166:5|Removing sequential instance clkdiv_en (in view: work.pwm_ctrl(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/pwm.v":4185:16:4185:30|Removing instance x_cpu_gated_clk (in view: work.pwm_ctrl(verilog)) of type view:work.gated_clk_cell_5(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb0_sub_top.v":769:15:769:31|Removing instance x_apb0_dummy_top1 (in view: work.apb0_sub_top(verilog)) of type view:work.apb_dummy_top_7(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb0_sub_top.v":796:15:796:31|Removing instance x_apb0_dummy_top2 (in view: work.apb0_sub_top(verilog)) of type view:work.apb_dummy_top_6(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb0_sub_top.v":808:15:808:31|Removing instance x_apb0_dummy_top3 (in view: work.apb0_sub_top(verilog)) of type view:work.apb_dummy_top_5(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb0_sub_top.v":820:15:820:31|Removing instance x_apb0_dummy_top4 (in view: work.apb0_sub_top(verilog)) of type view:work.apb_dummy_top_4(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb0_sub_top.v":832:15:832:31|Removing instance x_apb0_dummy_top5 (in view: work.apb0_sub_top(verilog)) of type view:work.apb_dummy_top_3(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb0_sub_top.v":909:15:909:31|Removing instance x_apb0_dummy_top7 (in view: work.apb0_sub_top(verilog)) of type view:work.apb_dummy_top_2(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb0_sub_top.v":921:15:921:31|Removing instance x_apb0_dummy_top8 (in view: work.apb0_sub_top(verilog)) of type view:work.apb_dummy_top_1(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb0_sub_top.v":933:15:933:31|Removing instance x_apb0_dummy_top9 (in view: work.apb0_sub_top(verilog)) of type view:work.apb_dummy_top_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb1_sub_top.v":549:15:549:31|Removing instance x_apb1_dummy_top1 (in view: work.apb1_sub_top(verilog)) of type view:work.apb_dummy_top_15(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb1_sub_top.v":561:15:561:31|Removing instance x_apb1_dummy_top2 (in view: work.apb1_sub_top(verilog)) of type view:work.apb_dummy_top_14(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb1_sub_top.v":573:15:573:31|Removing instance x_apb1_dummy_top3 (in view: work.apb1_sub_top(verilog)) of type view:work.apb_dummy_top_13(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb1_sub_top.v":585:15:585:31|Removing instance x_apb1_dummy_top4 (in view: work.apb1_sub_top(verilog)) of type view:work.apb_dummy_top_12(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb1_sub_top.v":597:15:597:31|Removing instance x_apb1_dummy_top5 (in view: work.apb1_sub_top(verilog)) of type view:work.apb_dummy_top_11(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb1_sub_top.v":609:15:609:31|Removing instance x_apb1_dummy_top6 (in view: work.apb1_sub_top(verilog)) of type view:work.apb_dummy_top_10(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb1_sub_top.v":621:15:621:31|Removing instance x_apb1_dummy_top7 (in view: work.apb1_sub_top(verilog)) of type view:work.apb_dummy_top_9(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/apb1_sub_top.v":633:15:633:31|Removing instance x_apb1_dummy_top8 (in view: work.apb1_sub_top(verilog)) of type view:work.apb_dummy_top_8(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9538:16:9538:41|Removing instance x_ibus_addr_cnt_low_clkhdr (in view: work.cr_ifu_ibusif(verilog)) of type view:work.gated_clk_cell_8(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9548:16:9548:42|Removing instance x_ibus_addr_cnt_high_clkhdr (in view: work.cr_ifu_ibusif(verilog)) of type view:work.gated_clk_cell_7(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9558:16:9558:30|Removing instance x_sm_upd_clkhdr (in view: work.cr_ifu_ibusif(verilog)) of type view:work.gated_clk_cell_6(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9293:16:9293:37|Removing instance x_ibuf_data_upd_clkhdr (in view: work.cr_ifu_ibuf_entry_5(verilog)) of type view:work.gated_clk_cell_9(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9293:16:9293:37|Removing instance x_ibuf_data_upd_clkhdr (in view: work.cr_ifu_ibuf_entry_4(verilog)) of type view:work.gated_clk_cell_48_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9293:16:9293:37|Removing instance x_ibuf_data_upd_clkhdr (in view: work.cr_ifu_ibuf_entry_3(verilog)) of type view:work.gated_clk_cell_48_1(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9293:16:9293:37|Removing instance x_ibuf_data_upd_clkhdr (in view: work.cr_ifu_ibuf_entry_2(verilog)) of type view:work.gated_clk_cell_48_2(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9293:16:9293:37|Removing instance x_ibuf_data_upd_clkhdr (in view: work.cr_ifu_ibuf_entry_1(verilog)) of type view:work.gated_clk_cell_48_3(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9293:16:9293:37|Removing instance x_ibuf_data_upd_clkhdr (in view: work.cr_ifu_ibuf_entry_0(verilog)) of type view:work.gated_clk_cell_48_4(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":8637:16:8637:37|Removing instance x_ibuf_push_upd_clkhdr (in view: work.cr_ifu_ibuf(verilog)) of type view:work.gated_clk_cell_11(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":8648:16:8648:36|Removing instance x_ibuf_pop_upd_clkhdr (in view: work.cr_ifu_ibuf(verilog)) of type view:work.gated_clk_cell_10(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":10445:16:10445:24|Removing instance x_randclk (in view: work.cr_ifu_top(verilog)) of type view:work.cr_ifu_randclk(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":10285:16:10285:38|Removing instance x_gated_cpuclk_cell_ifu (in view: work.cr_ifu_top(verilog)) of type view:work.gated_clk_cell_13(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":10295:16:10295:38|Removing instance x_entry_ifu_misc_clkhdr (in view: work.cr_ifu_top(verilog)) of type view:work.gated_clk_cell_12(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_13(verilog)) of type view:work.gated_clk_cell_14(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_12(verilog)) of type view:work.gated_clk_cell_48_5(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_11(verilog)) of type view:work.gated_clk_cell_48_6(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_10(verilog)) of type view:work.gated_clk_cell_48_7(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_9(verilog)) of type view:work.gated_clk_cell_48_8(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_8(verilog)) of type view:work.gated_clk_cell_48_9(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_7(verilog)) of type view:work.gated_clk_cell_48_10(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_6(verilog)) of type view:work.gated_clk_cell_48_11(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_5(verilog)) of type view:work.gated_clk_cell_48_12(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_4(verilog)) of type view:work.gated_clk_cell_48_13(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_3(verilog)) of type view:work.gated_clk_cell_48_14(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_2(verilog)) of type view:work.gated_clk_cell_48_15(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_1(verilog)) of type view:work.gated_clk_cell_48_16(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12500:16:12500:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_0(verilog)) of type view:work.gated_clk_cell_48_17(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12551:16:12551:30|Removing instance x_reg_gated_clk (in view: work.cr_iu_gated_clk_reg_timing(verilog)) of type view:work.gated_clk_cell_15(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":12902:16:12902:30|Removing instance x_mad_gated_clk (in view: work.cr_iu_mad(verilog)) of type view:work.gated_clk_cell_18(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":13053:16:13053:37|Removing instance x_split_cnt_upd_clkhdr (in view: work.cr_iu_mad(verilog)) of type view:work.gated_clk_cell_17(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":13064:16:13064:30|Removing instance x_sm_upd_clkhdr (in view: work.cr_iu_mad(verilog)) of type view:work.gated_clk_cell_16(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":15183:16:15183:35|Removing instance x_ext_int_gated_cell (in view: work.cr_iu_retire(verilog)) of type view:work.gated_clk_cell_19(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":15172:16:15172:30|Removing instance x_dbg_gated_clk (in view: work.cr_iu_retire(verilog)) of type view:work.gated_clk_cell_20(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":17632:16:17632:29|Removing instance x_wb_gated_clk (in view: work.cr_iu_wb(verilog)) of type view:work.gated_clk_cell_23(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":17643:16:17643:43|Removing instance x_wb_data_buf_16_0_gated_clk (in view: work.cr_iu_wb(verilog)) of type view:work.gated_clk_cell_22(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":17656:16:17656:38|Removing instance x_idx_buf_3_0_gated_clk (in view: work.cr_iu_wb(verilog)) of type view:work.gated_clk_cell_21(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":14260:16:14260:32|Removing instance x_curpc_gated_clk (in view: work.cr_iu_pcgen(verilog)) of type view:work.gated_clk_cell_25(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":14273:16:14273:38|Removing instance x_curpc_30_11_gated_clk (in view: work.cr_iu_pcgen(verilog)) of type view:work.gated_clk_cell_24(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":17106:15:17106:29|Removing instance x_cr_iu_randclk (in view: work.cr_iu_top(verilog)) of type view:work.cr_iu_randclk(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":17115:16:17115:31|Removing instance x_cr_iu_hs_split (in view: work.cr_iu_top(verilog)) of type view:work.cr_iu_hs_split(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":16423:16:16423:31|Removing instance x_misc_gated_clk (in view: work.cr_iu_top(verilog)) of type view:work.gated_clk_cell_26(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":18462:16:18462:35|Removing instance x_size_buf_gated_clk (in view: work.cr_lsu_dp(verilog)) of type view:work.gated_clk_cell_28(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":18645:16:18645:33|Removing instance x_store_buffer_clk (in view: work.cr_lsu_dp(verilog)) of type view:work.gated_clk_cell_27(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":19239:16:19239:31|Removing instance x_cr_lsu_unalign (in view: work.cr_lsu_top(verilog)) of type view:work.cr_lsu_unalign(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":19236:16:19236:24|Removing instance x_randclk (in view: work.cr_lsu_top(verilog)) of type view:work.cr_lsu_randclk(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6093:16:6093:31|Removing instance x_lpmd_gated_clk (in view: work.cr_cp0_lpmd(verilog)) of type view:work.gated_clk_cell_29(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":7529:16:7529:31|Removing instance x_cr_cp0_randclk (in view: work.cr_cp0_top(verilog)) of type view:work.cr_cp0_randclk(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":7313:16:7313:35|Removing instance x_psr_lpmd_gated_clk (in view: work.cr_cp0_top(verilog)) of type view:work.gated_clk_cell_30(verilog) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":948:0:948:5|Removing sequential instance iahbl_lrw_hit_ff (in view: work.cr_bmu_dbus_if(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1794:16:1794:31|Removing instance x_deny_gated_clk (in view: work.cr_bmu_top(verilog)) of type view:work.gated_clk_cell_31(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":19633:16:19633:39|Removing instance x_gated_ahbl_cpuclk_cell (in view: work.cr_sahbl_top(verilog)) of type view:work.gated_clk_cell_32(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":8293:16:8293:39|Removing instance x_gated_ahbl_cpuclk_cell (in view: work.cr_iahbl_top(verilog)) of type view:work.gated_clk_cell_33(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":19807:16:19807:45|Removing instance x_gated_sysio_lpmd_cpuclk_cell (in view: work.cr_sys_io(verilog)) of type view:work.gated_clk_cell_34(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":23073:16:23073:19|Removing instance A158 (in view: work.cr_had_top(verilog)) of type view:work.gated_clk_cell_35(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":3472:12:3472:23|Removing instance x_cr_clk_top (in view: work.cr_clkrst_top(verilog)) of type view:work.cr_clk_top(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":3480:12:3480:23|Removing instance x_cr_rst_top (in view: work.cr_clkrst_top(verilog)) of type view:work.cr_rst_top(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20078:16:20078:36|Removing instance x_tcipif_dbus_sel_clk (in view: work.cr_tcipif_behavior_bus(verilog)) of type view:work.gated_clk_cell_37(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20170:16:20170:37|Removing instance x_tcipif_dbus_ctrl_clk (in view: work.cr_tcipif_behavior_bus(verilog)) of type view:work.gated_clk_cell_36(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20285:16:20285:36|Removing instance x_tcipif_ibus_sel_clk (in view: work.cr_tcipif_dummy_bus(verilog)) of type view:work.gated_clk_cell_38(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":3089:16:3089:38|Removing instance x_clic_enable_gated_clk (in view: work.cr_clic_top(verilog)) of type view:work.gated_clk_cell_44(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":3100:16:3100:36|Removing instance x_clic_pend_gated_clk (in view: work.cr_clic_top(verilog)) of type view:work.gated_clk_cell_43(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":3111:16:3111:38|Removing instance x_clic_sample_gated_clk (in view: work.cr_clic_top(verilog)) of type view:work.gated_clk_cell_42(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":3122:16:3122:35|Removing instance x_clic_pri_gated_clk (in view: work.cr_clic_top(verilog)) of type view:work.gated_clk_cell_41(verilog) because it does not drive other instances.
@N: BN115 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":3136:16:3136:35|Removing instance x_clic_cfg_gated_clk (in view: work.cr_clic_top(verilog)) of type view:work.gated_clk_cell_40(verilog) because it does not drive other instances.

Only the first 100 messages of id 'BN115' are reported. To see all messages use 'report_messages -log /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synlog/wujian100_open_premap.srr -id BN115' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN115} -count unlimited' in the Tcl shell.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":307:0:307:5|Removing sequential instance harb_ahbs_hsel_r (in view: work.sms_sms_ahbs_bk2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":307:0:307:5|Removing sequential instance harb_ahbs_hsel_r (in view: work.sms_sms_ahbs_bk2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":307:0:307:5|Removing sequential instance harb_ahbs_hsel_r (in view: work.sms_sms_ahbs_bk2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":307:0:307:5|Removing sequential instance harb_ahbs_hsel_r (in view: work.sms_sms_ahbs_bk2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/rtc.v":393:1:393:6|Removing sequential instance cnt_reg3 (in view: work.rtc_cdr_sync(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1828:0:1828:5|Removing sequential instance rd_hready (in view: work.ahb_matrix_1_6_sub(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1840:0:1840:5|Removing sequential instance clk_div (in view: work.ahb_matrix_1_6_sub(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3262:0:3262:5|Removing sequential instance empty_d (in view: work.sync_fifo_16x16_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3262:0:3262:5|Removing sequential instance empty_d (in view: work.sync_fifo_16x16_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3262:0:3262:5|Removing sequential instance empty_d (in view: work.sync_fifo_16x16_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/rtc.v":393:1:393:6|Removing sequential instance cnt_reg2 (in view: work.rtc_cdr_sync(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/apb0.v":240:0:240:5|Removing sequential instance o_root_pstrb[3:0] (in view: work.apb0_state_ctrl(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/apb0.v":256:0:256:5|Removing sequential instance o_root_pprot[2:0] (in view: work.apb0_state_ctrl(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":4514:0:4514:5|Removing sequential instance dma_req_rx (in view: work.usi_top_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":4514:0:4514:5|Removing sequential instance dma_req_tx (in view: work.usi_top_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":4555:0:4555:5|Removing sequential instance usi_etb_rx_trig (in view: work.usi_top_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":4566:0:4566:5|Removing sequential instance usi_etb_tx_trig (in view: work.usi_top_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":4514:0:4514:5|Removing sequential instance dma_req_rx (in view: work.usi_top_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":4514:0:4514:5|Removing sequential instance dma_req_tx (in view: work.usi_top_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":4555:0:4555:5|Removing sequential instance usi_etb_rx_trig (in view: work.usi_top_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":4566:0:4566:5|Removing sequential instance usi_etb_tx_trig (in view: work.usi_top_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/apb1.v":240:0:240:5|Removing sequential instance o_root_pstrb[3:0] (in view: work.apb1_state_ctrl(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":4514:0:4514:5|Removing sequential instance dma_req_rx (in view: work.usi_top_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":4514:0:4514:5|Removing sequential instance dma_req_tx (in view: work.usi_top_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":4555:0:4555:5|Removing sequential instance usi_etb_rx_trig (in view: work.usi_top_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/usi0.v":4566:0:4566:5|Removing sequential instance usi_etb_tx_trig (in view: work.usi_top_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":15419:0:15419:5|Removing sequential instance wb_split_inst (in view: work.cr_iu_retire(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21526:0:21526:5|Removing sequential instance A1854e (in view: work.A1864d(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/rtc.v":393:1:393:6|Removing sequential instance cnt_reg1 (in view: work.rtc_cdr_sync(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/rtc.v":684:1:684:6|Removing sequential instance rtc_etb_trig (in view: work.rtc_ig(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":19827:0:19827:5|Removing sequential instance sysio_pad_dbg_b (in view: work.cr_sys_io(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":19827:0:19827:5|Removing sequential instance sysio_pad_ipend_b (in view: work.cr_sys_io(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":19827:0:19827:5|Removing sequential instance sysio_pad_wakeup_b (in view: work.cr_sys_io(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":316:0:316:5|Removing sequential instance harb_xx_haddr_r[1:0] (in view: work.sms_sms_ahbs_bk2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":316:0:316:5|Removing sequential instance harb_xx_haddr_r[1:0] (in view: work.sms_sms_ahbs_bk2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":316:0:316:5|Removing sequential instance harb_xx_haddr_r[1:0] (in view: work.sms_sms_ahbs_bk2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":316:0:316:5|Removing sequential instance harb_xx_haddr_r[1:0] (in view: work.sms_sms_ahbs_bk2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/gpio0.v":639:0:639:5|Removing sequential instance gpio_int_clk_en (in view: work.gpio_ctrl(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_14(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_14(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_12(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_12(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_11(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_11(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_10(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_10(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15723:0:15723:5|Removing sequential instance channl_end_st (in view: work.fsmc_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/dmac.v":15737:0:15737:5|Removing sequential instance trgevent_end_st (in view: work.fsmc_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":395:0:395:5|Removing sequential instance tim1_etb_trig (in view: work.timers_apbif_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":404:0:404:5|Removing sequential instance tim2_etb_trig (in view: work.timers_apbif_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":395:0:395:5|Removing sequential instance tim1_etb_trig (in view: work.timers_apbif_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":404:0:404:5|Removing sequential instance tim2_etb_trig (in view: work.timers_apbif_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":395:0:395:5|Removing sequential instance tim1_etb_trig (in view: work.timers_apbif_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":404:0:404:5|Removing sequential instance tim2_etb_trig (in view: work.timers_apbif_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":395:0:395:5|Removing sequential instance tim1_etb_trig (in view: work.timers_apbif_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":404:0:404:5|Removing sequential instance tim2_etb_trig (in view: work.timers_apbif_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":395:0:395:5|Removing sequential instance tim1_etb_trig (in view: work.timers_apbif_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":404:0:404:5|Removing sequential instance tim2_etb_trig (in view: work.timers_apbif_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":395:0:395:5|Removing sequential instance tim1_etb_trig (in view: work.timers_apbif_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":404:0:404:5|Removing sequential instance tim2_etb_trig (in view: work.timers_apbif_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":395:0:395:5|Removing sequential instance tim1_etb_trig (in view: work.timers_apbif_6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":404:0:404:5|Removing sequential instance tim2_etb_trig (in view: work.timers_apbif_6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/tim.v":395:0:395:5|Removing sequential instance tim1_etb_trig (in view: work.timers_apbif_7(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synlog/wujian100_open_premap.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: FX1184 |Applying syn_allowed_resources blockrams=730 on top level netlist wujian100_open_top 

Finished netlist restructuring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 486MB peak: 486MB)



Clock Summary
******************

          Start                                Requested     Requested     Clock        Clock                   Clock
Level     Clock                                Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------------------
0 -       PIN_EHS                              20.0 MHz      50.000        declared     clkgroup_2              14037
                                                                                                                     
0 -       CLKDIV                               5.0 MHz       200.000       declared     clkgroup_2              1176 
                                                                                                                     
0 -       PAD_JTAG_TCLK                        2.0 MHz       500.000       declared     clkgroup_3              61   
                                                                                                                     
0 -       RTC_CLK_DIV                          0.5 MHz       2000.000      declared     clkgroup_4              34   
                                                                                                                     
0 -       I_RTC_EXT_CLK                        1.0 MHz       1000.000      declared     clkgroup_4              20   
                                                                                                                     
0 -       wujian100_open_top|PAD_JTAG_TCLK     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     0    
=====================================================================================================================



Clock Load Summary
***********************

                                     Clock     Source                  Clock Pin                                                              Non-clock Pin                                                      Non-clock Pin                                                                         
Clock                                Load      Pin                     Seq Example                                                            Seq Example                                                        Comb Example                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PIN_EHS                              14037     PIN_EHS(port)           x_retu_top.x_smu_top.x_sms_top.x_isram_top.wr_deny_resp.C              x_cpu_top.CPU.x_cr_tcipif_top.x_cr_coretim_top.refclk_ff1.D[0]     x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clk_out.A[0](mux)
                                                                                                                                                                                                                                                                                                       
CLKDIV                               1176      PIN_EHS(port)           x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm0en_d.C     -                                                                  x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clk_out.B[0](mux)
                                                                                                                                                                                                                                                                                                       
PAD_JTAG_TCLK                        61        PAD_JTAG_TCLK(port)     x_cpu_top.CPU.x_cr_had_top.A15d.A18649.C                               -                                                                  x_cpu_top.CPU.x_cr_had_top.A15d.un1_tclk.I[0](inv)                                    
                                                                                                                                                                                                                                                                                                       
RTC_CLK_DIV                          34        PIN_EHS(port)           x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[31:0].C           -                                                                  -                                                                                     
                                                                                                                                                                                                                                                                                                       
I_RTC_EXT_CLK                        20        PIN_EHS(port)           x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_clk_div.cnt[19:0].C       -                                                                  -                                                                                     
                                                                                                                                                                                                                                                                                                       
wujian100_open_top|PAD_JTAG_TCLK     0         PAD_JTAG_TCLK(port)     -                                                                      -                                                                  -                                                                                     
=======================================================================================================================================================================================================================================================================================================


@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open.sap.

Starting constraint checker (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 486MB peak: 486MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 486MB peak: 486MB)

@W:"/home/master/xuantie/wujian100_open/fpga/synplify/FDC_constraints/wujian100_open_200t_3b_rev/wujian100_open_200t_3b_translated.fdc":85:0:85:0|Source for clock I_RTC_EXT_CLK should be moved to net PIN_EHS_i connected to driving cell pin PIN_EHS.PIN_EHS 
@W:"/home/master/xuantie/wujian100_open/fpga/synplify/FDC_constraints/wujian100_open_200t_3b_rev/wujian100_open_200t_3b_translated.fdc":86:0:86:0|Source for clock RTC_CLK_DIV should be moved to net PIN_EHS_i connected to driving cell pin PIN_EHS.PIN_EHS 
@W:"/home/master/xuantie/wujian100_open/fpga/synplify/FDC_constraints/wujian100_open_200t_3b_rev/wujian100_open_200t_3b_translated.fdc":87:0:87:0|Source for clock CLKDIV should be moved to net PIN_EHS_i connected to driving cell pin PIN_EHS.PIN_EHS 
@W: MF511 |Found issues with constraints. Please check constraint checker report "/home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 486MB peak: 486MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 486MB peak: 486MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Tue Nov 19 10:13:48 2024

###########################################################]
Map & Optimize Report

# Tue Nov 19 10:13:48 2024


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R)
Build: Q-2020.03
Install: /export/SoftWare/Synopsys/fpga/Q-2020.03
OS: CentOS Linux 7 (Core)
Hostname: icpc
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Implementation : wujian100_open_200t_3b_rev
Synopsys Xilinx Technology Mapper, Version map202003syn, Build 034R, Built Feb 28 2020 14:35:13, @990137


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 228MB peak: 228MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 237MB peak: 237MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 237MB peak: 237MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 237MB peak: 237MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 239MB peak: 239MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 353MB peak: 353MB)

@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":102:3:102:8|Removing sequential instance x_sub_rd_afifo.rd_ptr[1:0] (in view: work.ahb_matrix_1_6_sub(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21637:0:21637:5|Removing sequential instance A15c.had_pad_jdb_ack_b (in view: work.cr_had_top(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":21648:0:21648:5|Removing sequential instance A15c.A1862b (in view: work.cr_had_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"/home/master/xuantie/wujian100_open/soc/wdt.v":473:8:473:11|ROM int_top[30:16] (in view: work.wdt_regfile(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/master/xuantie/wujian100_open/soc/wdt.v":430:8:430:11|ROM int_top_init[30:16] (in view: work.wdt_regfile(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/master/xuantie/wujian100_open/soc/wdt.v":473:8:473:11|ROM int_top[30:16] (in view: work.wdt_regfile(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/master/xuantie/wujian100_open/soc/wdt.v":473:8:473:11|Found ROM int_top[30:16] (in view: work.wdt_regfile(verilog)) with 15 words by 15 bits.
@W: FA239 :"/home/master/xuantie/wujian100_open/soc/wdt.v":430:8:430:11|ROM int_top_init[30:16] (in view: work.wdt_regfile(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/master/xuantie/wujian100_open/soc/wdt.v":430:8:430:11|Found ROM int_top_init[30:16] (in view: work.wdt_regfile(verilog)) with 15 words by 15 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 399MB peak: 399MB)

@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing sequential instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[1] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing sequential instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[2] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing sequential instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[3] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing sequential instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[4] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing sequential instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[5] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing sequential instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[6] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing sequential instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[7] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing sequential instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[8] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing sequential instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[9] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing sequential instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[10] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/rtc.v":658:7:658:41|Found 32 by 32 bit equality operator ('==') x_rtc0_sec_top.x_rtc_aou_top.x_rtc_ig.un1_match_val (in view: work.aou_top(verilog))
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/rtc.v":594:1:594:6|Found counter in view:work.rtc_cnt(verilog) instance cnt[31:0] 
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/rtc.v":606:12:606:40|Found 32 by 32 bit equality operator ('==') un1_match_val (in view: work.rtc_cnt(verilog))
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/rtc.v":459:0:459:5|Found counter in view:work.rtc_clk_div(verilog) instance cnt[19:0] 
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/rtc.v":458:16:458:47|Found 20 by 20 bit equality operator ('==') cntEq0 (in view: work.rtc_clk_div(verilog))
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34008:0:34008:5|Removing sequential instance m0_ctrl_bus_ff[11] (in view: work.ahb_matrix_7_12_dec(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34022:0:34022:5|Removing sequential instance m2_ctrl_bus_ff[11] (in view: work.ahb_matrix_7_12_dec(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34029:0:34029:5|Removing sequential instance m3_ctrl_bus_ff[11] (in view: work.ahb_matrix_7_12_dec(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34008:0:34008:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m0_ctrl_bus_ff[7] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m0_ctrl_bus_ff[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34008:0:34008:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m0_ctrl_bus_ff[6] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m0_ctrl_bus_ff[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34008:0:34008:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m0_ctrl_bus_ff[5] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m0_ctrl_bus_ff[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34008:0:34008:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m0_ctrl_bus_ff[4] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m0_ctrl_bus_ff[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34008:0:34008:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m0_ctrl_bus_ff[3] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m0_ctrl_bus_ff[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34022:0:34022:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_ctrl_bus_ff[7] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_ctrl_bus_ff[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34022:0:34022:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_ctrl_bus_ff[6] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_ctrl_bus_ff[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34022:0:34022:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_ctrl_bus_ff[5] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_ctrl_bus_ff[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34022:0:34022:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_ctrl_bus_ff[4] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_ctrl_bus_ff[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34022:0:34022:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_ctrl_bus_ff[3] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_ctrl_bus_ff[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34029:0:34029:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m3_ctrl_bus_ff[7] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m3_ctrl_bus_ff[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34029:0:34029:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m3_ctrl_bus_ff[6] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m3_ctrl_bus_ff[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34029:0:34029:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m3_ctrl_bus_ff[5] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m3_ctrl_bus_ff[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34029:0:34029:5|Removing sequential instance m3_ctrl_bus_ff[10] (in view: work.ahb_matrix_7_12_dec(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34022:0:34022:5|Removing sequential instance m2_ctrl_bus_ff[10] (in view: work.ahb_matrix_7_12_dec(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34008:0:34008:5|Removing sequential instance m0_ctrl_bus_ff[10] (in view: work.ahb_matrix_7_12_dec(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":4432:0:4432:5|Register bit m0_cur_st[45] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":4432:0:4432:5|Register bit m0_cur_st[41] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":4432:0:4432:5|Register bit m0_cur_st[37] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":4432:0:4432:5|Register bit m0_cur_st[33] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":4432:0:4432:5|Register bit m0_cur_st[29] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":4432:0:4432:5|Register bit m0_cur_st[25] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":4432:0:4432:5|Register bit m0_cur_st[21] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":4432:0:4432:5|Register bit m0_cur_st[17] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":4432:0:4432:5|Register bit m0_cur_st[13] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":4432:0:4432:5|Register bit m0_cur_st[9] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":4432:0:4432:5|Register bit m0_cur_st[5] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":4432:0:4432:5|Register bit m0_cur_st[1] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Register bit m1_cur_st[45] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Register bit m1_cur_st[41] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Register bit m1_cur_st[37] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Register bit m1_cur_st[33] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Register bit m1_cur_st[29] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Register bit m1_cur_st[25] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Register bit m1_cur_st[21] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Register bit m1_cur_st[17] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Register bit m1_cur_st[13] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Register bit m1_cur_st[9] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Register bit m1_cur_st[5] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Register bit m1_cur_st[1] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Register bit m4_cur_st[45] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Register bit m4_cur_st[41] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Register bit m4_cur_st[37] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Register bit m4_cur_st[33] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Register bit m4_cur_st[29] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Register bit m4_cur_st[25] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Register bit m4_cur_st[21] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Register bit m4_cur_st[17] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Register bit m4_cur_st[13] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Register bit m4_cur_st[9] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Register bit m4_cur_st[5] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Register bit m4_cur_st[1] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Register bit m5_cur_st[45] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Register bit m5_cur_st[41] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Register bit m5_cur_st[37] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Register bit m5_cur_st[33] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Register bit m5_cur_st[29] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Register bit m5_cur_st[25] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Register bit m5_cur_st[21] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Register bit m5_cur_st[17] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Register bit m5_cur_st[13] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Register bit m5_cur_st[9] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Register bit m5_cur_st[5] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Register bit m5_cur_st[1] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Register bit m6_cur_st[45] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Register bit m6_cur_st[41] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Register bit m6_cur_st[37] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Register bit m6_cur_st[33] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Register bit m6_cur_st[29] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Register bit m6_cur_st[25] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Register bit m6_cur_st[21] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Register bit m6_cur_st[17] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Register bit m6_cur_st[13] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Register bit m6_cur_st[9] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Register bit m6_cur_st[5] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Register bit m6_cur_st[1] (in view view:work.ahb_matrix_7_12_arb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/tim.v":468:0:468:5|Found counter in view:work.timers_frc_32_1(verilog) instance timer[31:0] 
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3627:0:3627:5|Found counter in view:work.uart(verilog) instance rxcnt_div16[23:0] 
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3524:0:3524:5|Found counter in view:work.uart(verilog) instance txcnt_div16[23:0] 
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3509:27:3509:62|Found 24 by 24 bit equality operator ('==') txcnt_div16_eq (in view: work.uart(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/usi0.v":3739:27:3739:62|Found 24 by 24 bit equality operator ('==') un2_rxcnt_div16_eq (in view: work.uart(verilog))
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1467:0:1467:5|Found counter in view:work.i2cm(verilog) instance hold_cnt[7:0] 
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1485:0:1485:5|Found counter in view:work.i2cm(verilog) instance i2c_fscnt[7:0] 
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1478:23:1478:53|Found 8 by 8 bit equality operator ('==') un7_hold_eq (in view: work.i2cm(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1502:24:1502:57|Found 8 by 8 bit equality operator ('==') i2c_fscnt_eq (in view: work.i2cm(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1233:20:1233:51|Found 24 by 24 bit equality operator ('==') un1_bit_cnt (in view: work.i2cm(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1322:23:1322:48|Found 24 by 24 bit equality operator ('==') un2_bcnt_eql (in view: work.i2cm(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1323:23:1323:48|Found 24 by 24 bit equality operator ('==') un2_bcnt_eqh (in view: work.i2cm(verilog))
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1897:0:1897:5|Found counter in view:work.i2cs(verilog) instance i2cs_bcnt[23:0] 
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1936:0:1936:5|Found counter in view:work.i2cs(verilog) instance s_hold_cnt[7:0] 
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1947:51:1947:83|Found 8 by 8 bit equality operator ('==') un4_s_hold_eq (in view: work.i2cs(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2043:24:2043:53|Found 8 by 8 bit equality operator ('==') addr1_cmp_3 (in view: work.i2cs(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/usi0.v":1901:12:1901:45|Found 24 by 24 bit equality operator ('==') i2cs_bcnt_eql (in view: work.i2cs(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2025:32:2025:61|Found 7 by 7 bit equality operator ('==') un8_addr0_cmp (in view: work.i2cs(verilog))
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2823:0:2823:5|Found counter in view:work.spi(verilog) instance txcnt_div[22:0] 
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2822:25:2822:58|Found 23 by 23 bit equality operator ('==') txcnt_div_eq (in view: work.spi(verilog))
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/wdt.v":230:0:230:5|Found counter in view:work.wdt_isrc(verilog) instance U_WDT_ISRG.rst_cnt[7:0] 
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/pwm.v":4174:7:4174:34|Found 7 by 7 bit equality operator ('==') clkcnt9 (in view: work.pwm_ctrl(verilog))
@N: MO230 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5010:0:5010:5|Found up-down counter in view:work.pwm_gen(verilog) instance pwm_cnt[31:0]  
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5157:0:5157:5|Found counter in view:work.pwm_gen(verilog) instance deadband_cnt_1[11:0] 
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5135:0:5135:5|Found counter in view:work.pwm_gen(verilog) instance deadband_cnt_0[11:0] 
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5081:25:5081:60|Found 32 by 32 bit equality operator ('==') un1_pwm_cnt (in view: work.pwm_gen(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5015:7:5015:38|Found 32 by 32 bit equality operator ('==') pwm_cnt10 (in view: work.pwm_gen(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5040:14:5040:51|Found 32 by 32 bit equality operator ('==') pwm_cnt57 (in view: work.pwm_gen(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5187:37:5187:65|Found 32 by 32 bit equality operator ('==') un3_compa_up_flag (in view: work.pwm_gen(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5189:37:5189:65|Found 32 by 32 bit equality operator ('==') un3_compb_up_flag (in view: work.pwm_gen(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5191:51:5191:88|Found 32 by 32 bit equality operator ('==') un3_cap_cnt_match_flag (in view: work.pwm_gen(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5154:21:5154:69|Found 12 by 12 bit equality operator ('==') un1_deadband_delay_cnt (in view: work.pwm_gen(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/pwm.v":5176:22:5176:70|Found 12 by 12 bit equality operator ('==') un1_deadband_delay_cnt_1 (in view: work.pwm_gen(verilog))
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/pwm.v":2177:0:2177:5|Removing instance x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_apbif.int_pwmcfg[23] because it is equivalent to instance x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_apbif.etb_pwmcfg23. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/pwm.v":2177:0:2177:5|Removing instance x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_apbif.int_pwmcfg[22] because it is equivalent to instance x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_apbif.etb_pwmcfg22. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/pwm.v":2177:0:2177:5|Removing instance x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_apbif.int_pwmcfg[21] because it is equivalent to instance x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_apbif.etb_pwmcfg21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/pwm.v":2177:0:2177:5|Removing instance x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_apbif.int_pwmcfg[20] because it is equivalent to instance x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_apbif.etb_pwmcfg20. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/pwm.v":2177:0:2177:5|Removing instance x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_apbif.int_pwmcfg[19] because it is equivalent to instance x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_apbif.etb_pwmcfg19. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/pwm.v":2177:0:2177:5|Removing instance x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_apbif.int_pwmcfg[18] because it is equivalent to instance x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_apbif.etb_pwmcfg18. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20187:0:20187:5|Removing sequential instance x_cr_tcipif_top.x_cr_tcipif_dbus.tcipif_xx_dbus_addr[12] (in view: work.E902_20191018(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20187:0:20187:5|Removing sequential instance x_cr_tcipif_top.x_cr_tcipif_dbus.tcipif_xx_dbus_addr[13] (in view: work.E902_20191018(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20187:0:20187:5|Removing sequential instance x_cr_tcipif_top.x_cr_tcipif_dbus.tcipif_xx_dbus_addr[14] (in view: work.E902_20191018(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20187:0:20187:5|Removing sequential instance x_cr_tcipif_top.x_cr_tcipif_dbus.tcipif_xx_dbus_addr[15] (in view: work.E902_20191018(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":19827:0:19827:5|Removing instance x_cpu_top.CPU.x_cr_core_top.x_cr_sys_io.sysio_pad_lpmd_b[1] because it is equivalent to instance x_cpu_top.CPU.x_cr_core_top.x_cr_sys_io.sysio_pad_lpmd_b[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1114:0:1114:5|Register bit x_cr_core_top.x_cr_bmu_top.x_cr_bmu_dbus_if.cur_state[1] (in view view:work.E902_20191018(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":1114:0:1114:5|Register bit x_cr_core_top.x_cr_bmu_top.x_cr_bmu_dbus_if.cur_state[0] (in view view:work.E902_20191018(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":648:0:648:5|Removing sequential instance x_cr_core_top.x_cr_iahbl_top.x_cr_ahbl_req_arb.cpu_req_bus_grnt[1] (in view: work.E902_20191018(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":648:0:648:5|Removing sequential instance x_cr_core_top.x_cr_sahbl_top.x_cr_ahbl_req_arb.cpu_req_bus_grnt[1] (in view: work.E902_20191018(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":9632:0:9632:5|Register bit x_cr_ifu_top.x_ibusif.cur_st[2] (in view view:work.cr_core(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":15510:0:15510:5|Register bit x_cr_iu_top.x_cr_iu_retire.br_cur_state[1] (in view view:work.cr_core(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":17814:0:17814:5|Removing sequential instance x_cr_iu_top.x_cr_iu_wb.wb_idx_buffer[4] (in view: work.cr_core(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":6586:0:6586:5|Found counter in view:work.cr_cp0_top(verilog) instance x_cr_cp0_oreg.mcycle[63:0] 
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20668:18:20669:42|Found 32 by 32 bit equality operator ('==') A18688_1 (in view: work.A186a0(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20685:18:20688:31|Found 32 by 32 bit equality operator ('==') A18694_1 (in view: work.A186a0(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20824:17:20824:51|Found 32 by 32 bit equality operator ('==') A18688 (in view: work.A15(verilog))
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":20840:17:20840:55|Found 32 by 32 bit equality operator ('==') A18682 (in view: work.A15(verilog))
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22091:0:22091:5|Removing sequential instance A1861c[7] (in view: work.A7f(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: MF179 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2248:42:2248:77|Found 10 by 10 bit equality operator ('==') x_cr_clic_arb.un3_m_th_clr (in view: work.cr_clic_top(verilog))
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2277:0:2277:5|Removing sequential instance x_cr_clic_arb.clic_pad_int_id_1[6] (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: MO231 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":5576:0:5576:5|Found counter in view:work.cr_coretim_top(verilog) instance cnt[23:0] 

Starting factoring (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 442MB peak: 442MB)

Auto Dissolve of x_cr_iu_top.x_cr_iu_oper.x_cr_iu_oper_gpr (inst of view:work.cr_iu_oper_gpr(verilog))
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[39\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[32\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[28\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[30\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[37\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[40\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[25\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[20\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[33\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[38\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[35\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[23\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[24\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[29\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[34\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[18\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[16\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[21\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[36\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[26\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[19\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[7\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[17\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[22\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":2431:0:2431:5|Removing sequential instance INT_KID\[27\]\.x_cr_clic_kid.int_vld_ff (in view: work.cr_clic_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/rtc.v":606:12:606:40|Removing user instance x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.un1_match_val_0 because it is equivalent to instance x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_ig.un1_match_val_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/sms.v":398:0:398:5|Removing instance x_retu_top.x_smu_top.x_sms_top.x_sms2_top.x_sms_sms_ahbs.w_ram_size_tmp[2] because it is equivalent to instance x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sms_ahbs.w_ram_size_tmp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/sms.v":398:0:398:5|Removing instance x_retu_top.x_smu_top.x_sms_top.x_sms1_top.x_sms_sms_ahbs.w_ram_size_tmp[2] because it is equivalent to instance x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sms_ahbs.w_ram_size_tmp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/sms.v":398:0:398:5|Removing instance x_retu_top.x_smu_top.x_sms_top.x_sms0_top.x_sms_sms_ahbs.w_ram_size_tmp[2] because it is equivalent to instance x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sms_ahbs.w_ram_size_tmp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[38] because it is equivalent to instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[37] because it is equivalent to instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[36] because it is equivalent to instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[35] because it is equivalent to instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[34] because it is equivalent to instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[33] because it is equivalent to instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[32] because it is equivalent to instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[31] because it is equivalent to instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[42] because it is equivalent to instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":137:0:137:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_isram_top.rd_deny_resp_2_cycle (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":113:0:113:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_isram_top.wr_deny_resp_2_cycle (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":125:0:125:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_isram_top.rd_deny_resp (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":101:0:101:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_isram_top.wr_deny_resp (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":137:0:137:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_sms2_top.rd_deny_resp_2_cycle (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":113:0:113:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_sms2_top.wr_deny_resp_2_cycle (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":125:0:125:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_sms2_top.rd_deny_resp (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":101:0:101:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_sms2_top.wr_deny_resp (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":137:0:137:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_sms1_top.rd_deny_resp_2_cycle (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":113:0:113:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_sms1_top.wr_deny_resp_2_cycle (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":125:0:125:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_sms1_top.rd_deny_resp (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":101:0:101:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_sms1_top.wr_deny_resp (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":137:0:137:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_sms0_top.rd_deny_resp_2_cycle (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":113:0:113:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_sms0_top.wr_deny_resp_2_cycle (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":125:0:125:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_sms0_top.rd_deny_resp (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":101:0:101:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_sms0_top.wr_deny_resp (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/sms.v":398:0:398:5|Removing sequential instance x_retu_top.x_smu_top.x_sms_top.x_isram_top.x_sms_sms_ahbs.w_ram_size_tmp[2] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:40s; Memory used current: 533MB peak: 533MB)

@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34029:0:34029:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m3_ctrl_bus_ff[3] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34029:0:34029:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m3_ctrl_bus_ff[4] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34029:0:34029:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m3_ctrl_bus_ff[1] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34022:0:34022:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_ctrl_bus_ff[1] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34008:0:34008:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m0_ctrl_bus_ff[1] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34029:0:34029:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m3_ctrl_bus_ff[2] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34022:0:34022:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_ctrl_bus_ff[2] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":34008:0:34008:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m0_ctrl_bus_ff[2] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/apb0.v":170:0:170:5|Removing sequential instance x_pdu_top.x_sub_apb0_top.x_apb0_sub_top.U_APB0_STATE_CTRL.o_root_paddr[31] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":1319:0:1319:5|Removing sequential instance x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[30] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.

Clock Buffers:
  Inserting Clock buffer on net x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.clksrc_tmp,
  Inserting Clock buffer for port PAD_JTAG_TCLK_0,
  Inserting Clock buffer for port PIN_EHS_0,


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:01m:02s; Memory used current: 687MB peak: 687MB)

@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[0] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m4_cur_st[0] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m5_cur_st[0] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m6_cur_st[0] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[42] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[46] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[48] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[18] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[22] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[24] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[26] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[28] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[30] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[32] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[34] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[36] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[38] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[40] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[2] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/master/xuantie/wujian100_open/soc/matrix.v":8140:0:8140:5|Removing sequential instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[6] (in view: work.wujian100_open_top(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synlog/wujian100_open_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:01m:20s; Memory used current: 687MB peak: 687MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:25s; Memory used current: 687MB peak: 687MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:30s; CPU Time elapsed 0h:01m:27s; Memory used current: 687MB peak: 687MB)

@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m4_cur_st[3] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m5_cur_st[3] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m6_cur_st[3] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m4_cur_st[19] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m5_cur_st[19] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m6_cur_st[19] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m4_cur_st[15] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m5_cur_st[15] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m6_cur_st[15] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m4_cur_st[11] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m5_cur_st[11] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m6_cur_st[11] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":19264:0:19264:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m4_cur_st[43] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m5_cur_st[43] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m6_cur_st[43] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m5_cur_st[16] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m6_cur_st[16] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m5_cur_st[4] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m6_cur_st[4] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m5_cur_st[12] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m6_cur_st[12] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m5_cur_st[20] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m6_cur_st[20] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":22972:0:22972:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m5_cur_st[44] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/matrix.v":26680:0:26680:5|Removing instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m6_cur_st[44] because it is equivalent to instance x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m1_cur_st[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished preparing to map (Real Time elapsed 0h:01m:42s; CPU Time elapsed 0h:01m:39s; Memory used current: 687MB peak: 687MB)

@N: FX1019 :"/home/master/xuantie/wujian100_open/soc/rtc.v":535:1:535:6|Adding ASYNC_REG property on synchronizing instance x_aou_top.x_rtc0_sec_top.x_rtc_pdu_top.x_rtc_clr_sync.rtc_load_sync1 (in view: work.wujian100_open_top(verilog)).
@N: FX1019 :"/home/master/xuantie/wujian100_open/soc/rtc.v":548:1:548:6|Adding ASYNC_REG property on synchronizing instance x_aou_top.x_rtc0_sec_top.x_rtc_pdu_top.x_rtc_clr_sync.pclk_load_sync1 (in view: work.wujian100_open_top(verilog)).
@N: FX1019 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22745:0:22745:5|Adding ASYNC_REG property on synchronizing instance x_cpu_top.CPU.x_cr_had_top.A15d.A75.A18597 (in view: work.wujian100_open_top(verilog)).
@N: FX1019 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22745:0:22745:5|Adding ASYNC_REG property on synchronizing instance x_cpu_top.CPU.x_cr_had_top.A15d.A74.A18597 (in view: work.wujian100_open_top(verilog)).
@N: FX1019 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22745:0:22745:5|Adding ASYNC_REG property on synchronizing instance x_cpu_top.CPU.x_cr_had_top.A15d.A1862d.A18597 (in view: work.wujian100_open_top(verilog)).
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2603:0:2603:5|Removing sequential instance nss_in_d_5602 because it is equivalent to instance nss_in_d_5597. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2603:0:2603:5|Removing sequential instance nss_in_d_5597 because it is equivalent to instance nss_in_d_5592. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2603:0:2603:5|Removing sequential instance nss_in_d_5603 because it is equivalent to instance nss_in_d_5598. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2603:0:2603:5|Removing sequential instance nss_in_d_5598 because it is equivalent to instance nss_in_d_5593. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2603:0:2603:5|Removing sequential instance nss_in_d_5604 because it is equivalent to instance nss_in_d_5599. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/master/xuantie/wujian100_open/soc/usi0.v":2603:0:2603:5|Removing sequential instance nss_in_d_5599 because it is equivalent to instance nss_in_d_5594. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished technology mapping (Real Time elapsed 0h:02m:22s; CPU Time elapsed 0h:02m:19s; Memory used current: 845MB peak: 845MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:22s		    11.69ns		27439 /     13389
   2		0h:02m:22s		    11.69ns		27425 /     13389
   3		0h:02m:22s		    11.69ns		27425 /     13389
   4		0h:02m:22s		    11.69ns		27425 /     13389
@N: FX1019 :"/home/master/xuantie/wujian100_open/soc/rtc.v":535:1:535:6|Adding ASYNC_REG property on synchronizing instance x_aou_top.x_rtc0_sec_top.x_rtc_pdu_top.x_rtc_clr_sync.rtc_load_sync1 (in view: work.wujian100_open_top(verilog)).
@N: FX1019 :"/home/master/xuantie/wujian100_open/soc/rtc.v":548:1:548:6|Adding ASYNC_REG property on synchronizing instance x_aou_top.x_rtc0_sec_top.x_rtc_pdu_top.x_rtc_clr_sync.pclk_load_sync1 (in view: work.wujian100_open_top(verilog)).
@N: FX1019 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22745:0:22745:5|Adding ASYNC_REG property on synchronizing instance x_cpu_top.CPU.x_cr_had_top.A15d.A75.A18597 (in view: work.wujian100_open_top(verilog)).
@N: FX1019 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22745:0:22745:5|Adding ASYNC_REG property on synchronizing instance x_cpu_top.CPU.x_cr_had_top.A15d.A74.A18597 (in view: work.wujian100_open_top(verilog)).
@N: FX1019 :"/home/master/xuantie/wujian100_open/soc/E902_20191018.v":22745:0:22745:5|Adding ASYNC_REG property on synchronizing instance x_cpu_top.CPU.x_cr_had_top.A15d.A1862d.A18597 (in view: work.wujian100_open_top(verilog)).

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:31s; CPU Time elapsed 0h:02m:28s; Memory used current: 845MB peak: 845MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX623 |Packing into LUT6_2
@N: FX1035 :"/home/master/xuantie/wujian100_open/soc/sms.v":398:0:398:5|Inserting BUFG on non-clock net pad_core_rst_b_i (fanout: 12440). To prevent insertion of a BUFG on this net, copy and paste the string 'define_attribute {n:pad_core_rst_b_i} {syn_auto_insert_bufg} {0}' into your FDC file.

Finished restoring hierarchy (Real Time elapsed 0h:02m:39s; CPU Time elapsed 0h:02m:36s; Memory used current: 845MB peak: 845MB)


Start Writing Netlists (Real Time elapsed 0h:02m:41s; CPU Time elapsed 0h:02m:37s; Memory used current: 845MB peak: 845MB)

Writing Analyst data base /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:02m:46s; CPU Time elapsed 0h:02m:43s; Memory used current: 845MB peak: 845MB)

Writing EDIF Netlist and constraint files
Writing XDC file /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open_edif.xdc
Starting XDC forward annotation..
@N: FX1056 |Writing EDF file: /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open.edf

Start writing characteristics file. (Real Time elapsed 0h:02m:50s; CPU Time elapsed 0h:02m:47s; Memory used current: 845MB peak: 845MB)

Writing FDC file /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open_synplify.fdc

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:02m:51s; CPU Time elapsed 0h:02m:48s; Memory used current: 845MB peak: 845MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:02m:56s; CPU Time elapsed 0h:02m:53s; Memory used current: 845MB peak: 845MB)


Start final timing analysis (Real Time elapsed 0h:02m:57s; CPU Time elapsed 0h:02m:54s; Memory used current: 845MB peak: 845MB)

@N: MT615 |Found clock PIN_EHS with period 50.00ns 
@N: MT615 |Found clock PAD_JTAG_TCLK with period 500.00ns 
@N: MT615 |Found clock I_RTC_EXT_CLK with period 1000.00ns 
@N: MT615 |Found clock RTC_CLK_DIV with period 2000.00ns 
@N: MT615 |Found clock CLKDIV with period 200.00ns 
@W: MT420 |Found inferred clock wujian100_open_top|PAD_JTAG_TCLK with period 1000.00ns. Please declare a user-defined clock on port PAD_JTAG_TCLK.
@N: MT535 |Writing timing correlation to file /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open_ctd.txt 


##### START OF TIMING REPORT #####[
# Timing report written on Tue Nov 19 10:16:49 2024
#


Top view:               wujian100_open_top
Requested Frequency:    0.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/master/xuantie/wujian100_open/fpga/synplify/FDC_constraints/wujian100_open_200t_3b_rev/wujian100_open_200t_3b_translated.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 16.210

                                     Requested     Estimated     Requested     Estimated                  Clock        Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack        Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------
CLKDIV                               5.0 MHz       43.0 MHz      200.000       23.237        44.191       declared     clkgroup_2         
I_RTC_EXT_CLK                        1.0 MHz       NA            1000.000      NA            NA           declared     clkgroup_4         
PAD_JTAG_TCLK                        2.0 MHz       286.4 MHz     500.000       3.491         248.254      declared     clkgroup_3         
PIN_EHS                              20.0 MHz      29.6 MHz      50.000        33.790        16.210       declared     clkgroup_2         
RTC_CLK_DIV                          0.5 MHz       226.3 MHz     2000.000      4.419         1995.581     declared     clkgroup_4         
wujian100_open_top|PAD_JTAG_TCLK     1.0 MHz       NA            1000.000      NA            NA           inferred     Inferred_clkgroup_0
==========================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                        |    rise  to  rise      |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack     |  constraint  slack  |  constraint  slack    |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
PIN_EHS        PIN_EHS        |  50.000      16.210    |  No paths    -      |  No paths    -        |  No paths    -    
PIN_EHS        PAD_JTAG_TCLK  |  Diff grp    -         |  No paths    -      |  Diff grp    -        |  No paths    -    
PIN_EHS        RTC_CLK_DIV    |  Diff grp    -         |  No paths    -      |  No paths    -        |  No paths    -    
PIN_EHS        CLKDIV         |  50.000      44.191    |  No paths    -      |  No paths    -        |  No paths    -    
PAD_JTAG_TCLK  PIN_EHS        |  Diff grp    -         |  No paths    -      |  No paths    -        |  No paths    -    
PAD_JTAG_TCLK  PAD_JTAG_TCLK  |  500.000     497.810   |  No paths    -      |  250.000     248.254  |  No paths    -    
RTC_CLK_DIV    PIN_EHS        |  Diff grp    -         |  No paths    -      |  No paths    -        |  No paths    -    
RTC_CLK_DIV    RTC_CLK_DIV    |  2000.000    1995.581  |  No paths    -      |  No paths    -        |  No paths    -    
CLKDIV         PIN_EHS        |  50.000      44.191    |  No paths    -      |  No paths    -        |  No paths    -    
CLKDIV         CLKDIV         |  200.000     194.191   |  No paths    -      |  No paths    -        |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLKDIV
====================================



Starting Points with Worst Slack
********************************

                                                                                  Starting                                      Arrival           
Instance                                                                          Reference     Type     Pin     Net            Time        Slack 
                                                                                  Clock                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[3]     CLKDIV        FDC      Q       cnt0val[3]     1.030       44.191
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[4]     CLKDIV        FDC      Q       cnt0val[4]     1.030       44.191
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[5]     CLKDIV        FDC      Q       cnt0val[5]     1.030       44.191
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_4_inst.pwm_cnt[3]     CLKDIV        FDC      Q       cnt4val[3]     1.030       44.201
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_4_inst.pwm_cnt[4]     CLKDIV        FDC      Q       cnt4val[4]     1.030       44.201
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_4_inst.pwm_cnt[5]     CLKDIV        FDC      Q       cnt4val[5]     1.030       44.201
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[0]     CLKDIV        FDC      Q       cnt0val[0]     1.030       44.209
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[1]     CLKDIV        FDC      Q       cnt0val[1]     1.030       44.209
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[2]     CLKDIV        FDC      Q       cnt0val[2]     1.030       44.212
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_1_inst.pwm_cnt[3]     CLKDIV        FDC      Q       cnt1val[3]     1.030       44.213
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                   Starting                                         Required           
Instance                                                                           Reference     Type     Pin     Net               Time         Slack 
                                                                                   Clock                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[31]     CLKDIV        FDC      D       pwm_cnt_s[31]     50.776       44.191
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_4_inst.pwm_cnt[31]     CLKDIV        FDC      D       pwm_cnt_s[31]     50.776       44.201
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_1_inst.pwm_cnt[31]     CLKDIV        FDC      D       pwm_cnt_s[31]     50.776       44.213
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_5_inst.pwm_cnt[31]     CLKDIV        FDC      D       pwm_cnt_s[31]     50.776       44.213
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_3_inst.pwm_cnt[31]     CLKDIV        FDC      D       pwm_cnt_s[31]     50.776       44.217
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_2_inst.pwm_cnt[31]     CLKDIV        FDC      D       pwm_cnt_s[31]     50.776       44.217
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[30]     CLKDIV        FDC      D       pwm_cnt_s[30]     50.776       44.278
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[29]     CLKDIV        FDC      D       pwm_cnt_s[29]     50.776       44.279
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_4_inst.pwm_cnt[30]     CLKDIV        FDC      D       pwm_cnt_s[30]     50.776       44.288
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_4_inst.pwm_cnt[29]     CLKDIV        FDC      D       pwm_cnt_s[29]     50.776       44.289
=======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.001
    + Clock delay at ending point:           0.777
    = Required time:                         50.776

    - Propagation time:                      5.808
    - Clock delay at starting point:         0.777
    = Slack (non-critical) :                 44.191

    Number of logic level(s):                15
    Starting point:                          x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[3] / Q
    Ending point:                            x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[31] / D
    The start point is clocked by            CLKDIV [rising] (rise=0.000 fall=100.000 period=200.000) on pin C
    The end   point is clocked by            PIN_EHS [rising] (rise=0.000 fall=25.000 period=50.000) on pin C

Instance / Net                                                                                              Pin       Pin               Arrival     No. of    
Name                                                                                             Type       Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[3]                    FDC        Q         Out     0.253     1.030 r     -         
cnt0val[3]                                                                                       Net        -         -       0.615     -           18        
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt10_0_I_74              LUT6       I3        In      -         1.645 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt10_0_I_74              LUT6       O         Out     0.255     1.900 r     -         
pwm_cnt10_0_I_74                                                                                 Net        -         -       0.000     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt10_0_I_51              CARRY4     S[1]      In      -         1.900 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt10_0_I_51              CARRY4     CO[3]     Out     0.446     2.345 r     -         
pwm_cnt10_0_data_tmp[3]                                                                          Net        -         -       0.000     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt10_0_I_19              CARRY4     CI        In      -         2.345 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt10_0_I_19              CARRY4     CO[3]     Out     0.102     2.447 r     -         
pwm_cnt10_0_data_tmp[7]                                                                          Net        -         -       0.000     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt10_0_I_83              CARRY4     CI        In      -         2.447 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt10_0_I_83              CARRY4     CO[2]     Out     0.211     2.658 r     -         
pwm_cnt10                                                                                        Net        -         -       0.506     -           6         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.un1_pwm_cnt11[0]              LUT4       I3        In      -         3.164 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.un1_pwm_cnt11[0]              LUT4       O         Out     0.050     3.214 f     -         
un1_pwm_cnt11[0]                                                                                 Net        -         -       0.673     -           34        
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.un1_pwm_cnt11_RNIIOCH1[0]     LUT5       I4        In      -         3.888 f     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.un1_pwm_cnt11_RNIIOCH1[0]     LUT5       O         Out     0.094     3.982 r     -         
pwm_cnt_0                                                                                        Net        -         -       0.668     -           32        
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[1]                CARRY4     DI[1]     In      -         4.650 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[1]                CARRY4     CO[3]     Out     0.453     5.103 r     -         
pwm_cnt_cry[1]                                                                                   Net        -         -       0.000     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[5]                CARRY4     CI        In      -         5.103 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[5]                CARRY4     CO[3]     Out     0.102     5.204 r     -         
pwm_cnt_cry[5]                                                                                   Net        -         -       0.000     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[9]                CARRY4     CI        In      -         5.204 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[9]                CARRY4     CO[3]     Out     0.102     5.306 r     -         
pwm_cnt_cry[9]                                                                                   Net        -         -       0.000     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[13]               CARRY4     CI        In      -         5.306 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[13]               CARRY4     CO[3]     Out     0.102     5.407 r     -         
pwm_cnt_cry[13]                                                                                  Net        -         -       0.000     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[17]               CARRY4     CI        In      -         5.407 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[17]               CARRY4     CO[3]     Out     0.102     5.508 r     -         
pwm_cnt_cry[17]                                                                                  Net        -         -       0.000     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[21]               CARRY4     CI        In      -         5.508 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[21]               CARRY4     CO[3]     Out     0.102     5.610 r     -         
pwm_cnt_cry[21]                                                                                  Net        -         -       0.000     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[25]               CARRY4     CI        In      -         5.610 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[25]               CARRY4     CO[3]     Out     0.102     5.712 r     -         
pwm_cnt_cry[25]                                                                                  Net        -         -       0.000     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[29]               CARRY4     CI        In      -         5.712 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_cry[29]               CARRY4     CO[3]     Out     0.102     5.813 r     -         
pwm_cnt_cry[29]                                                                                  Net        -         -       0.000     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_s[31]                 CARRY4     CI        In      -         5.813 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt_s[31]                 CARRY4     O[1]      Out     0.410     6.223 r     -         
pwm_cnt_s[31]                                                                                    Net        -         -       0.363     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[31]                   FDC        D         In      -         6.586 r     -         
==============================================================================================================================================================
Total path delay (propagation time + setup) of 5.809 is 2.985(51.4%) logic and 2.824(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.clkdiv                        Net      -        -       0.223     -           12229     
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clk_out          LUT3     I2       In      -         0.223 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clk_out          LUT3     O        Out     0.100     0.323 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clksrc_tmp_c     Net      -        -       0.363     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clk_out_cb       BUFG     I        In      -         0.685 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clk_out_cb       BUFG     O        Out     0.092     0.777 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clksrc_tmp       Net      -        -       0.000     -           1188      
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[3]         FDC      C        In      -         0.777 r     -         
================================================================================================================================================


End clock path:

Instance / Net                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
PIN_EHSz                                                                              Net      -        -       0.223     -           12229     
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clk_out          LUT3     I0       In      -         0.223 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clk_out          LUT3     O        Out     0.100     0.323 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clksrc_tmp_c     Net      -        -       0.363     -           1         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clk_out_cb       BUFG     I        In      -         0.685 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clk_out_cb       BUFG     O        Out     0.092     0.777 r     -         
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clksrc_tmp       Net      -        -       0.000     -           1188      
x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm_0_inst.pwm_cnt[31]        FDC      C        In      -         0.777 r     -         
================================================================================================================================================




====================================
Detailed Report for Clock: PAD_JTAG_TCLK
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                         Arrival            
Instance                                      Reference         Type     Pin     Net           Time        Slack  
                                              Clock                                                               
------------------------------------------------------------------------------------------------------------------
x_cpu_top.CPU.x_cr_had_top.A15d.A1864b[0]     PAD_JTAG_TCLK     FDC      Q       A1864b[0]     0.253       248.254
x_cpu_top.CPU.x_cr_had_top.A15d.A1864b[1]     PAD_JTAG_TCLK     FDC      Q       A1864b[1]     0.253       248.266
x_cpu_top.CPU.x_cr_had_top.A15d.A1864b[2]     PAD_JTAG_TCLK     FDC      Q       A1864b[2]     0.253       248.268
x_cpu_top.CPU.x_cr_had_top.A15d.A18649        PAD_JTAG_TCLK     FD       Q       A18649        0.253       248.598
x_cpu_top.CPU.x_cr_had_top.A15d.A1864b[3]     PAD_JTAG_TCLK     FDC      Q       A1864b[3]     0.253       248.605
x_cpu_top.CPU.x_cr_had_top.A15d.A55           PAD_JTAG_TCLK     FD       Q       A55           0.253       248.714
x_cpu_top.CPU.x_cr_had_top.A15d.A59[0]        PAD_JTAG_TCLK     FDE      Q       A59[0]        0.253       248.825
x_cpu_top.CPU.x_cr_had_top.A15d.A1864c[0]     PAD_JTAG_TCLK     FDE      Q       A13e[0]       0.253       248.864
x_cpu_top.CPU.x_cr_had_top.A15d.A59[1]        PAD_JTAG_TCLK     FDE      Q       A59[1]        0.253       248.898
x_cpu_top.CPU.x_cr_had_top.A15d.A5a[4]        PAD_JTAG_TCLK     FDP      Q       A5a[4]        0.253       497.810
==================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                               Required            
Instance                                      Reference         Type      Pin     Net                Time         Slack  
                                              Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------
x_cpu_top.CPU.x_cr_had_top.A15d.A5b           PAD_JTAG_TCLK     FDP_1     D       A5b_4_iv_i         250.023      248.254
x_cpu_top.CPU.x_cr_had_top.A15d.A1864b[0]     PAD_JTAG_TCLK     FDC       D       A1864b_3[0]        500.023      497.810
x_cpu_top.CPU.x_cr_had_top.A15d.A1864b[2]     PAD_JTAG_TCLK     FDC       D       A1864b_3[2]        500.023      497.810
x_cpu_top.CPU.x_cr_had_top.A15d.A1864c[0]     PAD_JTAG_TCLK     FDE       CE      un1_A1863b_1_i     499.742      497.811
x_cpu_top.CPU.x_cr_had_top.A15d.A1864c[1]     PAD_JTAG_TCLK     FDE       CE      un1_A1863b_1_i     499.742      497.811
x_cpu_top.CPU.x_cr_had_top.A15d.A1864c[2]     PAD_JTAG_TCLK     FDE       CE      un1_A1863b_1_i     499.742      497.811
x_cpu_top.CPU.x_cr_had_top.A15d.A1864c[3]     PAD_JTAG_TCLK     FDE       CE      un1_A1863b_1_i     499.742      497.811
x_cpu_top.CPU.x_cr_had_top.A15d.A1864c[4]     PAD_JTAG_TCLK     FDE       CE      un1_A1863b_1_i     499.742      497.811
x_cpu_top.CPU.x_cr_had_top.A15d.A1864c[5]     PAD_JTAG_TCLK     FDE       CE      un1_A1863b_1_i     499.742      497.811
x_cpu_top.CPU.x_cr_had_top.A15d.A1864c[6]     PAD_JTAG_TCLK     FDE       CE      un1_A1863b_1_i     499.742      497.811
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      250.000
    - Setup time:                            -0.023
    = Required time:                         250.023

    - Propagation time:                      1.769
    = Slack (non-critical) :                 248.254

    Number of logic level(s):                2
    Starting point:                          x_cpu_top.CPU.x_cr_had_top.A15d.A1864b[0] / Q
    Ending point:                            x_cpu_top.CPU.x_cr_had_top.A15d.A5b / D
    The start point is clocked by            PAD_JTAG_TCLK [rising] (rise=0.000 fall=250.000 period=500.000) on pin C
    The end   point is clocked by            PAD_JTAG_TCLK [falling] (rise=0.000 fall=250.000 period=500.000) on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
x_cpu_top.CPU.x_cr_had_top.A15d.A1864b[0]              FDC        Q        Out     0.253     0.253 r     -         
A1864b[0]                                              Net        -        -       0.652     -           27        
x_cpu_top.CPU.x_cr_had_top.A15d.A1864a43_lut6_2_o6     LUT3       I2       In      -         0.905 r     -         
x_cpu_top.CPU.x_cr_had_top.A15d.A1864a43_lut6_2_o6     LUT3       O        Out     0.161     1.066 r     -         
A1864a43                                               Net        -        -       0.652     -           27        
x_cpu_top.CPU.x_cr_had_top.A15d.A5b_4_iv_i             LUT6_L     I5       In      -         1.719 r     -         
x_cpu_top.CPU.x_cr_had_top.A15d.A5b_4_iv_i             LUT6_L     LO       Out     0.050     1.769 f     -         
A5b_4_iv_i                                             Net        -        -       0.000     -           1         
x_cpu_top.CPU.x_cr_had_top.A15d.A5b                    FDP_1      D        In      -         1.769 f     -         
===================================================================================================================
Total path delay (propagation time + setup) of 1.746 is 0.441(25.3%) logic and 1.305(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
PAD_JTAG_TCLKz                                Net      -        -       0.000     -           59        
x_cpu_top.CPU.x_cr_had_top.A15d.A1864b[0]     FDC      C        In      -         0.000 r     -         
========================================================================================================


End clock path:

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                    Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
PAD_JTAG_TCLKz                          Net       -        -       0.000     -           59        
x_cpu_top.CPU.x_cr_had_top.A15d.A5b     FDP_1     C        In      -         0.000 f     -         
===================================================================================================




====================================
Detailed Report for Clock: PIN_EHS
====================================



Starting Points with Worst Slack
********************************

                                                                               Starting                                       Arrival           
Instance                                                                       Reference     Type     Pin     Net             Time        Slack 
                                                                               Clock                                                            
------------------------------------------------------------------------------------------------------------------------------------------------
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.pop0[4]              PIN_EHS       FDCE     Q       pop0[4]         0.253       16.210
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.pop0[0]              PIN_EHS       FDP      Q       pop0[0]         0.253       16.215
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.pop0[1]              PIN_EHS       FDCE     Q       pop0[1]         0.253       16.216
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.pop0[5]              PIN_EHS       FDCE     Q       pop0[5]         0.253       16.217
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.pop0[2]              PIN_EHS       FDCE     Q       pop0[2]         0.253       16.230
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.pop0[3]              PIN_EHS       FDCE     Q       pop0[3]         0.253       16.231
x_pdu_top.x_sub_apb1_top.x_apb1_sub_top.U_APB1_STATE_CTRL.o_root_paddr[22]     PIN_EHS       FDCE     Q       paddr_s[22]     0.253       16.249
x_pdu_top.x_sub_apb1_top.x_apb1_sub_top.U_APB1_STATE_CTRL.o_root_paddr[23]     PIN_EHS       FDCE     Q       paddr_s[23]     0.253       16.249
x_pdu_top.x_sub_apb1_top.x_apb1_sub_top.U_APB1_STATE_CTRL.o_root_paddr[25]     PIN_EHS       FDCE     Q       paddr_s[25]     0.253       16.249
x_pdu_top.x_sub_apb1_top.x_apb1_sub_top.U_APB1_STATE_CTRL.o_root_paddr[26]     PIN_EHS       FDCE     Q       paddr_s[26]     0.253       16.249
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                          Starting                                Required           
Instance                                                                  Reference     Type     Pin     Net      Time         Slack 
                                                                          Clock                                                      
-------------------------------------------------------------------------------------------------------------------------------------
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[0]      PIN_EHS       FDCE     CE      N_50     49.742       16.210
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[11]     PIN_EHS       FDCE     CE      N_50     49.742       16.210
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[12]     PIN_EHS       FDCE     CE      N_50     49.742       16.210
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[13]     PIN_EHS       FDCE     CE      N_50     49.742       16.210
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[14]     PIN_EHS       FDCE     CE      N_50     49.742       16.210
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[15]     PIN_EHS       FDCE     CE      N_50     49.742       16.210
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[16]     PIN_EHS       FDCE     CE      N_50     49.742       16.210
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[17]     PIN_EHS       FDCE     CE      N_50     49.742       16.210
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[18]     PIN_EHS       FDCE     CE      N_50     49.742       16.210
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[19]     PIN_EHS       FDCE     CE      N_50     49.742       16.210
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.258
    = Required time:                         49.742

    - Propagation time:                      33.532
    = Slack (critical) :                     16.210

    Number of logic level(s):                70
    Starting point:                          x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.pop0[4] / Q
    Ending point:                            x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[0] / CE
    The start point is clocked by            PIN_EHS [rising] (rise=0.000 fall=25.000 period=50.000) on pin C
    The end   point is clocked by            PIN_EHS [rising] (rise=0.000 fall=25.000 period=50.000) on pin C

Instance / Net                                                                                                      Pin       Pin               Arrival      No. of    
Name                                                                                                     Type       Name      Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.pop0[4]                                        FDCE       Q         Out     0.253     0.253 r      -         
pop0[4]                                                                                                  Net        -         -       0.721     -            57        
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.pop0_inst_iv_2[0]                              LUT4_L     I3        In      -         0.974 r      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.pop0_inst_iv_2[0]                              LUT4_L     LO        Out     0.093     1.067 r      -         
pop0_inst_iv_2[0]                                                                                        Net        -         -       0.243     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.pop0_inst_iv[0]                                LUT6       I5        In      -         1.310 r      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.pop0_inst_iv[0]                                LUT6       O         Out     0.096     1.405 r      -         
ifu_iu_ex_inst[0]                                                                                        Net        -         -       0.771     -            118       
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.cjtype_imm_vld_lut6_2_o5                  LUT5       I3        In      -         2.176 r      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.cjtype_imm_vld_lut6_2_o5                  LUT5       O         Out     0.280     2.457 f      -         
rd_1627                                                                                                  Net        -         -       0.558     -            10        
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.decd_rs2[3]                               LUT6       I5        In      -         3.015 f      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.decd_rs2[3]                               LUT6       O         Out     0.082     3.097 r      -         
ifu_iu_ex_rs2_reg[3]                                                                                     Net        -         -       0.771     -            130       
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.un8_decd_inst_cjr_3                       LUT6       I5        In      -         3.868 r      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.un8_decd_inst_cjr_3                       LUT6       O         Out     0.050     3.918 f      -         
un8_decd_inst_cjr_3                                                                                      Net        -         -       0.486     -            5         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.ifu_had_chg_flw_inst_1_a9_0               LUT6       I5        In      -         4.404 f      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.ifu_had_chg_flw_inst_1_a9_0               LUT6       O         Out     0.050     4.454 f      -         
un1_branch_pcgen_jmp_chgflw_vld_for_data                                                                 Net        -         -       0.659     -            29        
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.ifu_had_chg_flw_inst_1                    LUT6       I5        In      -         5.113 f      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.ifu_had_chg_flw_inst_1                    LUT6       O         Out     0.050     5.163 f      -         
ifu_had_chg_flw_inst                                                                                     Net        -         -       0.744     -            74        
x_cpu_top.CPU.x_cr_had_top.A15b.un1_had_ifu_inst_bkpt_dbq_req_0                                          LUT6_L     I5        In      -         5.907 f      -         
x_cpu_top.CPU.x_cr_had_top.A15b.un1_had_ifu_inst_bkpt_dbq_req_0                                          LUT6_L     LO        Out     0.050     5.957 f      -         
un1_had_ifu_inst_bkpt_dbq_req_0                                                                          Net        -         -       0.243     -            1         
x_cpu_top.CPU.x_cr_had_top.A15b.un1_had_ifu_inst_bkpt_dbq_req                                            LUT6       I5        In      -         6.200 f      -         
x_cpu_top.CPU.x_cr_had_top.A15b.un1_had_ifu_inst_bkpt_dbq_req                                            LUT6       O         Out     0.050     6.250 f      -         
had_ifu_inst_bkpt_dbq_req                                                                                Net        -         -       0.522     -            7         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.decd_ctrl_expt_bkpt                       LUT6       I5        In      -         6.772 f      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.decd_ctrl_expt_bkpt                       LUT6       O         Out     0.050     6.822 f      -         
decd_ctrl_expt_bkpt                                                                                      Net        -         -       0.747     -            76        
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.decd_ctrl_mad_sel                         LUT6       I5        In      -         7.568 f      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_decd.decd_ctrl_mad_sel                         LUT6       O         Out     0.050     7.618 r      -         
decd_ctrl_mad_sel                                                                                        Net        -         -       0.771     -            252       
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.div_unsigned                               LUT6       I5        In      -         8.390 r      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.div_unsigned                               LUT6       O         Out     0.050     8.440 r      -         
div_unsigned                                                                                             Net        -         -       0.652     -            27        
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_axb_0                          LUT6       I5        In      -         9.092 r      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_axb_0                          LUT6       O         Out     0.050     9.142 r      -         
mad_rs2_fin_axb_0                                                                                        Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_2                          CARRY4     S[1]      In      -         9.142 r      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_2                          CARRY4     CO[3]     Out     0.446     9.587 r      -         
mad_rs2_fin_cry_2                                                                                        Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_6                          CARRY4     CI        In      -         9.587 r      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_6                          CARRY4     CO[3]     Out     0.102     9.689 r      -         
mad_rs2_fin_cry_6                                                                                        Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_10                         CARRY4     CI        In      -         9.689 r      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_10                         CARRY4     CO[3]     Out     0.102     9.790 r      -         
mad_rs2_fin_cry_10                                                                                       Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_14                         CARRY4     CI        In      -         9.790 r      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_14                         CARRY4     CO[3]     Out     0.102     9.892 r      -         
mad_rs2_fin_cry_14                                                                                       Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_18                         CARRY4     CI        In      -         9.892 r      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_18                         CARRY4     CO[3]     Out     0.102     9.993 r      -         
mad_rs2_fin_cry_18                                                                                       Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_22                         CARRY4     CI        In      -         9.993 r      -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_22                         CARRY4     CO[3]     Out     0.102     10.095 r     -         
mad_rs2_fin_cry_22                                                                                       Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_26                         CARRY4     CI        In      -         10.095 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_26                         CARRY4     CO[3]     Out     0.102     10.196 r     -         
mad_rs2_fin_cry_26                                                                                       Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_30                         CARRY4     CI        In      -         10.196 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_cry_30                         CARRY4     CO[3]     Out     0.352     10.548 r     -         
mad_rs2_fin_cry_30                                                                                       Net        -         -       0.363     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_s_31                           XORCY      CI        In      -         10.911 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs2_fin_s_31                           XORCY      O         Out     0.308     11.219 r     -         
mad_alu_div_rs2[31]                                                                                      Net        -         -       0.536     -            8         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs1_cst_0_28                           LUT6_L     I5        In      -         11.755 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs1_cst_0_28                           LUT6_L     LO        Out     0.050     11.805 r     -         
N_428                                                                                                    Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs1_cst_0_30mux_RNO_0                  MUXF7      I1        In      -         11.805 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs1_cst_0_30mux_RNO_0                  MUXF7      O         Out     0.300     12.105 r     -         
mad_rs1_cst_0_30muxnet_1                                                                                 Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs1_cst_0_30mux                        MUXF8      I1        In      -         12.105 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_rs1_cst_0_30mux                        MUXF8      O         Out     0.081     12.186 r     -         
N_430                                                                                                    Net        -         -       0.363     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_alu_rs1_cst_0                          LUT6       I4        In      -         12.549 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.mad_alu_rs1_cst_0                          LUT6       O         Out     0.050     12.598 f     -         
mad_alu_rs1_cst_0                                                                                        Net        -         -       0.363     -            2         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_rs1_1149                               LUT3       I2        In      -         12.961 f     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_rs1_1149                               LUT3       O         Out     0.050     13.011 r     -         
N_1451                                                                                                   Net        -         -       0.668     -            32        
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_rs1[31]                                LUT6       I5        In      -         13.679 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_rs1[31]                                LUT6       O         Out     0.050     13.729 r     -         
alu_rs1[31]                                                                                              Net        -         -       0.522     -            7         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shifter_rs1_pre_lut6_2_o6[31]          LUT4       I3        In      -         14.251 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shifter_rs1_pre_lut6_2_o6[31]          LUT4       O         Out     0.050     14.301 r     -         
alu_shifter_rs1_pre[31]                                                                                  Net        -         -       0.620     -            19        
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shifter_rs1[31]                        LUT6       I5        In      -         14.921 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shifter_rs1[31]                        LUT6       O         Out     0.050     14.971 r     -         
alu_shifter_rs1[31]                                                                                      Net        -         -       0.522     -            7         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shifter_right_rst_21[9]                LUT6       I5        In      -         15.493 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shifter_right_rst_21[9]                LUT6       O         Out     0.050     15.543 r     -         
N_660                                                                                                    Net        -         -       0.460     -            4         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shifter_right_rst_15[21]               LUT6       I5        In      -         16.003 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shifter_right_rst_15[21]               LUT6       O         Out     0.064     16.067 r     -         
N_486                                                                                                    Net        -         -       0.363     -            2         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shifter_right_rst_31_lut6_2_o5[16]     LUT4       I3        In      -         16.430 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shifter_right_rst_31_lut6_2_o5[16]     LUT4       O         Out     0.050     16.480 r     -         
alu_shifter_right_rst[21]                                                                                Net        -         -       0.424     -            3         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.un6_alu_adder_rs2_pre_val[10]              LUT6_L     I5        In      -         16.904 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.un6_alu_adder_rs2_pre_val[10]              LUT6_L     LO        Out     0.050     16.954 r     -         
un6_alu_adder_rs2_pre_val[10]                                                                            Net        -         -       0.243     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_10_RNO_6          LUT6       I5        In      -         17.197 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_10_RNO_6          LUT6       O         Out     0.050     17.247 r     -         
alu_shared_adder_rst_axb_10                                                                              Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_10                CARRY4     S[3]      In      -         17.247 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_10                CARRY4     CO[3]     Out     0.316     17.563 r     -         
alu_shared_adder_rst_cry_10                                                                              Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_14                CARRY4     CI        In      -         17.563 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_14                CARRY4     CO[3]     Out     0.102     17.664 r     -         
alu_shared_adder_rst_cry_14                                                                              Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_18                CARRY4     CI        In      -         17.664 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_18                CARRY4     CO[3]     Out     0.102     17.766 r     -         
alu_shared_adder_rst_cry_18                                                                              Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_22                CARRY4     CI        In      -         17.766 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_22                CARRY4     CO[3]     Out     0.102     17.867 r     -         
alu_shared_adder_rst_cry_22                                                                              Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_26                CARRY4     CI        In      -         17.867 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_26                CARRY4     CO[3]     Out     0.102     17.969 r     -         
alu_shared_adder_rst_cry_26                                                                              Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_30                CARRY4     CI        In      -         17.969 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_30                CARRY4     CO[3]     Out     0.102     18.070 r     -         
alu_shared_adder_rst_cry_30                                                                              Net        -         -       0.000     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_31_outext         CARRY4     CI        In      -         18.070 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_shared_adder_rst_cry_31_outext         CARRY4     O[0]      Out     0.323     18.393 r     -         
alu_mad_adder_rst[31]                                                                                    Net        -         -       0.536     -            8         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_adder_rst_cmp_signed_lt                LUT5_L     I4        In      -         18.929 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_adder_rst_cmp_signed_lt                LUT5_L     LO        Out     0.050     18.979 r     -         
alu_adder_rst_cmp_signed_lt                                                                              Net        -         -       0.243     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_mad_rst_cout                           LUT6       I5        In      -         19.222 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_alu.alu_mad_rst_cout                           LUT6       O         Out     0.050     19.272 r     -         
alu_mad_rst_cout                                                                                         Net        -         -       0.681     -            37        
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.quot_zero                                  LUT6       I5        In      -         19.953 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.quot_zero                                  LUT6       O         Out     0.050     20.003 r     -         
quot_zero                                                                                                Net        -         -       0.738     -            69        
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.iu_ifu_mad_cmplt                           LUT6       I5        In      -         20.741 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_mad.iu_ifu_mad_cmplt                           LUT6       O         Out     0.050     20.791 r     -         
iu_ifu_mad_cmplt                                                                                         Net        -         -       0.363     -            2         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_ctrl.iu_ifu_ex_stall_noinput                   LUT6       I5        In      -         21.154 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_iu_top.x_cr_iu_ctrl.iu_ifu_ex_stall_noinput                   LUT6       O         Out     0.050     21.204 f     -         
iu_ifu_ex_stall_noinput                                                                                  Net        -         -       0.363     -            2         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.un17_ibuf_fetch_more_than_two                  LUT2       I1        In      -         21.566 f     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.un17_ibuf_fetch_more_than_two                  LUT2       O         Out     0.050     21.616 r     -         
un2_ibuf_fetch_more_than_two_2                                                                           Net        -         -       0.363     -            2         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.ibuf_ibusif_inst_fetch_0_1                     LUT6       I5        In      -         21.979 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.ibuf_ibusif_inst_fetch_0_1                     LUT6       O         Out     0.050     22.029 r     -         
ibuf_ibusif_inst_fetch_0_1                                                                               Net        -         -       0.363     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibusif.un1_internal_inst_fetch_pre                  LUT6_L     I4        In      -         22.392 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibusif.un1_internal_inst_fetch_pre                  LUT6_L     LO        Out     0.100     22.492 r     -         
un1_internal_inst_fetch_pre                                                                              Net        -         -       0.243     -            1         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibusif.internal_inst_fetch                          LUT6       I5        In      -         22.735 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibusif.internal_inst_fetch                          LUT6       O         Out     0.050     22.785 r     -         
internal_inst_fetch                                                                                      Net        -         -       0.460     -            4         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibusif.ifu_bmu_req                                  LUT6       I5        In      -         23.245 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibusif.ifu_bmu_req                                  LUT6       O         Out     0.050     23.295 r     -         
ifu_bmu_req                                                                                              Net        -         -       0.460     -            4         
x_cpu_top.CPU.x_cr_core_top.x_cr_bmu_top.x_cr_bmu_ibus_if.bmu_biu_ibus_req                               LUT6       I5        In      -         23.756 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_bmu_top.x_cr_bmu_ibus_if.bmu_biu_ibus_req                               LUT6       O         Out     0.050     23.805 r     -         
bmu_biu_ibus_req                                                                                         Net        -         -       0.460     -            4         
x_cpu_top.CPU.x_cr_core_top.x_cr_sahbl_top.x_cr_ahbl_if.ahbLif_ahbl_htrans_1_i[1]                        LUT6       I5        In      -         24.266 r     -         
x_cpu_top.CPU.x_cr_core_top.x_cr_sahbl_top.x_cr_ahbl_if.ahbLif_ahbl_htrans_1_i[1]                        LUT6       O         Out     0.050     24.316 r     -         
N_101                                                                                                    Net        -         -       0.641     -            24        
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_s3_req_3_0_0_a2_1                        LUT6       I5        In      -         24.957 r     -         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_s3_req_3_0_0_a2_1                        LUT6       O         Out     0.050     25.007 r     -         
N_231                                                                                                    Net        -         -       0.460     -            4         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_s1_req_0_a2_0_a2                         LUT6       I5        In      -         25.468 r     -         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.m2_s1_req_0_a2_0_a2                         LUT6       O         Out     0.050     25.518 r     -         
m2_s1_req                                                                                                Net        -         -       0.522     -            7         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.s1_req_all_lut6_2_o6[4]                     LUT3       I2        In      -         26.040 r     -         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.s1_req_all_lut6_2_o6[4]                     LUT3       O         Out     0.050     26.090 r     -         
s1_req_all[4]                                                                                            Net        -         -       0.567     -            11        
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m2_s2_req_pend_tmp_RNINTUU1                 LUT6       I5        In      -         26.657 r     -         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m2_s2_req_pend_tmp_RNINTUU1                 LUT6       O         Out     0.050     26.707 f     -         
N_1272                                                                                                   Net        -         -       0.460     -            4         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m2_nxt_st_cnst_0_a2_lut6_2[21]              LUT6_2     I4        In      -         27.168 f     -         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m2_nxt_st_cnst_0_a2_lut6_2[21]              LUT6_2     O5        Out     0.050     27.218 f     -         
un33_m2_nxt_st_m_1_9                                                                                     Net        -         -       0.615     -            18        
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m2_nxt_st_cnst_0_a2[29]                     LUT6       I5        In      -         27.832 f     -         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m2_nxt_st_cnst_0_a2[29]                     LUT6       O         Out     0.050     27.882 f     -         
N_1280_fc                                                                                                Net        -         -       0.522     -            7         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m2_nxt_st119                                LUT6       I5        In      -         28.404 f     -         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m2_nxt_st119                                LUT6       O         Out     0.050     28.454 f     -         
m2_nxt_st119                                                                                             Net        -         -       0.424     -            3         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m2_latch_cmd_iv_11_1                        LUT5       I4        In      -         28.878 f     -         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_arb.m2_latch_cmd_iv_11_1                        LUT5       O         Out     0.050     28.928 f     -         
m2_s10_cmd_cur                                                                                           Net        -         -       0.679     -            36        
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.s10_ctrl_bus_0[43]                          LUT6       I5        In      -         29.607 f     -         
x_pdu_top.x_main_bus_top.x_ahb_matrix_7_12_main.x_matrix_dec.s10_ctrl_bus_0[43]                          LUT6       O         Out     0.050     29.657 r     -         
hmain0_lsbus_s10_haddr[30]                                                                               Net        -         -       0.363     -            2         
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.s4_sel_i_0_o3_0                                     LUT6_L     I5        In      -         30.020 r     -         
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.s4_sel_i_0_o3_0                                     LUT6_L     LO        Out     0.050     30.070 f     -         
s4_sel_i_0_o3_0                                                                                          Net        -         -       0.243     -            1         
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.s4_sel_i_0_o3                                       LUT6       I5        In      -         30.313 f     -         
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.s4_sel_i_0_o3                                       LUT6       O         Out     0.050     30.363 f     -         
N_236                                                                                                    Net        -         -       0.460     -            4         
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.s4_sel_i_0_o4_lut6_2_o6                             LUT2       I1        In      -         30.823 f     -         
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.s4_sel_i_0_o4_lut6_2_o6                             LUT2       O         Out     0.050     30.873 f     -         
N_237                                                                                                    Net        -         -       0.243     -            1         
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.s4_sel_i_0_o4_lut6_2_RNILJSN                        LUT6       I5        In      -         31.116 f     -         
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.s4_sel_i_0_o4_lut6_2_RNILJSN                        LUT6       O         Out     0.050     31.166 f     -         
N_242                                                                                                    Net        -         -       0.460     -            4         
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.un8_s0_sellto20_3_RNI68J91                          LUT6       I5        In      -         31.627 f     -         
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.un8_s0_sellto20_3_RNI68J91                          LUT6       O         Out     0.050     31.677 f     -         
N_247                                                                                                    Net        -         -       0.691     -            41        
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.latch_cmd_0_iv_0_a4                                 LUT5       I4        In      -         32.367 f     -         
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.latch_cmd_0_iv_0_a4                                 LUT5       O         Out     0.050     32.417 r     -         
latch_cmd                                                                                                Net        -         -       0.363     -            2         
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.un1_load_cmd_1_i_0                                  LUT5       I4        In      -         32.780 r     -         
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.un1_load_cmd_1_i_0                                  LUT5       O         Out     0.050     32.830 r     -         
N_50                                                                                                     Net        -         -       0.702     -            23        
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[0]                                     FDCE       CE        In      -         33.532 r     -         
=======================================================================================================================================================================
Total path delay (propagation time + setup) of 33.790 is 6.768(20.0%) logic and 27.022(80.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
PIN_EHSz                                                              Net      -        -       0.000     -           12229     
x_cpu_top.CPU.x_cr_core_top.x_cr_core.x_cr_ifu_top.x_ibuf.pop0[4]     FDCE     C        In      -         0.000 r     -         
================================================================================================================================


End clock path:

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
PIN_EHSz                                                                 Net      -        -       0.000     -           12229     
x_pdu_top.x_sub_ls_top.x_sub_ls_top.x_matrix_sub_dec.m_ctrl_bus_d[0]     FDCE     C        In      -         0.000 r     -         
===================================================================================================================================




====================================
Detailed Report for Clock: RTC_CLK_DIV
====================================



Starting Points with Worst Slack
********************************

                                                             Starting                                             Arrival             
Instance                                                     Reference       Type     Pin     Net                 Time        Slack   
                                                             Clock                                                                    
--------------------------------------------------------------------------------------------------------------------------------------
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[3]      RTC_CLK_DIV     FDCE     Q       aou_pdu_cnt[3]      0.253       1995.581
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[4]      RTC_CLK_DIV     FDCE     Q       aou_pdu_cnt[4]      0.253       1995.581
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[5]      RTC_CLK_DIV     FDCE     Q       aou_pdu_cnt[5]      0.253       1995.581
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[0]      RTC_CLK_DIV     FDCE     Q       aou_pdu_cnt[0]      0.253       1995.602
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[1]      RTC_CLK_DIV     FDCE     Q       aou_pdu_cnt[1]      0.253       1995.602
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[2]      RTC_CLK_DIV     FDCE     Q       aou_pdu_cnt[2]      0.253       1995.602
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[15]     RTC_CLK_DIV     FDCE     Q       aou_pdu_cnt[15]     0.253       1995.682
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[16]     RTC_CLK_DIV     FDCE     Q       aou_pdu_cnt[16]     0.253       1995.682
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[17]     RTC_CLK_DIV     FDCE     Q       aou_pdu_cnt[17]     0.253       1995.682
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[12]     RTC_CLK_DIV     FDCE     Q       aou_pdu_cnt[12]     0.253       1995.703
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                       Required             
Instance                                                     Reference       Type     Pin     Net           Time         Slack   
                                                             Clock                                                               
---------------------------------------------------------------------------------------------------------------------------------
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[31]     RTC_CLK_DIV     FDCE     D       cnt_s[31]     2000.137     1995.581
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[30]     RTC_CLK_DIV     FDCE     D       cnt_s[30]     1999.999     1995.680
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[28]     RTC_CLK_DIV     FDCE     D       cnt_s[28]     1999.999     1995.693
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[29]     RTC_CLK_DIV     FDCE     D       cnt_s[29]     1999.999     1995.749
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[27]     RTC_CLK_DIV     FDCE     D       cnt_s[27]     1999.999     1995.780
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[26]     RTC_CLK_DIV     FDCE     D       cnt_s[26]     1999.999     1995.782
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[24]     RTC_CLK_DIV     FDCE     D       cnt_s[24]     1999.999     1995.795
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[25]     RTC_CLK_DIV     FDCE     D       cnt_s[25]     1999.999     1995.851
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[23]     RTC_CLK_DIV     FDCE     D       cnt_s[23]     1999.999     1995.882
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[22]     RTC_CLK_DIV     FDCE     D       cnt_s[22]     1999.999     1995.883
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2000.000
    - Setup time:                            -0.137
    = Required time:                         2000.137

    - Propagation time:                      4.556
    = Slack (non-critical) :                 1995.581

    Number of logic level(s):                14
    Starting point:                          x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[3] / Q
    Ending point:                            x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[31] / D
    The start point is clocked by            RTC_CLK_DIV [rising] (rise=0.000 fall=1000.000 period=2000.000) on pin C
    The end   point is clocked by            RTC_CLK_DIV [rising] (rise=0.000 fall=1000.000 period=2000.000) on pin C

Instance / Net                                                                      Pin       Pin               Arrival     No. of    
Name                                                                     Type       Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[3]                  FDCE       Q         Out     0.253     0.253 r     -         
aou_pdu_cnt[3]                                                           Net        -         -       0.424     -           3         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_ig.un1_match_val_0_I_74     LUT6       I0        In      -         0.677 r     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_ig.un1_match_val_0_I_74     LUT6       O         Out     0.319     0.997 r     -         
un1_match_val_0_I_74                                                     Net        -         -       0.000     -           1         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_ig.un1_match_val_0_I_51     CARRY4     S[1]      In      -         0.997 r     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_ig.un1_match_val_0_I_51     CARRY4     CO[3]     Out     0.446     1.442 r     -         
un1_match_val_0_data_tmp[3]                                              Net        -         -       0.000     -           1         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_ig.un1_match_val_0_I_19     CARRY4     CI        In      -         1.442 r     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_ig.un1_match_val_0_I_19     CARRY4     CO[3]     Out     0.102     1.544 r     -         
un1_match_val_0_data_tmp[7]                                              Net        -         -       0.000     -           1         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_ig.un1_match_val_0_I_83     CARRY4     CI        In      -         1.544 r     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_ig.un1_match_val_0_I_83     CARRY4     CO[2]     Out     0.211     1.755 r     -         
un1_match_val_0_I_83_CO[2]                                               Net        -         -       0.673     -           34        
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_4105_b0             LUT5_L     I4        In      -         2.429 r     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_4105_b0             LUT5_L     LO        Out     0.050     2.479 f     -         
cnt_qxu[0]                                                               Net        -         -       0.000     -           1         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[2]              CARRY4     S[1]      In      -         2.479 f     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[2]              CARRY4     CO[3]     Out     0.446     2.924 r     -         
cnt_cry[2]                                                               Net        -         -       0.000     -           1         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[6]              CARRY4     CI        In      -         2.924 r     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[6]              CARRY4     CO[3]     Out     0.102     3.026 r     -         
cnt_cry[6]                                                               Net        -         -       0.000     -           1         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[10]             CARRY4     CI        In      -         3.026 r     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[10]             CARRY4     CO[3]     Out     0.102     3.127 r     -         
cnt_cry[10]                                                              Net        -         -       0.000     -           1         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[14]             CARRY4     CI        In      -         3.127 r     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[14]             CARRY4     CO[3]     Out     0.102     3.229 r     -         
cnt_cry[14]                                                              Net        -         -       0.000     -           1         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[18]             CARRY4     CI        In      -         3.229 r     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[18]             CARRY4     CO[3]     Out     0.102     3.330 r     -         
cnt_cry[18]                                                              Net        -         -       0.000     -           1         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[22]             CARRY4     CI        In      -         3.330 r     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[22]             CARRY4     CO[3]     Out     0.102     3.432 r     -         
cnt_cry[22]                                                              Net        -         -       0.000     -           1         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[26]             CARRY4     CI        In      -         3.432 r     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[26]             CARRY4     CO[3]     Out     0.102     3.533 r     -         
cnt_cry[26]                                                              Net        -         -       0.000     -           1         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[30]             CARRY4     CI        In      -         3.533 r     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_cry[30]             CARRY4     CO[3]     Out     0.352     3.885 r     -         
cnt_cry[30]                                                              Net        -         -       0.363     -           1         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_s[31]               XORCY      CI        In      -         4.248 r     -         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt_s[31]               XORCY      O         Out     0.308     4.556 r     -         
cnt_s[31]                                                                Net        -         -       0.000     -           1         
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[31]                 FDCE       D         In      -         4.556 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 4.419 is 2.958(66.9%) logic and 1.461(33.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_clk_div.rtc_clk_div_keep.x_aou_top.x_rtc0_sec_top.rtc_clk     Net      -        -       0.000     -           12229     
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[3]                                                    FDCE     C        In      -         0.000 r     -         
=====================================================================================================================================================================


End clock path:

Instance / Net                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_clk_div.rtc_clk_div_keep.x_aou_top.x_rtc0_sec_top.rtc_clk     Net      -        -       0.000     -           12229     
x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[31]                                                   FDCE     C        In      -         0.000 r     -         
=====================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:03m:01s; CPU Time elapsed 0h:02m:57s; Memory used current: 845MB peak: 845MB)


Finished timing report (Real Time elapsed 0h:03m:01s; CPU Time elapsed 0h:02m:57s; Memory used current: 845MB peak: 845MB)

---------------------------------------
Resource Usage Report for wujian100_open_top 

Mapping to part: xc7a200tfbg484-2l
Cell usage:
RAM32M         18 uses
CARRY4          1361 uses
DSP48E1         1 use
FD              11 uses
FDC             4413 uses
FDCE            6892 uses
FDE             935 uses
FDP             686 uses
FDPE            448 uses
FDP_1           1 use
FDS             1 use
GND             379 uses
MUXF7           35 uses
MUXF8           8 uses
RAMB36E1        64 uses
VCC             379 uses
XORCY           103 uses
LUT1            421 uses
LUT2            2364 uses
LUT3            1927 uses
LUT4            4195 uses
LUT5            4011 uses
LUT6            14243 uses
LUT6_2          133 uses

I/O ports: 62
I/O primitives: 62
IBUF           2 uses
IBUFG          2 uses
IOBUF          51 uses
OBUF           1 use
OBUFT          6 uses

BUFG           4 uses
SRL primitives:
SRL16E         3 uses

I/O Register bits:                  0
Register bits not including I/Os:   13387 of 269200 (4%)

RAM/ROM usage summary
Simple Dual Port Rams (RAM32M): 18
Occupied Block RAM sites (RAMB36) : 64 of 365 (17%)


DSP48s: 1 of 740 (0%)

Global Clock Buffers: 4 of 32 (12%)

Total load per clock:
   PIN_EHS: 12196
   PAD_JTAG_TCLK: 59
   I_RTC_EXT_CLK: 1
   RTC_CLK_DIV: 34
   CLKDIV: 1
   wujian100_open_top|PAD_JTAG_TCLK: 1

@S |Mapping Summary:
Total  LUTs: 25171 (18%)

Distribution of All Consumed LUTs = SRL + RAM + LUT1 + LUT2 + LUT3 + LUT4 + LUT5 + LUT6 + LUT6_2- SOFT_HLUTNM/2 
Distribution of All Consumed Luts 25171 = 3 + 72 + 421 + 2364 + 1927 + 4195 + 4011 + 14243 + 133- 4396/2 


 Number of unique control sets:              286

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:03m:02s; CPU Time elapsed 0h:02m:59s; Memory used current: 976MB peak: 976MB)

Process took 0h:03m:02s realtime, 0h:02m:59s cputime
# Tue Nov 19 10:16:51 2024

###########################################################]
