// Seed: 4159942548
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    output tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    input wor id_7,
    output tri1 id_8,
    input wand id_9,
    output uwire id_10,
    output supply1 id_11,
    output uwire id_12
);
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17, id_18, id_19;
  assign id_4 = id_3;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri1 id_7,
    input supply0 id_8
);
  wire id_10, id_11, id_12;
  assign id_6 = 1;
  module_0(
      id_4, id_3, id_7, id_7, id_4, id_3, id_3, id_8, id_4, id_0, id_6, id_6, id_4
  );
  supply1 id_13;
  assign id_13 = 1 == id_13;
  wire id_14, id_15, id_16;
endmodule
