INFO: [HLS 200-10] Running 'E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'YL' on host 'desktop-7jlto9q' (Windows NT_amd64 version 6.2) on Wed Dec 05 02:05:04 +0800 2018
INFO: [HLS 200-10] In directory 'F:/FPGA/project/HLS/FAST_1.0'
INFO: [HLS 200-10] Opening project 'F:/FPGA/project/HLS/FAST_1.0/FAST'.
INFO: [HLS 200-10] Opening solution 'F:/FPGA/project/HLS/FAST_1.0/FAST/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../test.cpp in debug mode
   Compiling ../../../../image_core.cpp in debug mode
In file included from E:/Xilinx/Vivado/2018.2/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from E:/Xilinx/Vivado/2018.2/include/hls_fpo.h:166,
                 from E:/Xilinx/Vivado/2018.2/include/hls_half.h:58,
                 from E:/Xilinx/Vivado/2018.2/include/ap_int_sim.h:73,
                 from E:/Xilinx/Vivado/2018.2/include/ap_int.h:65,
                 from E:/Xilinx/Vivado/2018.2/include/ap_axi_sdata.h:86,
                 from E:/Xilinx/Vivado/2018.2/include/hls/hls_axi_io.h:39,
                 from E:/Xilinx/Vivado/2018.2/include/hls_video.h:48,
                 from E:/Xilinx/Vivado/2018.2/include/hls_opencv.h:50,
                 from ../../../../test.cpp:1:
E:/Xilinx/Vivado/2018.2/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from E:/Xilinx/Vivado/2018.2/include/hls_fpo.h:166:0,
                 from E:/Xilinx/Vivado/2018.2/include/hls_half.h:58,
                 from E:/Xilinx/Vivado/2018.2/include/ap_int_sim.h:73,
                 from E:/Xilinx/Vivado/2018.2/include/ap_int.h:65,
                 from E:/Xilinx/Vivado/2018.2/include/ap_axi_sdata.h:86,
                 from E:/Xilinx/Vivado/2018.2/include/hls/hls_axi_io.h:39,
                 from E:/Xilinx/Vivado/2018.2/include/hls_video.h:48,
                 from E:/Xilinx/Vivado/2018.2/include/hls_opencv.h:50,
                 from ../../../../test.cpp:1:
E:/Xilinx/Vivado/2018.2/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from E:/Xilinx/Vivado/2018.2/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from E:/Xilinx/Vivado/2018.2/include/hls_fpo.h:166,
                 from E:/Xilinx/Vivado/2018.2/include/hls_half.h:58,
                 from E:/Xilinx/Vivado/2018.2/include/ap_int_sim.h:73,
                 from E:/Xilinx/Vivado/2018.2/include/ap_int.h:65,
                 from E:/Xilinx/Vivado/2018.2/include/ap_axi_sdata.h:86,
                 from E:/Xilinx/Vivado/2018.2/include/hls/hls_axi_io.h:39,
                 from E:/Xilinx/Vivado/2018.2/include/hls_video.h:48,
                 from ../../../../image_core.h:4,
                 from ../../../../image_core.cpp:1:
E:/Xilinx/Vivado/2018.2/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from E:/Xilinx/Vivado/2018.2/include/hls_fpo.h:166:0,
                 from E:/Xilinx/Vivado/2018.2/include/hls_half.h:58,
                 from E:/Xilinx/Vivado/2018.2/include/ap_int_sim.h:73,
                 from E:/Xilinx/Vivado/2018.2/include/ap_int.h:65,
                 from E:/Xilinx/Vivado/2018.2/include/ap_axi_sdata.h:86,
                 from E:/Xilinx/Vivado/2018.2/include/hls/hls_axi_io.h:39,
                 from E:/Xilinx/Vivado/2018.2/include/hls_video.h:48,
                 from ../../../../image_core.h:4,
                 from ../../../../image_core.cpp:1:
E:/Xilinx/Vivado/2018.2/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
