;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* PWM */
PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* SPI */
SPI_miso_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_miso_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_miso_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_miso_m__0__HSIOM_GPIO EQU 0
SPI_miso_m__0__HSIOM_I2C EQU 14
SPI_miso_m__0__HSIOM_I2C_SDA EQU 14
SPI_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_miso_m__0__HSIOM_SHIFT EQU 4
SPI_miso_m__0__HSIOM_SPI EQU 15
SPI_miso_m__0__HSIOM_SPI_MISO EQU 15
SPI_miso_m__0__HSIOM_UART EQU 9
SPI_miso_m__0__HSIOM_UART_TX EQU 9
SPI_miso_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_miso_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_miso_m__0__MASK EQU 0x02
SPI_miso_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_miso_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_miso_m__0__PORT EQU 1
SPI_miso_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_miso_m__0__SHIFT EQU 1
SPI_miso_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_miso_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_miso_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_miso_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_miso_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_miso_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_miso_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_miso_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_miso_m__MASK EQU 0x02
SPI_miso_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_miso_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_miso_m__PORT EQU 1
SPI_miso_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_miso_m__SHIFT EQU 1
SPI_mosi_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_mosi_m__0__HSIOM_GPIO EQU 0
SPI_mosi_m__0__HSIOM_I2C EQU 14
SPI_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPI_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_mosi_m__0__HSIOM_SPI EQU 15
SPI_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_mosi_m__0__HSIOM_UART EQU 9
SPI_mosi_m__0__HSIOM_UART_RX EQU 9
SPI_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_mosi_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_mosi_m__0__MASK EQU 0x01
SPI_mosi_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_mosi_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_mosi_m__0__PORT EQU 1
SPI_mosi_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_mosi_m__0__SHIFT EQU 0
SPI_mosi_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_mosi_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_mosi_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_mosi_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_mosi_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_mosi_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_mosi_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_mosi_m__MASK EQU 0x01
SPI_mosi_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_mosi_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_mosi_m__PORT EQU 1
SPI_mosi_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_mosi_m__SHIFT EQU 0
SPI_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
SPI_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
SPI_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
SPI_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
SPI_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
SPI_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
SPI_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
SPI_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
SPI_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
SPI_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
SPI_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_SCB__SS0_POSISTION EQU 1
SPI_SCB__SS1_POSISTION EQU 0
SPI_SCB__SS2_POSISTION EQU 2
SPI_SCB__SS3_POSISTION EQU 3
SPI_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
SPI_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
SPI_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
SPI_SCBCLK__DIV_ID EQU 0x00000041
SPI_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
SPI_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_sclk_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_sclk_m__0__HSIOM_GPIO EQU 0
SPI_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_sclk_m__0__HSIOM_SPI EQU 15
SPI_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_sclk_m__0__HSIOM_UART EQU 9
SPI_sclk_m__0__HSIOM_UART_CTS EQU 9
SPI_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_sclk_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_sclk_m__0__MASK EQU 0x04
SPI_sclk_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_sclk_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_sclk_m__0__PORT EQU 1
SPI_sclk_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_sclk_m__0__SHIFT EQU 2
SPI_sclk_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_sclk_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_sclk_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_sclk_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_sclk_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_sclk_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_sclk_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_sclk_m__MASK EQU 0x04
SPI_sclk_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_sclk_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_sclk_m__PORT EQU 1
SPI_sclk_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_sclk_m__SHIFT EQU 2
SPI_ss0_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_ss0_m__0__HSIOM_GPIO EQU 0
SPI_ss0_m__0__HSIOM_MASK EQU 0x000F0000
SPI_ss0_m__0__HSIOM_SHIFT EQU 16
SPI_ss0_m__0__HSIOM_SPI EQU 15
SPI_ss0_m__0__HSIOM_SPI_SELECT1 EQU 15
SPI_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_ss0_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_ss0_m__0__MASK EQU 0x10
SPI_ss0_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_ss0_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_ss0_m__0__PORT EQU 1
SPI_ss0_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_ss0_m__0__SHIFT EQU 4
SPI_ss0_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_ss0_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_ss0_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_ss0_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_ss0_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_ss0_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_ss0_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_ss0_m__MASK EQU 0x10
SPI_ss0_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_ss0_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_ss0_m__PORT EQU 1
SPI_ss0_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_ss0_m__SHIFT EQU 4

/* LED4 */
LED4__0__DR EQU CYREG_GPIO_PRT2_DR
LED4__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED4__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED4__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED4__0__HSIOM_MASK EQU 0x0000000F
LED4__0__HSIOM_SHIFT EQU 0
LED4__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED4__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED4__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED4__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED4__0__MASK EQU 0x01
LED4__0__PC EQU CYREG_GPIO_PRT2_PC
LED4__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED4__0__PORT EQU 2
LED4__0__PS EQU CYREG_GPIO_PRT2_PS
LED4__0__SHIFT EQU 0
LED4__DR EQU CYREG_GPIO_PRT2_DR
LED4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED4__INTR EQU CYREG_GPIO_PRT2_INTR
LED4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED4__MASK EQU 0x01
LED4__PC EQU CYREG_GPIO_PRT2_PC
LED4__PC2 EQU CYREG_GPIO_PRT2_PC2
LED4__PORT EQU 2
LED4__PS EQU CYREG_GPIO_PRT2_PS
LED4__SHIFT EQU 0

/* LED5 */
LED5__0__DR EQU CYREG_GPIO_PRT2_DR
LED5__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED5__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED5__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED5__0__HSIOM_MASK EQU 0x000000F0
LED5__0__HSIOM_SHIFT EQU 4
LED5__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED5__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED5__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED5__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED5__0__MASK EQU 0x02
LED5__0__PC EQU CYREG_GPIO_PRT2_PC
LED5__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED5__0__PORT EQU 2
LED5__0__PS EQU CYREG_GPIO_PRT2_PS
LED5__0__SHIFT EQU 1
LED5__DR EQU CYREG_GPIO_PRT2_DR
LED5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED5__INTR EQU CYREG_GPIO_PRT2_INTR
LED5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED5__MASK EQU 0x02
LED5__PC EQU CYREG_GPIO_PRT2_PC
LED5__PC2 EQU CYREG_GPIO_PRT2_PC2
LED5__PORT EQU 2
LED5__PS EQU CYREG_GPIO_PRT2_PS
LED5__SHIFT EQU 1

/* LED6 */
LED6__0__DR EQU CYREG_GPIO_PRT2_DR
LED6__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED6__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED6__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED6__0__HSIOM_MASK EQU 0x00000F00
LED6__0__HSIOM_SHIFT EQU 8
LED6__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED6__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED6__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED6__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED6__0__MASK EQU 0x04
LED6__0__PC EQU CYREG_GPIO_PRT2_PC
LED6__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED6__0__PORT EQU 2
LED6__0__PS EQU CYREG_GPIO_PRT2_PS
LED6__0__SHIFT EQU 2
LED6__DR EQU CYREG_GPIO_PRT2_DR
LED6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED6__INTR EQU CYREG_GPIO_PRT2_INTR
LED6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED6__MASK EQU 0x04
LED6__PC EQU CYREG_GPIO_PRT2_PC
LED6__PC2 EQU CYREG_GPIO_PRT2_PC2
LED6__PORT EQU 2
LED6__PS EQU CYREG_GPIO_PRT2_PS
LED6__SHIFT EQU 2

/* LED7 */
LED7__0__DR EQU CYREG_GPIO_PRT2_DR
LED7__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED7__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED7__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED7__0__HSIOM_MASK EQU 0x0000F000
LED7__0__HSIOM_SHIFT EQU 12
LED7__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED7__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED7__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED7__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED7__0__MASK EQU 0x08
LED7__0__PC EQU CYREG_GPIO_PRT2_PC
LED7__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED7__0__PORT EQU 2
LED7__0__PS EQU CYREG_GPIO_PRT2_PS
LED7__0__SHIFT EQU 3
LED7__DR EQU CYREG_GPIO_PRT2_DR
LED7__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED7__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED7__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED7__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED7__INTR EQU CYREG_GPIO_PRT2_INTR
LED7__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED7__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED7__MASK EQU 0x08
LED7__PC EQU CYREG_GPIO_PRT2_PC
LED7__PC2 EQU CYREG_GPIO_PRT2_PC2
LED7__PORT EQU 2
LED7__PS EQU CYREG_GPIO_PRT2_PS
LED7__SHIFT EQU 3

/* LED8 */
LED8__0__DR EQU CYREG_GPIO_PRT2_DR
LED8__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED8__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED8__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED8__0__HSIOM_MASK EQU 0x000F0000
LED8__0__HSIOM_SHIFT EQU 16
LED8__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED8__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED8__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED8__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED8__0__MASK EQU 0x10
LED8__0__PC EQU CYREG_GPIO_PRT2_PC
LED8__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED8__0__PORT EQU 2
LED8__0__PS EQU CYREG_GPIO_PRT2_PS
LED8__0__SHIFT EQU 4
LED8__DR EQU CYREG_GPIO_PRT2_DR
LED8__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED8__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED8__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED8__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED8__INTR EQU CYREG_GPIO_PRT2_INTR
LED8__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED8__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED8__MASK EQU 0x10
LED8__PC EQU CYREG_GPIO_PRT2_PC
LED8__PC2 EQU CYREG_GPIO_PRT2_PC2
LED8__PORT EQU 2
LED8__PS EQU CYREG_GPIO_PRT2_PS
LED8__SHIFT EQU 4

/* LED9 */
LED9__0__DR EQU CYREG_GPIO_PRT3_DR
LED9__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED9__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED9__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED9__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED9__0__HSIOM_MASK EQU 0x000F0000
LED9__0__HSIOM_SHIFT EQU 16
LED9__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED9__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED9__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED9__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED9__0__MASK EQU 0x10
LED9__0__PC EQU CYREG_GPIO_PRT3_PC
LED9__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED9__0__PORT EQU 3
LED9__0__PS EQU CYREG_GPIO_PRT3_PS
LED9__0__SHIFT EQU 4
LED9__DR EQU CYREG_GPIO_PRT3_DR
LED9__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED9__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED9__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED9__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED9__INTR EQU CYREG_GPIO_PRT3_INTR
LED9__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED9__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED9__MASK EQU 0x10
LED9__PC EQU CYREG_GPIO_PRT3_PC
LED9__PC2 EQU CYREG_GPIO_PRT3_PC2
LED9__PORT EQU 3
LED9__PS EQU CYREG_GPIO_PRT3_PS
LED9__SHIFT EQU 4

/* UART */
UART_rx__0__DR EQU CYREG_GPIO_PRT3_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_GPIO_PRT3_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_rx__0__PORT EQU 3
UART_rx__0__PS EQU CYREG_GPIO_PRT3_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT3_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT3_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_GPIO_PRT3_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_rx__PORT EQU 3
UART_rx__PS EQU CYREG_GPIO_PRT3_PS
UART_rx__SHIFT EQU 0
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_SCBCLK__DIV_ID EQU 0x00000042
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT3_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT3_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_tx__0__PORT EQU 3
UART_tx__0__PS EQU CYREG_GPIO_PRT3_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT3_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT3_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT3_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_tx__PORT EQU 3
UART_tx__PS EQU CYREG_GPIO_PRT3_PS
UART_tx__SHIFT EQU 1

/* Button */
Button__0__DR EQU CYREG_GPIO_PRT0_DR
Button__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Button__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Button__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Button__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Button__0__HSIOM_MASK EQU 0xF0000000
Button__0__HSIOM_SHIFT EQU 28
Button__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Button__0__INTR EQU CYREG_GPIO_PRT0_INTR
Button__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Button__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Button__0__MASK EQU 0x80
Button__0__PC EQU CYREG_GPIO_PRT0_PC
Button__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Button__0__PORT EQU 0
Button__0__PS EQU CYREG_GPIO_PRT0_PS
Button__0__SHIFT EQU 7
Button__DR EQU CYREG_GPIO_PRT0_DR
Button__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Button__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Button__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Button__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Button__INTR EQU CYREG_GPIO_PRT0_INTR
Button__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Button__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Button__MASK EQU 0x80
Button__PC EQU CYREG_GPIO_PRT0_PC
Button__PC2 EQU CYREG_GPIO_PRT0_PC2
Button__PORT EQU 0
Button__PS EQU CYREG_GPIO_PRT0_PS
Button__SHIFT EQU 7
Button__SNAP EQU CYREG_GPIO_PRT0_INTR

/* Isr_TC */
Isr_TC__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
Isr_TC__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
Isr_TC__INTC_MASK EQU 0x800
Isr_TC__INTC_NUMBER EQU 11
Isr_TC__INTC_PRIOR_MASK EQU 0xC0000000
Isr_TC__INTC_PRIOR_NUM EQU 0
Isr_TC__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
Isr_TC__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
Isr_TC__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
Clock_2__DIV_ID EQU 0x00000080
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_5_CTL0
Clock_2__FRAC_MASK EQU 0x000000F8
Clock_2__PA_DIV_ID EQU 0x000000FF

/* Audio_OUT */
Audio_OUT__0__DR EQU CYREG_GPIO_PRT2_DR
Audio_OUT__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Audio_OUT__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Audio_OUT__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Audio_OUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Audio_OUT__0__HSIOM_MASK EQU 0x0F000000
Audio_OUT__0__HSIOM_SHIFT EQU 24
Audio_OUT__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Audio_OUT__0__INTR EQU CYREG_GPIO_PRT2_INTR
Audio_OUT__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Audio_OUT__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Audio_OUT__0__MASK EQU 0x40
Audio_OUT__0__PC EQU CYREG_GPIO_PRT2_PC
Audio_OUT__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Audio_OUT__0__PORT EQU 2
Audio_OUT__0__PS EQU CYREG_GPIO_PRT2_PS
Audio_OUT__0__SHIFT EQU 6
Audio_OUT__DR EQU CYREG_GPIO_PRT2_DR
Audio_OUT__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Audio_OUT__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Audio_OUT__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Audio_OUT__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Audio_OUT__INTR EQU CYREG_GPIO_PRT2_INTR
Audio_OUT__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Audio_OUT__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Audio_OUT__MASK EQU 0x40
Audio_OUT__PC EQU CYREG_GPIO_PRT2_PC
Audio_OUT__PC2 EQU CYREG_GPIO_PRT2_PC2
Audio_OUT__PORT EQU 2
Audio_OUT__PS EQU CYREG_GPIO_PRT2_PS
Audio_OUT__SHIFT EQU 6

/* Isr_UC_Btn */
Isr_UC_Btn__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
Isr_UC_Btn__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
Isr_UC_Btn__INTC_MASK EQU 0x01
Isr_UC_Btn__INTC_NUMBER EQU 0
Isr_UC_Btn__INTC_PRIOR_MASK EQU 0xC0
Isr_UC_Btn__INTC_PRIOR_NUM EQU 3
Isr_UC_Btn__INTC_PRIOR_REG EQU CYREG_CM0P_IPR0
Isr_UC_Btn__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
Isr_UC_Btn__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* Timer_audio */
Timer_audio_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_audio_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_audio_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_audio_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_audio_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_audio_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_audio_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_audio_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_audio_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_audio_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_audio_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_audio_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_audio_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_audio_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_audio_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x190111A9
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4J
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4J_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x0010
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0200
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
