-- VHDL for IBM SMS ALD page 17.15.01.1
-- Title: COMPARE MATRIX
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/10/2020 1:27:30 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_15_01_1_COMPARE_MATRIX is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_A_CH_NOT_8_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_4_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_2_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_1_BIT:	 in STD_LOGIC;
		PS_A_CH_2_BIT:	 in STD_LOGIC;
		PS_A_CH_8_BIT:	 in STD_LOGIC;
		PS_A_CH_4_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_B_BIT:	 in STD_LOGIC;
		PS_A_CH_A_BIT:	 in STD_LOGIC;
		PS_A_CH_1_BIT:	 in STD_LOGIC;
		PS_A_CH_B_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_A_BIT:	 in STD_LOGIC;
		PS_NO_NU_A_CH:	 out STD_LOGIC;
		PS_SPL_CHAR_A_CH:	 out STD_LOGIC;
		PS_ALPH_A_CH:	 out STD_LOGIC);
end ALD_17_15_01_1_COMPARE_MATRIX;

architecture behavioral of ALD_17_15_01_1_COMPARE_MATRIX is 

	signal OUT_4A_1: STD_LOGIC;
	signal OUT_3A_H: STD_LOGIC;
	signal OUT_4B_3: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_3D_R: STD_LOGIC;
	signal OUT_5E_G: STD_LOGIC;
	signal OUT_4F_NoPin: STD_LOGIC;
	signal OUT_3F_G: STD_LOGIC;
	signal OUT_4G_NoPin: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_2G_NoPin: STD_LOGIC;
	signal OUT_1G_D: STD_LOGIC;
	signal OUT_4H_NoPin: STD_LOGIC;
	signal OUT_2H_NoPin: STD_LOGIC;
	signal OUT_2I_NoPin: STD_LOGIC;
	signal OUT_DOT_4A: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;
	signal OUT_DOT_1G: STD_LOGIC;

begin

	OUT_4A_1 <= NOT(PS_A_CH_NOT_4_BIT AND PS_A_CH_NOT_8_BIT );
	OUT_3A_H <= NOT OUT_DOT_4A;
	OUT_4B_3 <= NOT(PS_A_CH_NOT_1_BIT AND PS_A_CH_NOT_2_BIT );
	OUT_3C_E <= NOT(PS_A_CH_8_BIT AND PS_A_CH_2_BIT AND PS_A_CH_1_BIT );
	OUT_2C_D <= NOT(OUT_3C_E AND OUT_3D_R AND OUT_DOT_3E );
	OUT_3D_R <= NOT(PS_A_CH_8_BIT AND PS_A_CH_4_BIT );
	OUT_5E_G <= NOT(PS_A_CH_NOT_B_BIT AND PS_A_CH_A_BIT AND PS_A_CH_NOT_8_BIT );
	OUT_4F_NoPin <= NOT(PS_A_CH_8_BIT AND PS_A_CH_NOT_4_BIT AND PS_A_CH_NOT_2_BIT );
	OUT_3F_G <= NOT(PS_A_CH_NOT_4_BIT AND PS_A_CH_NOT_2_BIT AND PS_A_CH_1_BIT );
	OUT_4G_NoPin <= NOT(PS_A_CH_NOT_4_BIT AND PS_A_CH_2_BIT AND PS_A_CH_NOT_1_BIT );
	OUT_3G_D <= NOT(OUT_4F_NoPin AND OUT_4G_NoPin AND OUT_4H_NoPin );
	OUT_2G_NoPin <= NOT(PS_A_CH_NOT_8_BIT AND PS_A_CH_2_BIT );
	OUT_1G_D <= NOT(OUT_2G_NoPin AND OUT_2H_NoPin AND OUT_2I_NoPin );
	OUT_4H_NoPin <= NOT(PS_A_CH_NOT_8_BIT AND PS_A_CH_4_BIT );
	OUT_2H_NoPin <= NOT(PS_A_CH_B_BIT AND PS_A_CH_NOT_8_BIT AND PS_A_CH_1_BIT );
	OUT_2I_NoPin <= NOT(PS_A_CH_NOT_A_BIT AND PS_A_CH_NOT_8_BIT AND PS_A_CH_1_BIT );
	OUT_DOT_4A <= OUT_4A_1 OR OUT_4B_3;
	OUT_DOT_3E <= OUT_5E_G OR OUT_3F_G;
	OUT_DOT_1G <= OUT_3G_D OR OUT_1G_D;

	PS_NO_NU_A_CH <= OUT_3A_H;
	PS_SPL_CHAR_A_CH <= OUT_2C_D;
	PS_ALPH_A_CH <= OUT_DOT_1G;


end;
