
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Wed Jun 21 10:24:04 2023 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/update/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/update/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64Zfinx/fclass.s.cgf \
 \
//                  -- xlen 64  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fclass.s instruction of the RISC-V RV64_Zfinx,RV64_Zdinx extension for the fclass_b1 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64I_Zfinx,RV64I_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*);def TEST_CASE_1=True;",fclass_b1)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:// rs1==x30, rd==x31,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000000 and  fcsr == 0 and rs1_sgn_prefix == 0x00000000  
/* opcode: fclass.s ; op1:x30; dest:x31; op1val:0x0; valaddr_reg:x3;
val_offset:0*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x31, x30, 0, 0, x3, 0*FLEN/8, x4, x1, x2)

inst_1:// rs1==x31, rd==x30,fs1 == 1 and fe1 == 0x00 and fm1 == 0x000000 and  fcsr == 0 and rs1_sgn_prefix == 0xffffffff  
/* opcode: fclass.s ; op1:x31; dest:x30; op1val:0x80000000; valaddr_reg:x3;
val_offset:1*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x30, x31, 0, 0, x3, 1*FLEN/8, x4, x1, x2)

inst_2:// rs1==x28, rd==x29,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000001 and  fcsr == 0 and rs1_sgn_prefix == 0x00000000  
/* opcode: fclass.s ; op1:x28; dest:x29; op1val:0x1; valaddr_reg:x3;
val_offset:2*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x29, x28, 0, 0, x3, 2*FLEN/8, x4, x1, x2)

inst_3:// rs1==x29, rd==x28,fs1 == 1 and fe1 == 0x00 and fm1 == 0x000001 and  fcsr == 0 and rs1_sgn_prefix == 0xffffffff  
/* opcode: fclass.s ; op1:x29; dest:x28; op1val:0x80000001; valaddr_reg:x3;
val_offset:3*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x28, x29, 0, 0, x3, 3*FLEN/8, x4, x1, x2)

inst_4:// rs1==x26, rd==x27,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000002 and  fcsr == 0 and rs1_sgn_prefix == 0x00000000  
/* opcode: fclass.s ; op1:x26; dest:x27; op1val:0x2; valaddr_reg:x3;
val_offset:4*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x27, x26, 0, 0, x3, 4*FLEN/8, x4, x1, x2)

inst_5:// rs1==x27, rd==x26,fs1 == 1 and fe1 == 0x00 and fm1 == 0x7ffffe and  fcsr == 0 and rs1_sgn_prefix == 0xffffffff  
/* opcode: fclass.s ; op1:x27; dest:x26; op1val:0x807ffffe; valaddr_reg:x3;
val_offset:5*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x26, x27, 0, 0, x3, 5*FLEN/8, x4, x1, x2)

inst_6:// rs1==x24, rd==x25,fs1 == 0 and fe1 == 0x00 and fm1 == 0x7fffff and  fcsr == 0 and rs1_sgn_prefix == 0x00000000  
/* opcode: fclass.s ; op1:x24; dest:x25; op1val:0x7fffff; valaddr_reg:x3;
val_offset:6*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x25, x24, 0, 0, x3, 6*FLEN/8, x4, x1, x2)

inst_7:// rs1==x25, rd==x24,fs1 == 1 and fe1 == 0x00 and fm1 == 0x7fffff and  fcsr == 0 and rs1_sgn_prefix == 0xffffffff  
/* opcode: fclass.s ; op1:x25; dest:x24; op1val:0x807fffff; valaddr_reg:x3;
val_offset:7*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x24, x25, 0, 0, x3, 7*FLEN/8, x4, x1, x2)

inst_8:// rs1==x22, rd==x23,fs1 == 0 and fe1 == 0x01 and fm1 == 0x000000 and  fcsr == 0 and rs1_sgn_prefix == 0x00000000  
/* opcode: fclass.s ; op1:x22; dest:x23; op1val:0x800000; valaddr_reg:x3;
val_offset:8*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x23, x22, 0, 0, x3, 8*FLEN/8, x4, x1, x2)

inst_9:// rs1==x23, rd==x22,fs1 == 1 and fe1 == 0x01 and fm1 == 0x000000 and  fcsr == 0 and rs1_sgn_prefix == 0xffffffff  
/* opcode: fclass.s ; op1:x23; dest:x22; op1val:0x80800000; valaddr_reg:x3;
val_offset:9*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x22, x23, 0, 0, x3, 9*FLEN/8, x4, x1, x2)

inst_10:// rs1==x20, rd==x21,fs1 == 0 and fe1 == 0x01 and fm1 == 0x000001 and  fcsr == 0 and rs1_sgn_prefix == 0x00000000  
/* opcode: fclass.s ; op1:x20; dest:x21; op1val:0x800001; valaddr_reg:x3;
val_offset:10*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x21, x20, 0, 0, x3, 10*FLEN/8, x4, x1, x2)

inst_11:// rs1==x21, rd==x20,fs1 == 1 and fe1 == 0x01 and fm1 == 0x055555 and  fcsr == 0 and rs1_sgn_prefix == 0xffffffff  
/* opcode: fclass.s ; op1:x21; dest:x20; op1val:0x80855555; valaddr_reg:x3;
val_offset:11*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x20, x21, 0, 0, x3, 11*FLEN/8, x4, x1, x2)

inst_12:// rs1==x18, rd==x19,fs1 == 0 and fe1 == 0xfe and fm1 == 0x7fffff and  fcsr == 0 and rs1_sgn_prefix == 0x00000000  
/* opcode: fclass.s ; op1:x18; dest:x19; op1val:0x7f7fffff; valaddr_reg:x3;
val_offset:12*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x19, x18, 0, 0, x3, 12*FLEN/8, x4, x1, x2)

inst_13:// rs1==x19, rd==x18,fs1 == 1 and fe1 == 0xfe and fm1 == 0x7fffff and  fcsr == 0 and rs1_sgn_prefix == 0xffffffff  
/* opcode: fclass.s ; op1:x19; dest:x18; op1val:0xff7fffff; valaddr_reg:x3;
val_offset:13*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x18, x19, 0, 0, x3, 13*FLEN/8, x4, x1, x2)

inst_14:// rs1==x16, rd==x17,fs1 == 0 and fe1 == 0xff and fm1 == 0x000000 and  fcsr == 0 and rs1_sgn_prefix == 0x00000000  
/* opcode: fclass.s ; op1:x16; dest:x17; op1val:0x7f800000; valaddr_reg:x3;
val_offset:14*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x17, x16, 0, 0, x3, 14*FLEN/8, x4, x1, x2)

inst_15:// rs1==x17, rd==x16,fs1 == 1 and fe1 == 0xff and fm1 == 0x000000 and  fcsr == 0 and rs1_sgn_prefix == 0xffffffff  
/* opcode: fclass.s ; op1:x17; dest:x16; op1val:0xff800000; valaddr_reg:x3;
val_offset:15*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x16, x17, 0, 0, x3, 15*FLEN/8, x4, x1, x2)

inst_16:// rs1==x14, rd==x15,fs1 == 0 and fe1 == 0xff and fm1 == 0x400000 and  fcsr == 0 and rs1_sgn_prefix == 0x00000000  
/* opcode: fclass.s ; op1:x14; dest:x15; op1val:0x7fc00000; valaddr_reg:x3;
val_offset:16*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x15, x14, 0, 0, x3, 16*FLEN/8, x4, x1, x2)

inst_17:// rs1==x15, rd==x14,fs1 == 1 and fe1 == 0xff and fm1 == 0x400000 and  fcsr == 0 and rs1_sgn_prefix == 0xffffffff  
/* opcode: fclass.s ; op1:x15; dest:x14; op1val:0xffc00000; valaddr_reg:x3;
val_offset:17*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x14, x15, 0, 0, x3, 17*FLEN/8, x4, x1, x2)

inst_18:// rs1==x12, rd==x13,fs1 == 0 and fe1 == 0xff and fm1 == 0x400001 and  fcsr == 0 and rs1_sgn_prefix == 0x00000000  
/* opcode: fclass.s ; op1:x12; dest:x13; op1val:0x7fc00001; valaddr_reg:x3;
val_offset:18*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x13, x12, 0, 0, x3, 18*FLEN/8, x4, x1, x2)

inst_19:// rs1==x13, rd==x12,fs1 == 1 and fe1 == 0xff and fm1 == 0x455555 and  fcsr == 0 and rs1_sgn_prefix == 0xffffffff  
/* opcode: fclass.s ; op1:x13; dest:x12; op1val:0xffc55555; valaddr_reg:x3;
val_offset:19*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x12, x13, 0, 0, x3, 19*FLEN/8, x4, x1, x2)

inst_20:// rs1==x10, rd==x11,fs1 == 0 and fe1 == 0xff and fm1 == 0x000001 and  fcsr == 0 and rs1_sgn_prefix == 0x00000000  
/* opcode: fclass.s ; op1:x10; dest:x11; op1val:0x7f800001; valaddr_reg:x3;
val_offset:20*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x11, x10, 0, 0, x3, 20*FLEN/8, x4, x1, x2)

inst_21:// rs1==x11, rd==x10,fs1 == 1 and fe1 == 0xff and fm1 == 0x2aaaaa and  fcsr == 0 and rs1_sgn_prefix == 0xffffffff  
/* opcode: fclass.s ; op1:x11; dest:x10; op1val:0xffaaaaaa; valaddr_reg:x3;
val_offset:21*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x10, x11, 0, 0, x3, 21*FLEN/8, x4, x1, x2)

inst_22:// rs1==x8, rd==x9,fs1 == 0 and fe1 == 0x7f and fm1 == 0x000000 and  fcsr == 0 and rs1_sgn_prefix == 0x00000000  
/* opcode: fclass.s ; op1:x8; dest:x9; op1val:0x3f800000; valaddr_reg:x3;
val_offset:22*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x9, x8, 0, 0, x3, 22*FLEN/8, x4, x1, x2)
RVTEST_VALBASEUPD(x10,test_dataset_1)

inst_23:// rs1==x9, rd==x8,fs1 == 1 and fe1 == 0x7f and fm1 == 0x000000 and  fcsr == 0 and rs1_sgn_prefix == 0xffffffff  
/* opcode: fclass.s ; op1:x9; dest:x8; op1val:0xbf800000; valaddr_reg:x10;
val_offset:0*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x8, x9, 0, 0, x10, 0*FLEN/8, x11, x1, x2)

inst_24:// rs1==x6, rd==x7,
/* opcode: fclass.s ; op1:x6; dest:x7; op1val:0x0; valaddr_reg:x10;
val_offset:1*FLEN/8; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x7, x6, 0, 0, x10, 1*FLEN/8, x11, x1, x2)

inst_25:// rs1==x7, rd==x6,
/* opcode: fclass.s ; op1:x7; dest:x6; op1val:0x0; valaddr_reg:x10;
val_offset:2*FLEN/8; correctval:0; testreg:x8;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x6, x7, 0, 0, x10, 2*FLEN/8, x11, x1, x8)

inst_26:// rs1==x4, rd==x5,
/* opcode: fclass.s ; op1:x4; dest:x5; op1val:0x0; valaddr_reg:x10;
val_offset:3*FLEN/8; correctval:0; testreg:x8;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x5, x4, 0, 0, x10, 3*FLEN/8, x11, x1, x8)
RVTEST_SIGBASE(x6,signature_x6_0)

inst_27:// rs1==x5, rd==x4,
/* opcode: fclass.s ; op1:x5; dest:x4; op1val:0x0; valaddr_reg:x10;
val_offset:4*FLEN/8; correctval:0; testreg:x8;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x4, x5, 0, 0, x10, 4*FLEN/8, x11, x6, x8)

inst_28:// rs1==x2, rd==x3,
/* opcode: fclass.s ; op1:x2; dest:x3; op1val:0x0; valaddr_reg:x10;
val_offset:5*FLEN/8; correctval:0; testreg:x8;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x3, x2, 0, 0, x10, 5*FLEN/8, x11, x6, x8)

inst_29:// rs1==x3, rd==x2,
/* opcode: fclass.s ; op1:x3; dest:x2; op1val:0x0; valaddr_reg:x10;
val_offset:6*FLEN/8; correctval:0; testreg:x8;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x2, x3, 0, 0, x10, 6*FLEN/8, x11, x6, x8)

inst_30:// rs1==x0, rd==x1,
/* opcode: fclass.s ; op1:x0; dest:x1; op1val:0x0; valaddr_reg:x10;
val_offset:7*FLEN/8; correctval:0; testreg:x8;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x1, x0, 0, 0, x10, 7*FLEN/8, x11, x6, x8)

inst_31:// rs1==x1, rd==x0,
/* opcode: fclass.s ; op1:x1; dest:x0; op1val:0x0; valaddr_reg:x10;
val_offset:8*FLEN/8; correctval:0; testreg:x8;
fcsr_val:0*/
TEST_FPID_OP_NRM(fclass.s, x0, x1, 0, 0, x10, 8*FLEN/8, x11, x6, x8)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(0,64,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2,64,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(8388607,64,FLEN)
NAN_BOXED(2155872255,32,FLEN)
NAN_BOXED(8388608,64,FLEN)
NAN_BOXED(2155872256,32,FLEN)
NAN_BOXED(8388609,64,FLEN)
NAN_BOXED(2156221781,32,FLEN)
NAN_BOXED(2139095039,64,FLEN)
NAN_BOXED(4286578687,32,FLEN)
NAN_BOXED(2139095040,64,FLEN)
NAN_BOXED(4286578688,32,FLEN)
NAN_BOXED(2143289344,64,FLEN)
NAN_BOXED(4290772992,32,FLEN)
NAN_BOXED(2143289345,64,FLEN)
NAN_BOXED(4291122517,32,FLEN)
NAN_BOXED(2139095041,64,FLEN)
NAN_BOXED(4289374890,32,FLEN)
NAN_BOXED(1065353216,64,FLEN)
test_dataset_1:
NAN_BOXED(3212836864,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 27*((SIGALIGN)/4),4,0xdeadbeef


signature_x6_0:
    .fill 5*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
