vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/307e/hdl/ultrasoon_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/307e/hdl/ultrasoon_v1_0.vhd" \
"../../../bd/design_1/ipshared/307e/ultrasoon/ultrasoon_Core1.vhd" \
"../../../bd/design_1/ip/design_1_ultrasoon_0_1/sim/design_1_ultrasoon_0_1.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_1/sim/design_1_rst_ps7_0_100M_1.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
