// Seed: 2308691761
module module_0 (
    input id_0
    , id_5,
    input logic id_1,
    input logic id_2,
    input id_3,
    output logic id_4
);
  logic   id_6;
  supply1 id_7;
  logic   id_8;
  type_15(
      id_3,
      id_7#(
          .id_5(1),
          .id_2(1))
  );
  assign id_7[1] = id_6;
  assign id_6 = id_6;
  assign id_4 = 1'b0;
  logic id_9;
endmodule
module module_1 ();
  assign id_4 = 1 & 1;
  type_6(
      1, id_0 << 1, id_1, id_2
  );
  type_7 id_5 (
      .id_0(1),
      .id_1(1),
      .id_2(id_4),
      .id_3(1'b0),
      .id_4(id_1)
  );
  assign id_4 = 1;
endmodule
