// Seed: 2405585715
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output supply0 id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6,
    input wire id_7
);
  assign id_3 = id_2;
  genvar id_9;
  assign module_1.id_1 = 0;
  assign id_9 = -1 == -1 - -1'b0;
  always_comb @(id_1 or posedge -1) begin : LABEL_0
    if ({-1{-1}}) id_9 <= id_2;
  end
endmodule
module module_1 (
    input  wand id_0,
    input  wor  id_1,
    input  tri0 id_2,
    output tri0 id_3,
    input  wire id_4,
    output wire id_5,
    output wor  id_6,
    input  wire id_7
);
  assign id_6 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_5,
      id_0,
      id_4,
      id_1,
      id_2
  );
endmodule
