// Seed: 1452288130
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input tri   id_1,
    input logic id_2
);
  type_7(
      1, 1
  );
  assign id_3 = id_1;
  assign id_3[1] = id_0;
endmodule
