{
  "design": {
    "design_info": {
      "boundary_crc": "0xB6BE9286453877E1",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../IMU_BRAM_AXI.gen/sources_1/bd/IMU_interface",
      "name": "IMU_interface",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "SPI_FSM_0": "",
      "axi_bram_ctrl_0_bram": "",
      "clk_divider_0": "",
      "output_sel_0": "",
      "Control_FSM_0": ""
    },
    "interface_ports": {
      "BRAM_PORTA": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        }
      }
    },
    "ports": {
      "BRAM_dout": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "LED_e": {
        "direction": "O"
      },
      "LED_s": {
        "direction": "O"
      },
      "MISO": {
        "direction": "I"
      },
      "MOSI": {
        "direction": "O"
      },
      "SCLK": {
        "direction": "O"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst"
          },
          "CLK_DOMAIN": {
            "value": "IMU_interface_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "cs": {
        "direction": "O"
      },
      "en": {
        "direction": "I"
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "SPI_FSM_0": {
        "vlnv": "xilinx.com:module_ref:SPI_FSM:1.0",
        "xci_name": "IMU_interface_SPI_FSM_0_0",
        "xci_path": "ip\\IMU_interface_SPI_FSM_0_0\\IMU_interface_SPI_FSM_0_0.xci",
        "inst_hier_path": "SPI_FSM_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SPI_FSM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "en": {
            "direction": "I"
          },
          "addr": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wr": {
            "direction": "I"
          },
          "MISO": {
            "direction": "I"
          },
          "SCLK": {
            "direction": "O"
          },
          "MOSI": {
            "direction": "O"
          },
          "cs": {
            "direction": "O"
          },
          "dout": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "IMU_interface_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip\\IMU_interface_axi_bram_ctrl_0_bram_0\\IMU_interface_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "clk_divider_0": {
        "vlnv": "xilinx.com:module_ref:clk_divider:1.0",
        "xci_name": "IMU_interface_clk_divider_0_0",
        "xci_path": "ip\\IMU_interface_clk_divider_0_0\\IMU_interface_clk_divider_0_0.xci",
        "inst_hier_path": "clk_divider_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clk_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "IMU_interface_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "clk_div": {
            "direction": "O"
          }
        }
      },
      "output_sel_0": {
        "vlnv": "xilinx.com:module_ref:output_sel:1.0",
        "xci_name": "IMU_interface_output_sel_0_0",
        "xci_path": "ip\\IMU_interface_output_sel_0_0\\IMU_interface_output_sel_0_0.xci",
        "inst_hier_path": "output_sel_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "output_sel",
          "boundary_crc": "0x0"
        },
        "ports": {
          "din": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "Control_FSM_0": {
        "vlnv": "xilinx.com:module_ref:Control_FSM:1.0",
        "xci_name": "IMU_interface_Control_FSM_0_0",
        "xci_path": "ip\\IMU_interface_Control_FSM_0_0\\IMU_interface_Control_FSM_0_0.xci",
        "inst_hier_path": "Control_FSM_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Control_FSM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "en": {
            "direction": "I"
          },
          "cs": {
            "direction": "I"
          },
          "din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "addr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "dout_TW": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "addr_BRAM": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dout_BRAM": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wea_BRAM": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "wr": {
            "direction": "O"
          },
          "LED_s": {
            "direction": "O"
          },
          "LED_e": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "BRAM_PORTA",
          "axi_bram_ctrl_0_bram/BRAM_PORTA"
        ]
      }
    },
    "nets": {
      "Control_FSM_0_LED_e": {
        "ports": [
          "Control_FSM_0/LED_e",
          "LED_e"
        ]
      },
      "Control_FSM_0_LED_s": {
        "ports": [
          "Control_FSM_0/LED_s",
          "LED_s"
        ]
      },
      "Control_FSM_0_addr": {
        "ports": [
          "Control_FSM_0/addr",
          "SPI_FSM_0/addr"
        ]
      },
      "Control_FSM_0_addr_BRAM": {
        "ports": [
          "Control_FSM_0/addr_BRAM",
          "axi_bram_ctrl_0_bram/addrb"
        ]
      },
      "Control_FSM_0_dout_BRAM": {
        "ports": [
          "Control_FSM_0/dout_BRAM",
          "axi_bram_ctrl_0_bram/dinb"
        ]
      },
      "Control_FSM_0_dout_TW": {
        "ports": [
          "Control_FSM_0/dout_TW",
          "SPI_FSM_0/din"
        ]
      },
      "Control_FSM_0_wea_BRAM": {
        "ports": [
          "Control_FSM_0/wea_BRAM",
          "axi_bram_ctrl_0_bram/web"
        ]
      },
      "Control_FSM_0_wr": {
        "ports": [
          "Control_FSM_0/wr",
          "SPI_FSM_0/wr"
        ]
      },
      "MISO_1": {
        "ports": [
          "MISO",
          "SPI_FSM_0/MISO"
        ]
      },
      "SPI_FSM_0_MOSI": {
        "ports": [
          "SPI_FSM_0/MOSI",
          "MOSI"
        ]
      },
      "SPI_FSM_0_SCLK": {
        "ports": [
          "SPI_FSM_0/SCLK",
          "SCLK"
        ]
      },
      "SPI_FSM_0_cs": {
        "ports": [
          "SPI_FSM_0/cs",
          "cs",
          "Control_FSM_0/cs"
        ]
      },
      "SPI_FSM_0_dout": {
        "ports": [
          "SPI_FSM_0/dout",
          "Control_FSM_0/din"
        ]
      },
      "axi_bram_ctrl_0_bram_doutb": {
        "ports": [
          "axi_bram_ctrl_0_bram/doutb",
          "output_sel_0/din"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_divider_0/clk"
        ]
      },
      "clk_divider_0_clk_div": {
        "ports": [
          "clk_divider_0/clk_div",
          "SPI_FSM_0/clk",
          "axi_bram_ctrl_0_bram/clkb",
          "Control_FSM_0/clk"
        ]
      },
      "en_1": {
        "ports": [
          "en",
          "axi_bram_ctrl_0_bram/enb",
          "SPI_FSM_0/en",
          "Control_FSM_0/en"
        ]
      },
      "output_sel_0_dout": {
        "ports": [
          "output_sel_0/dout",
          "BRAM_dout"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "SPI_FSM_0/rst",
          "axi_bram_ctrl_0_bram/rstb",
          "clk_divider_0/rst",
          "Control_FSM_0/rst"
        ]
      }
    }
  }
}