

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Sat Nov  4 22:05:56 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.705 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  90697568|  90720416|  0.907 sec|  0.907 sec|  90697568|  90720416|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |     Loop Name     |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW         |  90697567|  90720415|  5335151 ~ 5336495|          -|          -|    17|        no|
        | + BH              |     81320|     81320|               6775|          -|          -|    12|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.2          |      3315|      3315|                 13|          -|          -|   255|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.4          |      3315|      3315|                 13|          -|          -|   255|        no|
        | + TILE_OUT        |   5253828|   5255172|  1313457 ~ 1313793|          -|          -|     4|        no|
        |  ++ LOAD_WEIGHTS  |      2976|      3056|          372 ~ 382|          -|          -|     8|        no|
        |   +++ K           |       370|       379|                 74|          -|          -|     5|        no|
        |    ++++ K.1       |        27|        27|                  3|          -|          -|     9|        no|
        |    ++++ K.2       |        28|        28|                  3|          -|          -|     9|        no|
        |  ++ LOAD_WEIGHTS  |      3000|      3080|          375 ~ 385|          -|          -|     8|        no|
        |   +++ K           |       370|       379|                 74|          -|          -|     5|        no|
        |    ++++ K.1       |        27|        27|                  3|          -|          -|     9|        no|
        |    ++++ K.2       |        28|        28|                  3|          -|          -|     9|        no|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 149
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 27 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 14 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 48 92 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 35 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 71 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 58 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 3 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 79 
92 --> 93 2 
93 --> 117 94 
94 --> 95 103 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 106 93 
104 --> 105 
105 --> 103 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 94 
116 --> 114 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 147 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 133 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 136 120 
134 --> 135 
135 --> 133 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 124 
146 --> 144 
147 --> 148 
148 --> 149 
149 --> 92 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 150 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_16, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_28, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_29, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_1, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv1.cpp:9]   --->   Operation 155 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:9]   --->   Operation 156 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:9]   --->   Operation 157 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:24]   --->   Operation 158 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:24]   --->   Operation 159 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:24]   --->   Operation 160 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln29 = store i8 0, i8 %h" [src/conv1.cpp:29]   --->   Operation 161 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln29 = br void %TILE_OUT" [src/conv1.cpp:29]   --->   Operation 162 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%h_4 = load i8 %h" [src/conv1.cpp:29]   --->   Operation 163 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.76ns)   --->   "%icmp_ln29 = icmp_eq  i8 %h_4, i8 255" [src/conv1.cpp:29]   --->   Operation 164 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %TILE_OUT.split, void %for.end77" [src/conv1.cpp:29]   --->   Operation 165 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i8 %h_4" [src/conv1.cpp:29]   --->   Operation 166 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:29]   --->   Operation 167 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:29]   --->   Operation 168 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.76ns)   --->   "%add_ln92 = add i9 %zext_ln29, i9 508" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 169 'add' 'add_ln92' <Predicate = (!icmp_ln29)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i9 %add_ln92" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 170 'sext' 'sext_ln92' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i9 %add_ln92" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 171 'sext' 'sext_ln88' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.42ns)   --->   "%br_ln88 = br void %PAD.i.0" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 172 'br' 'br_ln88' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [src/conv1.cpp:67]   --->   Operation 173 'ret' 'ret_ln67' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.83>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%bh = phi i64 0, void %TILE_OUT.split, i64 %add_ln88, void %for.inc42.i.1" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 174 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i64 %bh" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 175 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.08ns)   --->   "%add_ln92_1 = add i64 %bh, i64 %sext_ln92" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 176 'add' 'add_ln92_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln92_1, i32 63" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 177 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.08ns)   --->   "%icmp_ln56 = icmp_sgt  i64 %add_ln92_1, i64 254" [src/srcnn.cpp:56->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 178 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (1.01ns)   --->   "%add_ln56 = add i32 %trunc_ln92, i32 %sext_ln88" [src/srcnn.cpp:56->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 179 'add' 'add_ln56' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp, i32 0, i32 254" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 180 'select' 'select_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 181 'or' 'or_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.44ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i32 %select_ln55, i32 %add_ln56" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 182 'select' 'hclamp' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %hclamp, i10 0" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 183 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i42 %shl_ln" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 184 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln94_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %hclamp, i2 0" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 185 'bitconcatenate' 'shl_ln94_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln94_1 = sext i34 %shl_ln94_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 186 'sext' 'sext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.04ns)   --->   "%sub_ln94 = sub i43 %sext_ln94, i43 %sext_ln94_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 187 'sub' 'sub_ln94' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln94_4 = sext i43 %sub_ln94" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 188 'sext' 'sext_ln94_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (1.08ns)   --->   "%add_ln94 = add i64 %sext_ln94_4, i64 %input_ftmap_read" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 189 'add' 'add_ln94' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln94, i32 2, i32 63" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 190 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln94_2 = sext i62 %trunc_ln" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 191 'sext' 'sext_ln94_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i32 %i1, i64 %sext_ln94_2" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 192 'getelementptr' 'i1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.08ns)   --->   "%add_ln95 = add i64 %add_ln94, i64 1016" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 193 'add' 'add_ln95' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln95, i32 2, i32 63" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 194 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i62 %trunc_ln3" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 195 'sext' 'sext_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln95" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 196 'getelementptr' 'i1_addr_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 197 [8/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 197 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 198 [7/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 198 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 199 [8/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 199 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 200 [6/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 200 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 201 [7/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 201 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 202 [5/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 202 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 203 [6/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 203 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 204 [4/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 204 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 205 [5/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 205 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 206 [3/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 206 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 207 [4/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 207 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 208 [2/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 208 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 209 [3/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 209 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 210 [1/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 210 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 211 [2/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 211 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 212 [1/1] (7.30ns)   --->   "%i1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 212 'read' 'i1_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 213 [1/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 213 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 214 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 215 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i1_addr_read_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 216 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (7.30ns)   --->   "%i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 217 'read' 'i1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i1_addr_1_read" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 218 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.42ns)   --->   "%br_ln98 = br void %for.inc.i.0" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 219 'br' 'br_ln98' <Predicate = true> <Delay = 0.42>

State 14 <SV = 13> <Delay = 5.76>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%p = phi i3 %add_ln98, void %for.inc.i.0.split, i3 0, void %PAD.i.0" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 220 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.42ns)   --->   Input mux for Operation 221 '%mul_ln100 = mul i64 %bh, i64 88'
ST_14 : Operation 221 [1/1] (4.10ns)   --->   "%mul_ln100 = mul i64 %bh, i64 88" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 221 'mul' 'mul_ln100' <Predicate = true> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i64 %mul_ln100" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 222 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_855_cast = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %mul_ln100, i32 3, i32 10" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 223 'partselect' 'tmp_855_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_855_cast, i3 %p" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 224 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i11 %tmp_s" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 225 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln100" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 226 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i3 %p" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 227 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.67ns)   --->   "%icmp_ln98 = icmp_eq  i3 %p, i3 4" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 228 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.67ns)   --->   "%add_ln98 = add i3 %p, i3 1" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 229 'add' 'add_ln98' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.inc.i.0.split, void %for.end.i.0" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 230 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.77ns)   --->   "%add_ln101 = add i9 %zext_ln98, i9 259" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 231 'add' 'add_ln101' <Predicate = (!icmp_ln98)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [13/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 232 'urem' 'urem_ln101' <Predicate = (!icmp_ln98)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (1.23ns)   --->   "%store_ln100 = store i32 %left, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 233 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 15 <SV = 14> <Delay = 1.39>
ST_15 : Operation 234 [12/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 234 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.39>
ST_16 : Operation 235 [11/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 235 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.39>
ST_17 : Operation 236 [10/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 236 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.39>
ST_18 : Operation 237 [9/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 237 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.39>
ST_19 : Operation 238 [8/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 238 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.39>
ST_20 : Operation 239 [7/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 239 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.39>
ST_21 : Operation 240 [6/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 240 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.39>
ST_22 : Operation 241 [5/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 241 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.39>
ST_23 : Operation 242 [4/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 242 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.39>
ST_24 : Operation 243 [3/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 243 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.39>
ST_25 : Operation 244 [2/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 244 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.42>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%speclooptripcount_ln98 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 245 'speclooptripcount' 'speclooptripcount_ln98' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 246 'specloopname' 'specloopname_ln98' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 247 [1/13] (1.39ns)   --->   "%urem_ln101 = urem i9 %add_ln101, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 247 'urem' 'urem_ln101' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i9 %urem_ln101" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 248 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.79ns)   --->   "%add_ln101_2 = add i11 %trunc_ln100, i11 %zext_ln101" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 249 'add' 'add_ln101_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i11 %add_ln101_2" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 250 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln101_1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 251 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 %right, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 252 'store' 'store_ln101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.inc.i.0" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 253 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 27 <SV = 14> <Delay = 7.30>
ST_27 : Operation 254 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 254 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 15> <Delay = 7.30>
ST_28 : Operation 255 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 255 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 16> <Delay = 7.30>
ST_29 : Operation 256 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 256 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 17> <Delay = 7.30>
ST_30 : Operation 257 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 257 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 18> <Delay = 7.30>
ST_31 : Operation 258 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 258 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 7.30>
ST_32 : Operation 259 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 259 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 7.30>
ST_33 : Operation 260 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 260 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 7.30>
ST_34 : Operation 261 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 261 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 262 [1/1] (0.42ns)   --->   "%br_ln105 = br void %load-store-loop.i.0" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 262 'br' 'br_ln105' <Predicate = true> <Delay = 0.42>

State 35 <SV = 22> <Delay = 5.83>
ST_35 : Operation 263 [1/1] (0.00ns)   --->   "%loop_index_i_0 = phi i8 0, void %for.end.i.0, i8 %empty_700, void %.exit.0"   --->   Operation 263 'phi' 'loop_index_i_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 264 [1/1] (0.00ns)   --->   "%loop_index_i_0_cast = zext i8 %loop_index_i_0"   --->   Operation 264 'zext' 'loop_index_i_0_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 265 [1/1] (0.76ns)   --->   "%exitcond473_013 = icmp_eq  i8 %loop_index_i_0, i8 255"   --->   Operation 265 'icmp' 'exitcond473_013' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 266 [1/1] (0.76ns)   --->   "%empty_700 = add i8 %loop_index_i_0, i8 1"   --->   Operation 266 'add' 'empty_700' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond473_013, void %load-store-loop.i.0.split, void %for.inc42.i.0"   --->   Operation 267 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 268 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i_0 = add i9 %loop_index_i_0_cast, i9 4"   --->   Operation 268 'add' 'arrayidx36612_sum_i_0' <Predicate = (!exitcond473_013)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 269 [13/13] (1.39ns)   --->   "%empty_702 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 269 'urem' 'empty_702' <Predicate = (!exitcond473_013)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 270 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_0_cast = zext i9 %arrayidx36612_sum_i_0"   --->   Operation 270 'zext' 'arrayidx36612_sum_i_0_cast' <Predicate = (!exitcond473_013)> <Delay = 0.00>
ST_35 : Operation 271 [1/1] (2.14ns)   --->   "%mul671 = mul i19 %arrayidx36612_sum_i_0_cast, i19 745"   --->   Operation 271 'mul' 'mul671' <Predicate = (!exitcond473_013)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 272 [1/1] (0.00ns)   --->   "%p_cast = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul671, i32 16, i32 17"   --->   Operation 272 'partselect' 'p_cast' <Predicate = (!exitcond473_013)> <Delay = 0.00>
ST_35 : Operation 273 [1/1] (0.00ns)   --->   "%bh_1 = or i64 %bh, i64 1" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 273 'or' 'bh_1' <Predicate = (exitcond473_013)> <Delay = 0.00>
ST_35 : [1/1] (0.42ns)   --->   Input mux for Operation 274 '%mul_ln100_1 = mul i64 %bh_1, i64 88'
ST_35 : Operation 274 [1/1] (4.10ns)   --->   "%mul_ln100_1 = mul i64 %bh_1, i64 88" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 274 'mul' 'mul_ln100_1' <Predicate = (exitcond473_013)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i64 %mul_ln100_1" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 275 'trunc' 'trunc_ln88' <Predicate = (exitcond473_013)> <Delay = 0.00>
ST_35 : Operation 276 [1/1] (1.08ns)   --->   "%icmp_ln88 = icmp_eq  i64 %bh_1, i64 23" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 276 'icmp' 'icmp_ln88' <Predicate = (exitcond473_013)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %PAD.i.1, void %OUT.preheader" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 277 'br' 'br_ln88' <Predicate = (exitcond473_013)> <Delay = 0.00>
ST_35 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_1)   --->   "%or_ln92 = or i32 %trunc_ln92, i32 1" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 278 'or' 'or_ln92' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00>
ST_35 : Operation 279 [1/1] (1.08ns)   --->   "%add_ln92_2 = add i64 %bh_1, i64 %sext_ln92" [src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 279 'add' 'add_ln92_2' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln92_2, i32 63" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 280 'bitselect' 'tmp_540' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00>
ST_35 : Operation 281 [1/1] (1.08ns)   --->   "%icmp_ln56_1 = icmp_sgt  i64 %add_ln92_2, i64 254" [src/srcnn.cpp:56->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 281 'icmp' 'icmp_ln56_1' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 282 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln56_1 = add i32 %or_ln92, i32 %sext_ln88" [src/srcnn.cpp:56->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 282 'add' 'add_ln56_1' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node hclamp_1)   --->   "%select_ln55_3 = select i1 %tmp_540, i32 0, i32 254" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 283 'select' 'select_ln55_3' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node hclamp_1)   --->   "%or_ln55_1 = or i1 %tmp_540, i1 %icmp_ln56_1" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 284 'or' 'or_ln55_1' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 285 [1/1] (0.44ns) (out node of the LUT)   --->   "%hclamp_1 = select i1 %or_ln55_1, i32 %select_ln55_3, i32 %add_ln56_1" [src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31]   --->   Operation 285 'select' 'hclamp_1' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln94_2 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %hclamp_1, i10 0" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 286 'bitconcatenate' 'shl_ln94_2' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00>
ST_35 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln94_5 = sext i42 %shl_ln94_2" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 287 'sext' 'sext_ln94_5' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00>
ST_35 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln94_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %hclamp_1, i2 0" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 288 'bitconcatenate' 'shl_ln94_3' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00>
ST_35 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln94_6 = sext i34 %shl_ln94_3" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 289 'sext' 'sext_ln94_6' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00>
ST_35 : Operation 290 [1/1] (1.04ns)   --->   "%sub_ln94_1 = sub i43 %sext_ln94_5, i43 %sext_ln94_6" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 290 'sub' 'sub_ln94_1' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln94_7 = sext i43 %sub_ln94_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 291 'sext' 'sext_ln94_7' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00>
ST_35 : Operation 292 [1/1] (1.08ns)   --->   "%add_ln94_1 = add i64 %sext_ln94_7, i64 %input_ftmap_read" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 292 'add' 'add_ln94_1' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln94_1, i32 2, i32 63" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 293 'partselect' 'trunc_ln94_1' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00>
ST_35 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln94_3 = sext i62 %trunc_ln94_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 294 'sext' 'sext_ln94_3' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00>
ST_35 : Operation 295 [1/1] (0.00ns)   --->   "%i1_addr_2 = getelementptr i32 %i1, i64 %sext_ln94_3" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 295 'getelementptr' 'i1_addr_2' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00>
ST_35 : Operation 296 [1/1] (1.08ns)   --->   "%add_ln95_1 = add i64 %add_ln94_1, i64 1016" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 296 'add' 'add_ln95_1' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln95_1, i32 2, i32 63" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 297 'partselect' 'trunc_ln95_1' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00>
ST_35 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln95_1 = sext i62 %trunc_ln95_1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 298 'sext' 'sext_ln95_1' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00>
ST_35 : Operation 299 [1/1] (0.00ns)   --->   "%i1_addr_3 = getelementptr i32 %i1, i64 %sext_ln95_1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 299 'getelementptr' 'i1_addr_3' <Predicate = (exitcond473_013 & !icmp_ln88)> <Delay = 0.00>
ST_35 : Operation 300 [1/1] (0.42ns)   --->   "%br_ln33 = br void %OUT" [src/conv1.cpp:33]   --->   Operation 300 'br' 'br_ln33' <Predicate = (exitcond473_013 & icmp_ln88)> <Delay = 0.42>

State 36 <SV = 23> <Delay = 1.39>
ST_36 : Operation 301 [12/13] (1.39ns)   --->   "%empty_702 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 301 'urem' 'empty_702' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 24> <Delay = 1.39>
ST_37 : Operation 302 [11/13] (1.39ns)   --->   "%empty_702 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 302 'urem' 'empty_702' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 25> <Delay = 1.39>
ST_38 : Operation 303 [10/13] (1.39ns)   --->   "%empty_702 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 303 'urem' 'empty_702' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 26> <Delay = 1.39>
ST_39 : Operation 304 [9/13] (1.39ns)   --->   "%empty_702 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 304 'urem' 'empty_702' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 27> <Delay = 1.39>
ST_40 : Operation 305 [8/13] (1.39ns)   --->   "%empty_702 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 305 'urem' 'empty_702' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 28> <Delay = 1.39>
ST_41 : Operation 306 [7/13] (1.39ns)   --->   "%empty_702 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 306 'urem' 'empty_702' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 29> <Delay = 1.39>
ST_42 : Operation 307 [6/13] (1.39ns)   --->   "%empty_702 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 307 'urem' 'empty_702' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 30> <Delay = 1.39>
ST_43 : Operation 308 [5/13] (1.39ns)   --->   "%empty_702 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 308 'urem' 'empty_702' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 31> <Delay = 1.39>
ST_44 : Operation 309 [4/13] (1.39ns)   --->   "%empty_702 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 309 'urem' 'empty_702' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 32> <Delay = 1.39>
ST_45 : Operation 310 [3/13] (1.39ns)   --->   "%empty_702 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 310 'urem' 'empty_702' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 33> <Delay = 7.30>
ST_46 : Operation 311 [1/1] (7.30ns)   --->   "%i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 311 'read' 'i1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 312 [2/13] (1.39ns)   --->   "%empty_702 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 312 'urem' 'empty_702' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 34> <Delay = 3.42>
ST_47 : Operation 313 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 313 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 314 [1/1] (0.00ns)   --->   "%empty_701 = bitcast i32 %i1_addr_read" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 314 'bitcast' 'empty_701' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 315 [1/13] (1.39ns)   --->   "%empty_702 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 315 'urem' 'empty_702' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 316 [1/1] (0.00ns)   --->   "%p_cast10581 = zext i9 %empty_702"   --->   Operation 316 'zext' 'p_cast10581' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 317 [1/1] (0.79ns)   --->   "%empty_703 = add i11 %trunc_ln100, i11 %p_cast10581" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 317 'add' 'empty_703' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 318 [1/1] (0.00ns)   --->   "%p_cast10588 = zext i11 %empty_703" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 318 'zext' 'p_cast10588' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 319 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %p_cast10588" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 319 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 320 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %p_cast10588" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 320 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 321 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %p_cast10588" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 321 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 322 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %p_cast, void %.case.2.0, i2 0, void %.case.0.0, i2 1, void %.case.1.0"   --->   Operation 322 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.73>
ST_47 : Operation 323 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %empty_701, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 323 'store' 'store_ln94' <Predicate = (p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.0"   --->   Operation 324 'br' 'br_ln0' <Predicate = (p_cast == 1)> <Delay = 0.00>
ST_47 : Operation 325 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %empty_701, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 325 'store' 'store_ln94' <Predicate = (p_cast == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.0"   --->   Operation 326 'br' 'br_ln0' <Predicate = (p_cast == 0)> <Delay = 0.00>
ST_47 : Operation 327 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %empty_701, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 327 'store' 'store_ln94' <Predicate = (p_cast != 0 & p_cast != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.0"   --->   Operation 328 'br' 'br_ln0' <Predicate = (p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_47 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i.0"   --->   Operation 329 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 23> <Delay = 7.30>
ST_48 : Operation 330 [8/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 330 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 24> <Delay = 7.30>
ST_49 : Operation 331 [7/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 331 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 332 [8/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 332 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 25> <Delay = 7.30>
ST_50 : Operation 333 [6/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 333 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 334 [7/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 334 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 26> <Delay = 7.30>
ST_51 : Operation 335 [5/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 335 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 336 [6/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 336 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 27> <Delay = 7.30>
ST_52 : Operation 337 [4/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 337 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 338 [5/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 338 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 28> <Delay = 7.30>
ST_53 : Operation 339 [3/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 339 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 340 [4/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 340 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 29> <Delay = 7.30>
ST_54 : Operation 341 [2/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 341 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 342 [3/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 342 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 30> <Delay = 7.30>
ST_55 : Operation 343 [1/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 343 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 344 [2/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 344 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 31> <Delay = 7.30>
ST_56 : Operation 345 [1/1] (7.30ns)   --->   "%i1_addr_2_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_2" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 345 'read' 'i1_addr_2_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 346 [1/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 346 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 32> <Delay = 7.30>
ST_57 : Operation 347 [1/1] (0.00ns)   --->   "%left_1 = bitcast i32 %i1_addr_2_read_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 347 'bitcast' 'left_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 348 [1/1] (7.30ns)   --->   "%i1_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_3" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 348 'read' 'i1_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 349 [1/1] (0.00ns)   --->   "%right_1 = bitcast i32 %i1_addr_3_read" [src/conv1.cpp:95->src/conv1.cpp:31]   --->   Operation 349 'bitcast' 'right_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 350 [1/1] (0.42ns)   --->   "%br_ln98 = br void %for.inc.i.1" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 350 'br' 'br_ln98' <Predicate = true> <Delay = 0.42>

State 58 <SV = 33> <Delay = 2.16>
ST_58 : Operation 351 [1/1] (0.00ns)   --->   "%p_1 = phi i3 %add_ln98_1, void %for.inc.i.1.split, i3 0, void %PAD.i.1" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 351 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_858_cast = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %mul_ln100_1, i32 3, i32 10" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 352 'partselect' 'tmp_858_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_539 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_858_cast, i3 %p_1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 353 'bitconcatenate' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i11 %tmp_539" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 354 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 355 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %zext_ln100_1" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 355 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i3 %p_1" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 356 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 357 [1/1] (0.67ns)   --->   "%icmp_ln98_1 = icmp_eq  i3 %p_1, i3 4" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 357 'icmp' 'icmp_ln98_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 358 [1/1] (0.67ns)   --->   "%add_ln98_1 = add i3 %p_1, i3 1" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 358 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98_1, void %for.inc.i.1.split, void %for.end.i.1" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 359 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 360 [1/1] (0.77ns)   --->   "%add_ln101_1 = add i9 %zext_ln98_1, i9 259" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 360 'add' 'add_ln101_1' <Predicate = (!icmp_ln98_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 361 [13/13] (1.39ns)   --->   "%urem_ln101_1 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 361 'urem' 'urem_ln101_1' <Predicate = (!icmp_ln98_1)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 362 [1/1] (1.23ns)   --->   "%store_ln100 = store i32 %left_1, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_2" [src/conv1.cpp:100->src/conv1.cpp:31]   --->   Operation 362 'store' 'store_ln100' <Predicate = (!icmp_ln98_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 59 <SV = 34> <Delay = 1.39>
ST_59 : Operation 363 [12/13] (1.39ns)   --->   "%urem_ln101_1 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 363 'urem' 'urem_ln101_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 35> <Delay = 1.39>
ST_60 : Operation 364 [11/13] (1.39ns)   --->   "%urem_ln101_1 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 364 'urem' 'urem_ln101_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 36> <Delay = 1.39>
ST_61 : Operation 365 [10/13] (1.39ns)   --->   "%urem_ln101_1 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 365 'urem' 'urem_ln101_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 37> <Delay = 1.39>
ST_62 : Operation 366 [9/13] (1.39ns)   --->   "%urem_ln101_1 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 366 'urem' 'urem_ln101_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 38> <Delay = 1.39>
ST_63 : Operation 367 [8/13] (1.39ns)   --->   "%urem_ln101_1 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 367 'urem' 'urem_ln101_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 39> <Delay = 1.39>
ST_64 : Operation 368 [7/13] (1.39ns)   --->   "%urem_ln101_1 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 368 'urem' 'urem_ln101_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 40> <Delay = 1.39>
ST_65 : Operation 369 [6/13] (1.39ns)   --->   "%urem_ln101_1 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 369 'urem' 'urem_ln101_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 41> <Delay = 1.39>
ST_66 : Operation 370 [5/13] (1.39ns)   --->   "%urem_ln101_1 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 370 'urem' 'urem_ln101_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 42> <Delay = 1.39>
ST_67 : Operation 371 [4/13] (1.39ns)   --->   "%urem_ln101_1 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 371 'urem' 'urem_ln101_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 43> <Delay = 1.39>
ST_68 : Operation 372 [3/13] (1.39ns)   --->   "%urem_ln101_1 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 372 'urem' 'urem_ln101_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 44> <Delay = 1.39>
ST_69 : Operation 373 [2/13] (1.39ns)   --->   "%urem_ln101_1 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 373 'urem' 'urem_ln101_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 45> <Delay = 3.42>
ST_70 : Operation 374 [1/1] (0.00ns)   --->   "%speclooptripcount_ln98 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 374 'speclooptripcount' 'speclooptripcount_ln98' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 375 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 375 'specloopname' 'specloopname_ln98' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 376 [1/13] (1.39ns)   --->   "%urem_ln101_1 = urem i9 %add_ln101_1, i9 88" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 376 'urem' 'urem_ln101_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i9 %urem_ln101_1" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 377 'zext' 'zext_ln101_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 378 [1/1] (0.79ns)   --->   "%add_ln101_3 = add i11 %trunc_ln88, i11 %zext_ln101_2" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 378 'add' 'add_ln101_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i11 %add_ln101_3" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 379 'zext' 'zext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 380 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %zext_ln101_3" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 380 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 381 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 %right_1, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_2" [src/conv1.cpp:101->src/conv1.cpp:31]   --->   Operation 381 'store' 'store_ln101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_70 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.inc.i.1" [src/conv1.cpp:98->src/conv1.cpp:31]   --->   Operation 382 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 71 <SV = 34> <Delay = 7.30>
ST_71 : Operation 383 [8/8] (7.30ns)   --->   "%empty_734 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 383 'readreq' 'empty_734' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 35> <Delay = 7.30>
ST_72 : Operation 384 [7/8] (7.30ns)   --->   "%empty_734 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 384 'readreq' 'empty_734' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 36> <Delay = 7.30>
ST_73 : Operation 385 [6/8] (7.30ns)   --->   "%empty_734 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 385 'readreq' 'empty_734' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 37> <Delay = 7.30>
ST_74 : Operation 386 [5/8] (7.30ns)   --->   "%empty_734 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 386 'readreq' 'empty_734' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 38> <Delay = 7.30>
ST_75 : Operation 387 [4/8] (7.30ns)   --->   "%empty_734 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 387 'readreq' 'empty_734' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 39> <Delay = 7.30>
ST_76 : Operation 388 [3/8] (7.30ns)   --->   "%empty_734 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 388 'readreq' 'empty_734' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 40> <Delay = 7.30>
ST_77 : Operation 389 [2/8] (7.30ns)   --->   "%empty_734 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 389 'readreq' 'empty_734' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 41> <Delay = 7.30>
ST_78 : Operation 390 [1/8] (7.30ns)   --->   "%empty_734 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 390 'readreq' 'empty_734' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 391 [1/1] (0.42ns)   --->   "%br_ln105 = br void %load-store-loop.i.1" [src/conv1.cpp:105->src/conv1.cpp:31]   --->   Operation 391 'br' 'br_ln105' <Predicate = true> <Delay = 0.42>

State 79 <SV = 42> <Delay = 2.90>
ST_79 : Operation 392 [1/1] (0.00ns)   --->   "%loop_index_i_1 = phi i8 0, void %for.end.i.1, i8 %empty_735, void %.exit.1"   --->   Operation 392 'phi' 'loop_index_i_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 393 [1/1] (0.00ns)   --->   "%loop_index_i_1_cast = zext i8 %loop_index_i_1"   --->   Operation 393 'zext' 'loop_index_i_1_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 394 [1/1] (0.76ns)   --->   "%exitcond473_115 = icmp_eq  i8 %loop_index_i_1, i8 255"   --->   Operation 394 'icmp' 'exitcond473_115' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 395 [1/1] (0.76ns)   --->   "%empty_735 = add i8 %loop_index_i_1, i8 1"   --->   Operation 395 'add' 'empty_735' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond473_115, void %load-store-loop.i.1.split, void %for.inc42.i.1"   --->   Operation 396 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 397 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i_1 = add i9 %loop_index_i_1_cast, i9 4"   --->   Operation 397 'add' 'arrayidx36612_sum_i_1' <Predicate = (!exitcond473_115)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 398 [13/13] (1.39ns)   --->   "%empty_737 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 398 'urem' 'empty_737' <Predicate = (!exitcond473_115)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 399 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_1_cast = zext i9 %arrayidx36612_sum_i_1"   --->   Operation 399 'zext' 'arrayidx36612_sum_i_1_cast' <Predicate = (!exitcond473_115)> <Delay = 0.00>
ST_79 : Operation 400 [1/1] (2.14ns)   --->   "%mul758 = mul i19 %arrayidx36612_sum_i_1_cast, i19 745"   --->   Operation 400 'mul' 'mul758' <Predicate = (!exitcond473_115)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 401 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul758, i32 16, i32 17"   --->   Operation 401 'partselect' 'p_cast7' <Predicate = (!exitcond473_115)> <Delay = 0.00>
ST_79 : Operation 402 [1/1] (1.08ns)   --->   "%add_ln88 = add i64 %bh, i64 2" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 402 'add' 'add_ln88' <Predicate = (exitcond473_115)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln88 = br void %PAD.i.0" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 403 'br' 'br_ln88' <Predicate = (exitcond473_115)> <Delay = 0.00>

State 80 <SV = 43> <Delay = 1.39>
ST_80 : Operation 404 [12/13] (1.39ns)   --->   "%empty_737 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 404 'urem' 'empty_737' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 44> <Delay = 1.39>
ST_81 : Operation 405 [11/13] (1.39ns)   --->   "%empty_737 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 405 'urem' 'empty_737' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 45> <Delay = 1.39>
ST_82 : Operation 406 [10/13] (1.39ns)   --->   "%empty_737 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 406 'urem' 'empty_737' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 46> <Delay = 1.39>
ST_83 : Operation 407 [9/13] (1.39ns)   --->   "%empty_737 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 407 'urem' 'empty_737' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 47> <Delay = 1.39>
ST_84 : Operation 408 [8/13] (1.39ns)   --->   "%empty_737 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 408 'urem' 'empty_737' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 48> <Delay = 1.39>
ST_85 : Operation 409 [7/13] (1.39ns)   --->   "%empty_737 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 409 'urem' 'empty_737' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 49> <Delay = 1.39>
ST_86 : Operation 410 [6/13] (1.39ns)   --->   "%empty_737 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 410 'urem' 'empty_737' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 50> <Delay = 1.39>
ST_87 : Operation 411 [5/13] (1.39ns)   --->   "%empty_737 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 411 'urem' 'empty_737' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 51> <Delay = 1.39>
ST_88 : Operation 412 [4/13] (1.39ns)   --->   "%empty_737 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 412 'urem' 'empty_737' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 52> <Delay = 1.39>
ST_89 : Operation 413 [3/13] (1.39ns)   --->   "%empty_737 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 413 'urem' 'empty_737' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 53> <Delay = 7.30>
ST_90 : Operation 414 [1/1] (7.30ns)   --->   "%i1_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr_2" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 414 'read' 'i1_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 415 [2/13] (1.39ns)   --->   "%empty_737 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 415 'urem' 'empty_737' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 54> <Delay = 3.42>
ST_91 : Operation 416 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 416 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 417 [1/1] (0.00ns)   --->   "%empty_736 = bitcast i32 %i1_addr_2_read" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 417 'bitcast' 'empty_736' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 418 [1/13] (1.39ns)   --->   "%empty_737 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 418 'urem' 'empty_737' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 419 [1/1] (0.00ns)   --->   "%p_cast10582 = zext i9 %empty_737"   --->   Operation 419 'zext' 'p_cast10582' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 420 [1/1] (0.79ns)   --->   "%empty_738 = add i11 %trunc_ln88, i11 %p_cast10582" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 420 'add' 'empty_738' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 421 [1/1] (0.00ns)   --->   "%p_cast10590 = zext i11 %empty_738" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 421 'zext' 'p_cast10590' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 422 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i64 0, i64 %p_cast10590" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 422 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 423 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i64 0, i64 %p_cast10590" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 423 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 424 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i64 0, i64 %p_cast10590" [src/conv1.cpp:88->src/conv1.cpp:31]   --->   Operation 424 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 425 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %p_cast7, void %.case.2.1, i2 0, void %.case.0.1, i2 1, void %.case.1.1"   --->   Operation 425 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.73>
ST_91 : Operation 426 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %empty_736, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_addr_1" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 426 'store' 'store_ln94' <Predicate = (p_cast7 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_91 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.1"   --->   Operation 427 'br' 'br_ln0' <Predicate = (p_cast7 == 1)> <Delay = 0.00>
ST_91 : Operation 428 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %empty_736, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr_3" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 428 'store' 'store_ln94' <Predicate = (p_cast7 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_91 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.1"   --->   Operation 429 'br' 'br_ln0' <Predicate = (p_cast7 == 0)> <Delay = 0.00>
ST_91 : Operation 430 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %empty_736, i11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_3" [src/conv1.cpp:94->src/conv1.cpp:31]   --->   Operation 430 'store' 'store_ln94' <Predicate = (p_cast7 != 0 & p_cast7 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_91 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.1"   --->   Operation 431 'br' 'br_ln0' <Predicate = (p_cast7 != 0 & p_cast7 != 1)> <Delay = 0.00>
ST_91 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i.1"   --->   Operation 432 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 92 <SV = 23> <Delay = 1.19>
ST_92 : Operation 433 [1/1] (0.00ns)   --->   "%out = phi i7 %add_ln33, void %for.inc.1.2.8.preheader, i7 0, void %OUT.preheader" [src/conv1.cpp:33]   --->   Operation 433 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_541 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %out, i32 6" [src/conv1.cpp:33]   --->   Operation 434 'bitselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %tmp_541, void %OUT.split, void %for.inc72" [src/conv1.cpp:33]   --->   Operation 435 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i7 %out" [src/conv1.cpp:33]   --->   Operation 436 'trunc' 'trunc_ln33' <Predicate = (!tmp_541)> <Delay = 0.00>
ST_92 : Operation 437 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:33]   --->   Operation 437 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!tmp_541)> <Delay = 0.00>
ST_92 : Operation 438 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:33]   --->   Operation 438 'specloopname' 'specloopname_ln33' <Predicate = (!tmp_541)> <Delay = 0.00>
ST_92 : Operation 439 [1/1] (0.42ns)   --->   "%br_ln115 = br void %IN.i" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 439 'br' 'br_ln115' <Predicate = (!tmp_541)> <Delay = 0.42>
ST_92 : Operation 440 [1/1] (0.76ns)   --->   "%add_ln29 = add i8 %h_4, i8 15" [src/conv1.cpp:29]   --->   Operation 440 'add' 'add_ln29' <Predicate = (tmp_541)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 441 [1/1] (0.42ns)   --->   "%store_ln29 = store i8 %add_ln29, i8 %h" [src/conv1.cpp:29]   --->   Operation 441 'store' 'store_ln29' <Predicate = (tmp_541)> <Delay = 0.42>
ST_92 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln29 = br void %TILE_OUT" [src/conv1.cpp:29]   --->   Operation 442 'br' 'br_ln29' <Predicate = (tmp_541)> <Delay = 0.00>

State 93 <SV = 24> <Delay = 3.19>
ST_93 : Operation 443 [1/1] (0.00ns)   --->   "%bout = phi i4 %add_ln115_1, void %for.inc23.i, i4 0, void %OUT.split" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 443 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 444 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 %add_ln115_3, void %for.inc23.i, i8 0, void %OUT.split" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 444 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 445 [1/1] (0.00ns)   --->   "%phi_urem = phi i4 %select_ln115, void %for.inc23.i, i4 0, void %OUT.split" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 445 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 446 [1/1] (0.76ns)   --->   "%add_ln115_3 = add i8 %phi_mul, i8 22" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 446 'add' 'add_ln115_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 447 [1/1] (0.79ns)   --->   "%icmp_ln115 = icmp_eq  i4 %bout, i4 8" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 447 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 448 [1/1] (0.79ns)   --->   "%add_ln115_1 = add i4 %bout, i4 1" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 448 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %IN.i.split, void %for.inc.2.8.preheader" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 449 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 450 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 450 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_93 : Operation 451 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 451 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_93 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_542 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %out, i32 4, i32 5" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 452 'partselect' 'tmp_542' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_93 : Operation 453 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_542, i4 %bout" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 453 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_93 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i6 %add_ln" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 454 'zext' 'zext_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_93 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_543 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul, i32 6, i32 7" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 455 'partselect' 'tmp_543' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_93 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_544 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %tmp_543, i1 0, i2 %tmp_543" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 456 'bitconcatenate' 'tmp_544' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_93 : Operation 457 [1/1] (0.00ns)   --->   "%empty_704 = zext i5 %tmp_544" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 457 'zext' 'empty_704' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_93 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i4 %phi_urem" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 458 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_93 : Operation 459 [1/1] (2.11ns)   --->   "%mul_ln121 = mul i15 %zext_ln115, i15 324" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 459 'mul' 'mul_ln121' <Predicate = (!icmp_ln115)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i15 %mul_ln121" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 460 'zext' 'zext_ln121' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_93 : Operation 461 [1/1] (1.08ns)   --->   "%add_ln121 = add i64 %zext_ln121, i64 %conv1_weights_read" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 461 'add' 'add_ln121' <Predicate = (!icmp_ln115)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 462 [1/1] (0.42ns)   --->   "%br_ln117 = br void %for.body8.0.i" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 462 'br' 'br_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.42>
ST_93 : Operation 463 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou"   --->   Operation 463 'call' 'call_ln0' <Predicate = (icmp_ln115)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 25> <Delay = 1.55>
ST_94 : Operation 464 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln117, void %for.inc.1.i, i4 0, void %IN.i.split" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 464 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 465 [1/1] (0.00ns)   --->   "%k_cast = zext i4 %k" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 465 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 466 [1/1] (0.78ns)   --->   "%empty_705 = add i8 %empty_704, i8 %k_cast" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 466 'add' 'empty_705' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node empty_707)   --->   "%empty_706 = shl i8 %empty_705, i8 3" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 467 'shl' 'empty_706' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 468 [1/1] (0.76ns) (out node of the LUT)   --->   "%empty_707 = add i8 %empty_706, i8 %empty_705" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 468 'add' 'empty_707' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 469 [1/1] (0.79ns)   --->   "%icmp_ln117 = icmp_ult  i4 %k, i4 9" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 469 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.inc23.i, void %for.body8.0.i.split" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 470 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_547 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %k, i32 1, i32 3" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 471 'partselect' 'tmp_547' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_94 : Operation 472 [1/1] (0.00ns)   --->   "%add_ln121_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 %tmp_547, i4 %k, i2 0" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 472 'bitconcatenate' 'add_ln121_8' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_94 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i9 %add_ln121_8" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 473 'zext' 'zext_ln121_1' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_94 : Operation 474 [1/1] (1.08ns)   --->   "%add_ln121_1 = add i64 %zext_ln121_1, i64 %add_ln121" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 474 'add' 'add_ln121_1' <Predicate = (icmp_ln117)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln121_1, i32 2, i32 63" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 475 'partselect' 'trunc_ln4' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_94 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i62 %trunc_ln4" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 476 'sext' 'sext_ln121' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_94 : Operation 477 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln121" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 477 'getelementptr' 'w1_addr' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 95 <SV = 26> <Delay = 7.30>
ST_95 : Operation 478 [8/8] (7.30ns)   --->   "%empty_708 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 478 'readreq' 'empty_708' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 27> <Delay = 7.30>
ST_96 : Operation 479 [7/8] (7.30ns)   --->   "%empty_708 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 479 'readreq' 'empty_708' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 28> <Delay = 7.30>
ST_97 : Operation 480 [6/8] (7.30ns)   --->   "%empty_708 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 480 'readreq' 'empty_708' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 29> <Delay = 7.30>
ST_98 : Operation 481 [5/8] (7.30ns)   --->   "%empty_708 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 481 'readreq' 'empty_708' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 30> <Delay = 7.30>
ST_99 : Operation 482 [4/8] (7.30ns)   --->   "%empty_708 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 482 'readreq' 'empty_708' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 31> <Delay = 7.30>
ST_100 : Operation 483 [3/8] (7.30ns)   --->   "%empty_708 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 483 'readreq' 'empty_708' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 32> <Delay = 7.30>
ST_101 : Operation 484 [2/8] (7.30ns)   --->   "%empty_708 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 484 'readreq' 'empty_708' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 33> <Delay = 7.30>
ST_102 : Operation 485 [1/1] (0.00ns)   --->   "%speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 485 'speclooptripcount' 'speclooptripcount_ln117' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 486 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 486 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 487 [1/8] (7.30ns)   --->   "%empty_708 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 487 'readreq' 'empty_708' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 488 [1/1] (0.42ns)   --->   "%br_ln121 = br void %load-store-loop.0.i" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 488 'br' 'br_ln121' <Predicate = true> <Delay = 0.42>

State 103 <SV = 34> <Delay = 1.98>
ST_103 : Operation 489 [1/1] (0.00ns)   --->   "%loop_index_0_i = phi i4 0, void %for.body8.0.i.split, i4 %empty_710, void %.exit9"   --->   Operation 489 'phi' 'loop_index_0_i' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_103 : Operation 490 [1/1] (0.00ns)   --->   "%loop_index_0_i_cast10583 = zext i4 %loop_index_0_i"   --->   Operation 490 'zext' 'loop_index_0_i_cast10583' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_103 : Operation 491 [1/1] (0.76ns)   --->   "%empty_709 = add i8 %empty_707, i8 %loop_index_0_i_cast10583" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 491 'add' 'empty_709' <Predicate = (icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 492 [1/1] (0.00ns)   --->   "%p_cast10592 = zext i8 %empty_709" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 492 'zext' 'p_cast10592' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_103 : Operation 493 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast10592" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 493 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_103 : Operation 494 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast10592" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 494 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_103 : Operation 495 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast10592" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 495 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_103 : Operation 496 [1/1] (0.79ns)   --->   "%exitcond47916 = icmp_eq  i4 %loop_index_0_i, i4 9"   --->   Operation 496 'icmp' 'exitcond47916' <Predicate = (icmp_ln117)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 497 [1/1] (0.79ns)   --->   "%empty_710 = add i4 %loop_index_0_i, i4 1"   --->   Operation 497 'add' 'empty_710' <Predicate = (icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond47916, void %load-store-loop.0.i.split, void %for.inc.0.i"   --->   Operation 498 'br' 'br_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_103 : Operation 499 [1/1] (0.00ns)   --->   "%or_ln121 = or i4 %k, i4 1" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 499 'or' 'or_ln121' <Predicate = (icmp_ln117 & exitcond47916)> <Delay = 0.00>
ST_103 : Operation 500 [1/1] (0.00ns)   --->   "%or_ln121_cast = zext i4 %or_ln121" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 500 'zext' 'or_ln121_cast' <Predicate = (icmp_ln117 & exitcond47916)> <Delay = 0.00>
ST_103 : Operation 501 [1/1] (0.78ns)   --->   "%empty_712 = add i8 %empty_704, i8 %or_ln121_cast" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 501 'add' 'empty_712' <Predicate = (icmp_ln117 & exitcond47916)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node empty_714)   --->   "%empty_713 = shl i8 %empty_712, i8 3" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 502 'shl' 'empty_713' <Predicate = (icmp_ln117 & exitcond47916)> <Delay = 0.00>
ST_103 : Operation 503 [1/1] (0.76ns) (out node of the LUT)   --->   "%empty_714 = add i8 %empty_713, i8 %empty_712" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 503 'add' 'empty_714' <Predicate = (icmp_ln117 & exitcond47916)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 504 [1/1] (0.77ns)   --->   "%add_ln121_4 = add i9 %add_ln121_8, i9 36" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 504 'add' 'add_ln121_4' <Predicate = (icmp_ln117 & exitcond47916)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln121_4 = zext i9 %add_ln121_4" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 505 'zext' 'zext_ln121_4' <Predicate = (icmp_ln117 & exitcond47916)> <Delay = 0.00>
ST_103 : Operation 506 [1/1] (1.08ns)   --->   "%add_ln121_3 = add i64 %zext_ln121_4, i64 %add_ln121" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 506 'add' 'add_ln121_3' <Predicate = (icmp_ln117 & exitcond47916)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 507 [1/1] (0.79ns)   --->   "%icmp_ln117_1 = icmp_ult  i4 %or_ln121, i4 9" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 507 'icmp' 'icmp_ln117_1' <Predicate = (icmp_ln117 & exitcond47916)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117_1, void %for.inc23.i, void %for.body8.1.i" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 508 'br' 'br_ln117' <Predicate = (icmp_ln117 & exitcond47916)> <Delay = 0.00>
ST_103 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln121_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln121_3, i32 2, i32 63" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 509 'partselect' 'trunc_ln121_2' <Predicate = (icmp_ln117 & exitcond47916 & icmp_ln117_1)> <Delay = 0.00>
ST_103 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln121_2 = sext i62 %trunc_ln121_2" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 510 'sext' 'sext_ln121_2' <Predicate = (icmp_ln117 & exitcond47916 & icmp_ln117_1)> <Delay = 0.00>
ST_103 : Operation 511 [1/1] (0.00ns)   --->   "%w1_addr_1 = getelementptr i32 %w1, i64 %sext_ln121_2" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 511 'getelementptr' 'w1_addr_1' <Predicate = (icmp_ln117 & exitcond47916 & icmp_ln117_1)> <Delay = 0.00>
ST_103 : Operation 512 [1/1] (0.79ns)   --->   "%add_ln115_5 = add i4 %phi_urem, i4 1" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 512 'add' 'add_ln115_5' <Predicate = (exitcond47916 & !icmp_ln117_1) | (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 513 [1/1] (0.79ns)   --->   "%icmp_ln115_2 = icmp_ult  i4 %add_ln115_5, i4 3" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 513 'icmp' 'icmp_ln115_2' <Predicate = (exitcond47916 & !icmp_ln117_1) | (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 514 [1/1] (0.39ns)   --->   "%select_ln115 = select i1 %icmp_ln115_2, i4 %add_ln115_5, i4 0" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 514 'select' 'select_ln115' <Predicate = (exitcond47916 & !icmp_ln117_1) | (!icmp_ln117)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln115 = br void %IN.i" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 515 'br' 'br_ln115' <Predicate = (exitcond47916 & !icmp_ln117_1) | (!icmp_ln117)> <Delay = 0.00>

State 104 <SV = 35> <Delay = 7.30>
ST_104 : Operation 516 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 516 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 517 [1/1] (7.30ns)   --->   "%w1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 517 'read' 'w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 518 [1/1] (0.00ns)   --->   "%empty_711 = bitcast i32 %w1_addr_read" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 518 'bitcast' 'empty_711' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 519 [1/1] (0.73ns)   --->   "%switch_ln115 = switch i2 %trunc_ln115, void %.case.212, i2 0, void %.case.010, i2 1, void %.case.111" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 519 'switch' 'switch_ln115' <Predicate = true> <Delay = 0.73>

State 105 <SV = 36> <Delay = 0.67>
ST_105 : Operation 520 [1/1] (0.67ns)   --->   "%store_ln121 = store i32 %empty_711, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 520 'store' 'store_ln121' <Predicate = (trunc_ln115 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_105 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 521 'br' 'br_ln0' <Predicate = (trunc_ln115 == 1)> <Delay = 0.00>
ST_105 : Operation 522 [1/1] (0.67ns)   --->   "%store_ln121 = store i32 %empty_711, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 522 'store' 'store_ln121' <Predicate = (trunc_ln115 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_105 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 523 'br' 'br_ln0' <Predicate = (trunc_ln115 == 0)> <Delay = 0.00>
ST_105 : Operation 524 [1/1] (0.67ns)   --->   "%store_ln121 = store i32 %empty_711, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 524 'store' 'store_ln121' <Predicate = (trunc_ln115 != 0 & trunc_ln115 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_105 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 525 'br' 'br_ln0' <Predicate = (trunc_ln115 != 0 & trunc_ln115 != 1)> <Delay = 0.00>
ST_105 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0.i"   --->   Operation 526 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 106 <SV = 35> <Delay = 7.30>
ST_106 : Operation 527 [8/8] (7.30ns)   --->   "%empty_715 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 527 'readreq' 'empty_715' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 36> <Delay = 7.30>
ST_107 : Operation 528 [7/8] (7.30ns)   --->   "%empty_715 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 528 'readreq' 'empty_715' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 37> <Delay = 7.30>
ST_108 : Operation 529 [6/8] (7.30ns)   --->   "%empty_715 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 529 'readreq' 'empty_715' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 38> <Delay = 7.30>
ST_109 : Operation 530 [5/8] (7.30ns)   --->   "%empty_715 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 530 'readreq' 'empty_715' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 39> <Delay = 7.30>
ST_110 : Operation 531 [4/8] (7.30ns)   --->   "%empty_715 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 531 'readreq' 'empty_715' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 40> <Delay = 7.30>
ST_111 : Operation 532 [3/8] (7.30ns)   --->   "%empty_715 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 532 'readreq' 'empty_715' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 41> <Delay = 7.30>
ST_112 : Operation 533 [2/8] (7.30ns)   --->   "%empty_715 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 533 'readreq' 'empty_715' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 42> <Delay = 7.30>
ST_113 : Operation 534 [1/8] (7.30ns)   --->   "%empty_715 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 534 'readreq' 'empty_715' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 535 [1/1] (0.42ns)   --->   "%br_ln121 = br void %load-store-loop.1.i" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 535 'br' 'br_ln121' <Predicate = true> <Delay = 0.42>

State 114 <SV = 43> <Delay = 0.79>
ST_114 : Operation 536 [1/1] (0.00ns)   --->   "%loop_index_1_i = phi i4 0, void %for.body8.1.i, i4 %empty_717, void %.exit2101"   --->   Operation 536 'phi' 'loop_index_1_i' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 537 [1/1] (0.00ns)   --->   "%loop_index_1_i_cast10584 = zext i4 %loop_index_1_i"   --->   Operation 537 'zext' 'loop_index_1_i_cast10584' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 538 [1/1] (0.76ns)   --->   "%empty_716 = add i8 %empty_714, i8 %loop_index_1_i_cast10584" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 538 'add' 'empty_716' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 539 [1/1] (0.79ns)   --->   "%exitcond48017 = icmp_eq  i4 %loop_index_1_i, i4 9"   --->   Operation 539 'icmp' 'exitcond48017' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 540 [1/1] (0.79ns)   --->   "%empty_717 = add i4 %loop_index_1_i, i4 1"   --->   Operation 540 'add' 'empty_717' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 44> <Delay = 7.30>
ST_115 : Operation 541 [1/1] (0.00ns)   --->   "%p_cast10595 = zext i8 %empty_716" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 541 'zext' 'p_cast10595' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 542 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_163 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast10595" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 542 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_163' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 543 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_163 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast10595" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 543 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_163' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 544 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_163 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast10595" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 544 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_163' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond48017, void %load-store-loop.1.i.split, void %for.inc.1.i"   --->   Operation 545 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 546 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 546 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond48017)> <Delay = 0.00>
ST_115 : Operation 547 [1/1] (7.30ns)   --->   "%w1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr_1" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 547 'read' 'w1_addr_1_read' <Predicate = (!exitcond48017)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 548 [1/1] (0.00ns)   --->   "%empty_718 = bitcast i32 %w1_addr_1_read" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 548 'bitcast' 'empty_718' <Predicate = (!exitcond48017)> <Delay = 0.00>
ST_115 : Operation 549 [1/1] (0.73ns)   --->   "%switch_ln115 = switch i2 %trunc_ln115, void %.case.22104, i2 0, void %.case.02102, i2 1, void %.case.12103" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 549 'switch' 'switch_ln115' <Predicate = (!exitcond48017)> <Delay = 0.73>
ST_115 : Operation 550 [1/1] (0.79ns)   --->   "%add_ln117 = add i4 %k, i4 2" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 550 'add' 'add_ln117' <Predicate = (exitcond48017)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body8.0.i" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 551 'br' 'br_ln117' <Predicate = (exitcond48017)> <Delay = 0.00>

State 116 <SV = 45> <Delay = 0.67>
ST_116 : Operation 552 [1/1] (0.67ns)   --->   "%store_ln121 = store i32 %empty_718, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_163" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 552 'store' 'store_ln121' <Predicate = (trunc_ln115 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_116 : Operation 553 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit2101"   --->   Operation 553 'br' 'br_ln0' <Predicate = (trunc_ln115 == 1)> <Delay = 0.00>
ST_116 : Operation 554 [1/1] (0.67ns)   --->   "%store_ln121 = store i32 %empty_718, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_163" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 554 'store' 'store_ln121' <Predicate = (trunc_ln115 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_116 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit2101"   --->   Operation 555 'br' 'br_ln0' <Predicate = (trunc_ln115 == 0)> <Delay = 0.00>
ST_116 : Operation 556 [1/1] (0.67ns)   --->   "%store_ln121 = store i32 %empty_718, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_163" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 556 'store' 'store_ln121' <Predicate = (trunc_ln115 != 0 & trunc_ln115 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_116 : Operation 557 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit2101"   --->   Operation 557 'br' 'br_ln0' <Predicate = (trunc_ln115 != 0 & trunc_ln115 != 1)> <Delay = 0.00>
ST_116 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i"   --->   Operation 558 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 117 <SV = 25> <Delay = 0.00>
ST_117 : Operation 559 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou"   --->   Operation 559 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 26> <Delay = 0.76>
ST_118 : Operation 560 [2/2] (0.76ns)   --->   "%call_ln64 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln33, i8 %h_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:64]   --->   Operation 560 'call' 'call_ln64' <Predicate = true> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 27> <Delay = 0.42>
ST_119 : Operation 561 [1/1] (0.00ns)   --->   "%or_ln115 = or i6 %trunc_ln33, i6 8" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 561 'or' 'or_ln115' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %or_ln115" [src/conv1.cpp:64]   --->   Operation 562 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 563 [1/2] (0.00ns)   --->   "%call_ln64 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln33, i8 %h_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:64]   --->   Operation 563 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_119 : Operation 564 [1/1] (0.42ns)   --->   "%br_ln115 = br void %IN.i452" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 564 'br' 'br_ln115' <Predicate = true> <Delay = 0.42>

State 120 <SV = 28> <Delay = 3.39>
ST_120 : Operation 565 [1/1] (0.00ns)   --->   "%bout_2 = phi i4 %add_ln115_2, void %for.inc23.i463, i4 0, void %for.inc.2.8.preheader" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 565 'phi' 'bout_2' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 566 [1/1] (0.00ns)   --->   "%phi_mul10479 = phi i8 %add_ln115_4, void %for.inc23.i463, i8 0, void %for.inc.2.8.preheader" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 566 'phi' 'phi_mul10479' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 567 [1/1] (0.00ns)   --->   "%phi_urem10481 = phi i4 %select_ln115_1, void %for.inc23.i463, i4 0, void %for.inc.2.8.preheader" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 567 'phi' 'phi_urem10481' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 568 [1/1] (0.76ns)   --->   "%add_ln115_4 = add i8 %phi_mul10479, i8 22" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 568 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i4 %bout_2" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 569 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 570 [1/1] (0.79ns)   --->   "%icmp_ln115_1 = icmp_eq  i4 %bout_2, i4 8" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 570 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 571 [1/1] (0.79ns)   --->   "%add_ln115_2 = add i4 %bout_2, i4 1" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 571 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115_1, void %IN.i452.split, void %for.inc.1.2.8.preheader" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 572 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 573 [1/1] (2.39ns) (grouped into DSP with root node mul_ln121_1)   --->   "%add_ln115 = add i7 %zext_ln115_2, i7 %zext_ln64" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 573 'add' 'add_ln115' <Predicate = (!icmp_ln115_1)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 574 [1/1] (0.00ns) (grouped into DSP with root node mul_ln121_1)   --->   "%zext_ln115_3 = zext i7 %add_ln115" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 574 'zext' 'zext_ln115_3' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_120 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_545 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul10479, i32 6, i32 7" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 575 'partselect' 'tmp_545' <Predicate = (!icmp_ln115_1)> <Delay = 0.00>
ST_120 : Operation 576 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln121_1 = mul i16 %zext_ln115_3, i16 324" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 576 'mul' 'mul_ln121_1' <Predicate = (!icmp_ln115_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 577 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL9, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou"   --->   Operation 577 'call' 'call_ln0' <Predicate = (icmp_ln115_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 578 [1/1] (0.77ns)   --->   "%add_ln33 = add i7 %out, i7 16" [src/conv1.cpp:33]   --->   Operation 578 'add' 'add_ln33' <Predicate = (icmp_ln115_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 29> <Delay = 0.99>
ST_121 : Operation 579 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln121_1 = mul i16 %zext_ln115_3, i16 324" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 579 'mul' 'mul_ln121_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 122 <SV = 30> <Delay = 0.99>
ST_122 : Operation 580 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln121_1 = mul i16 %zext_ln115_3, i16 324" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 580 'mul' 'mul_ln121_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 123 <SV = 31> <Delay = 1.08>
ST_123 : Operation 581 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 581 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 582 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 582 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_546 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %tmp_545, i1 0, i2 %tmp_545" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 583 'bitconcatenate' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 584 [1/1] (0.00ns)   --->   "%empty_719 = zext i5 %tmp_546" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 584 'zext' 'empty_719' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln115_1 = trunc i4 %phi_urem10481" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 585 'trunc' 'trunc_ln115_1' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 586 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln121_1 = mul i16 %zext_ln115_3, i16 324" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 586 'mul' 'mul_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln121_2 = zext i16 %mul_ln121_1" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 587 'zext' 'zext_ln121_2' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 588 [1/1] (1.08ns)   --->   "%add_ln121_2 = add i64 %zext_ln121_2, i64 %conv1_weights_read" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 588 'add' 'add_ln121_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 589 [1/1] (0.42ns)   --->   "%br_ln117 = br void %for.body8.0.i455" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 589 'br' 'br_ln117' <Predicate = true> <Delay = 0.42>

State 124 <SV = 32> <Delay = 1.55>
ST_124 : Operation 590 [1/1] (0.00ns)   --->   "%k_1 = phi i4 %add_ln117_1, void %for.inc.1.i470, i4 0, void %IN.i452.split" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 590 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 591 [1/1] (0.00ns)   --->   "%k_1_cast = zext i4 %k_1" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 591 'zext' 'k_1_cast' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 592 [1/1] (0.78ns)   --->   "%empty_720 = add i8 %empty_719, i8 %k_1_cast" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 592 'add' 'empty_720' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node empty_722)   --->   "%empty_721 = shl i8 %empty_720, i8 3" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 593 'shl' 'empty_721' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 594 [1/1] (0.76ns) (out node of the LUT)   --->   "%empty_722 = add i8 %empty_721, i8 %empty_720" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 594 'add' 'empty_722' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 595 [1/1] (0.79ns)   --->   "%icmp_ln117_2 = icmp_ult  i4 %k_1, i4 9" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 595 'icmp' 'icmp_ln117_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117_2, void %for.inc23.i463, void %for.body8.0.i455.split" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 596 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_548 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %k_1, i32 1, i32 3" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 597 'partselect' 'tmp_548' <Predicate = (icmp_ln117_2)> <Delay = 0.00>
ST_124 : Operation 598 [1/1] (0.00ns)   --->   "%add_ln121_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 %tmp_548, i4 %k_1, i2 0" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 598 'bitconcatenate' 'add_ln121_9' <Predicate = (icmp_ln117_2)> <Delay = 0.00>
ST_124 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln121_3 = zext i9 %add_ln121_9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 599 'zext' 'zext_ln121_3' <Predicate = (icmp_ln117_2)> <Delay = 0.00>
ST_124 : Operation 600 [1/1] (1.08ns)   --->   "%add_ln121_5 = add i64 %zext_ln121_3, i64 %add_ln121_2" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 600 'add' 'add_ln121_5' <Predicate = (icmp_ln117_2)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln121_5, i32 2, i32 63" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 601 'partselect' 'trunc_ln121_1' <Predicate = (icmp_ln117_2)> <Delay = 0.00>
ST_124 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln121_1 = sext i62 %trunc_ln121_1" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 602 'sext' 'sext_ln121_1' <Predicate = (icmp_ln117_2)> <Delay = 0.00>
ST_124 : Operation 603 [1/1] (0.00ns)   --->   "%w1_addr_2 = getelementptr i32 %w1, i64 %sext_ln121_1" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 603 'getelementptr' 'w1_addr_2' <Predicate = (icmp_ln117_2)> <Delay = 0.00>

State 125 <SV = 33> <Delay = 7.30>
ST_125 : Operation 604 [8/8] (7.30ns)   --->   "%empty_723 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 604 'readreq' 'empty_723' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 34> <Delay = 7.30>
ST_126 : Operation 605 [7/8] (7.30ns)   --->   "%empty_723 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 605 'readreq' 'empty_723' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 35> <Delay = 7.30>
ST_127 : Operation 606 [6/8] (7.30ns)   --->   "%empty_723 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 606 'readreq' 'empty_723' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 36> <Delay = 7.30>
ST_128 : Operation 607 [5/8] (7.30ns)   --->   "%empty_723 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 607 'readreq' 'empty_723' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 37> <Delay = 7.30>
ST_129 : Operation 608 [4/8] (7.30ns)   --->   "%empty_723 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 608 'readreq' 'empty_723' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 38> <Delay = 7.30>
ST_130 : Operation 609 [3/8] (7.30ns)   --->   "%empty_723 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 609 'readreq' 'empty_723' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 39> <Delay = 7.30>
ST_131 : Operation 610 [2/8] (7.30ns)   --->   "%empty_723 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 610 'readreq' 'empty_723' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 40> <Delay = 7.30>
ST_132 : Operation 611 [1/1] (0.00ns)   --->   "%speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 611 'speclooptripcount' 'speclooptripcount_ln117' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 612 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 612 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 613 [1/8] (7.30ns)   --->   "%empty_723 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 613 'readreq' 'empty_723' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 614 [1/1] (0.42ns)   --->   "%br_ln121 = br void %load-store-loop.0.i457" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 614 'br' 'br_ln121' <Predicate = true> <Delay = 0.42>

State 133 <SV = 41> <Delay = 1.98>
ST_133 : Operation 615 [1/1] (0.00ns)   --->   "%loop_index_0_i456 = phi i4 0, void %for.body8.0.i455.split, i4 %empty_725, void %.exit1114"   --->   Operation 615 'phi' 'loop_index_0_i456' <Predicate = (icmp_ln117_2)> <Delay = 0.00>
ST_133 : Operation 616 [1/1] (0.00ns)   --->   "%loop_index_0_i456_cast10585 = zext i4 %loop_index_0_i456"   --->   Operation 616 'zext' 'loop_index_0_i456_cast10585' <Predicate = (icmp_ln117_2)> <Delay = 0.00>
ST_133 : Operation 617 [1/1] (0.76ns)   --->   "%empty_724 = add i8 %empty_722, i8 %loop_index_0_i456_cast10585" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 617 'add' 'empty_724' <Predicate = (icmp_ln117_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 618 [1/1] (0.00ns)   --->   "%p_cast10596 = zext i8 %empty_724" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 618 'zext' 'p_cast10596' <Predicate = (icmp_ln117_2)> <Delay = 0.00>
ST_133 : Operation 619 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast10596" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 619 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr' <Predicate = (icmp_ln117_2)> <Delay = 0.00>
ST_133 : Operation 620 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast10596" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 620 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr' <Predicate = (icmp_ln117_2)> <Delay = 0.00>
ST_133 : Operation 621 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast10596" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 621 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr' <Predicate = (icmp_ln117_2)> <Delay = 0.00>
ST_133 : Operation 622 [1/1] (0.79ns)   --->   "%exitcond51223 = icmp_eq  i4 %loop_index_0_i456, i4 9"   --->   Operation 622 'icmp' 'exitcond51223' <Predicate = (icmp_ln117_2)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 623 [1/1] (0.79ns)   --->   "%empty_725 = add i4 %loop_index_0_i456, i4 1"   --->   Operation 623 'add' 'empty_725' <Predicate = (icmp_ln117_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond51223, void %load-store-loop.0.i457.split, void %for.inc.0.i460"   --->   Operation 624 'br' 'br_ln0' <Predicate = (icmp_ln117_2)> <Delay = 0.00>
ST_133 : Operation 625 [1/1] (0.00ns)   --->   "%or_ln121_1 = or i4 %k_1, i4 1" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 625 'or' 'or_ln121_1' <Predicate = (icmp_ln117_2 & exitcond51223)> <Delay = 0.00>
ST_133 : Operation 626 [1/1] (0.00ns)   --->   "%or_ln121_1_cast = zext i4 %or_ln121_1" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 626 'zext' 'or_ln121_1_cast' <Predicate = (icmp_ln117_2 & exitcond51223)> <Delay = 0.00>
ST_133 : Operation 627 [1/1] (0.78ns)   --->   "%empty_727 = add i8 %empty_719, i8 %or_ln121_1_cast" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 627 'add' 'empty_727' <Predicate = (icmp_ln117_2 & exitcond51223)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node empty_729)   --->   "%empty_728 = shl i8 %empty_727, i8 3" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 628 'shl' 'empty_728' <Predicate = (icmp_ln117_2 & exitcond51223)> <Delay = 0.00>
ST_133 : Operation 629 [1/1] (0.76ns) (out node of the LUT)   --->   "%empty_729 = add i8 %empty_728, i8 %empty_727" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 629 'add' 'empty_729' <Predicate = (icmp_ln117_2 & exitcond51223)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 630 [1/1] (0.77ns)   --->   "%add_ln121_6 = add i9 %add_ln121_9, i9 36" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 630 'add' 'add_ln121_6' <Predicate = (icmp_ln117_2 & exitcond51223)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln121_5 = zext i9 %add_ln121_6" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 631 'zext' 'zext_ln121_5' <Predicate = (icmp_ln117_2 & exitcond51223)> <Delay = 0.00>
ST_133 : Operation 632 [1/1] (1.08ns)   --->   "%add_ln121_7 = add i64 %zext_ln121_5, i64 %add_ln121_2" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 632 'add' 'add_ln121_7' <Predicate = (icmp_ln117_2 & exitcond51223)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 633 [1/1] (0.79ns)   --->   "%icmp_ln117_3 = icmp_ult  i4 %or_ln121_1, i4 9" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 633 'icmp' 'icmp_ln117_3' <Predicate = (icmp_ln117_2 & exitcond51223)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117_3, void %for.inc23.i463, void %for.body8.1.i465" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 634 'br' 'br_ln117' <Predicate = (icmp_ln117_2 & exitcond51223)> <Delay = 0.00>
ST_133 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln121_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln121_7, i32 2, i32 63" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 635 'partselect' 'trunc_ln121_3' <Predicate = (icmp_ln117_2 & exitcond51223 & icmp_ln117_3)> <Delay = 0.00>
ST_133 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln121_3 = sext i62 %trunc_ln121_3" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 636 'sext' 'sext_ln121_3' <Predicate = (icmp_ln117_2 & exitcond51223 & icmp_ln117_3)> <Delay = 0.00>
ST_133 : Operation 637 [1/1] (0.00ns)   --->   "%w1_addr_3 = getelementptr i32 %w1, i64 %sext_ln121_3" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 637 'getelementptr' 'w1_addr_3' <Predicate = (icmp_ln117_2 & exitcond51223 & icmp_ln117_3)> <Delay = 0.00>
ST_133 : Operation 638 [1/1] (0.79ns)   --->   "%add_ln115_6 = add i4 %phi_urem10481, i4 1" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 638 'add' 'add_ln115_6' <Predicate = (exitcond51223 & !icmp_ln117_3) | (!icmp_ln117_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 639 [1/1] (0.79ns)   --->   "%icmp_ln115_3 = icmp_ult  i4 %add_ln115_6, i4 3" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 639 'icmp' 'icmp_ln115_3' <Predicate = (exitcond51223 & !icmp_ln117_3) | (!icmp_ln117_2)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 640 [1/1] (0.39ns)   --->   "%select_ln115_1 = select i1 %icmp_ln115_3, i4 %add_ln115_6, i4 0" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 640 'select' 'select_ln115_1' <Predicate = (exitcond51223 & !icmp_ln117_3) | (!icmp_ln117_2)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln115 = br void %IN.i452" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 641 'br' 'br_ln115' <Predicate = (exitcond51223 & !icmp_ln117_3) | (!icmp_ln117_2)> <Delay = 0.00>

State 134 <SV = 42> <Delay = 7.30>
ST_134 : Operation 642 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 642 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 643 [1/1] (7.30ns)   --->   "%w1_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr_2" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 643 'read' 'w1_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 644 [1/1] (0.00ns)   --->   "%empty_726 = bitcast i32 %w1_addr_2_read" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 644 'bitcast' 'empty_726' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 645 [1/1] (0.73ns)   --->   "%switch_ln115 = switch i2 %trunc_ln115_1, void %.case.21117, i2 0, void %.case.01115, i2 1, void %.case.11116" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 645 'switch' 'switch_ln115' <Predicate = true> <Delay = 0.73>

State 135 <SV = 43> <Delay = 0.67>
ST_135 : Operation 646 [1/1] (0.67ns)   --->   "%store_ln121 = store i32 %empty_726, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 646 'store' 'store_ln121' <Predicate = (trunc_ln115_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_135 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit1114"   --->   Operation 647 'br' 'br_ln0' <Predicate = (trunc_ln115_1 == 1)> <Delay = 0.00>
ST_135 : Operation 648 [1/1] (0.67ns)   --->   "%store_ln121 = store i32 %empty_726, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 648 'store' 'store_ln121' <Predicate = (trunc_ln115_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_135 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit1114"   --->   Operation 649 'br' 'br_ln0' <Predicate = (trunc_ln115_1 == 0)> <Delay = 0.00>
ST_135 : Operation 650 [1/1] (0.67ns)   --->   "%store_ln121 = store i32 %empty_726, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 650 'store' 'store_ln121' <Predicate = (trunc_ln115_1 != 0 & trunc_ln115_1 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_135 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit1114"   --->   Operation 651 'br' 'br_ln0' <Predicate = (trunc_ln115_1 != 0 & trunc_ln115_1 != 1)> <Delay = 0.00>
ST_135 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0.i457"   --->   Operation 652 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 136 <SV = 42> <Delay = 7.30>
ST_136 : Operation 653 [8/8] (7.30ns)   --->   "%empty_730 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 653 'readreq' 'empty_730' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 43> <Delay = 7.30>
ST_137 : Operation 654 [7/8] (7.30ns)   --->   "%empty_730 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 654 'readreq' 'empty_730' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 44> <Delay = 7.30>
ST_138 : Operation 655 [6/8] (7.30ns)   --->   "%empty_730 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 655 'readreq' 'empty_730' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 45> <Delay = 7.30>
ST_139 : Operation 656 [5/8] (7.30ns)   --->   "%empty_730 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 656 'readreq' 'empty_730' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 46> <Delay = 7.30>
ST_140 : Operation 657 [4/8] (7.30ns)   --->   "%empty_730 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 657 'readreq' 'empty_730' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 47> <Delay = 7.30>
ST_141 : Operation 658 [3/8] (7.30ns)   --->   "%empty_730 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 658 'readreq' 'empty_730' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 48> <Delay = 7.30>
ST_142 : Operation 659 [2/8] (7.30ns)   --->   "%empty_730 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 659 'readreq' 'empty_730' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 49> <Delay = 7.30>
ST_143 : Operation 660 [1/8] (7.30ns)   --->   "%empty_730 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 660 'readreq' 'empty_730' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 661 [1/1] (0.42ns)   --->   "%br_ln121 = br void %load-store-loop.1.i467" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 661 'br' 'br_ln121' <Predicate = true> <Delay = 0.42>

State 144 <SV = 50> <Delay = 0.79>
ST_144 : Operation 662 [1/1] (0.00ns)   --->   "%loop_index_1_i466 = phi i4 0, void %for.body8.1.i465, i4 %empty_732, void %.exit2105"   --->   Operation 662 'phi' 'loop_index_1_i466' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 663 [1/1] (0.00ns)   --->   "%loop_index_1_i466_cast10586 = zext i4 %loop_index_1_i466"   --->   Operation 663 'zext' 'loop_index_1_i466_cast10586' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 664 [1/1] (0.76ns)   --->   "%empty_731 = add i8 %empty_729, i8 %loop_index_1_i466_cast10586" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 664 'add' 'empty_731' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 665 [1/1] (0.79ns)   --->   "%exitcond51324 = icmp_eq  i4 %loop_index_1_i466, i4 9"   --->   Operation 665 'icmp' 'exitcond51324' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 666 [1/1] (0.79ns)   --->   "%empty_732 = add i4 %loop_index_1_i466, i4 1"   --->   Operation 666 'add' 'empty_732' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 51> <Delay = 7.30>
ST_145 : Operation 667 [1/1] (0.00ns)   --->   "%p_cast10598 = zext i8 %empty_731" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 667 'zext' 'p_cast10598' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 668 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_164 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast10598" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 668 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_164' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 669 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_164 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast10598" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 669 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_164' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 670 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_164 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast10598" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 670 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_164' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 671 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond51324, void %load-store-loop.1.i467.split, void %for.inc.1.i470"   --->   Operation 671 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 672 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 672 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond51324)> <Delay = 0.00>
ST_145 : Operation 673 [1/1] (7.30ns)   --->   "%w1_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr_3" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 673 'read' 'w1_addr_3_read' <Predicate = (!exitcond51324)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 674 [1/1] (0.00ns)   --->   "%empty_733 = bitcast i32 %w1_addr_3_read" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 674 'bitcast' 'empty_733' <Predicate = (!exitcond51324)> <Delay = 0.00>
ST_145 : Operation 675 [1/1] (0.73ns)   --->   "%switch_ln115 = switch i2 %trunc_ln115_1, void %.case.22108, i2 0, void %.case.02106, i2 1, void %.case.12107" [src/conv1.cpp:115->src/conv1.cpp:35]   --->   Operation 675 'switch' 'switch_ln115' <Predicate = (!exitcond51324)> <Delay = 0.73>
ST_145 : Operation 676 [1/1] (0.79ns)   --->   "%add_ln117_1 = add i4 %k_1, i4 2" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 676 'add' 'add_ln117_1' <Predicate = (exitcond51324)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 677 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body8.0.i455" [src/conv1.cpp:117->src/conv1.cpp:35]   --->   Operation 677 'br' 'br_ln117' <Predicate = (exitcond51324)> <Delay = 0.00>

State 146 <SV = 52> <Delay = 0.67>
ST_146 : Operation 678 [1/1] (0.67ns)   --->   "%store_ln121 = store i32 %empty_733, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_164" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 678 'store' 'store_ln121' <Predicate = (trunc_ln115_1 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_146 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit2105"   --->   Operation 679 'br' 'br_ln0' <Predicate = (trunc_ln115_1 == 1)> <Delay = 0.00>
ST_146 : Operation 680 [1/1] (0.67ns)   --->   "%store_ln121 = store i32 %empty_733, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_164" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 680 'store' 'store_ln121' <Predicate = (trunc_ln115_1 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_146 : Operation 681 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit2105"   --->   Operation 681 'br' 'br_ln0' <Predicate = (trunc_ln115_1 == 0)> <Delay = 0.00>
ST_146 : Operation 682 [1/1] (0.67ns)   --->   "%store_ln121 = store i32 %empty_733, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_164" [src/conv1.cpp:121->src/conv1.cpp:35]   --->   Operation 682 'store' 'store_ln121' <Predicate = (trunc_ln115_1 != 0 & trunc_ln115_1 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 243> <RAM>
ST_146 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit2105"   --->   Operation 683 'br' 'br_ln0' <Predicate = (trunc_ln115_1 != 0 & trunc_ln115_1 != 1)> <Delay = 0.00>
ST_146 : Operation 684 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i467"   --->   Operation 684 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 147 <SV = 29> <Delay = 0.00>
ST_147 : Operation 685 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL9, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou"   --->   Operation 685 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 148 <SV = 30> <Delay = 0.76>
ST_148 : Operation 686 [2/2] (0.76ns)   --->   "%call_ln64 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %or_ln115, i8 %h_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:64]   --->   Operation 686 'call' 'call_ln64' <Predicate = true> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 31> <Delay = 0.00>
ST_149 : Operation 687 [1/2] (0.00ns)   --->   "%call_ln64 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %or_ln115, i8 %h_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:64]   --->   Operation 687 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_149 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln33 = br void %OUT" [src/conv1.cpp:33]   --->   Operation 688 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [16]  (0.000 ns)
	'store' operation ('store_ln29', src/conv1.cpp:29) of constant 0 on local variable 'h' [27]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/conv1.cpp:29) on local variable 'h' [30]  (0.000 ns)
	'icmp' operation ('icmp_ln29', src/conv1.cpp:29) [31]  (0.765 ns)

 <State 3>: 5.837ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:88->src/conv1.cpp:31) with incoming values : ('add_ln88', src/conv1.cpp:88->src/conv1.cpp:31) [42]  (0.000 ns)
	'add' operation ('add_ln92_1', src/conv1.cpp:92->src/conv1.cpp:31) [46]  (1.085 ns)
	'icmp' operation ('icmp_ln56', src/srcnn.cpp:56->src/conv1.cpp:92->src/conv1.cpp:31) [48]  (1.085 ns)
	'or' operation ('or_ln55', src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31) [51]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31) [52]  (0.449 ns)
	'sub' operation ('sub_ln94', src/conv1.cpp:94->src/conv1.cpp:31) [57]  (1.048 ns)
	'add' operation ('add_ln94', src/conv1.cpp:94->src/conv1.cpp:31) [59]  (1.085 ns)
	'add' operation ('add_ln95', src/conv1.cpp:95->src/conv1.cpp:31) [66]  (1.085 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [63]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [63]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [63]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [63]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [63]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [63]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [63]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [63]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read_1', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [64]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_1_read', src/conv1.cpp:95->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:95->src/conv1.cpp:31) [71]  (7.300 ns)

 <State 14>: 5.767ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.427 ns)
'mul' operation ('mul_ln100', src/conv1.cpp:100->src/conv1.cpp:31) [76]  (4.103 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_addr', src/conv1.cpp:100->src/conv1.cpp:31) [81]  (0.000 ns)
	'store' operation ('store_ln100', src/conv1.cpp:100->src/conv1.cpp:31) of variable 'left', src/conv1.cpp:94->src/conv1.cpp:31 on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0' [95]  (1.237 ns)

 <State 15>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101', src/conv1.cpp:101->src/conv1.cpp:31) [90]  (1.392 ns)

 <State 16>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101', src/conv1.cpp:101->src/conv1.cpp:31) [90]  (1.392 ns)

 <State 17>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101', src/conv1.cpp:101->src/conv1.cpp:31) [90]  (1.392 ns)

 <State 18>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101', src/conv1.cpp:101->src/conv1.cpp:31) [90]  (1.392 ns)

 <State 19>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101', src/conv1.cpp:101->src/conv1.cpp:31) [90]  (1.392 ns)

 <State 20>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101', src/conv1.cpp:101->src/conv1.cpp:31) [90]  (1.392 ns)

 <State 21>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101', src/conv1.cpp:101->src/conv1.cpp:31) [90]  (1.392 ns)

 <State 22>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101', src/conv1.cpp:101->src/conv1.cpp:31) [90]  (1.392 ns)

 <State 23>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101', src/conv1.cpp:101->src/conv1.cpp:31) [90]  (1.392 ns)

 <State 24>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101', src/conv1.cpp:101->src/conv1.cpp:31) [90]  (1.392 ns)

 <State 25>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101', src/conv1.cpp:101->src/conv1.cpp:31) [90]  (1.392 ns)

 <State 26>: 3.427ns
The critical path consists of the following:
	'urem' operation ('urem_ln101', src/conv1.cpp:101->src/conv1.cpp:31) [90]  (1.392 ns)
	'add' operation ('add_ln101_2', src/conv1.cpp:101->src/conv1.cpp:31) [92]  (0.798 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr', src/conv1.cpp:101->src/conv1.cpp:31) [94]  (0.000 ns)
	'store' operation ('store_ln101', src/conv1.cpp:101->src/conv1.cpp:31) of variable 'right', src/conv1.cpp:95->src/conv1.cpp:31 on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2' [96]  (1.237 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [99]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [99]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [99]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [99]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [99]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [99]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [99]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [99]  (7.300 ns)

 <State 35>: 5.837ns
The critical path consists of the following:
	'or' operation ('bh', src/conv1.cpp:88->src/conv1.cpp:31) [135]  (0.000 ns)
	'add' operation ('add_ln92_2', src/conv1.cpp:92->src/conv1.cpp:31) [142]  (1.085 ns)
	'icmp' operation ('icmp_ln56_1', src/srcnn.cpp:56->src/conv1.cpp:92->src/conv1.cpp:31) [144]  (1.085 ns)
	'or' operation ('or_ln55_1', src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31) [147]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:55->src/conv1.cpp:92->src/conv1.cpp:31) [148]  (0.449 ns)
	'sub' operation ('sub_ln94_1', src/conv1.cpp:94->src/conv1.cpp:31) [153]  (1.048 ns)
	'add' operation ('add_ln94_1', src/conv1.cpp:94->src/conv1.cpp:31) [155]  (1.085 ns)
	'add' operation ('add_ln95_1', src/conv1.cpp:95->src/conv1.cpp:31) [162]  (1.085 ns)

 <State 36>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_702') [112]  (1.392 ns)

 <State 37>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_702') [112]  (1.392 ns)

 <State 38>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_702') [112]  (1.392 ns)

 <State 39>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_702') [112]  (1.392 ns)

 <State 40>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_702') [112]  (1.392 ns)

 <State 41>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_702') [112]  (1.392 ns)

 <State 42>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_702') [112]  (1.392 ns)

 <State 43>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_702') [112]  (1.392 ns)

 <State 44>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_702') [112]  (1.392 ns)

 <State 45>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_702') [112]  (1.392 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [109]  (7.300 ns)

 <State 47>: 3.427ns
The critical path consists of the following:
	'urem' operation ('empty_702') [112]  (1.392 ns)
	'add' operation ('empty_703', src/conv1.cpp:100->src/conv1.cpp:31) [114]  (0.798 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_1', src/conv1.cpp:100->src/conv1.cpp:31) [118]  (0.000 ns)
	'store' operation ('store_ln94', src/conv1.cpp:94->src/conv1.cpp:31) of variable 'empty_701', src/conv1.cpp:94->src/conv1.cpp:31 on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2' [130]  (1.237 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [159]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [159]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [159]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [159]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [159]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [159]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [159]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [159]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_2_read_1', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [160]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_3_read', src/conv1.cpp:95->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:95->src/conv1.cpp:31) [167]  (7.300 ns)

 <State 58>: 2.168ns
The critical path consists of the following:
	'phi' operation ('p', src/conv1.cpp:98->src/conv1.cpp:31) with incoming values : ('add_ln98_1', src/conv1.cpp:98->src/conv1.cpp:31) [171]  (0.000 ns)
	'add' operation ('add_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [183]  (0.776 ns)
	'urem' operation ('urem_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [184]  (1.392 ns)

 <State 59>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [184]  (1.392 ns)

 <State 60>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [184]  (1.392 ns)

 <State 61>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [184]  (1.392 ns)

 <State 62>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [184]  (1.392 ns)

 <State 63>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [184]  (1.392 ns)

 <State 64>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [184]  (1.392 ns)

 <State 65>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [184]  (1.392 ns)

 <State 66>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [184]  (1.392 ns)

 <State 67>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [184]  (1.392 ns)

 <State 68>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [184]  (1.392 ns)

 <State 69>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [184]  (1.392 ns)

 <State 70>: 3.427ns
The critical path consists of the following:
	'urem' operation ('urem_ln101_1', src/conv1.cpp:101->src/conv1.cpp:31) [184]  (1.392 ns)
	'add' operation ('add_ln101_3', src/conv1.cpp:101->src/conv1.cpp:31) [186]  (0.798 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_2', src/conv1.cpp:101->src/conv1.cpp:31) [188]  (0.000 ns)
	'store' operation ('store_ln101', src/conv1.cpp:101->src/conv1.cpp:31) of variable 'right', src/conv1.cpp:95->src/conv1.cpp:31 on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2' [190]  (1.237 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_734', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [193]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_734', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [193]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_734', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [193]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_734', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [193]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_734', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [193]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_734', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [193]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_734', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [193]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_734', src/conv1.cpp:105->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:105->src/conv1.cpp:31) [193]  (7.300 ns)

 <State 79>: 2.905ns
The critical path consists of the following:
	'phi' operation ('loop_index_i_1') with incoming values : ('empty_735') [196]  (0.000 ns)
	'add' operation ('arrayidx36612_sum_i_1') [205]  (0.765 ns)
	'mul' operation ('mul758') [214]  (2.140 ns)

 <State 80>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_737') [206]  (1.392 ns)

 <State 81>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_737') [206]  (1.392 ns)

 <State 82>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_737') [206]  (1.392 ns)

 <State 83>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_737') [206]  (1.392 ns)

 <State 84>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_737') [206]  (1.392 ns)

 <State 85>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_737') [206]  (1.392 ns)

 <State 86>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_737') [206]  (1.392 ns)

 <State 87>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_737') [206]  (1.392 ns)

 <State 88>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_737') [206]  (1.392 ns)

 <State 89>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_737') [206]  (1.392 ns)

 <State 90>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_2_read', src/conv1.cpp:94->src/conv1.cpp:31) on port 'i1' (src/conv1.cpp:94->src/conv1.cpp:31) [203]  (7.300 ns)

 <State 91>: 3.427ns
The critical path consists of the following:
	'urem' operation ('empty_737') [206]  (1.392 ns)
	'add' operation ('empty_738', src/conv1.cpp:88->src/conv1.cpp:31) [208]  (0.798 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_addr_3', src/conv1.cpp:88->src/conv1.cpp:31) [212]  (0.000 ns)
	'store' operation ('store_ln94', src/conv1.cpp:94->src/conv1.cpp:31) of variable 'empty_736', src/conv1.cpp:94->src/conv1.cpp:31 on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2' [224]  (1.237 ns)

 <State 92>: 1.192ns
The critical path consists of the following:
	'add' operation ('add_ln29', src/conv1.cpp:29) [496]  (0.765 ns)
	'store' operation ('store_ln29', src/conv1.cpp:29) of variable 'add_ln29', src/conv1.cpp:29 on local variable 'h' [497]  (0.427 ns)

 <State 93>: 3.195ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv1.cpp:115->src/conv1.cpp:35) with incoming values : ('add_ln115_1', src/conv1.cpp:115->src/conv1.cpp:35) [243]  (0.000 ns)
	'mul' operation ('mul_ln121', src/conv1.cpp:121->src/conv1.cpp:35) [260]  (2.110 ns)
	'add' operation ('add_ln121', src/conv1.cpp:121->src/conv1.cpp:35) [262]  (1.085 ns)

 <State 94>: 1.554ns
The critical path consists of the following:
	'phi' operation ('k', src/conv1.cpp:117->src/conv1.cpp:35) with incoming values : ('add_ln117', src/conv1.cpp:117->src/conv1.cpp:35) [265]  (0.000 ns)
	'add' operation ('empty_705', src/conv1.cpp:115->src/conv1.cpp:35) [267]  (0.789 ns)
	'add' operation ('empty_707', src/conv1.cpp:115->src/conv1.cpp:35) [269]  (0.765 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_708', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [282]  (7.300 ns)

 <State 96>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_708', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [282]  (7.300 ns)

 <State 97>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_708', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [282]  (7.300 ns)

 <State 98>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_708', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [282]  (7.300 ns)

 <State 99>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_708', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [282]  (7.300 ns)

 <State 100>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_708', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [282]  (7.300 ns)

 <State 101>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_708', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [282]  (7.300 ns)

 <State 102>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_708', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [282]  (7.300 ns)

 <State 103>: 1.985ns
The critical path consists of the following:
	'add' operation ('add_ln115_5', src/conv1.cpp:115->src/conv1.cpp:35) [359]  (0.797 ns)
	'icmp' operation ('icmp_ln115_2', src/conv1.cpp:115->src/conv1.cpp:35) [360]  (0.797 ns)
	'select' operation ('select_ln115', src/conv1.cpp:115->src/conv1.cpp:35) [361]  (0.391 ns)

 <State 104>: 7.300ns
The critical path consists of the following:
	bus read operation ('w1_addr_read', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [297]  (7.300 ns)

 <State 105>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln121', src/conv1.cpp:121->src/conv1.cpp:35) of variable 'empty_711', src/conv1.cpp:121->src/conv1.cpp:35 on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0' [304]  (0.677 ns)

 <State 106>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_715', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [326]  (7.300 ns)

 <State 107>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_715', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [326]  (7.300 ns)

 <State 108>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_715', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [326]  (7.300 ns)

 <State 109>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_715', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [326]  (7.300 ns)

 <State 110>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_715', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [326]  (7.300 ns)

 <State 111>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_715', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [326]  (7.300 ns)

 <State 112>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_715', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [326]  (7.300 ns)

 <State 113>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_715', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [326]  (7.300 ns)

 <State 114>: 0.797ns
The critical path consists of the following:
	'phi' operation ('loop_index_1_i') with incoming values : ('empty_717') [329]  (0.000 ns)
	'icmp' operation ('exitcond48017') [336]  (0.797 ns)

 <State 115>: 7.300ns
The critical path consists of the following:
	bus read operation ('w1_addr_1_read', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [341]  (7.300 ns)

 <State 116>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln121', src/conv1.cpp:121->src/conv1.cpp:35) of variable 'empty_718', src/conv1.cpp:121->src/conv1.cpp:35 on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0' [345]  (0.677 ns)

 <State 117>: 0.000ns
The critical path consists of the following:

 <State 118>: 0.765ns
The critical path consists of the following:
	'call' operation ('call_ln64', src/conv1.cpp:64) to 'export_output_buffer_c1' [367]  (0.765 ns)

 <State 119>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('bout', src/conv1.cpp:115->src/conv1.cpp:35) with incoming values : ('add_ln115_2', src/conv1.cpp:115->src/conv1.cpp:35) [370]  (0.427 ns)

 <State 120>: 3.392ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv1.cpp:115->src/conv1.cpp:35) with incoming values : ('add_ln115_2', src/conv1.cpp:115->src/conv1.cpp:35) [370]  (0.000 ns)
	'add' operation of DSP[387] ('add_ln115', src/conv1.cpp:115->src/conv1.cpp:35) [381]  (2.396 ns)
	'mul' operation of DSP[387] ('mul_ln121_1', src/conv1.cpp:121->src/conv1.cpp:35) [387]  (0.996 ns)

 <State 121>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[387] ('mul_ln121_1', src/conv1.cpp:121->src/conv1.cpp:35) [387]  (0.996 ns)

 <State 122>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[387] ('mul_ln121_1', src/conv1.cpp:121->src/conv1.cpp:35) [387]  (0.996 ns)

 <State 123>: 1.085ns
The critical path consists of the following:
	'mul' operation of DSP[387] ('mul_ln121_1', src/conv1.cpp:121->src/conv1.cpp:35) [387]  (0.000 ns)
	'add' operation ('add_ln121_2', src/conv1.cpp:121->src/conv1.cpp:35) [389]  (1.085 ns)

 <State 124>: 1.554ns
The critical path consists of the following:
	'phi' operation ('k', src/conv1.cpp:117->src/conv1.cpp:35) with incoming values : ('add_ln117_1', src/conv1.cpp:117->src/conv1.cpp:35) [392]  (0.000 ns)
	'add' operation ('empty_720', src/conv1.cpp:115->src/conv1.cpp:35) [394]  (0.789 ns)
	'add' operation ('empty_722', src/conv1.cpp:115->src/conv1.cpp:35) [396]  (0.765 ns)

 <State 125>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_723', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [409]  (7.300 ns)

 <State 126>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_723', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [409]  (7.300 ns)

 <State 127>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_723', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [409]  (7.300 ns)

 <State 128>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_723', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [409]  (7.300 ns)

 <State 129>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_723', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [409]  (7.300 ns)

 <State 130>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_723', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [409]  (7.300 ns)

 <State 131>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_723', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [409]  (7.300 ns)

 <State 132>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_723', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [409]  (7.300 ns)

 <State 133>: 1.985ns
The critical path consists of the following:
	'add' operation ('add_ln115_6', src/conv1.cpp:115->src/conv1.cpp:35) [486]  (0.797 ns)
	'icmp' operation ('icmp_ln115_3', src/conv1.cpp:115->src/conv1.cpp:35) [487]  (0.797 ns)
	'select' operation ('select_ln115_1', src/conv1.cpp:115->src/conv1.cpp:35) [488]  (0.391 ns)

 <State 134>: 7.300ns
The critical path consists of the following:
	bus read operation ('w1_addr_2_read', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [424]  (7.300 ns)

 <State 135>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln121', src/conv1.cpp:121->src/conv1.cpp:35) of variable 'empty_726', src/conv1.cpp:121->src/conv1.cpp:35 on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0' [428]  (0.677 ns)

 <State 136>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_730', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [453]  (7.300 ns)

 <State 137>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_730', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [453]  (7.300 ns)

 <State 138>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_730', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [453]  (7.300 ns)

 <State 139>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_730', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [453]  (7.300 ns)

 <State 140>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_730', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [453]  (7.300 ns)

 <State 141>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_730', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [453]  (7.300 ns)

 <State 142>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_730', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [453]  (7.300 ns)

 <State 143>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_730', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [453]  (7.300 ns)

 <State 144>: 0.797ns
The critical path consists of the following:
	'phi' operation ('loop_index_1_i466') with incoming values : ('empty_732') [456]  (0.000 ns)
	'icmp' operation ('exitcond51324') [463]  (0.797 ns)

 <State 145>: 7.300ns
The critical path consists of the following:
	bus read operation ('w1_addr_3_read', src/conv1.cpp:121->src/conv1.cpp:35) on port 'w1' (src/conv1.cpp:121->src/conv1.cpp:35) [468]  (7.300 ns)

 <State 146>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln121', src/conv1.cpp:121->src/conv1.cpp:35) of variable 'empty_733', src/conv1.cpp:121->src/conv1.cpp:35 on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0' [478]  (0.677 ns)

 <State 147>: 0.000ns
The critical path consists of the following:

 <State 148>: 0.765ns
The critical path consists of the following:
	'call' operation ('call_ln64', src/conv1.cpp:64) to 'export_output_buffer_c1' [492]  (0.765 ns)

 <State 149>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
