#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Jun  9 13:20:07 2020
# Process ID: 7080
# Current directory: C:/Users/trent/Coding/ECE224A/Final/innovusOutput/innovusOutput.runs/synth_1
# Command line: vivado.exe -log chip.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source chip.tcl
# Log file: C:/Users/trent/Coding/ECE224A/Final/innovusOutput/innovusOutput.runs/synth_1/chip.vds
# Journal file: C:/Users/trent/Coding/ECE224A/Final/innovusOutput/innovusOutput.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source chip.tcl -notrace
Command: synth_design -top chip -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17364 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 378.801 ; gain = 82.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'chip' [C:/Users/trent/Coding/ECE224A/Final/innovusOutput/innovusOutput.srcs/sources_1/imports/innovusOutput.srcs/oscillator_chip_netlist_fpga.v:4056]
ERROR: [Synth 8-439] module 'cvss_b' not found [C:/Users/trent/Coding/ECE224A/Final/innovusOutput/innovusOutput.srcs/sources_1/imports/innovusOutput.srcs/oscillator_chip_netlist_fpga.v:4079]
ERROR: [Synth 8-285] failed synthesizing module 'chip' [C:/Users/trent/Coding/ECE224A/Final/innovusOutput/innovusOutput.srcs/sources_1/imports/innovusOutput.srcs/oscillator_chip_netlist_fpga.v:4056]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 418.129 ; gain = 121.797
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jun  9 13:20:20 2020...
