-- Final Year project messaround
-- Created by David Clarke
Library IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;

ENTITY MUL_2BIT IS 
	PORT (A, B : IN UNSIGNED (1 downto 0); Z : OUT STD_LOGIC_VECTOR (3 downto 0));
END ENTITY MUL_2BIT;
--
ARCHITECTURE BEHAVIOURAL OF MUL_2BIT IS
BEGIN

	Z  <= CONV_STD_LOGIC_VECTOR((A*B), 4);

END ARCHITECTURE BEHAVIOURAL;
