performing high-level synthesis for kernel: vmul2
Log file: /home/rourab/Auto_FastFlow_fpga/auto_fast_flow/build_dir_circuit2/vmul2/vmul2/vitis_hls.log