Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivadocorrelation/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 13a3621660f248dba8f50c6b1d72832d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot myALU_behav xil_defaultlib.myALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'din' [D:/ComputerArchitecture/Experiment_1/Experiment_1.srcs/sources_1/new/display.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.myALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot myALU_behav
