# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../JenkinsPostLoop.srcs/sources_1/new/JenkinsPostLoop.vhd" \
"../../../../JenkinsPostLoop.srcs/sim_1/new/JenkinsPostLoop_tb.vhd" \

# Do not sort compile order
nosort
