# vsim -cvgperinstance -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;coverage save -onexit mem_cov1;run -all; exit" -wlf wave_file1.wlf -l test1.log -sv_seed random work.top "+UVM_TESTNAME=base_test" 
# Start time: 12:34:44 on Dec 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_controller(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "ahb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim
# //  Version 2022.1 linux Jan 29 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.bridge_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.bridge_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.bridge_if(fast__2)
# Loading work.rtl_top(fast)
# Loading work.ahb(fast)
# Loading work.apb_controller(fast)
# Loading work.apb(fast)
# Loading /home/cad/eda/Questa-sim/questasim/uvm-1.1d/linux/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 4197989970
#  log -r /* 
# coverage save -onexit mem_cov1
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test base_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 base_test                   -     @474 
#   env_h                      env                         -     @490 
#     ahb_agt_toph             ahb_agent_top               -     @504 
#       ahb_agnth              ahb_agent                   -     @721 
#         ahb_drvh             ahb_driver                  -     @850 
#           rsp_port           uvm_analysis_port           -     @865 
#           seq_item_port      uvm_seq_item_pull_port      -     @857 
#         ahb_monh             ahb_monitor                 -     @733 
#           ahb_port           uvm_analysis_port           -     @876 
#         ahb_seqrh            ahb_sequencer               -     @741 
#           rsp_export         uvm_analysis_export         -     @748 
#           seq_item_export    uvm_seq_item_pull_imp       -     @842 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#     apb_agt_toph             apb_agent_top               -     @497 
#       apb_agnth              apb_agent                   -     @889 
#         apb_drvh             apb_driver                  -     @1019
#           rsp_port           uvm_analysis_port           -     @1034
#           seq_item_port      uvm_seq_item_pull_port      -     @1026
#         apb_monh             apb_monitor                 -     @902 
#           apb_port           uvm_analysis_port           -     @1044
#         apb_seqrh            apb_sequencer               -     @910 
#           rsp_export         uvm_analysis_export         -     @917 
#           seq_item_export    uvm_seq_item_pull_imp       -     @1011
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#     scoreboard_h             scoreboard                  -     @511 
#       ahb_fifo               uvm_tlm_analysis_fifo #(T)  -     @518 
#         analysis_export      uvm_analysis_imp            -     @557 
#         get_ap               uvm_analysis_port           -     @549 
#         get_peek_export      uvm_get_peek_imp            -     @533 
#         put_ap               uvm_analysis_port           -     @541 
#         put_export           uvm_put_imp                 -     @525 
#       apb_fifo               uvm_tlm_analysis_fifo #(T)  -     @565 
#         analysis_export      uvm_analysis_imp            -     @604 
#         get_ap               uvm_analysis_port           -     @596 
#         get_peek_export      uvm_get_peek_imp            -     @580 
#         put_ap               uvm_analysis_port           -     @588 
#         put_export           uvm_put_imp                 -     @572 
#     vseqrh                   virtual_sequencer           -     @612 
#       rsp_export             uvm_analysis_export         -     @619 
#       seq_item_export        uvm_seq_item_pull_imp       -     @713 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
# --------------------------------------------------------------------
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [UVMTOP]     1
# ** Note: $finish    : /home/cad/eda/Questa-sim/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 215  Instance: /top
# Saving coverage database on exit...
# End time: 12:34:48 on Dec 16,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
