============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/SoftWare/FPGA/Anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Maxwiny
   Run Date =   Fri May 19 03:36:08 2023

   Run on =     MAXWINY-FA506QR
============================================================
RUN-1002 : start command "open_project SD_SDRAM_VGA.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll_clk.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll_clk.v(71)
HDL-1007 : analyze verilog file ../../rtl/hdmi_colorbar.v
HDL-1007 : analyze verilog file ../../rtl/vga_ctrl.v
HDL-1007 : analyze verilog file ../../rtl/vga_pic.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD_SDRAM_VGA_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/SoftWare/FPGA/Anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model hdmi_colorbar
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net hdmi_out_clk_dup_1 driven by BUFG (31 clock/control pins, 2 other pins).
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U_pll_clk/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U_pll_clk/pll_inst.
SYN-4025 : Tag rtl::Net hdmi_out_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model hdmi_colorbar.
RUN-1001 : There are total 228 instances
RUN-0007 : 64 luts, 31 seqs, 85 mslices, 12 lslices, 31 pads, 0 brams, 0 dsps
RUN-1001 : There are total 257 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 21 nets have [3 - 5] pins
RUN-1001 : 38 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     31      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   1   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 1
PHY-3001 : Initial placement ...
PHY-3001 : design contains 226 instances, 64 luts, 31 seqs, 97 slices, 20 macros(97 instances: 85 mslices 12 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 55377
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 226.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 34781.9, overlap = 0
PHY-3002 : Step(2): len = 28172.9, overlap = 0
PHY-3002 : Step(3): len = 20477.8, overlap = 0
PHY-3002 : Step(4): len = 15247.3, overlap = 0
PHY-3002 : Step(5): len = 12147.2, overlap = 0
PHY-3002 : Step(6): len = 10320.4, overlap = 0
PHY-3002 : Step(7): len = 8897.3, overlap = 0
PHY-3002 : Step(8): len = 8396.5, overlap = 0
PHY-3002 : Step(9): len = 8189.1, overlap = 0
PHY-3002 : Step(10): len = 7220.6, overlap = 0.5
PHY-3002 : Step(11): len = 7190.3, overlap = 1
PHY-3002 : Step(12): len = 7220.8, overlap = 1
PHY-3002 : Step(13): len = 6706.1, overlap = 0
PHY-3002 : Step(14): len = 6394, overlap = 0
PHY-3002 : Step(15): len = 6433.9, overlap = 0
PHY-3002 : Step(16): len = 6195.6, overlap = 0
PHY-3002 : Step(17): len = 6276.6, overlap = 0
PHY-3002 : Step(18): len = 6329.8, overlap = 0
PHY-3002 : Step(19): len = 6060.4, overlap = 2
PHY-3002 : Step(20): len = 5736.6, overlap = 3.9375
PHY-3002 : Step(21): len = 5714.4, overlap = 5.5
PHY-3002 : Step(22): len = 5652.2, overlap = 6.5625
PHY-3002 : Step(23): len = 5643, overlap = 7.875
PHY-3002 : Step(24): len = 5527.1, overlap = 7.5
PHY-3002 : Step(25): len = 5480.6, overlap = 7.25
PHY-3002 : Step(26): len = 5497.8, overlap = 6.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002921s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69532e-05
PHY-3002 : Step(27): len = 5284, overlap = 13.25
PHY-3002 : Step(28): len = 5301.2, overlap = 13.1562
PHY-3002 : Step(29): len = 5326.4, overlap = 13.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.39065e-05
PHY-3002 : Step(30): len = 5453.3, overlap = 11.375
PHY-3002 : Step(31): len = 5486.3, overlap = 11.125
PHY-3002 : Step(32): len = 5595.6, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.7813e-05
PHY-3002 : Step(33): len = 5429, overlap = 10.1562
PHY-3002 : Step(34): len = 5429, overlap = 10.1562
PHY-3002 : Step(35): len = 5457.4, overlap = 10.4062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.20928e-05
PHY-3002 : Step(36): len = 5800.1, overlap = 24.0312
PHY-3002 : Step(37): len = 5800.1, overlap = 24.0312
PHY-3002 : Step(38): len = 5748.9, overlap = 23.7812
PHY-3002 : Step(39): len = 5748.9, overlap = 23.7812
PHY-3002 : Step(40): len = 5778.6, overlap = 24.6875
PHY-3002 : Step(41): len = 5778.6, overlap = 24.6875
PHY-3002 : Step(42): len = 5779.3, overlap = 23.8125
PHY-3002 : Step(43): len = 5779.3, overlap = 23.8125
PHY-3002 : Step(44): len = 5764.7, overlap = 23.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.41856e-05
PHY-3002 : Step(45): len = 5951.6, overlap = 19.1875
PHY-3002 : Step(46): len = 5962.9, overlap = 19.1875
PHY-3002 : Step(47): len = 6007.5, overlap = 18.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.83712e-05
PHY-3002 : Step(48): len = 6037, overlap = 16.7188
PHY-3002 : Step(49): len = 6037, overlap = 16.7188
PHY-3002 : Step(50): len = 6014.7, overlap = 18.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.67423e-05
PHY-3002 : Step(51): len = 6089, overlap = 18.3438
PHY-3002 : Step(52): len = 6112.2, overlap = 17.9688
PHY-3002 : Step(53): len = 6131.6, overlap = 17.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000193485
PHY-3002 : Step(54): len = 6202.1, overlap = 15.5312
PHY-3002 : Step(55): len = 6202.1, overlap = 15.5312
PHY-3002 : Step(56): len = 6237.9, overlap = 15.1562
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 28.31 peak overflow 2.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/257.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7160, over cnt = 16(0%), over = 42, worst = 7
PHY-1001 : End global iterations;  0.013292s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.6%)

PHY-1001 : Congestion index: top1 = 11.14, top5 = 3.78, top10 = 2.02, top15 = 1.35.
PHY-1001 : End incremental global routing;  0.057695s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (108.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 880, tnet num: 255, tinst num: 226, tnode num: 973, tedge num: 1317.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.158505s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.218296s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (100.2%)

OPT-1001 : Current memory(MB): used = 144, reserve = 114, peak = 144.
OPT-1001 : End physical optimization;  0.221134s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (98.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 64 LUT to BLE ...
SYN-4008 : Packed 64 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 7 remaining SEQ's ...
SYN-4005 : Packed 7 SEQ with LUT/SLICE
SYN-4006 : 36 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "hdmi_colorbar" (AL_USER_NORMAL) with 64/197 primitive instances ...
PHY-3001 : End packing;  0.003534s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model hdmi_colorbar.
RUN-1001 : There are total 168 instances
RUN-1001 : 85 mslices, 47 lslices, 31 pads, 0 brams, 0 dsps
RUN-1001 : There are total 233 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 21 nets have [3 - 5] pins
RUN-1001 : 38 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 166 instances, 132 slices, 20 macros(97 instances: 85 mslices 12 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 6303.2, Over = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00016357
PHY-3002 : Step(57): len = 6223.3, overlap = 12.25
PHY-3002 : Step(58): len = 6223.9, overlap = 12.75
PHY-3002 : Step(59): len = 6228.7, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00032714
PHY-3002 : Step(60): len = 6267.8, overlap = 12.5
PHY-3002 : Step(61): len = 6283.3, overlap = 12.25
PHY-3002 : Step(62): len = 6303.1, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000654281
PHY-3002 : Step(63): len = 6307.5, overlap = 12
PHY-3002 : Step(64): len = 6307.5, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014441s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (324.6%)

PHY-3001 : Trial Legalized: Len = 7845.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(65): len = 7132.5, overlap = 1.5
PHY-3002 : Step(66): len = 7044.6, overlap = 1.75
PHY-3002 : Step(67): len = 6990.6, overlap = 1.75
PHY-3002 : Step(68): len = 6926.2, overlap = 2
PHY-3002 : Step(69): len = 6890.5, overlap = 2
PHY-3002 : Step(70): len = 6886.9, overlap = 2.25
PHY-3002 : Step(71): len = 6879.4, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003990s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7459.2, Over = 0
PHY-3001 : End spreading;  0.001859s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 7459.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7/233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8664, over cnt = 17(0%), over = 26, worst = 5
PHY-1002 : len = 8736, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 8840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025867s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.8%)

PHY-1001 : Congestion index: top1 = 13.60, top5 = 4.58, top10 = 2.47, top15 = 1.65.
PHY-1001 : End incremental global routing;  0.073283s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (85.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 806, tnet num: 231, tinst num: 166, tnode num: 873, tedge num: 1230.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.132742s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.208217s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (97.6%)

OPT-1001 : Current memory(MB): used = 145, reserve = 115, peak = 145.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000169s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 148/233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 13.60, top5 = 4.58, top10 = 2.47, top15 = 1.65.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000294s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 13.275862
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.258703s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (96.6%)

RUN-1003 : finish command "place" in  1.760374s wall, 2.218750s user + 2.234375s system = 4.453125s CPU (253.0%)

RUN-1004 : used memory is 130 MB, reserved memory is 100 MB, peak memory is 145 MB
RUN-1002 : start command "export_db SD_SDRAM_VGA_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/SoftWare/FPGA/Anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 168 instances
RUN-1001 : 85 mslices, 47 lslices, 31 pads, 0 brams, 0 dsps
RUN-1001 : There are total 233 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 21 nets have [3 - 5] pins
RUN-1001 : 38 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_colorbar.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 806, tnet num: 231, tinst num: 166, tnode num: 873, tedge num: 1230.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 85 mslices, 47 lslices, 31 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 36 clock pins, and constraint 67 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8664, over cnt = 17(0%), over = 26, worst = 5
PHY-1002 : len = 8736, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 8840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023205s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.7%)

PHY-1001 : Congestion index: top1 = 13.60, top5 = 4.61, top10 = 2.46, top15 = 1.64.
PHY-1001 : End global routing;  0.065663s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 168, reserve = 138, peak = 181.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net hdmi_out_clk_dup_1 will be merged with clock U_pll_clk/clk0_buf
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 434, reserve = 410, peak = 434.
PHY-1001 : End build detailed router design. 3.022850s wall, 2.890625s user + 0.140625s system = 3.031250s CPU (100.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 3616, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.373894s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 466, reserve = 443, peak = 466.
PHY-1001 : End phase 1; 0.379391s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (98.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 52% nets.
PHY-1022 : len = 23312, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 467, reserve = 443, peak = 467.
PHY-1001 : End initial routed; 0.459435s wall, 0.515625s user + 0.062500s system = 0.578125s CPU (125.8%)

PHY-1001 : Current memory(MB): used = 467, reserve = 443, peak = 467.
PHY-1001 : End phase 2; 0.459488s wall, 0.515625s user + 0.062500s system = 0.578125s CPU (125.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 23192, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.007569s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.023696s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.9%)

PHY-1001 : Current memory(MB): used = 476, reserve = 451, peak = 476.
PHY-1001 : End phase 3; 0.123571s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.2%)

PHY-1003 : Routed, final wirelength = 23192
PHY-1001 : Current memory(MB): used = 476, reserve = 451, peak = 476.
PHY-1001 : End export database. 0.005340s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  4.176899s wall, 4.078125s user + 0.218750s system = 4.296875s CPU (102.9%)

RUN-1003 : finish command "route" in  4.429401s wall, 4.328125s user + 0.218750s system = 4.546875s CPU (102.7%)

RUN-1004 : used memory is 416 MB, reserved memory is 391 MB, peak memory is 476 MB
RUN-1002 : start command "report_area -io_info -file SD_SDRAM_VGA_phy.area"
RUN-1001 : standard
***Report Model: hdmi_colorbar Device: EG4S20BG256***

IO Statistics
#IO                        31
  #input                    2
  #output                  29
  #inout                    0

Utilization Statistics
#lut                      258   out of  19600    1.32%
#reg                       31   out of  19600    0.16%
#le                       258
  #lut only               227   out of    258   87.98%
  #reg only                 0   out of    258    0.00%
  #lut&reg                 31   out of    258   12.02%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       31   out of    188   16.49%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet              Type               DriverType         Driver                      Fanout
#1        U_pll_clk/clk0_buf    GCLK               pll                U_pll_clk/pll_inst.clkc0    18
#2        sys_clk_dup_1         GeneralRouting     io                 sys_clk_syn_2.di            1


Detailed IO Report

        Name          Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      sys_clk           INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     sys_rst_n          INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
    hdmi_out_clk       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    hdmi_out_de        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
   hdmi_out_hsync      OUTPUT         J3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[23]     OUTPUT         K6        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[22]     OUTPUT         K3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[21]     OUTPUT         K5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[20]     OUTPUT         L4        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[19]     OUTPUT         M1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[18]     OUTPUT         M2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[17]     OUTPUT         L3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[16]     OUTPUT         L5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[15]     OUTPUT         H5        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[14]     OUTPUT         H1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[13]     OUTPUT         J6        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[12]     OUTPUT         H3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[11]     OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[10]     OUTPUT         K1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[9]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[8]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[7]      OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[6]      OUTPUT         D1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[5]      OUTPUT         E2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[4]      OUTPUT         G3        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[3]      OUTPUT         E1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[2]      OUTPUT         F2        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[1]      OUTPUT         F1        LVCMOS33           8            NONE       NONE    
  hdmi_out_rgb[0]      OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   hdmi_out_rst_n      OUTPUT        E16        LVCMOS25           8            N/A        NONE    
   hdmi_out_vsync      OUTPUT         J4        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------+
|Instance        |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------+
|top             |hdmi_colorbar |258    |161     |97      |31      |0       |0       |
|  U_pll_clk     |pll_clk       |2      |2       |0       |0       |0       |0       |
|  vga_ctrl_inst |vga_ctrl      |146    |85      |61      |24      |0       |0       |
|  vga_pic_inst  |vga_pic       |102    |66      |36      |7       |0       |0       |
+------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       133   
    #2         2        13   
    #3         3        6    
    #4         4        2    
    #5        5-10      38   
    #6       11-50      6    
  Average     2.64           

RUN-1002 : start command "export_db SD_SDRAM_VGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid SD_SDRAM_VGA_inst.bid"
RUN-1002 : start command "bitgen -bit SD_SDRAM_VGA.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 166
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 233, pip num: 1746
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 411 valid insts, and 6394 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file SD_SDRAM_VGA.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230519_033608.log"
