module ShiftLeft4(
  input wire d
  , input wire clk
  , input wire rst
  , output reg[3:0] y
);

parameter length = 4;
integer i;

initial
begin
  y = 4'b0000;
end

always @(posedge clk, posedge rst)
begin
  if(rst)
    y = 4'b0000;
  else
    begin
	   //for(i = length-1; i > 0; i=i-1)
		//  y[i] <= y[i-1];
		//y[0] <= d;
		y[0] <= d;
		for(i = 0; i < length-1; i=i+1)
		  y[i+1] <= y[i];
	 end
end

endmodule