[p LITE_MODE AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F26K22 ]
[d frameptr 4065 ]
"7 /opt/microchip/xc8/v2.00/pic/sources/c99/common/awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
"7 /opt/microchip/xc8/v2.00/pic/sources/c99/common/awmod.c
[v ___awmod __awmod `(i  1 e 2 0 ]
"4 /opt/microchip/xc8/v2.00/pic/sources/c99/common/fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 /opt/microchip/xc8/v2.00/pic/sources/c99/common/float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 /opt/microchip/xc8/v2.00/pic/sources/c99/common/ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 /opt/microchip/xc8/v2.00/pic/sources/c99/common/ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 /opt/microchip/xc8/v2.00/pic/sources/c99/common/ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 /opt/microchip/xc8/v2.00/pic/sources/c99/common/ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"10 /opt/microchip/xc8/v2.00/pic/sources/c99/common/sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 /opt/microchip/xc8/v2.00/pic/sources/c99/common/sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 /opt/microchip/xc8/v2.00/pic/sources/c99/common/sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"7 /opt/microchip/xc8/v2.00/pic/sources/c99/common/strcpy.c
[v _strcpy strcpy `(*.39uc  1 e 2 0 ]
"15 /opt/microchip/xc8/v2.00/pic/sources/c99/common/Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 /opt/microchip/xc8/v2.00/pic/sources/c99/common/Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"28 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/commLora.c
[v _initLoRaRx initLoRaRx `(v  1 e 1 0 ]
"77
[v _readLoRaData readLoRaData `(v  1 e 1 0 ]
"18 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/RF_LoRa_868_SO.c
[v _InitRFLoRaPins InitRFLoRaPins `(v  1 e 1 0 ]
"27
[v _ResetRFModule ResetRFModule `(v  1 e 1 0 ]
"35
[v _AntennaTX AntennaTX `(v  1 e 1 0 ]
"42
[v _AntennaRX AntennaRX `(v  1 e 1 0 ]
"85 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/RXcontinuous_LoRa.c
[v _main main `(i  1 e 2 0 ]
"16 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/spi.c
[v _SPIInit SPIInit `(v  1 e 1 0 ]
"38
[v _SPITransfer SPITransfer `(v  1 e 1 0 ]
"47
[v _SPIReceive SPIReceive `(uc  1 e 1 0 ]
"19 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/SX1272.c
[v _WriteSXRegister WriteSXRegister `(v  1 e 1 0 ]
"29
[v _ReadSXRegister ReadSXRegister `(uc  1 e 1 0 ]
"94
[v _InitModule InitModule `(v  1 e 1 0 ]
"143
[v _PrintSXRegContent PrintSXRegContent `(v  1 e 1 0 ]
"16 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/uart.c
[v _UARTInit UARTInit `(v  1 e 1 0 ]
"52
[v _UARTWriteByte UARTWriteByte `(v  1 e 1 0 ]
"64
[v _UARTWriteStr UARTWriteStr `(v  1 e 1 0 ]
"72
[v _UARTWriteStrLn UARTWriteStrLn `(v  1 e 1 0 ]
"83
[v _UARTWriteByteHex UARTWriteByteHex `(v  1 e 1 0 ]
[s S219 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
"112 /opt/microchip/xc8/v2.00/pic/include/pic18f26k22.h
[u S226 . 1 `S219 1 . 1 0 ]
[v _ANSELBbits ANSELBbits `VES226  1 e 1 @3897 ]
[s S605 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 ANSC4 1 0 :1:4 
`uc 1 ANSC5 1 0 :1:5 
`uc 1 ANSC6 1 0 :1:6 
`uc 1 ANSC7 1 0 :1:7 
]
"163
[u S613 . 1 `S605 1 . 1 0 ]
[v _ANSELCbits ANSELCbits `VES613  1 e 1 @3898 ]
"3572
[v _SSP2CON1 SSP2CON1 `VEuc  1 e 1 @3948 ]
[s S258 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
"3827
[s S261 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S264 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S273 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S278 . 1 `uc 1 . 1 0 :2:0 
`uc 1 W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 A 1 0 :1:5 
]
[s S283 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S288 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S293 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S296 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S299 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S304 . 1 `uc 1 BF2 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
`uc 1 I2C_READ2 1 0 :1:2 
`uc 1 I2C_START2 1 0 :1:3 
`uc 1 I2C_STOP2 1 0 :1:4 
`uc 1 DA2 1 0 :1:5 
`uc 1 CKE2 1 0 :1:6 
`uc 1 SMP2 1 0 :1:7 
]
[s S313 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
`uc 1 S2 1 0 :1:3 
`uc 1 P2 1 0 :1:4 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S319 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
`uc 1 START2 1 0 :1:3 
`uc 1 STOP2 1 0 :1:4 
`uc 1 D_A2 1 0 :1:5 
]
[s S325 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A2 1 0 :1:5 
]
[s S328 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_nA2 1 0 :1:5 
]
[s S333 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W2 1 0 :1:2 
]
[s S336 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S341 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W2 1 0 :1:2 
]
[s S344 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A2 1 0 :1:5 
]
[s S347 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA2 1 0 :1:5 
]
[s S352 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE2 1 0 :1:2 
]
[s S355 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS2 1 0 :1:5 
]
[s S358 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS2 1 0 :1:5 
]
[u S363 . 1 `S258 1 . 1 0 `S261 1 . 1 0 `S264 1 . 1 0 `S273 1 . 1 0 `S278 1 . 1 0 `S283 1 . 1 0 `S288 1 . 1 0 `S293 1 . 1 0 `S296 1 . 1 0 `S299 1 . 1 0 `S304 1 . 1 0 `S313 1 . 1 0 `S319 1 . 1 0 `S325 1 . 1 0 `S328 1 . 1 0 `S333 1 . 1 0 `S336 1 . 1 0 `S341 1 . 1 0 `S344 1 . 1 0 `S347 1 . 1 0 `S352 1 . 1 0 `S355 1 . 1 0 `S358 1 . 1 0 ]
[v _SSP2STATbits SSP2STATbits `VES363  1 e 1 @3949 ]
"4162
[v _SSP2BUF SSP2BUF `VEuc  1 e 1 @3951 ]
[s S52 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
"7383
[s S61 . 1 `uc 1 LB0 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
`uc 1 LB2 1 0 :1:2 
`uc 1 LB3 1 0 :1:3 
`uc 1 LB4 1 0 :1:4 
`uc 1 LB5 1 0 :1:5 
`uc 1 LB6 1 0 :1:6 
`uc 1 LB7 1 0 :1:7 
]
[u S70 . 1 `S52 1 . 1 0 `S61 1 . 1 0 ]
[v _LATBbits LATBbits `VES70  1 e 1 @3978 ]
[s S950 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"7495
[s S959 . 1 `uc 1 LC0 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
`uc 1 LC2 1 0 :1:2 
`uc 1 LC3 1 0 :1:3 
`uc 1 LC4 1 0 :1:4 
`uc 1 LC5 1 0 :1:5 
`uc 1 LC6 1 0 :1:6 
`uc 1 LC7 1 0 :1:7 
]
[u S968 . 1 `S950 1 . 1 0 `S959 1 . 1 0 ]
[v _LATCbits LATCbits `VES968  1 e 1 @3979 ]
[s S179 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
"7834
[s S188 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S197 . 1 `S179 1 . 1 0 `S188 1 . 1 0 ]
[v _TRISBbits TRISBbits `VES197  1 e 1 @3987 ]
[s S565 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"8056
[s S574 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S583 . 1 `S565 1 . 1 0 `S574 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES583  1 e 1 @3988 ]
[s S745 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
"8639
[s S753 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S758 . 1 `S745 1 . 1 0 `S753 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES758  1 e 1 @3997 ]
[s S495 . 1 `uc 1 TMR1GIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 TMR5GIF 1 0 :1:2 
`uc 1 CTMUIF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
"9239
[s S504 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S509 . 1 `S495 1 . 1 0 `S504 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES509  1 e 1 @4004 ]
"9582
[v _RCSTA1 RCSTA1 `VEuc  1 e 1 @4011 ]
[s S675 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"9635
[s S684 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S687 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S696 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC8_9 1 0 :1:6 
]
[s S700 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC9 1 0 :1:6 
]
[s S703 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S706 . 1 `S675 1 . 1 0 `S684 1 . 1 0 `S687 1 . 1 0 `S696 1 . 1 0 `S700 1 . 1 0 `S703 1 . 1 0 ]
[v _RCSTA1bits RCSTA1bits `VES706  1 e 1 @4011 ]
"10038
[v _TXSTA1 TXSTA1 `VEuc  1 e 1 @4012 ]
[s S626 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"10079
[s S635 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[s S644 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[u S648 . 1 `S626 1 . 1 0 `S635 1 . 1 0 `S644 1 . 1 0 ]
[v _TXSTA1bits TXSTA1bits `VES648  1 e 1 @4012 ]
"10413
[v _TXREG1 TXREG1 `VEuc  1 e 1 @4013 ]
"10491
[v _RCREG1 RCREG1 `VEuc  1 e 1 @4014 ]
"10569
[v _SPBRG1 SPBRG1 `VEuc  1 e 1 @4015 ]
"10647
[v _SPBRGH1 SPBRGH1 `VEuc  1 e 1 @4016 ]
[s S775 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 CKTXP 1 0 :1:4 
`uc 1 DTRXP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"11675
[s S784 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S787 . 1 `uc 1 ABDEN1 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG161 1 0 :1:3 
`uc 1 SCKP1 1 0 :1:4 
`uc 1 DTRXP1 1 0 :1:5 
`uc 1 RCIDL1 1 0 :1:6 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S796 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S801 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
`uc 1 RXDTP1 1 0 :1:5 
`uc 1 RCMT1 1 0 :1:6 
]
[s S806 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S809 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S812 . 1 `S775 1 . 1 0 `S784 1 . 1 0 `S787 1 . 1 0 `S796 1 . 1 0 `S801 1 . 1 0 `S806 1 . 1 0 `S809 1 . 1 0 ]
[v _BAUDCON1bits BAUDCON1bits `VES812  1 e 1 @4024 ]
"18402
[v _PEIE PEIE `VEb  1 e 0 @32662 ]
"18552
[v _RCIE RCIE `VEb  1 e 0 @31981 ]
"18555
[v _RCIF RCIF `VEb  1 e 0 @31989 ]
"85 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/RXcontinuous_LoRa.c
[v _main main `(i  1 e 2 0 ]
{
"97
[v main@i i `i  1 a 2 17 ]
"91
[v main@buff buff `[256]uc  1 a 256 0 ]
"103
} 0
"77 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/commLora.c
[v _readLoRaData readLoRaData `(v  1 e 1 0 ]
{
"78
[v readLoRaData@reg_val reg_val `uc  1 a 1 11 ]
"80
[v readLoRaData@i i `uc  1 a 1 10 ]
"79
[v readLoRaData@RXNumberOfBytes RXNumberOfBytes `uc  1 a 1 9 ]
"77
[v readLoRaData@buff buff `*.39uc  1 p 2 7 ]
"109
} 0
"28
[v _initLoRaRx initLoRaRx `(v  1 e 1 0 ]
{
"51
} 0
"16 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/spi.c
[v _SPIInit SPIInit `(v  1 e 1 0 ]
{
"35
} 0
"27 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/RF_LoRa_868_SO.c
[v _ResetRFModule ResetRFModule `(v  1 e 1 0 ]
{
"33
} 0
"29 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/SX1272.c
[v _ReadSXRegister ReadSXRegister `(uc  1 e 1 0 ]
{
[v ReadSXRegister@address address `uc  1 a 1 wreg ]
"30
[v ReadSXRegister@RegValue RegValue `uc  1 a 1 3 ]
"29
[v ReadSXRegister@address address `uc  1 a 1 wreg ]
"31
[v ReadSXRegister@address address `uc  1 a 1 4 ]
"38
} 0
"47 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/spi.c
[v _SPIReceive SPIReceive `(uc  1 e 1 0 ]
{
[v SPIReceive@data_out data_out `uc  1 a 1 wreg ]
"49
[v SPIReceive@data_in data_in `uc  1 a 1 2 ]
[v SPIReceive@dummy_byte dummy_byte `uc  1 a 1 0 ]
"47
[v SPIReceive@data_out data_out `uc  1 a 1 wreg ]
"50
[v SPIReceive@data_out data_out `uc  1 a 1 1 ]
"56
} 0
"18 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/RF_LoRa_868_SO.c
[v _InitRFLoRaPins InitRFLoRaPins `(v  1 e 1 0 ]
{
"25
} 0
"94 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/SX1272.c
[v _InitModule InitModule `(v  1 e 1 0 ]
{
"140
} 0
"19
[v _WriteSXRegister WriteSXRegister `(v  1 e 1 0 ]
{
[v WriteSXRegister@address address `uc  1 a 1 wreg ]
[v WriteSXRegister@address address `uc  1 a 1 wreg ]
[v WriteSXRegister@data data `uc  1 p 1 5 ]
"21
[v WriteSXRegister@address address `uc  1 a 1 6 ]
"27
} 0
"38 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/spi.c
[v _SPITransfer SPITransfer `(v  1 e 1 0 ]
{
[v SPITransfer@data_out data_out `uc  1 a 1 wreg ]
"40
[v SPITransfer@dummy_byte dummy_byte `uc  1 a 1 0 ]
"38
[v SPITransfer@data_out data_out `uc  1 a 1 wreg ]
"41
[v SPITransfer@data_out data_out `uc  1 a 1 1 ]
"45
} 0
"42 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/RF_LoRa_868_SO.c
[v _AntennaRX AntennaRX `(v  1 e 1 0 ]
{
"47
} 0
"52 /home/bdeliers/MEGA/ISEN/CIR3/Projet_Systemes_Embarques/Code_Projet/Prog_Test_LoRa_RX.X/uart.c
[v _UARTWriteByte UARTWriteByte `(v  1 e 1 0 ]
{
[v UARTWriteByte@data data `uc  1 a 1 wreg ]
[v UARTWriteByte@data data `uc  1 a 1 wreg ]
[v UARTWriteByte@data data `uc  1 a 1 0 ]
"57
} 0
"16
[v _UARTInit UARTInit `(v  1 e 1 0 ]
{
[v UARTInit@baudRate baudRate `ui  1 p 2 0 ]
"50
} 0
