{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623784752492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623784752493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 15 16:19:12 2021 " "Processing started: Tue Jun 15 16:19:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623784752493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784752493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bin2bcd -c bin2bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bin2bcd -c bin2bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784752493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623784752755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623784752756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 4 1 " "Found 4 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-a " "Found design unit 1: bin2bcd-a" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623784767512 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd27seg " "Found design unit 2: bcd27seg" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623784767512 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 bcd27seg-body " "Found design unit 3: bcd27seg-body" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623784767512 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623784767512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784767512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bin2bcd " "Elaborating entity \"bin2bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623784767615 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bin bin2bcd.vhd(32) " "VHDL Process Statement warning at bin2bcd.vhd(32): signal \"bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623784767619 "|bin2bcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida7c bin2bcd.vhd(65) " "VHDL Process Statement warning at bin2bcd.vhd(65): inferring latch(es) for signal or variable \"salida7c\", which holds its previous value in one or more paths through the process" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623784767625 "|bin2bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida7c\[0\] bin2bcd.vhd(65) " "Inferred latch for \"salida7c\[0\]\" at bin2bcd.vhd(65)" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784767631 "|bin2bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida7c\[1\] bin2bcd.vhd(65) " "Inferred latch for \"salida7c\[1\]\" at bin2bcd.vhd(65)" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784767631 "|bin2bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida7c\[2\] bin2bcd.vhd(65) " "Inferred latch for \"salida7c\[2\]\" at bin2bcd.vhd(65)" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784767631 "|bin2bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida7c\[3\] bin2bcd.vhd(65) " "Inferred latch for \"salida7c\[3\]\" at bin2bcd.vhd(65)" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784767631 "|bin2bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida7c\[4\] bin2bcd.vhd(65) " "Inferred latch for \"salida7c\[4\]\" at bin2bcd.vhd(65)" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784767631 "|bin2bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida7c\[5\] bin2bcd.vhd(65) " "Inferred latch for \"salida7c\[5\]\" at bin2bcd.vhd(65)" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784767631 "|bin2bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida7c\[6\] bin2bcd.vhd(65) " "Inferred latch for \"salida7c\[6\]\" at bin2bcd.vhd(65)" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784767632 "|bin2bcd"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida7c\[0\]\$latch " "Latch salida7c\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[9\] " "Ports D and ENA on the latch are fed by the same signal bcd\[9\]" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623784768556 ""}  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623784768556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida7c\[1\]\$latch " "Latch salida7c\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[11\] " "Ports D and ENA on the latch are fed by the same signal bcd\[11\]" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623784768556 ""}  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623784768556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida7c\[2\]\$latch " "Latch salida7c\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[11\] " "Ports D and ENA on the latch are fed by the same signal bcd\[11\]" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623784768557 ""}  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623784768557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida7c\[3\]\$latch " "Latch salida7c\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[11\] " "Ports D and ENA on the latch are fed by the same signal bcd\[11\]" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623784768557 ""}  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623784768557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida7c\[4\]\$latch " "Latch salida7c\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[8\] " "Ports D and ENA on the latch are fed by the same signal bcd\[8\]" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623784768557 ""}  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623784768557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida7c\[5\]\$latch " "Latch salida7c\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[11\] " "Ports D and ENA on the latch are fed by the same signal bcd\[11\]" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623784768557 ""}  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623784768557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida7c\[6\]\$latch " "Latch salida7c\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd\[11\] " "Ports D and ENA on the latch are fed by the same signal bcd\[11\]" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623784768557 ""}  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623784768557 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobin\[7\] datobin\[7\]~_emulated datobin\[7\]~1 " "Register \"datobin\[7\]\" is converted into an equivalent circuit using register \"datobin\[7\]~_emulated\" and latch \"datobin\[7\]~1\"" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623784768560 "|bin2bcd|datobin[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobin\[6\] datobin\[6\]~_emulated datobin\[6\]~5 " "Register \"datobin\[6\]\" is converted into an equivalent circuit using register \"datobin\[6\]~_emulated\" and latch \"datobin\[6\]~5\"" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623784768560 "|bin2bcd|datobin[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobin\[5\] datobin\[5\]~_emulated datobin\[5\]~9 " "Register \"datobin\[5\]\" is converted into an equivalent circuit using register \"datobin\[5\]~_emulated\" and latch \"datobin\[5\]~9\"" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623784768560 "|bin2bcd|datobin[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobin\[4\] datobin\[4\]~_emulated datobin\[4\]~13 " "Register \"datobin\[4\]\" is converted into an equivalent circuit using register \"datobin\[4\]~_emulated\" and latch \"datobin\[4\]~13\"" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623784768560 "|bin2bcd|datobin[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobin\[3\] datobin\[3\]~_emulated datobin\[3\]~17 " "Register \"datobin\[3\]\" is converted into an equivalent circuit using register \"datobin\[3\]~_emulated\" and latch \"datobin\[3\]~17\"" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623784768560 "|bin2bcd|datobin[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobin\[2\] datobin\[2\]~_emulated datobin\[2\]~21 " "Register \"datobin\[2\]\" is converted into an equivalent circuit using register \"datobin\[2\]~_emulated\" and latch \"datobin\[2\]~21\"" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623784768560 "|bin2bcd|datobin[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobin\[1\] datobin\[1\]~_emulated datobin\[1\]~25 " "Register \"datobin\[1\]\" is converted into an equivalent circuit using register \"datobin\[1\]~_emulated\" and latch \"datobin\[1\]~25\"" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623784768560 "|bin2bcd|datobin[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobin\[0\] datobin\[0\]~_emulated datobin\[0\]~29 " "Register \"datobin\[0\]\" is converted into an equivalent circuit using register \"datobin\[0\]~_emulated\" and latch \"datobin\[0\]~29\"" {  } { { "bin2bcd.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_2/codigo/bin2bcd.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623784768560 "|bin2bcd|datobin[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1623784768560 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623784768772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623784769525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623784769525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623784769578 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623784769578 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623784769578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623784769578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623784769587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 15 16:19:29 2021 " "Processing ended: Tue Jun 15 16:19:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623784769587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623784769587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623784769587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784769587 ""}
