I/O Assignment Analysis report for timer1s
Sat Oct 14 10:15:47 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. I/O Assignment Analysis Summary
  3. Parallel Compilation
  4. Fitter Messages
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. All Package Pins
 11. Fitter Partition Statistics
 12. Input Pins
 13. Bidir Pins
 14. I/O Bank Usage
 15. I/O Assignment Warnings
 16. I/O Rules Summary
 17. I/O Rules Details
 18. I/O Rules Matrix
 19. I/O Assignment Analysis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; I/O Assignment Analysis Summary                                              ;
+--------------------------------+---------------------------------------------+
; I/O Assignment Analysis Status ; Successful - Sat Oct 14 10:15:47 2017       ;
; Quartus Prime Version          ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                  ; timer1s                                     ;
; Top-level Entity Name          ; timer1s                                     ;
; Family                         ; MAX 10                                      ;
; Device                         ; 10M50DAF484C6GES                            ;
; Timing Models                  ; Preliminary                                 ;
; Total pins                     ; 3 / 360 ( < 1 % )                           ;
; Total virtual pins             ; 0                                           ;
; Total PLLs                     ; 0 / 4 ( 0 % )                               ;
; UFM blocks                     ; 0 / 1 ( 0 % )                               ;
; ADC blocks                     ; 0 / 2 ( 0 % )                               ;
+--------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M50DAF484C6GES for design "timer1s"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (176353): Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) File: C:/SisDig/timer1s_Q/timer1s.vhd Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) File: C:/SisDig/timer1s_Q/timer1s.vhd Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node i_clk File: C:/SisDig/timer1s_Q/timer1s.vhd Line: 15
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 1 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CLK_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_DIN_MFP1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_DOUT_MFP2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_GPIO_MFP5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_MCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_MISO_MFP4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_SCLK_MFP3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_SCL_SS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_SDA_MOSI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_SPI_SELECT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_WCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BBB_PWR_BUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BBB_SYS_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAP_SENSE_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAP_SENSE_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CLK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_WE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_NCSO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[36]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[37]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[38]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[39]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[40]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[41]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[42]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[43]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_PD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_ST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_LRCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_MCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_DE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LIGHT_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LIGHT_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LIGHT_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX10_CLK1_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX10_CLK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_CORE_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MC_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MC_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MC_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MD_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MD_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MD_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MD_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_WP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_PCF_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RXD[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RXD[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RXD[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RXD[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_TXD[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_TXD[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_TXD[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_TXD[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMONITOR_ALERT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMONITOR_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMONITOR_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RH_TEMP_DRDY_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RH_TEMP_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RH_TEMP_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD_DIR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_D0_DIR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_D123_DIR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_FB_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_SEL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TEMP_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TEMP_SC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TEMP_SIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_CLKOUT_NOPLL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_CS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DIR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FAULT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_NXT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_STP" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin clk1s has a permanently enabled output enable File: C:/SisDig/timer1s_Q/timer1s.vhd Line: 9
Info (11763): Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled
Info: Quartus Prime I/O Assignment Analysis was successful. 0 errors, 280 warnings
    Info: Peak virtual memory: 749 megabytes
    Info: Processing ended: Sat Oct 14 10:15:47 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+---------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                 ;
+--------------+----------------+--------------+-------------------+---------------------------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To        ; Ignored Value                   ; Ignored Source ;
+--------------+----------------+--------------+-------------------+---------------------------------+----------------+
; Location     ;                ;              ; ADC_CLK_10        ; PIN_M9                          ; QSF Assignment ;
; Location     ;                ;              ; AUDIO_BCLK        ; PIN_R14                         ; QSF Assignment ;
; Location     ;                ;              ; AUDIO_DIN_MFP1    ; PIN_P15                         ; QSF Assignment ;
; Location     ;                ;              ; AUDIO_DOUT_MFP2   ; PIN_P18                         ; QSF Assignment ;
; Location     ;                ;              ; AUDIO_GPIO_MFP5   ; PIN_M22                         ; QSF Assignment ;
; Location     ;                ;              ; AUDIO_MCLK        ; PIN_P14                         ; QSF Assignment ;
; Location     ;                ;              ; AUDIO_MISO_MFP4   ; PIN_N21                         ; QSF Assignment ;
; Location     ;                ;              ; AUDIO_RESET_n     ; PIN_M21                         ; QSF Assignment ;
; Location     ;                ;              ; AUDIO_SCLK_MFP3   ; PIN_P19                         ; QSF Assignment ;
; Location     ;                ;              ; AUDIO_SCL_SS_n    ; PIN_P20                         ; QSF Assignment ;
; Location     ;                ;              ; AUDIO_SDA_MOSI    ; PIN_P21                         ; QSF Assignment ;
; Location     ;                ;              ; AUDIO_SPI_SELECT  ; PIN_N22                         ; QSF Assignment ;
; Location     ;                ;              ; AUDIO_WCLK        ; PIN_R15                         ; QSF Assignment ;
; Location     ;                ;              ; BBB_PWR_BUT       ; PIN_U6                          ; QSF Assignment ;
; Location     ;                ;              ; BBB_SYS_RESET_n   ; PIN_AA2                         ; QSF Assignment ;
; Location     ;                ;              ; CAP_SENSE_I2C_SCL ; PIN_AB2                         ; QSF Assignment ;
; Location     ;                ;              ; CAP_SENSE_I2C_SDA ; PIN_AB3                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[0]         ; PIN_E21                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[10]        ; PIN_C22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[11]        ; PIN_Y22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[12]        ; PIN_N18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[13]        ; PIN_V22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[14]        ; PIN_W20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[1]         ; PIN_V20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[2]         ; PIN_V21                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[3]         ; PIN_F18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[4]         ; PIN_Y21                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[5]         ; PIN_J14                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[6]         ; PIN_V18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[7]         ; PIN_U20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[8]         ; PIN_Y20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[9]         ; PIN_W22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_BA[0]        ; PIN_E19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_BA[1]        ; PIN_W19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_BA[2]        ; PIN_F19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_CAS_n        ; PIN_E20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_CKE          ; PIN_B22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_CK_n         ; PIN_E18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_CK_p         ; PIN_D18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_CLK_50       ; PIN_N15                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_CS_n         ; PIN_F20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DM[0]        ; PIN_N19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DM[1]        ; PIN_J15                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQS_p[0]     ; PIN_L14                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQS_p[1]     ; PIN_K14                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[0]        ; PIN_L20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[10]       ; PIN_J18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[11]       ; PIN_K20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[12]       ; PIN_H18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[13]       ; PIN_J20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[14]       ; PIN_H20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[15]       ; PIN_H19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[1]        ; PIN_L19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[2]        ; PIN_L18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[3]        ; PIN_M15                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[4]        ; PIN_M18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[5]        ; PIN_M14                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[6]        ; PIN_M20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[7]        ; PIN_N20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[8]        ; PIN_K19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[9]        ; PIN_K18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_ODT          ; PIN_F21                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_RAS_n        ; PIN_D22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_RESET_n      ; PIN_U19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_WE_n         ; PIN_E22                         ; QSF Assignment ;
; Location     ;                ;              ; FLASH_DATA[0]     ; PIN_P12                         ; QSF Assignment ;
; Location     ;                ;              ; FLASH_DATA[1]     ; PIN_V4                          ; QSF Assignment ;
; Location     ;                ;              ; FLASH_DATA[2]     ; PIN_V5                          ; QSF Assignment ;
; Location     ;                ;              ; FLASH_DATA[3]     ; PIN_P10                         ; QSF Assignment ;
; Location     ;                ;              ; FLASH_DCLK        ; PIN_R12                         ; QSF Assignment ;
; Location     ;                ;              ; FLASH_NCSO        ; PIN_R10                         ; QSF Assignment ;
; Location     ;                ;              ; FLASH_RESET_n     ; PIN_W10                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[0]        ; PIN_W18                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[10]       ; PIN_V16                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[11]       ; PIN_AB18                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[12]       ; PIN_V15                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[13]       ; PIN_W17                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[14]       ; PIN_AB17                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[15]       ; PIN_AA16                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[16]       ; PIN_AB16                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[17]       ; PIN_W16                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[18]       ; PIN_AB15                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[19]       ; PIN_W15                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[1]        ; PIN_Y18                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[20]       ; PIN_Y14                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[21]       ; PIN_AA15                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[22]       ; PIN_AB14                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[23]       ; PIN_AA14                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[24]       ; PIN_AB13                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[25]       ; PIN_AA13                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[26]       ; PIN_AB12                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[27]       ; PIN_AA12                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[28]       ; PIN_AB11                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[29]       ; PIN_AA11                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[2]        ; PIN_Y19                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[30]       ; PIN_AB10                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[31]       ; PIN_Y13                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[32]       ; PIN_Y11                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[33]       ; PIN_W13                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[34]       ; PIN_W12                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[35]       ; PIN_W11                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[36]       ; PIN_V12                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[37]       ; PIN_V11                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[38]       ; PIN_V13                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[39]       ; PIN_V14                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[3]        ; PIN_AA17                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[40]       ; PIN_Y17                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[41]       ; PIN_W14                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[42]       ; PIN_U15                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[43]       ; PIN_R13                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[4]        ; PIN_AA20                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[5]        ; PIN_AA19                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[6]        ; PIN_AB21                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[7]        ; PIN_AB20                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[8]        ; PIN_AB19                        ; QSF Assignment ;
; Location     ;                ;              ; GPIO0_D[9]        ; PIN_Y16                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[0]        ; PIN_Y5                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[10]       ; PIN_AB6                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[11]       ; PIN_AA7                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[12]       ; PIN_AA6                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[13]       ; PIN_Y7                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[14]       ; PIN_V10                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[15]       ; PIN_U7                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[16]       ; PIN_W9                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[17]       ; PIN_W5                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[18]       ; PIN_R9                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[19]       ; PIN_W4                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[1]        ; PIN_Y6                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[20]       ; PIN_P9                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[21]       ; PIN_V17                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[22]       ; PIN_W3                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[2]        ; PIN_W6                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[3]        ; PIN_W7                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[4]        ; PIN_W8                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[5]        ; PIN_V8                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[6]        ; PIN_AB8                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[7]        ; PIN_V7                          ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[8]        ; PIN_R11                         ; QSF Assignment ;
; Location     ;                ;              ; GPIO1_D[9]        ; PIN_AB7                         ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_PD        ; PIN_AB5                         ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_ST        ; PIN_AA5                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_I2C_SCL      ; PIN_C10                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_I2C_SDA      ; PIN_B15                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_I2S[0]       ; PIN_A9                          ; QSF Assignment ;
; Location     ;                ;              ; HDMI_I2S[1]       ; PIN_A11                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_I2S[2]       ; PIN_A8                          ; QSF Assignment ;
; Location     ;                ;              ; HDMI_I2S[3]       ; PIN_B8                          ; QSF Assignment ;
; Location     ;                ;              ; HDMI_LRCLK        ; PIN_A10                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_MCLK         ; PIN_A7                          ; QSF Assignment ;
; Location     ;                ;              ; HDMI_SCLK         ; PIN_D12                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_CLK       ; PIN_D6                          ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_DE        ; PIN_C9                          ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[0]      ; PIN_C18                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[10]     ; PIN_B16                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[11]     ; PIN_C15                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[12]     ; PIN_A14                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[13]     ; PIN_A15                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[14]     ; PIN_A12                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[15]     ; PIN_A16                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[16]     ; PIN_A13                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[17]     ; PIN_C16                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[18]     ; PIN_C12                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[19]     ; PIN_B17                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[1]      ; PIN_D17                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[20]     ; PIN_B12                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[21]     ; PIN_B14                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[22]     ; PIN_A18                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[23]     ; PIN_C13                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[2]      ; PIN_C17                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[3]      ; PIN_C19                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[4]      ; PIN_D14                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[5]      ; PIN_B19                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[6]      ; PIN_D13                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[7]      ; PIN_A19                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[8]      ; PIN_C14                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_D[9]      ; PIN_A17                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_HS        ; PIN_B11                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_INT       ; PIN_B10                         ; QSF Assignment ;
; Location     ;                ;              ; HDMI_TX_VS        ; PIN_C11                         ; QSF Assignment ;
; Location     ;                ;              ; KEY[0]            ; PIN_H21                         ; QSF Assignment ;
; Location     ;                ;              ; KEY[1]            ; PIN_H22                         ; QSF Assignment ;
; Location     ;                ;              ; LED[0]            ; PIN_C7                          ; QSF Assignment ;
; Location     ;                ;              ; LED[1]            ; PIN_C8                          ; QSF Assignment ;
; Location     ;                ;              ; LED[2]            ; PIN_A6                          ; QSF Assignment ;
; Location     ;                ;              ; LED[3]            ; PIN_B7                          ; QSF Assignment ;
; Location     ;                ;              ; LED[4]            ; PIN_C4                          ; QSF Assignment ;
; Location     ;                ;              ; LED[5]            ; PIN_A5                          ; QSF Assignment ;
; Location     ;                ;              ; LED[6]            ; PIN_B4                          ; QSF Assignment ;
; Location     ;                ;              ; LED[7]            ; PIN_C5                          ; QSF Assignment ;
; Location     ;                ;              ; LIGHT_I2C_SCL     ; PIN_Y8                          ; QSF Assignment ;
; Location     ;                ;              ; LIGHT_I2C_SDA     ; PIN_AA8                         ; QSF Assignment ;
; Location     ;                ;              ; LIGHT_INT         ; PIN_AA9                         ; QSF Assignment ;
; Location     ;                ;              ; MAX10_CLK1_50     ; PIN_M8                          ; QSF Assignment ;
; Location     ;                ;              ; MAX10_CLK2_50     ; PIN_P11                         ; QSF Assignment ;
; Location     ;                ;              ; MIPI_CORE_EN      ; PIN_V3                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_I2C_SCL      ; PIN_M1                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_I2C_SDA      ; PIN_M2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MC_n      ; PIN_E10                         ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MC_p      ; PIN_E11                         ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_n[0]   ; PIN_A3                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_n[1]   ; PIN_C2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_n[2]   ; PIN_B2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_n[3]   ; PIN_A2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_p[0]   ; PIN_A4                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_p[1]   ; PIN_C3                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_p[2]   ; PIN_B1                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_p[3]   ; PIN_B3                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_MCLK         ; PIN_U3                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_MC_p         ; PIN_N5                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_MD_p[0]      ; PIN_R2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_MD_p[1]      ; PIN_N1                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_MD_p[2]      ; PIN_T2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_MD_p[3]      ; PIN_N2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_RESET_n      ; PIN_T3                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_WP           ; PIN_U1                          ; QSF Assignment ;
; Location     ;                ;              ; NET_COL           ; PIN_R4                          ; QSF Assignment ;
; Location     ;                ;              ; NET_CRS           ; PIN_P5                          ; QSF Assignment ;
; Location     ;                ;              ; NET_MDC           ; PIN_R5                          ; QSF Assignment ;
; Location     ;                ;              ; NET_MDIO          ; PIN_N8                          ; QSF Assignment ;
; Location     ;                ;              ; NET_PCF_EN        ; PIN_V9                          ; QSF Assignment ;
; Location     ;                ;              ; NET_RESET_n       ; PIN_R3                          ; QSF Assignment ;
; Location     ;                ;              ; NET_RXD[0]        ; PIN_U5                          ; QSF Assignment ;
; Location     ;                ;              ; NET_RXD[1]        ; PIN_U4                          ; QSF Assignment ;
; Location     ;                ;              ; NET_RXD[2]        ; PIN_R7                          ; QSF Assignment ;
; Location     ;                ;              ; NET_RXD[3]        ; PIN_P8                          ; QSF Assignment ;
; Location     ;                ;              ; NET_RX_CLK        ; PIN_T6                          ; QSF Assignment ;
; Location     ;                ;              ; NET_RX_DV         ; PIN_P4                          ; QSF Assignment ;
; Location     ;                ;              ; NET_RX_ER         ; PIN_V1                          ; QSF Assignment ;
; Location     ;                ;              ; NET_TXD[0]        ; PIN_U2                          ; QSF Assignment ;
; Location     ;                ;              ; NET_TXD[1]        ; PIN_W1                          ; QSF Assignment ;
; Location     ;                ;              ; NET_TXD[2]        ; PIN_N9                          ; QSF Assignment ;
; Location     ;                ;              ; NET_TXD[3]        ; PIN_W2                          ; QSF Assignment ;
; Location     ;                ;              ; NET_TX_CLK        ; PIN_T5                          ; QSF Assignment ;
; Location     ;                ;              ; NET_TX_EN         ; PIN_P3                          ; QSF Assignment ;
; Location     ;                ;              ; PMONITOR_ALERT    ; PIN_Y4                          ; QSF Assignment ;
; Location     ;                ;              ; PMONITOR_I2C_SCL  ; PIN_Y3                          ; QSF Assignment ;
; Location     ;                ;              ; PMONITOR_I2C_SDA  ; PIN_Y1                          ; QSF Assignment ;
; Location     ;                ;              ; RH_TEMP_DRDY_n    ; PIN_AB9                         ; QSF Assignment ;
; Location     ;                ;              ; RH_TEMP_I2C_SCL   ; PIN_Y10                         ; QSF Assignment ;
; Location     ;                ;              ; RH_TEMP_I2C_SDA   ; PIN_AA10                        ; QSF Assignment ;
; Location     ;                ;              ; SD_CLK            ; PIN_T20                         ; QSF Assignment ;
; Location     ;                ;              ; SD_CMD            ; PIN_T21                         ; QSF Assignment ;
; Location     ;                ;              ; SD_CMD_DIR        ; PIN_U22                         ; QSF Assignment ;
; Location     ;                ;              ; SD_D0_DIR         ; PIN_T22                         ; QSF Assignment ;
; Location     ;                ;              ; SD_D123_DIR       ; PIN_U21                         ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[0]         ; PIN_R18                         ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[1]         ; PIN_T18                         ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[2]         ; PIN_T19                         ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[3]         ; PIN_R20                         ; QSF Assignment ;
; Location     ;                ;              ; SD_FB_CLK         ; PIN_R22                         ; QSF Assignment ;
; Location     ;                ;              ; SD_SEL            ; PIN_P13                         ; QSF Assignment ;
; Location     ;                ;              ; SW[0]             ; PIN_J21                         ; QSF Assignment ;
; Location     ;                ;              ; SW[1]             ; PIN_J22                         ; QSF Assignment ;
; Location     ;                ;              ; TEMP_CS_n         ; PIN_AB4                         ; QSF Assignment ;
; Location     ;                ;              ; TEMP_SC           ; PIN_AA1                         ; QSF Assignment ;
; Location     ;                ;              ; TEMP_SIO          ; PIN_Y2                          ; QSF Assignment ;
; Location     ;                ;              ; USB_CLKIN         ; PIN_H11                         ; QSF Assignment ;
; Location     ;                ;              ; USB_CLKOUT        ; PIN_H17                         ; QSF Assignment ;
; Location     ;                ;              ; USB_CLKOUT_NOPLL  ; PIN_F16                         ; QSF Assignment ;
; Location     ;                ;              ; USB_CS            ; PIN_J11                         ; QSF Assignment ;
; Location     ;                ;              ; USB_DATA[0]       ; PIN_E12                         ; QSF Assignment ;
; Location     ;                ;              ; USB_DATA[1]       ; PIN_E13                         ; QSF Assignment ;
; Location     ;                ;              ; USB_DATA[2]       ; PIN_H13                         ; QSF Assignment ;
; Location     ;                ;              ; USB_DATA[3]       ; PIN_E14                         ; QSF Assignment ;
; Location     ;                ;              ; USB_DATA[4]       ; PIN_H14                         ; QSF Assignment ;
; Location     ;                ;              ; USB_DATA[5]       ; PIN_D15                         ; QSF Assignment ;
; Location     ;                ;              ; USB_DATA[6]       ; PIN_E15                         ; QSF Assignment ;
; Location     ;                ;              ; USB_DATA[7]       ; PIN_F15                         ; QSF Assignment ;
; Location     ;                ;              ; USB_DIR           ; PIN_J13                         ; QSF Assignment ;
; Location     ;                ;              ; USB_FAULT_n       ; PIN_D8                          ; QSF Assignment ;
; Location     ;                ;              ; USB_NXT           ; PIN_H12                         ; QSF Assignment ;
; Location     ;                ;              ; USB_RESET_n       ; PIN_E16                         ; QSF Assignment ;
; Location     ;                ;              ; USB_STP           ; PIN_J12                         ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; ADC_CLK_10        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; AUDIO_BCLK        ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; AUDIO_DIN_MFP1    ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; AUDIO_DOUT_MFP2   ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; AUDIO_GPIO_MFP5   ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; AUDIO_MCLK        ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; AUDIO_MISO_MFP4   ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; AUDIO_RESET_n     ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; AUDIO_SCLK_MFP3   ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; AUDIO_SCL_SS_n    ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; AUDIO_SDA_MOSI    ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; AUDIO_SPI_SELECT  ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; AUDIO_WCLK        ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; BBB_PWR_BUT       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; BBB_SYS_RESET_n   ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; CAP_SENSE_I2C_SCL ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; CAP_SENSE_I2C_SDA ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[0]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[10]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[11]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[12]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[13]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[14]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[1]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[2]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[3]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[4]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[5]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[6]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[7]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[8]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_A[9]         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_BA[0]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_BA[1]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_BA[2]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_CAS_n        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_CKE          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_CK_n         ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_CK_p         ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_CLK_50       ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_CS_n         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DM[0]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DM[1]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQS_n[0]     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQS_n[1]     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQS_p[0]     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQS_p[1]     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[0]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[10]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[11]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[12]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[13]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[14]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[15]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[1]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[2]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[3]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[4]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[5]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[6]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[7]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[8]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_DQ[9]        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_ODT          ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_RAS_n        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_RESET_n      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; DDR3_WE_n         ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; FLASH_DATA[0]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; FLASH_DATA[1]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; FLASH_DATA[2]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; FLASH_DATA[3]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; FLASH_DCLK        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; FLASH_NCSO        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; FLASH_RESET_n     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[0]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[10]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[11]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[12]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[13]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[14]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[15]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[16]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[17]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[18]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[19]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[1]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[20]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[21]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[22]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[23]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[24]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[25]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[26]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[27]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[28]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[29]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[2]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[30]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[31]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[32]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[33]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[34]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[35]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[36]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[37]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[38]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[39]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[3]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[40]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[41]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[42]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[43]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[4]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[5]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[6]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[7]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[8]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO0_D[9]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[0]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[10]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[11]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[12]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[13]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[14]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[15]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[16]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[17]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[18]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[19]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[1]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[20]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[21]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[22]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[2]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[3]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[4]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[5]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[6]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[7]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[8]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GPIO1_D[9]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GSENSOR_PD        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; GSENSOR_ST        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_I2C_SCL      ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_I2C_SDA      ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_I2S[0]       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_I2S[1]       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_I2S[2]       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_I2S[3]       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_LRCLK        ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_MCLK         ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_SCLK         ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_CLK       ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_DE        ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[0]      ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[10]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[11]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[12]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[13]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[14]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[15]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[16]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[17]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[18]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[19]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[1]      ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[20]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[21]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[22]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[23]     ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[2]      ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[3]      ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[4]      ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[5]      ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[6]      ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[7]      ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[8]      ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_D[9]      ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_HS        ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_INT       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; HDMI_TX_VS        ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; KEY[0]            ; 1.5 V SCHMITT TRIGGER           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; KEY[1]            ; 1.5 V SCHMITT TRIGGER           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; LED[0]            ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; LED[1]            ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; LED[2]            ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; LED[3]            ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; LED[4]            ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; LED[5]            ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; LED[6]            ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; LED[7]            ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; LIGHT_I2C_SCL     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; LIGHT_I2C_SDA     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; LIGHT_INT         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MAX10_CLK1_50     ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MAX10_CLK2_50     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_CORE_EN      ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_I2C_SCL      ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_I2C_SDA      ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_LP_MC_n      ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_LP_MC_p      ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_LP_MD_n[0]   ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_LP_MD_n[1]   ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_LP_MD_n[2]   ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_LP_MD_n[3]   ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_LP_MD_p[0]   ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_LP_MD_p[1]   ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_LP_MD_p[2]   ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_LP_MD_p[3]   ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_MCLK         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_MC_p         ; LVDS                            ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_MD_p[0]      ; LVDS                            ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_MD_p[1]      ; LVDS                            ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_MD_p[2]      ; LVDS                            ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_MD_p[3]      ; LVDS                            ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_RESET_n      ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; MIPI_WP           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_COL           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_CRS           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_MDC           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_MDIO          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_PCF_EN        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_RESET_n       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_RXD[0]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_RXD[1]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_RXD[2]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_RXD[3]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_RX_CLK        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_RX_DV         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_RX_ER         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_TXD[0]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_TXD[1]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_TXD[2]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_TXD[3]        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_TX_CLK        ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; NET_TX_EN         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; PMONITOR_ALERT    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; PMONITOR_I2C_SCL  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; PMONITOR_I2C_SDA  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; RH_TEMP_DRDY_n    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; RH_TEMP_I2C_SCL   ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; RH_TEMP_I2C_SDA   ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; SD_CLK            ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; SD_CMD            ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; SD_CMD_DIR        ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; SD_D0_DIR         ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; SD_D123_DIR       ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; SD_DAT[0]         ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; SD_DAT[1]         ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; SD_DAT[2]         ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; SD_DAT[3]         ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; SD_FB_CLK         ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; SD_SEL            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; SW[0]             ; 1.5 V SCHMITT TRIGGER           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; SW[1]             ; 1.5 V SCHMITT TRIGGER           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; TEMP_CS_n         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; TEMP_SC           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; TEMP_SIO          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_CLKIN         ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_CLKOUT        ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_CLKOUT_NOPLL  ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_CS            ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_DATA[0]       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_DATA[1]       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_DATA[2]       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_DATA[3]       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_DATA[4]       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_DATA[5]       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_DATA[6]       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_DATA[7]       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_DIR           ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_FAULT_n       ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_NXT           ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_RESET_n       ; 1.8 V                           ; QSF Assignment ;
; I/O Standard ; timer1s        ;              ; USB_STP           ; 1.8 V                           ; QSF Assignment ;
+--------------+----------------+--------------+-------------------+---------------------------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 111 ) ; 0.00 % ( 0 / 111 )         ; 0.00 % ( 0 / 111 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 111 ) ; 0.00 % ( 0 / 111 )         ; 0.00 % ( 0 / 111 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 103 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/SisDig/timer1s_Q/output_files/timer1s.pin.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; clk1s                                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F6       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                                       ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                            ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; L5       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; clk                                            ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M9       ; 74         ; 2        ; rst                                            ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 57 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 23                   ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;     -- Combinational with a register        ; 34                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 10                   ; 0                              ;
;     -- 3 input functions                    ; 0                    ; 0                              ;
;     -- <=2 input functions                  ; 47                   ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 26                   ; 0                              ;
;     -- arithmetic mode                      ; 31                   ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 34                   ; 0                              ;
;     -- Dedicated logic registers            ; 34 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 4 / 3110 ( < 1 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 3                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )      ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )      ; 0 / 2 ( 0 % )                  ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 1                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 1                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 256                  ; 4                              ;
;     -- Registered Connections               ; 67                   ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 2                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 2                    ; 0                              ;
;     -- Output Ports                         ; 0                    ; 0                              ;
;     -- Bidir Ports                          ; 1                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk  ; M8    ; 2        ; 0            ; 18           ; 14           ; 33                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; rst  ; M9    ; 2        ; 0            ; 18           ; 21           ; 34                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; clk1s ; F5    ; 1A       ; 0            ; 37           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                   ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1A       ; 1 / 16 ( 6 % )  ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % ) ; 2.5V          ; --           ;
; 2        ; 2 / 36 ( 6 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 48 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 48 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 40 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 0 / 60 ( 0 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 52 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 36 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; clk1s    ; Missing drive strength and slew rate ;
; clk1s    ; Missing location assignment          ;
; rst      ; Missing location assignment          ;
; clk      ; Missing location assignment          ;
+----------+--------------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015 ; IO_000018    ; IO_000019    ; IO_000020 ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 3         ; 0            ; 0            ; 3         ; 3         ; 0            ; 1            ; 0            ; 0            ; 3         ; 0            ; 1            ; 3         ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 3         ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 3            ; 3            ; 3            ; 3            ; 3            ; 0         ; 3            ; 3            ; 0         ; 0         ; 3            ; 2            ; 3            ; 3            ; 0         ; 3            ; 2            ; 0         ; 3            ; 3            ; 3            ; 2            ; 3            ; 3            ; 3            ; 3            ; 3            ; 0         ; 3            ; 3            ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; clk1s              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------+
; I/O Assignment Analysis Messages ;
+----------------------------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M50DAF484C6GES for design "timer1s"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (176353): Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) File: C:/SisDig/timer1s_Q/timer1s.vhd Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) File: C:/SisDig/timer1s_Q/timer1s.vhd Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node i_clk File: C:/SisDig/timer1s_Q/timer1s.vhd Line: 15
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 1 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CLK_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_DIN_MFP1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_DOUT_MFP2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_GPIO_MFP5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_MCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_MISO_MFP4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_SCLK_MFP3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_SCL_SS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_SDA_MOSI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_SPI_SELECT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUDIO_WCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BBB_PWR_BUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BBB_SYS_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAP_SENSE_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CAP_SENSE_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CLK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_WE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_NCSO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[36]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[37]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[38]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[39]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[40]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[41]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[42]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[43]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_PD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_ST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_I2S[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_LRCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_MCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_DE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LIGHT_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LIGHT_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LIGHT_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX10_CLK1_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX10_CLK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_CORE_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MC_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MC_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MC_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MD_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MD_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MD_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MD_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_WP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_PCF_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RXD[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RXD[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RXD[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RXD[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_TXD[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_TXD[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_TXD[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_TXD[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMONITOR_ALERT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMONITOR_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PMONITOR_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RH_TEMP_DRDY_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RH_TEMP_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RH_TEMP_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD_DIR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_D0_DIR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_D123_DIR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_FB_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_SEL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TEMP_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TEMP_SC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TEMP_SIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_CLKOUT_NOPLL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_CS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_DIR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FAULT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_NXT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_STP" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin clk1s has a permanently enabled output enable File: C:/SisDig/timer1s_Q/timer1s.vhd Line: 9
Info (11763): Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled
Info: Quartus Prime I/O Assignment Analysis was successful. 0 errors, 280 warnings
    Info: Peak virtual memory: 749 megabytes
    Info: Processing ended: Sat Oct 14 10:15:47 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


