// Seed: 764022637
`endcelldefine
module module_0 (
    input id_0,
    output id_1,
    input logic id_2
);
  always @(~id_2) begin
    id_1 = 1 != id_2;
  end
  logic id_3;
  assign id_3 = {1, id_3, 1};
  always @(id_3 or posedge 1) id_1 = 1;
endmodule
