\hypertarget{group___a_d_c___external__trigger__edge___regular}{}\doxysection{ADC external trigger enable for regular group}
\label{group___a_d_c___external__trigger__edge___regular}\index{ADC external trigger enable for regular group@{ADC external trigger enable for regular group}}
Collaboration diagram for ADC external trigger enable for regular group\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___a_d_c___external__trigger__edge___regular}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gab2e3a19c05441925f9b9a482238994ac}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_ga0aaa4e876de630733ca4ca4116b9608e}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0cfed2e6b3dfe7a8794b29822e314c}{ADC\+\_\+\+CR2\+\_\+\+EXTTRIG}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___external__trigger__edge___regular_gab2e3a19c05441925f9b9a482238994ac}\label{group___a_d_c___external__trigger__edge___regular_gab2e3a19c05441925f9b9a482238994ac}} 
\index{ADC external trigger enable for regular group@{ADC external trigger enable for regular group}!ADC\_EXTERNALTRIGCONVEDGE\_NONE@{ADC\_EXTERNALTRIGCONVEDGE\_NONE}}
\index{ADC\_EXTERNALTRIGCONVEDGE\_NONE@{ADC\_EXTERNALTRIGCONVEDGE\_NONE}!ADC external trigger enable for regular group@{ADC external trigger enable for regular group}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONVEDGE\_NONE}{ADC\_EXTERNALTRIGCONVEDGE\_NONE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+NONE~0x00000000U}



Definition at line 277 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c___external__trigger__edge___regular_ga0aaa4e876de630733ca4ca4116b9608e}\label{group___a_d_c___external__trigger__edge___regular_ga0aaa4e876de630733ca4ca4116b9608e}} 
\index{ADC external trigger enable for regular group@{ADC external trigger enable for regular group}!ADC\_EXTERNALTRIGCONVEDGE\_RISING@{ADC\_EXTERNALTRIGCONVEDGE\_RISING}}
\index{ADC\_EXTERNALTRIGCONVEDGE\_RISING@{ADC\_EXTERNALTRIGCONVEDGE\_RISING}!ADC external trigger enable for regular group@{ADC external trigger enable for regular group}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONVEDGE\_RISING}{ADC\_EXTERNALTRIGCONVEDGE\_RISING}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISING~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0cfed2e6b3dfe7a8794b29822e314c}{ADC\+\_\+\+CR2\+\_\+\+EXTTRIG}})}



Definition at line 278 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

