
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 561952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1308.578 ; gain = 85.875 ; free physical = 149861 ; free virtual = 236609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/mlatif/ff2_part2_hintbitpack/ff2_part2_hintbitpack.srcs/sources_1/new/top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'HintBitPack' [/home/mlatif/ff2_part2_hintbitpack/ff2_part2_hintbitpack.srcs/sources_1/new/HintBitPack.sv:3]
	Parameter K bound to: 8 - type: integer 
	Parameter W bound to: 75 - type: integer 
	Parameter COEFF_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HintBitPack' (1#1) [/home/mlatif/ff2_part2_hintbitpack/ff2_part2_hintbitpack.srcs/sources_1/new/HintBitPack.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [/home/mlatif/ff2_part2_hintbitpack/ff2_part2_hintbitpack.srcs/sources_1/new/top.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1356.203 ; gain = 133.500 ; free physical = 149844 ; free virtual = 236592
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uut:rst to constant 0 [/home/mlatif/ff2_part2_hintbitpack/ff2_part2_hintbitpack.srcs/sources_1/new/top.sv:37]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1356.203 ; gain = 133.500 ; free physical = 149850 ; free virtual = 236599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1356.203 ; gain = 133.500 ; free physical = 149850 ; free virtual = 236599
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mlatif/Downloads/Arty_Master.xdc]
Finished Parsing XDC File [/home/mlatif/Downloads/Arty_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mlatif/Downloads/Arty_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1733.023 ; gain = 0.000 ; free physical = 149623 ; free virtual = 236371
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149712 ; free virtual = 236460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149712 ; free virtual = 236460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149712 ; free virtual = 236460
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "y_reg[82]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "y_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "y_reg[81]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "y_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "y_reg[80]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "y_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "y_reg[79]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "y_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "y_reg[78]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "y_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "y_reg[77]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "y_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "y_reg[76]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "y_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "y_reg[75]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "y_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[7]' [/home/mlatif/ff2_part2_hintbitpack/ff2_part2_hintbitpack.srcs/sources_1/new/top.sv:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149710 ; free virtual = 236459
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 84    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 83    
	   3 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HintBitPack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 84    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 83    
	   3 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "y_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'h_reg[7][255]' (LD) to 'h_reg[7][254]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][254]' (LD) to 'h_reg[7][253]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][253]' (LD) to 'h_reg[7][252]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][252]' (LD) to 'h_reg[7][251]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][251]' (LD) to 'h_reg[7][250]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][250]' (LD) to 'h_reg[7][249]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][249]' (LD) to 'h_reg[7][248]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][248]' (LD) to 'h_reg[7][247]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][247]' (LD) to 'h_reg[7][246]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][246]' (LD) to 'h_reg[7][245]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][245]' (LD) to 'h_reg[7][244]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][244]' (LD) to 'h_reg[7][243]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][243]' (LD) to 'h_reg[7][242]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][242]' (LD) to 'h_reg[7][241]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][241]' (LD) to 'h_reg[7][240]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][240]' (LD) to 'h_reg[7][239]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][239]' (LD) to 'h_reg[7][238]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][238]' (LD) to 'h_reg[7][237]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][237]' (LD) to 'h_reg[7][236]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][236]' (LD) to 'h_reg[7][235]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][235]' (LD) to 'h_reg[7][234]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][234]' (LD) to 'h_reg[7][233]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][233]' (LD) to 'h_reg[7][232]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][232]' (LD) to 'h_reg[7][231]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][231]' (LD) to 'h_reg[7][230]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][230]' (LD) to 'h_reg[7][229]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][229]' (LD) to 'h_reg[7][228]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][228]' (LD) to 'h_reg[7][227]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][227]' (LD) to 'h_reg[7][226]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][226]' (LD) to 'h_reg[7][225]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][225]' (LD) to 'h_reg[7][224]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][224]' (LD) to 'h_reg[7][223]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][223]' (LD) to 'h_reg[7][222]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][222]' (LD) to 'h_reg[7][221]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][221]' (LD) to 'h_reg[7][220]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][220]' (LD) to 'h_reg[7][219]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][219]' (LD) to 'h_reg[7][218]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][218]' (LD) to 'h_reg[7][217]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][217]' (LD) to 'h_reg[7][216]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][216]' (LD) to 'h_reg[7][215]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][215]' (LD) to 'h_reg[7][214]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][214]' (LD) to 'h_reg[7][213]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][213]' (LD) to 'h_reg[7][212]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][212]' (LD) to 'h_reg[7][211]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][211]' (LD) to 'h_reg[7][210]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][210]' (LD) to 'h_reg[7][209]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][209]' (LD) to 'h_reg[7][208]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][208]' (LD) to 'h_reg[7][207]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][207]' (LD) to 'h_reg[7][206]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][206]' (LD) to 'h_reg[7][205]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][205]' (LD) to 'h_reg[7][204]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][204]' (LD) to 'h_reg[7][203]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][203]' (LD) to 'h_reg[7][202]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][202]' (LD) to 'h_reg[7][201]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][201]' (LD) to 'h_reg[7][200]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][200]' (LD) to 'h_reg[7][199]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][199]' (LD) to 'h_reg[7][198]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][198]' (LD) to 'h_reg[7][197]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][197]' (LD) to 'h_reg[7][196]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][196]' (LD) to 'h_reg[7][195]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][195]' (LD) to 'h_reg[7][194]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][194]' (LD) to 'h_reg[7][193]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][193]' (LD) to 'h_reg[7][192]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][192]' (LD) to 'h_reg[7][191]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][191]' (LD) to 'h_reg[7][190]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][190]' (LD) to 'h_reg[7][189]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][189]' (LD) to 'h_reg[7][188]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][188]' (LD) to 'h_reg[7][187]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][187]' (LD) to 'h_reg[7][186]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][186]' (LD) to 'h_reg[7][185]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][185]' (LD) to 'h_reg[7][184]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][184]' (LD) to 'h_reg[7][183]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][183]' (LD) to 'h_reg[7][182]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][182]' (LD) to 'h_reg[7][181]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][181]' (LD) to 'h_reg[7][180]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][180]' (LD) to 'h_reg[7][179]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][179]' (LD) to 'h_reg[7][178]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][178]' (LD) to 'h_reg[7][177]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][177]' (LD) to 'h_reg[7][176]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][176]' (LD) to 'h_reg[7][175]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][175]' (LD) to 'h_reg[7][174]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][174]' (LD) to 'h_reg[7][173]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][173]' (LD) to 'h_reg[7][172]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][172]' (LD) to 'h_reg[7][171]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][171]' (LD) to 'h_reg[7][170]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][170]' (LD) to 'h_reg[7][169]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][169]' (LD) to 'h_reg[7][168]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][168]' (LD) to 'h_reg[7][167]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][167]' (LD) to 'h_reg[7][166]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][166]' (LD) to 'h_reg[7][165]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][165]' (LD) to 'h_reg[7][164]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][164]' (LD) to 'h_reg[7][163]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][163]' (LD) to 'h_reg[7][162]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][162]' (LD) to 'h_reg[7][161]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][161]' (LD) to 'h_reg[7][160]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][160]' (LD) to 'h_reg[7][159]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][159]' (LD) to 'h_reg[7][158]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][158]' (LD) to 'h_reg[7][157]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][157]' (LD) to 'h_reg[7][156]'
INFO: [Synth 8-3886] merging instance 'h_reg[7][156]' (LD) to 'h_reg[7][155]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\h_reg[7][0] )
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[82][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[82][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[82][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[82][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[82][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[82][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[82][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[82][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[81][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[81][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[81][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[81][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[81][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[81][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[81][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[81][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[80][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[80][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[80][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[80][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[80][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[80][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[80][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[80][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[79][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[79][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[79][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[79][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[79][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[79][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[79][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[79][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[78][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[78][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[78][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[78][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[78][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[78][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[78][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[78][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[77][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[77][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[77][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[77][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[77][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[77][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[77][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[77][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[76][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[76][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[76][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[76][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[76][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[76][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[76][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[76][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[75][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[75][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[75][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[75][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[75][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[75][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[75][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[75][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[74][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[74][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[74][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[74][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[74][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[74][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[74][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[74][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[73][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[73][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[73][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[73][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[73][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[73][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[73][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[73][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[72][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[72][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[72][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[72][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[72][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[72][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[72][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[72][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[71][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[71][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[71][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[71][4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[71][3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[71][2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[71][1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[71][0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[70][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[70][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[70][5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uut/y_reg[70][4]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149707 ; free virtual = 236459
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:07 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149596 ; free virtual = 236347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:07 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149596 ; free virtual = 236347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:01:07 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149596 ; free virtual = 236347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:01:08 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149609 ; free virtual = 236361
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:01:08 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149609 ; free virtual = 236361
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:01:08 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149609 ; free virtual = 236361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:01:08 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149609 ; free virtual = 236361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:08 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149609 ; free virtual = 236361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:01:08 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149609 ; free virtual = 236361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:01:08 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149609 ; free virtual = 236361
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 666 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1733.023 ; gain = 133.500 ; free physical = 149655 ; free virtual = 236407
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:01:08 . Memory (MB): peak = 1733.023 ; gain = 510.320 ; free physical = 149655 ; free virtual = 236407
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
226 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:10 . Memory (MB): peak = 1733.023 ; gain = 521.898 ; free physical = 149632 ; free virtual = 236383
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/mlatif/ff2_part2_hintbitpack/ff2_part2_hintbitpack.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1733.023 ; gain = 0.000 ; free physical = 149627 ; free virtual = 236379
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 16:01:45 2024...
