

================================================================
== Vitis HLS Report for 'mm2_stage_0_1'
================================================================
* Date:           Wed Jan 14 15:08:53 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   280130|   280130|  2.801 ms|  2.801 ms|  280130|  280130|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                        |                                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70        |mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1        |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77             |mm2_stage_0_1_Pipeline_l_S_j_0_j1             |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84        |mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2        |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89  |mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2  |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98             |mm2_stage_0_1_Pipeline_l_S_i_4_i3             |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i1  |     8704|     8704|       136|          -|          -|    64|        no|
        |- l_S_j_2_j2  |   271424|   271424|      4241|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 12 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v631, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%T_buffer = alloca i64 1" [kernel.cpp:55]   --->   Operation 14 'alloca' 'T_buffer' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%v20 = alloca i64 1" [kernel.cpp:57]   --->   Operation 15 'alloca' 'v20' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%d_col = alloca i64 1" [kernel.cpp:69]   --->   Operation 16 'alloca' 'd_col' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln56 = store i7 0, i7 %i1" [kernel.cpp:56]   --->   Operation 17 'store' 'store_ln56' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln56 = br void" [kernel.cpp:56]   --->   Operation 18 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i1_1 = load i7 %i1" [kernel.cpp:65]   --->   Operation 19 'load' 'i1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.71ns)   --->   "%icmp_ln56 = icmp_eq  i7 %i1_1, i7 64" [kernel.cpp:56]   --->   Operation 20 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.85ns)   --->   "%add_ln56 = add i7 %i1_1, i7 1" [kernel.cpp:56]   --->   Operation 22 'add' 'add_ln56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split14, void %.preheader2.preheader" [kernel.cpp:56]   --->   Operation 23 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i7 %i1_1" [kernel.cpp:65]   --->   Operation 24 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_45 = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty_45' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_58_1, i32 %v631, i32 %v20"   --->   Operation 26 'call' 'call_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln56 = store i7 %add_ln56, i7 %i1" [kernel.cpp:56]   --->   Operation 27 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.46>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 28 'alloca' 'j2' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln68 = store i7 0, i7 %j2" [kernel.cpp:68]   --->   Operation 29 'store' 'store_ln68' <Predicate = (icmp_ln56)> <Delay = 0.46>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.preheader2" [kernel.cpp:68]   --->   Operation 30 'br' 'br_ln68' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_58_1, i32 %v631, i32 %v20"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln65, i6 0" [kernel.cpp:57]   --->   Operation 32 'bitconcatenate' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln57 = call void @mm2_stage_0.1_Pipeline_l_S_j_0_j1, i12 %tmp_3_cast, i32 %T_buffer, i32 %v20" [kernel.cpp:57]   --->   Operation 33 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [kernel.cpp:57]   --->   Operation 34 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln57 = call void @mm2_stage_0.1_Pipeline_l_S_j_0_j1, i12 %tmp_3_cast, i32 %T_buffer, i32 %v20" [kernel.cpp:57]   --->   Operation 35 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.31>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%j2_1 = load i7 %j2" [kernel.cpp:69]   --->   Operation 37 'load' 'j2_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.71ns)   --->   "%icmp_ln68 = icmp_eq  i7 %j2_1, i7 64" [kernel.cpp:68]   --->   Operation 38 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 39 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.85ns)   --->   "%add_ln68 = add i7 %j2_1, i7 1" [kernel.cpp:68]   --->   Operation 40 'add' 'add_ln68' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split8, void" [kernel.cpp:68]   --->   Operation 41 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i7 %j2_1" [kernel.cpp:69]   --->   Operation 42 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_70_2, i32 %d_col"   --->   Operation 43 'call' 'call_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln68 = store i7 %add_ln68, i7 %j2" [kernel.cpp:68]   --->   Operation 44 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.46>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln90 = ret" [kernel.cpp:90]   --->   Operation 45 'ret' 'ret_ln90' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_70_2, i32 %d_col"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 2.29>
ST_8 : Operation 47 [2/2] (2.29ns)   --->   "%call_ln69 = call void @mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, i6 %trunc_ln69, i32 %v15, i32 %T_buffer, i32 %d_col" [kernel.cpp:69]   --->   Operation 47 'call' 'call_ln69' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln69 = call void @mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, i6 %trunc_ln69, i32 %v15, i32 %T_buffer, i32 %d_col" [kernel.cpp:69]   --->   Operation 48 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln69 = call void @mm2_stage_0.1_Pipeline_l_S_i_4_i3, i6 %trunc_ln69, i32 %v16, i32 %d_col" [kernel.cpp:69]   --->   Operation 49 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [kernel.cpp:69]   --->   Operation 50 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln69 = call void @mm2_stage_0.1_Pipeline_l_S_i_4_i3, i6 %trunc_ln69, i32 %v16, i32 %d_col" [kernel.cpp:69]   --->   Operation 51 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v631]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                (alloca           ) [ 011111000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
T_buffer          (alloca           ) [ 001111111111]
v20               (alloca           ) [ 001111000000]
d_col             (alloca           ) [ 001111111111]
store_ln56        (store            ) [ 000000000000]
br_ln56           (br               ) [ 000000000000]
i1_1              (load             ) [ 000000000000]
icmp_ln56         (icmp             ) [ 001111000000]
empty             (speclooptripcount) [ 000000000000]
add_ln56          (add              ) [ 000000000000]
br_ln56           (br               ) [ 000000000000]
trunc_ln65        (trunc            ) [ 000110000000]
empty_45          (wait             ) [ 000000000000]
store_ln56        (store            ) [ 000000000000]
j2                (alloca           ) [ 001111111111]
store_ln68        (store            ) [ 000000000000]
br_ln68           (br               ) [ 000000000000]
call_ln0          (call             ) [ 000000000000]
tmp_3_cast        (bitconcatenate   ) [ 000001000000]
specloopname_ln57 (specloopname     ) [ 000000000000]
call_ln57         (call             ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
j2_1              (load             ) [ 000000000000]
icmp_ln68         (icmp             ) [ 000000111111]
empty_46          (speclooptripcount) [ 000000000000]
add_ln68          (add              ) [ 000000000000]
br_ln68           (br               ) [ 000000000000]
trunc_ln69        (trunc            ) [ 000000011111]
store_ln68        (store            ) [ 000000000000]
ret_ln90          (ret              ) [ 000000000000]
call_ln0          (call             ) [ 000000000000]
call_ln69         (call             ) [ 000000000000]
specloopname_ln69 (specloopname     ) [ 000000000000]
call_ln69         (call             ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v16">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v631">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v631"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_VITIS_LOOP_58_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_l_S_j_0_j1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_VITIS_LOOP_70_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_l_S_i_4_i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="T_buffer_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="T_buffer/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="v20_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v20/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="d_col_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_col/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="j2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j2/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="12" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="6" slack="2"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="95" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="4"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/10 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln56_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="7" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i1_1_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="1"/>
<pin id="113" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln56_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln56_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln65_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln56_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="1"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln68_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="7" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_3_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="6" slack="2"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="j2_1_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="1"/>
<pin id="150" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j2_1/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln68_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="0" index="1" bw="7" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln68_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln69_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln68_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="7" slack="1"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/6 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="trunc_ln65_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="2"/>
<pin id="184" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln65 "/>
</bind>
</comp>

<comp id="187" class="1005" name="j2_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="tmp_3_cast_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="1"/>
<pin id="196" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="202" class="1005" name="trunc_ln69_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="2"/>
<pin id="204" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln69 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="111" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="120" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="77" pin=1"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="148" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="148" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="157" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="50" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="185"><net_src comp="126" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="190"><net_src comp="66" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="197"><net_src comp="140" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="205"><net_src comp="163" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="98" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v16 | {10 11 }
 - Input state : 
	Port: mm2_stage_0.1 : v15 | {8 9 }
	Port: mm2_stage_0.1 : v631 | {2 3 }
  - Chain level:
	State 1
		store_ln56 : 1
	State 2
		icmp_ln56 : 1
		add_ln56 : 1
		br_ln56 : 2
		trunc_ln65 : 1
		store_ln56 : 2
		store_ln68 : 1
	State 3
	State 4
		call_ln57 : 1
	State 5
	State 6
		icmp_ln68 : 1
		add_ln68 : 1
		br_ln68 : 2
		trunc_ln69 : 1
		store_ln68 : 2
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_58_1_fu_70    |    0    |    0    |    14   |    24   |
|          |       grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77      |    0    |   0.46  |    32   |    52   |
|   call   |    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_70_2_fu_84    |    0    |    0    |    7    |    24   |
|          | grp_mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2_fu_89 |    5    |   1.84  |   523   |   476   |
|          |       grp_mm2_stage_0_1_Pipeline_l_S_i_4_i3_fu_98      |    0    |   0.46  |    31   |    52   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    add   |                     add_ln56_fu_120                    |    0    |    0    |    0    |    14   |
|          |                     add_ln68_fu_157                    |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                    icmp_ln56_fu_114                    |    0    |    0    |    0    |    10   |
|          |                    icmp_ln68_fu_151                    |    0    |    0    |    0    |    10   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                    trunc_ln65_fu_126                   |    0    |    0    |    0    |    0    |
|          |                    trunc_ln69_fu_163                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    tmp_3_cast_fu_140                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    5    |   2.76  |   607   |   676   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|T_buffer|    8   |    0   |    0   |    0   |
|  d_col |    2   |    0   |    0   |    0   |
|   v20  |    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   11   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i1_reg_172    |    7   |
|    j2_reg_187    |    7   |
|tmp_3_cast_reg_194|   12   |
|trunc_ln65_reg_182|    6   |
|trunc_ln69_reg_202|    6   |
+------------------+--------+
|       Total      |   38   |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
| grp_mm2_stage_0_1_Pipeline_l_S_j_0_j1_fu_77 |  p1  |   2  |  12  |   24   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   24   ||   0.46  ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    2   |   607  |   676  |    -   |
|   Memory  |   11   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   38   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   11   |    5   |    3   |   645  |   685  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
