# ERROR: No extended dataflow license exists
# do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/morack/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:25 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:31:25 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:25 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:31:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:31:26 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=9000
# Memory[          4]=5103
# Memory[          5]=0001
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(67)
#    Time: 1 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 67
# 
# stdin: <EOF>
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:28 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:33:28 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:28 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:33:28 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:28 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:33:28 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:28 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:33:28 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:33:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:33:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:33:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:33:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:33:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:33:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:33:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:33:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:33:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:33:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:33:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:33:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:33:30 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:30 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:33:30 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:30 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:33:30 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 10:33:31 on Jun 16,2020, Elapsed time: 0:02:05
# Errors: 0, Warnings: 13
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:33:31 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=9000
# Memory[          4]=5103
# Memory[          5]=0001
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(67)
#    Time: 1 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 67
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:37:25 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:37:25 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:37:25 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:37:25 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:37:25 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:37:25 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:37:25 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:37:25 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:37:25 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:37:25 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:25 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:37:25 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:37:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:37:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:37:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:37:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:37:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:37:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:37:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:37:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 10:37:27 on Jun 16,2020, Elapsed time: 0:03:56
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:37:27 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=9000
# Memory[          4]=5103
# Memory[          5]=0001
# Memory[          6]=6166
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:38:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:38:58 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:38:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 10:38:59 on Jun 16,2020, Elapsed time: 0:01:32
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:38:59 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=9000
# Memory[          4]=5103
# Memory[          5]=0001
# Memory[          6]=6166
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 10 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:39:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:39:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:39:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:39:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:39:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:39:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:39:15 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:39:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:39:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:39:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:39:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:39:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:39:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:39:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:39:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:39:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:39:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:39:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:39:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 10:39:16 on Jun 16,2020, Elapsed time: 0:00:17
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:39:16 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=9000
# Memory[          4]=5103
# Memory[          5]=0001
# Memory[          6]=6166
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 2 us  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:39:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:39:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:39:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 10:39:44 on Jun 16,2020, Elapsed time: 0:00:28
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:39:44 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=9000
# Memory[          4]=5103
# Memory[          5]=0001
# Memory[          6]=6166
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1500 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:04 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:40:04 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 10:40:06 on Jun 16,2020, Elapsed time: 0:00:22
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:40:06 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=9000
# Memory[          4]=5103
# Memory[          5]=0001
# Memory[          6]=6166
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1300 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:43:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:43:23 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:23 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:43:23 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:23 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:43:23 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:23 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:43:23 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 10:43:24 on Jun 16,2020, Elapsed time: 0:03:18
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:43:24 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6107
# Memory[          7]=0007
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1400 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:49:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:49:59 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:59 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:49:59 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:59 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:49:59 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 10:49:59 on Jun 16,2020, Elapsed time: 0:06:35
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:49:59 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6107
# Memory[          7]=0007
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1400 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:27 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:51:27 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 10:51:28 on Jun 16,2020, Elapsed time: 0:01:29
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:51:28 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6107
# Memory[          7]=0007
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1400 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:22 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:53:22 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 10:53:23 on Jun 16,2020, Elapsed time: 0:01:55
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:53:23 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6107
# Memory[          7]=0007
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6107
# Memory[          7]=5024
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1400 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:56:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 10:56:11 on Jun 16,2020, Elapsed time: 0:02:48
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:56:11 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6107
# Memory[          7]=0008
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6107
# Memory[          7]=0008
# Memory[          8]=5024
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1400 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:57:19 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:57:19 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:57:19 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:57:19 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:57:19 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:57:19 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:57:19 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:57:19 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:19 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:57:20 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:57:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:57:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:57:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:57:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:57:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:57:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:57:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:57:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:57:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:57:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 10:57:21 on Jun 16,2020, Elapsed time: 0:01:10
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:57:21 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6107
# Memory[          7]=0008
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6107
# Memory[          7]=0008
# Memory[          8]=5024
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1400 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:02 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 10:59:02 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:02 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:59:03 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 10:59:04 on Jun 16,2020, Elapsed time: 0:01:43
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:59:04 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=5024
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1400 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:11:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 11:11:22 on Jun 16,2020, Elapsed time: 0:12:18
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 11:11:22 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=5024
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1400 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:18 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:15:18 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 11:15:19 on Jun 16,2020, Elapsed time: 0:03:57
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 11:15:19 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=20e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=5024
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1400 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 11:23:58 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 11:23:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:23:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:23:59 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:59 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 11:23:59 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:59 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 11:23:59 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:59 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 11:23:59 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:59 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 11:24:00 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 11:24:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 11:24:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 11:24:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 11:24:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 11:24:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 11:24:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 11:24:01 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 11:24:01 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 11:24:01 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 11:24:01 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:24:01 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 11:24:02 on Jun 16,2020, Elapsed time: 0:08:43
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 11:24:02 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=00e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=5024
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1400 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 12:12:41 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:41 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 12:12:42 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:42 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:12:42 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 12:12:42 on Jun 16,2020, Elapsed time: 0:48:40
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:12:42 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=00e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=5024
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1400 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 12:14:01 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 12:14:01 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:14:01 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:14:01 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 12:14:01 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 12:14:01 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 12:14:01 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:14:01 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 12:14:01 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 12:14:02 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 12:14:02 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 12:14:02 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 12:14:02 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 12:14:02 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 12:14:02 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 12:14:02 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 12:14:02 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 12:14:02 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:14:02 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 12:14:03 on Jun 16,2020, Elapsed time: 0:01:21
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:14:03 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=00e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=5024
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1400 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:59 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 12:15:59 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:59 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 12:15:59 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:59 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:00 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:16:00 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 12:16:03 on Jun 16,2020, Elapsed time: 0:02:00
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:16:03 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=00e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=5024
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 12:19:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 12:19:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:19:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:19:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 12:19:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 12:19:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 12:19:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:19:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 12:19:10 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 12:19:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 12:19:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 12:19:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 12:19:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 12:19:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 12:19:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 12:19:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 12:19:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 12:19:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:19:10 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 12:19:11 on Jun 16,2020, Elapsed time: 0:03:08
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:19:11 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=00e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=5024
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:55 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:43:55 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 12:43:56 on Jun 16,2020, Elapsed time: 0:24:45
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:43:56 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=00e5
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=6288
# Memory[          8]=0001
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=5024
# Memory[          1]=5024
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=6288
# Memory[          8]=0001
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=5024
# Memory[          1]=0000
# Memory[          2]=50e0
# Memory[          3]=5103
# Memory[          4]=0001
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=6288
# Memory[          8]=0001
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:36 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 12:49:36 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:36 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 12:49:36 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:36 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:49:36 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:36 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:49:36 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:36 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 12:49:36 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:36 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 12:49:36 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:36 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 12:49:36 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:36 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:49:36 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:36 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 12:49:36 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:36 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 12:49:37 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 12:49:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 12:49:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 12:49:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 12:49:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 12:49:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 12:49:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 12:49:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 12:49:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:49:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 12:49:37 on Jun 16,2020, Elapsed time: 0:05:41
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:49:38 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=6288
# Memory[          1]=0001
# Memory[          2]=7004
# Memory[          3]=0003
# Memory[          4]=00e5
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=6288
# Memory[          1]=0000
# Memory[          2]=7004
# Memory[          3]=0003
# Memory[          4]=00e5
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 13:03:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 13:03:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:03:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:03:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 13:03:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 13:03:15 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:15 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 13:03:16 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:16 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 13:03:16 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:16 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 13:03:16 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:16 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 13:03:16 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:16 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 13:03:16 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:16 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 13:03:16 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:16 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 13:03:16 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:16 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 13:03:16 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:16 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 13:03:16 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:16 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 13:03:16 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:16 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 13:03:16 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:16 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 13:03:16 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:16 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:03:16 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 13:03:17 on Jun 16,2020, Elapsed time: 0:13:39
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:03:17 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=6288
# Memory[          1]=0001
# Memory[          2]=7004
# Memory[          3]=0003
# Memory[          4]=00e5
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=6288
# Memory[          1]=0000
# Memory[          2]=7004
# Memory[          3]=0003
# Memory[          4]=00e5
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:07:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 13:07:27 on Jun 16,2020, Elapsed time: 0:04:10
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:07:27 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=6288
# Memory[          1]=000a
# Memory[          2]=7004
# Memory[          3]=0003
# Memory[          4]=00e5
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=6288
# Memory[          1]=000a
# Memory[          2]=7004
# Memory[          3]=0003
# Memory[          4]=00e5
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=0000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 13:32:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 13:32:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:32:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:32:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 13:32:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 13:32:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 13:32:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 13:32:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 13:32:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 13:32:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 13:32:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 13:32:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 13:32:21 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 13:32:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 13:32:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 13:32:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 13:32:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 13:32:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:32:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 13:32:22 on Jun 16,2020, Elapsed time: 0:24:55
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:32:22 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=6288
# Memory[          1]=000a
# Memory[          2]=7004
# Memory[          3]=0003
# Memory[          4]=00e5
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=6288
# Memory[          1]=000a
# Memory[          2]=7004
# Memory[          3]=0003
# Memory[          4]=00e5
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=0000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:14 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:48:14 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 13:48:16 on Jun 16,2020, Elapsed time: 0:15:54
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:48:16 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=6288
# Memory[          1]=000a
# Memory[          2]=7004
# Memory[          3]=0003
# Memory[          4]=00e5
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=6288
# Memory[          1]=000a
# Memory[          2]=7004
# Memory[          3]=0003
# Memory[          4]=00e5
# Memory[          5]=6166
# Memory[          6]=6127
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=0000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:50:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 13:50:57 on Jun 16,2020, Elapsed time: 0:02:41
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:50:57 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=6288
# Memory[          1]=000a
# Memory[          2]=7004
# Memory[          3]=00e5
# Memory[          4]=6166
# Memory[          5]=6127
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=6288
# Memory[          1]=000a
# Memory[          2]=7004
# Memory[          3]=00e5
# Memory[          4]=6166
# Memory[          5]=6127
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=0000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:05:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 15:05:27 on Jun 16,2020, Elapsed time: 1:14:30
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:05:27 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8000
# Memory[          1]=0001
# Memory[          2]=0000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 15:15:56 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:56 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 15:15:57 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 15:15:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 15:15:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:57 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:15:57 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 15:15:57 on Jun 16,2020, Elapsed time: 0:10:30
# Errors: 0, Warnings: 13
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:15:57 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8000
# Memory[          1]=0001
# Memory[          2]=0000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:34 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 15:35:34 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:34 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 15:35:34 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:34 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:35:34 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:34 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:35:34 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:34 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 15:35:34 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:34 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 15:35:34 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:34 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 15:35:34 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:34 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 15:35:34 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:34 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 15:35:34 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:35 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 15:35:35 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:35 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 15:35:35 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:35 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 15:35:35 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:35 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 15:35:35 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:35 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 15:35:35 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:35 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 15:35:35 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:35 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 15:35:35 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:35 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 15:35:35 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:35 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 15:35:35 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:35 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:35:35 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 15:35:36 on Jun 16,2020, Elapsed time: 0:19:39
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:35:36 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8000
# Memory[          1]=0001
# Memory[          2]=0000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 15:41:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 15:41:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:41:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:41:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 15:41:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 15:41:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 15:41:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:37 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 15:41:37 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:38 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 15:41:38 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:38 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 15:41:38 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:38 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 15:41:38 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:38 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 15:41:38 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:38 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 15:41:38 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:38 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 15:41:38 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:38 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 15:41:38 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:38 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 15:41:38 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:38 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 15:41:38 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:38 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 15:41:38 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:38 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:41:38 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 15:41:39 on Jun 16,2020, Elapsed time: 0:06:03
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:41:39 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8000
# Memory[          1]=0001
# Memory[          2]=f000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:12 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:14:12 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 16:14:13 on Jun 16,2020, Elapsed time: 0:32:34
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:14:13 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8000
# Memory[          1]=0000
# Memory[          2]=f000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 16:24:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 16:24:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:24:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:24:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 16:24:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 16:24:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 16:24:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 16:24:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 16:24:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 16:24:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 16:24:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 16:24:20 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:20 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 16:24:21 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 16:24:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 16:24:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 16:24:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 16:24:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 16:24:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:21 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:24:21 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 16:24:22 on Jun 16,2020, Elapsed time: 0:10:09
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:24:22 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8020
# Memory[          1]=0000
# Memory[          2]=f000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:49 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:24:50 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 16:24:51 on Jun 16,2020, Elapsed time: 0:00:29
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:24:51 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8020
# Memory[          1]=f000
# Memory[          2]=f000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:23 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 16:29:23 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:23 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 16:29:23 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:23 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:29:23 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:23 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:29:23 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:23 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 16:29:23 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:23 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:24 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:24 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:24 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:24 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:24 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:24 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:24 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:24 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:24 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:24 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:24 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:24 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:24 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:29:24 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 16:29:25 on Jun 16,2020, Elapsed time: 0:04:34
# Errors: 0, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:29:25 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8000
# Memory[          1]=0002
# Memory[          2]=0000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 16:40:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 16:40:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:40:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# ** Error: (vlog-13069) /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v(1): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 16:40:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/morack/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./min_proc_run_msim_rtl_verilog.do line 11
# /home/morack/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN..."
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:08 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 16:41:08 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:08 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 16:41:08 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:08 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:41:09 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# ** Error: (vlog-13069) /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v(1): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 16:41:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/morack/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./min_proc_run_msim_rtl_verilog.do line 11
# /home/morack/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN..."
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:41:26 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 16:41:27 on Jun 16,2020, Elapsed time: 0:12:02
# Errors: 8, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:41:27 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8000
# Memory[          1]=0002
# Memory[          2]=0000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 17:08:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 17:08:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:29 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# ** Error: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v(61): buf_T2_out already declared in this scope
# End time: 17:08:29 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/morack/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./min_proc_run_msim_rtl_verilog.do line 10
# /home/morack/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN..."
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:09 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:09:09 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 17:09:11 on Jun 16,2020, Elapsed time: 0:27:44
# Errors: 4, Warnings: 14
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:09:11 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# ** Warning: (vsim-3015) /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v(8): [PCDPC] - Port size (33) does not match connection size (34) for port 'cbr'. The port definition is at: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/my_pro/ctr/sl File: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v
# ** Warning: (vsim-3015) /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v(10): [PCDPC] - Port size (33) does not match connection size (34) for port 'data_in'. The port definition is at: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/my_pro/ctr/control_word_register File: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v
# ** Warning: (vsim-3015) /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v(10): [PCDPC] - Port size (33) does not match connection size (34) for port 'data_out'. The port definition is at: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/my_pro/ctr/control_word_register File: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8000
# Memory[          1]=0002
# Memory[          2]=0000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# Memory[          0]=xxxx
# Memory[          1]=0002
# Memory[          2]=0000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:47 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 17:30:47 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:47 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 17:30:47 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:47 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:30:47 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:47 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:30:47 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:47 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 17:30:47 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:47 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 17:30:47 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:47 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 17:30:48 on Jun 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 17:30:48 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 17:30:48 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 17:30:48 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 17:30:48 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 17:30:48 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 17:30:48 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 17:30:48 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 17:30:48 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 17:30:48 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 17:30:48 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 17:30:48 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:48 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:30:48 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 17:30:49 on Jun 16,2020, Elapsed time: 0:21:38
# Errors: 0, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:30:49 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# ** Warning: (vsim-3015) /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v(8): [PCDPC] - Port size (33) does not match connection size (34) for port 'cbr'. The port definition is at: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/my_pro/ctr/sl File: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8000
# Memory[          1]=0002
# Memory[          2]=0000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:06 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 17:36:06 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:06 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 17:36:06 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:06 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:36:06 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:06 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:36:06 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:07 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:36:07 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 17:36:09 on Jun 16,2020, Elapsed time: 0:05:20
# Errors: 0, Warnings: 15
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:36:09 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# ** Warning: (vsim-3015) /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v(8): [PCDPC] - Port size (33) does not match connection size (34) for port 'cbr'. The port definition is at: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/my_pro/ctr/sl File: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8000
# Memory[          1]=0002
# Memory[          2]=0000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:51 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:41:51 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 17:41:52 on Jun 16,2020, Elapsed time: 0:05:43
# Errors: 0, Warnings: 15
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:41:52 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# ** Warning: (vsim-3015) /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v(8): [PCDPC] - Port size (33) does not match connection size (34) for port 'cbr'. The port definition is at: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/my_pro/ctr/sl File: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8000
# Memory[          1]=0002
# Memory[          2]=0000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
do min_proc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v 
# -- Compiling module reg_Nbit
# 
# Top level modules:
# 	reg_Nbit
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v 
# -- Compiling module min_proc
# 
# Top level modules:
# 	min_proc
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v 
# -- Compiling module ins_decoder
# 
# Top level modules:
# 	ins_decoder
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v 
# -- Compiling module control_mux
# 
# Top level modules:
# 	control_mux
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v 
# -- Compiling module control_line_gen
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control_line_gen
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v 
# -- Compiling module reg_IR
# 
# Top level modules:
# 	reg_IR
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v 
# -- Compiling module sequencing_logic
# 
# Top level modules:
# 	sequencing_logic
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v 
# -- Compiling module reg_CW
# 
# Top level modules:
# 	reg_CW
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v 
# -- Compiling module reg_CAR
# 
# Top level modules:
# 	reg_CAR
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v 
# -- Compiling module control_store_rom
# 
# Top level modules:
# 	control_store_rom
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v 
# -- Compiling module memory
# ** Warning: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v(16): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	memory
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor {/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:58 on Jun 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor" /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:55:58 on Jun 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 17:55:59 on Jun 16,2020, Elapsed time: 0:14:07
# Errors: 0, Warnings: 15
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:55:59 on Jun 16,2020
# Loading work.testbench
# Loading work.min_proc
# Loading work.datapath
# Loading work.reg_Nbit
# Loading work.alu
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.reg_IR
# Loading work.memory
# Loading work.controller
# Loading work.sequencing_logic
# Loading work.ins_decoder
# Loading work.branch_control
# Loading work.control_mux
# Loading work.control_store_rom
# Loading work.reg_CW
# Loading work.reg_CAR
# Loading work.control_line_gen
# Loading work.demux1x2
# ** Warning: (vsim-3015) /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v(8): [PCDPC] - Port size (33) does not match connection size (34) for port 'cbr'. The port definition is at: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/my_pro/ctr/sl File: /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v
# WARNING: No extended dataflow license exists
# 
# add wave *
# add wave sim:/testbench/my_pro/ctr/sl/*
# add wave sim:/testbench/my_pro/dt/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Memory[          0]=8000
# Memory[          1]=0002
# Memory[          2]=0000
# Memory[          3]=f000
# Memory[          4]=f000
# Memory[          5]=f000
# Memory[          6]=f000
# Memory[          7]=f000
# Memory[          8]=f000
# Memory[          9]=f000
# Memory[         10]=f000
# Memory[         11]=f000
# Memory[         12]=f000
# Memory[         13]=f000
# Memory[         14]=f000
# Memory[         15]=f000
# Memory[         16]=f000
# Memory[         17]=f000
# Memory[         18]=f000
# Memory[         19]=f000
# Memory[         20]=f000
# Memory[         21]=f000
# Memory[         22]=f000
# Memory[         23]=f000
# Memory[         24]=f000
# Memory[         25]=f000
# Memory[         26]=f000
# Memory[         27]=f000
# Memory[         28]=f000
# Memory[         29]=f000
# Memory[         30]=f000
# Memory[         31]=f000
# Memory[         32]=f000
# Memory[         33]=f000
# Memory[         34]=f000
# Memory[         35]=f000
# Memory[         36]=f000
# Memory[         37]=f000
# Memory[         38]=f000
# Memory[         39]=f000
# Memory[         40]=f000
# Memory[         41]=f000
# Memory[         42]=f000
# Memory[         43]=f000
# Memory[         44]=f000
# Memory[         45]=f000
# Memory[         46]=f000
# Memory[         47]=f000
# Memory[         48]=f000
# Memory[         49]=f000
# Memory[         50]=f000
# Memory[         51]=f000
# Memory[         52]=f000
# Memory[         53]=f000
# Memory[         54]=f000
# Memory[         55]=f000
# Memory[         56]=f000
# Memory[         57]=f000
# Memory[         58]=f000
# Memory[         59]=f000
# Memory[         60]=f000
# Memory[         61]=f000
# Memory[         62]=f000
# Memory[         63]=f000
# Memory[         64]=f000
# Memory[         65]=f000
# Memory[         66]=f000
# Memory[         67]=f000
# Memory[         68]=f000
# Memory[         69]=f000
# Memory[         70]=f000
# Memory[         71]=f000
# Memory[         72]=f000
# Memory[         73]=f000
# Memory[         74]=f000
# Memory[         75]=f000
# Memory[         76]=f000
# Memory[         77]=f000
# Memory[         78]=f000
# Memory[         79]=f000
# Memory[         80]=f000
# Memory[         81]=f000
# Memory[         82]=f000
# Memory[         83]=f000
# Memory[         84]=f000
# Memory[         85]=f000
# Memory[         86]=f000
# Memory[         87]=f000
# Memory[         88]=f000
# Memory[         89]=f000
# Memory[         90]=f000
# Memory[         91]=f000
# Memory[         92]=f000
# Memory[         93]=f000
# Memory[         94]=f000
# Memory[         95]=f000
# Memory[         96]=f000
# Memory[         97]=f000
# Memory[         98]=f000
# Memory[         99]=f000
# Memory[        100]=f000
# Memory[        101]=f000
# Memory[        102]=f000
# Memory[        103]=f000
# Memory[        104]=f000
# Memory[        105]=f000
# Memory[        106]=f000
# Memory[        107]=f000
# Memory[        108]=f000
# Memory[        109]=f000
# Memory[        110]=f000
# Memory[        111]=f000
# Memory[        112]=f000
# Memory[        113]=f000
# Memory[        114]=f000
# Memory[        115]=f000
# Memory[        116]=f000
# Memory[        117]=f000
# Memory[        118]=f000
# Memory[        119]=f000
# Memory[        120]=f000
# Memory[        121]=f000
# Memory[        122]=f000
# Memory[        123]=f000
# Memory[        124]=f000
# Memory[        125]=f000
# Memory[        126]=f000
# Memory[        127]=f000
# Memory[        128]=f000
# Memory[        129]=f000
# Memory[        130]=f000
# Memory[        131]=f000
# Memory[        132]=f000
# Memory[        133]=f000
# Memory[        134]=f000
# Memory[        135]=f000
# Memory[        136]=f000
# Memory[        137]=f000
# Memory[        138]=f000
# Memory[        139]=f000
# Memory[        140]=f000
# Memory[        141]=f000
# Memory[        142]=f000
# Memory[        143]=f000
# Memory[        144]=f000
# Memory[        145]=f000
# Memory[        146]=f000
# Memory[        147]=f000
# Memory[        148]=f000
# Memory[        149]=f000
# Memory[        150]=f000
# Memory[        151]=f000
# Memory[        152]=f000
# Memory[        153]=f000
# Memory[        154]=f000
# Memory[        155]=f000
# Memory[        156]=f000
# Memory[        157]=f000
# Memory[        158]=f000
# Memory[        159]=f000
# Memory[        160]=f000
# Memory[        161]=f000
# Memory[        162]=f000
# Memory[        163]=f000
# Memory[        164]=f000
# Memory[        165]=f000
# Memory[        166]=f000
# Memory[        167]=f000
# Memory[        168]=f000
# Memory[        169]=f000
# Memory[        170]=f000
# Memory[        171]=f000
# Memory[        172]=f000
# Memory[        173]=f000
# Memory[        174]=f000
# Memory[        175]=f000
# Memory[        176]=f000
# Memory[        177]=f000
# Memory[        178]=f000
# Memory[        179]=f000
# Memory[        180]=f000
# Memory[        181]=f000
# Memory[        182]=f000
# Memory[        183]=f000
# Memory[        184]=f000
# Memory[        185]=f000
# Memory[        186]=f000
# Memory[        187]=f000
# Memory[        188]=f000
# Memory[        189]=f000
# Memory[        190]=f000
# Memory[        191]=f000
# Memory[        192]=f000
# Memory[        193]=f000
# Memory[        194]=f000
# Memory[        195]=f000
# Memory[        196]=f000
# Memory[        197]=f000
# Memory[        198]=f000
# Memory[        199]=f000
# Memory[        200]=f000
# Memory[        201]=f000
# Memory[        202]=f000
# Memory[        203]=f000
# Memory[        204]=f000
# Memory[        205]=f000
# Memory[        206]=f000
# Memory[        207]=f000
# Memory[        208]=f000
# Memory[        209]=f000
# Memory[        210]=f000
# Memory[        211]=f000
# Memory[        212]=f000
# Memory[        213]=f000
# Memory[        214]=f000
# Memory[        215]=f000
# Memory[        216]=f000
# Memory[        217]=f000
# Memory[        218]=f000
# Memory[        219]=f000
# Memory[        220]=f000
# Memory[        221]=f000
# Memory[        222]=f000
# Memory[        223]=f000
# Memory[        224]=f000
# Memory[        225]=f000
# Memory[        226]=f000
# Memory[        227]=f000
# Memory[        228]=f000
# Memory[        229]=f000
# Memory[        230]=f000
# Memory[        231]=f000
# Memory[        232]=f000
# Memory[        233]=f000
# Memory[        234]=f000
# Memory[        235]=f000
# Memory[        236]=f000
# Memory[        237]=f000
# Memory[        238]=f000
# Memory[        239]=f000
# Memory[        240]=f000
# Memory[        241]=f000
# Memory[        242]=f000
# Memory[        243]=f000
# Memory[        244]=f000
# Memory[        245]=f000
# Memory[        246]=f000
# Memory[        247]=f000
# Memory[        248]=f000
# Memory[        249]=f000
# Memory[        250]=f000
# Memory[        251]=f000
# Memory[        252]=f000
# Memory[        253]=f000
# Memory[        254]=f000
# Memory[        255]=f000
# ** Note: $stop    : /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v(68)
#    Time: 1600 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/testbench.v line 68
quit
# End time: 17:58:48 on Jun 16,2020, Elapsed time: 0:02:49
# Errors: 0, Warnings: 13
