<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>vitasdk: Kernel</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">vitasdk
   </div>
   <div id="projectbrief">Documentation of the vitasdk</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__SceCPUKernel.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Kernel<div class="ingroups"><a class="el" href="group__kernel.html">Kernel</a> &raquo; <a class="el" href="group__SceCPU.html">CPU Library</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Exports for Kernel. </p>
<hr/>
 <h3>Using this library in your project</h3>
<p>Include the header file in your project: </p><div class="fragment"><div class="line"><span class="preprocessor">#include &lt;psp2kern/kernel/cpu.h&gt;</span> </div></div><!-- fragment --><p> Link the library to the executable: </p><div class="fragment"><div class="line">SceCpuForDriver_stub </div></div><!-- fragment --><hr/>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga5e4ae03a7a343e652e31eb16f815f543"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#ga5e4ae03a7a343e652e31eb16f815f543">ksceKernelCpuDisableInterrupts</a> (void)</td></tr>
<tr class="memdesc:ga5e4ae03a7a343e652e31eb16f815f543"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disabled interrupts.  <a href="#ga5e4ae03a7a343e652e31eb16f815f543">More...</a><br /></td></tr>
<tr class="separator:ga5e4ae03a7a343e652e31eb16f815f543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3d6e169f9611ddf583e6d03328e2c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#ga09e3d6e169f9611ddf583e6d03328e2c">ksceKernelCpuEnableInterrupts</a> (int flags)</td></tr>
<tr class="memdesc:ga09e3d6e169f9611ddf583e6d03328e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupts.  <a href="#ga09e3d6e169f9611ddf583e6d03328e2c">More...</a><br /></td></tr>
<tr class="separator:ga09e3d6e169f9611ddf583e6d03328e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a9622957edc36c66eb80128af84518"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#gad5a9622957edc36c66eb80128af84518">ksceKernelCpuDcacheWritebackRange</a> (void *ptr, size_t len)</td></tr>
<tr class="memdesc:gad5a9622957edc36c66eb80128af84518"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback a range of L1 dcache (without L2)  <a href="#gad5a9622957edc36c66eb80128af84518">More...</a><br /></td></tr>
<tr class="separator:gad5a9622957edc36c66eb80128af84518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3104f21ec51e32c21eea7a226a6dcfd4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#ga3104f21ec51e32c21eea7a226a6dcfd4">ksceKernelCpuDcacheInvalidateRange</a> (void *ptr, size_t len)</td></tr>
<tr class="memdesc:ga3104f21ec51e32c21eea7a226a6dcfd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate a range of L1 dcache (without L2)  <a href="#ga3104f21ec51e32c21eea7a226a6dcfd4">More...</a><br /></td></tr>
<tr class="separator:ga3104f21ec51e32c21eea7a226a6dcfd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac7ba6fca70b8927e524f57043b4ae9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#gadac7ba6fca70b8927e524f57043b4ae9">ksceKernelCpuDcacheWritebackInvalidateRange</a> (void *ptr, size_t len)</td></tr>
<tr class="memdesc:gadac7ba6fca70b8927e524f57043b4ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate a range of L1 dcache (without L2)  <a href="#gadac7ba6fca70b8927e524f57043b4ae9">More...</a><br /></td></tr>
<tr class="separator:gadac7ba6fca70b8927e524f57043b4ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0857a33eafe9085ed6a9a26004da9662"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#ga0857a33eafe9085ed6a9a26004da9662">ksceKernelCpuDcacheInvalidateAll</a> (void)</td></tr>
<tr class="memdesc:ga0857a33eafe9085ed6a9a26004da9662"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all the L1 dcache (without L2)  <a href="#ga0857a33eafe9085ed6a9a26004da9662">More...</a><br /></td></tr>
<tr class="separator:ga0857a33eafe9085ed6a9a26004da9662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afdc9677a179fd5bdb1752c5d43351e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#ga1afdc9677a179fd5bdb1752c5d43351e">ksceKernelCpuDcacheWritebackAll</a> (void)</td></tr>
<tr class="memdesc:ga1afdc9677a179fd5bdb1752c5d43351e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback all the L1 dcache (without L2)  <a href="#ga1afdc9677a179fd5bdb1752c5d43351e">More...</a><br /></td></tr>
<tr class="separator:ga1afdc9677a179fd5bdb1752c5d43351e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2397373c553acca09aeb261d8e50c4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#gacb2397373c553acca09aeb261d8e50c4">ksceKernelCpuDcacheWritebackInvalidateAll</a> (void)</td></tr>
<tr class="memdesc:gacb2397373c553acca09aeb261d8e50c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate all the L1 dcache (without L2)  <a href="#gacb2397373c553acca09aeb261d8e50c4">More...</a><br /></td></tr>
<tr class="separator:gacb2397373c553acca09aeb261d8e50c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ceee373340f8d5aa1925ad8b036784"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#ga31ceee373340f8d5aa1925ad8b036784">ksceKernelCpuDcacheAndL2WritebackRange</a> (void *ptr, size_t len)</td></tr>
<tr class="memdesc:ga31ceee373340f8d5aa1925ad8b036784"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback a range of L1 dcache and L2.  <a href="#ga31ceee373340f8d5aa1925ad8b036784">More...</a><br /></td></tr>
<tr class="separator:ga31ceee373340f8d5aa1925ad8b036784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3914d5e447e9790fa8e193512369a9e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#gae3914d5e447e9790fa8e193512369a9e">ksceKernelCpuDcacheAndL2InvalidateRange</a> (void *ptr, size_t len)</td></tr>
<tr class="memdesc:gae3914d5e447e9790fa8e193512369a9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate a range of L1 dcache and L2.  <a href="#gae3914d5e447e9790fa8e193512369a9e">More...</a><br /></td></tr>
<tr class="separator:gae3914d5e447e9790fa8e193512369a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014cc92b4af1e5255d72bf8b08e41877"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#ga014cc92b4af1e5255d72bf8b08e41877">ksceKernelCpuDcacheAndL2WritebackInvalidateRange</a> (void *ptr, size_t len)</td></tr>
<tr class="memdesc:ga014cc92b4af1e5255d72bf8b08e41877"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate a range of L1 dcache and L2.  <a href="#ga014cc92b4af1e5255d72bf8b08e41877">More...</a><br /></td></tr>
<tr class="separator:ga014cc92b4af1e5255d72bf8b08e41877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2611f3a804fef0fe90955871f0505f93"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#ga2611f3a804fef0fe90955871f0505f93">ksceKernelCpuIcacheInvalidateRange</a> (void *ptr, size_t len)</td></tr>
<tr class="memdesc:ga2611f3a804fef0fe90955871f0505f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate a range of L1 icache (without L2)  <a href="#ga2611f3a804fef0fe90955871f0505f93">More...</a><br /></td></tr>
<tr class="separator:ga2611f3a804fef0fe90955871f0505f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82fbbeae621b85af21dd6986d16898e0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#ga82fbbeae621b85af21dd6986d16898e0">ksceKernelCpuIcacheInvalidateAll</a> (void)</td></tr>
<tr class="memdesc:ga82fbbeae621b85af21dd6986d16898e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all the L1 icache (without L2)  <a href="#ga82fbbeae621b85af21dd6986d16898e0">More...</a><br /></td></tr>
<tr class="separator:ga82fbbeae621b85af21dd6986d16898e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad200618d43d192875a226623cfdc0137"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#gad200618d43d192875a226623cfdc0137">ksceKernelCpuIcacheAndL2WritebackInvalidateRange</a> (void *ptr, size_t len)</td></tr>
<tr class="memdesc:gad200618d43d192875a226623cfdc0137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate a range of L1 icache and L2.  <a href="#gad200618d43d192875a226623cfdc0137">More...</a><br /></td></tr>
<tr class="separator:gad200618d43d192875a226623cfdc0137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6034673708645325ee6c952ddd6cbcb5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#ga6034673708645325ee6c952ddd6cbcb5">ksceKernelCpuUnrestrictedMemcpy</a> (void *dst, const void *src, size_t len)</td></tr>
<tr class="memdesc:ga6034673708645325ee6c952ddd6cbcb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU permission bypassing memcpy.  <a href="#ga6034673708645325ee6c952ddd6cbcb5">More...</a><br /></td></tr>
<tr class="separator:ga6034673708645325ee6c952ddd6cbcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cc811b572caa5ef2a7616707f2f766"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#ga74cc811b572caa5ef2a7616707f2f766">ksceKernelCpuSuspendIntr</a> (int *addr)</td></tr>
<tr class="memdesc:ga74cc811b572caa5ef2a7616707f2f766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Suspend all interrupts (disables IRQs)  <a href="#ga74cc811b572caa5ef2a7616707f2f766">More...</a><br /></td></tr>
<tr class="separator:ga74cc811b572caa5ef2a7616707f2f766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f7f38286e8d0b08837729bab4face8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#gad9f7f38286e8d0b08837729bab4face8">ksceKernelCpuResumeIntr</a> (int *addr, int prev_state)</td></tr>
<tr class="memdesc:gad9f7f38286e8d0b08837729bab4face8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resume all interrupts (enables IRQs)  <a href="#gad9f7f38286e8d0b08837729bab4face8">More...</a><br /></td></tr>
<tr class="separator:gad9f7f38286e8d0b08837729bab4face8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa5b75a3c600994738e933102d28329e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#gaa5b75a3c600994738e933102d28329e3">ENTER_SYSCALL</a>(state)</td></tr>
<tr class="memdesc:gaa5b75a3c600994738e933102d28329e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call this when entering a syscall.  <a href="#gaa5b75a3c600994738e933102d28329e3">More...</a><br /></td></tr>
<tr class="separator:gaa5b75a3c600994738e933102d28329e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b24d3d1d69aeea9dc02cf55ccd55c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCPUKernel.html#ga47b24d3d1d69aeea9dc02cf55ccd55c9">EXIT_SYSCALL</a>(state)</td></tr>
<tr class="memdesc:ga47b24d3d1d69aeea9dc02cf55ccd55c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call this when existing a syscall.  <a href="#ga47b24d3d1d69aeea9dc02cf55ccd55c9">More...</a><br /></td></tr>
<tr class="separator:ga47b24d3d1d69aeea9dc02cf55ccd55c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaa5b75a3c600994738e933102d28329e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5b75a3c600994738e933102d28329e3">&sect;&nbsp;</a></span>ENTER_SYSCALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENTER_SYSCALL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">state</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">  asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c13, c0, 3&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (state)); \</div><div class="line">  asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c13, c0, 3&quot;</span> :: <span class="stringliteral">&quot;r&quot;</span> (state &lt;&lt; 16) : <span class="stringliteral">&quot;memory&quot;</span>); \</div><div class="line">} <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Call this when entering a syscall. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">state</td><td>The state </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga47b24d3d1d69aeea9dc02cf55ccd55c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47b24d3d1d69aeea9dc02cf55ccd55c9">&sect;&nbsp;</a></span>EXIT_SYSCALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXIT_SYSCALL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">state</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">  asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c13, c0, 3&quot;</span> :: <span class="stringliteral">&quot;r&quot;</span> (state) : <span class="stringliteral">&quot;memory&quot;</span>); \</div><div class="line">} <span class="keywordflow">while</span> (0)</div></div><!-- fragment -->
<p>Call this when existing a syscall. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">state</td><td>The state </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae3914d5e447e9790fa8e193512369a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3914d5e447e9790fa8e193512369a9e">&sect;&nbsp;</a></span>ksceKernelCpuDcacheAndL2InvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuDcacheAndL2InvalidateRange </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback and invalidate a range of L1 dcache and L2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="ga014cc92b4af1e5255d72bf8b08e41877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga014cc92b4af1e5255d72bf8b08e41877">&sect;&nbsp;</a></span>ksceKernelCpuDcacheAndL2WritebackInvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuDcacheAndL2WritebackInvalidateRange </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback and invalidate a range of L1 dcache and L2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="ga31ceee373340f8d5aa1925ad8b036784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31ceee373340f8d5aa1925ad8b036784">&sect;&nbsp;</a></span>ksceKernelCpuDcacheAndL2WritebackRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuDcacheAndL2WritebackRange </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback a range of L1 dcache and L2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="ga0857a33eafe9085ed6a9a26004da9662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0857a33eafe9085ed6a9a26004da9662">&sect;&nbsp;</a></span>ksceKernelCpuDcacheInvalidateAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuDcacheInvalidateAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all the L1 dcache (without L2) </p>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="ga3104f21ec51e32c21eea7a226a6dcfd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3104f21ec51e32c21eea7a226a6dcfd4">&sect;&nbsp;</a></span>ksceKernelCpuDcacheInvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuDcacheInvalidateRange </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate a range of L1 dcache (without L2) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="ga1afdc9677a179fd5bdb1752c5d43351e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1afdc9677a179fd5bdb1752c5d43351e">&sect;&nbsp;</a></span>ksceKernelCpuDcacheWritebackAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuDcacheWritebackAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback all the L1 dcache (without L2) </p>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="gacb2397373c553acca09aeb261d8e50c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb2397373c553acca09aeb261d8e50c4">&sect;&nbsp;</a></span>ksceKernelCpuDcacheWritebackInvalidateAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuDcacheWritebackInvalidateAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback and invalidate all the L1 dcache (without L2) </p>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="gadac7ba6fca70b8927e524f57043b4ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadac7ba6fca70b8927e524f57043b4ae9">&sect;&nbsp;</a></span>ksceKernelCpuDcacheWritebackInvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuDcacheWritebackInvalidateRange </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback and invalidate a range of L1 dcache (without L2) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="gad5a9622957edc36c66eb80128af84518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5a9622957edc36c66eb80128af84518">&sect;&nbsp;</a></span>ksceKernelCpuDcacheWritebackRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuDcacheWritebackRange </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback a range of L1 dcache (without L2) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="ga5e4ae03a7a343e652e31eb16f815f543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e4ae03a7a343e652e31eb16f815f543">&sect;&nbsp;</a></span>ksceKernelCpuDisableInterrupts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuDisableInterrupts </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disabled interrupts. </p>
<dl class="section return"><dt>Returns</dt><dd>Interrupt masks before disabling </dd></dl>

</div>
</div>
<a id="ga09e3d6e169f9611ddf583e6d03328e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09e3d6e169f9611ddf583e6d03328e2c">&sect;&nbsp;</a></span>ksceKernelCpuEnableInterrupts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuEnableInterrupts </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">flags</td><td>Interrupt masks</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="gad200618d43d192875a226623cfdc0137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad200618d43d192875a226623cfdc0137">&sect;&nbsp;</a></span>ksceKernelCpuIcacheAndL2WritebackInvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuIcacheAndL2WritebackInvalidateRange </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback and invalidate a range of L1 icache and L2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="ga82fbbeae621b85af21dd6986d16898e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82fbbeae621b85af21dd6986d16898e0">&sect;&nbsp;</a></span>ksceKernelCpuIcacheInvalidateAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuIcacheInvalidateAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all the L1 icache (without L2) </p>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="ga2611f3a804fef0fe90955871f0505f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2611f3a804fef0fe90955871f0505f93">&sect;&nbsp;</a></span>ksceKernelCpuIcacheInvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuIcacheInvalidateRange </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate a range of L1 icache (without L2) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="gad9f7f38286e8d0b08837729bab4face8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9f7f38286e8d0b08837729bab4face8">&sect;&nbsp;</a></span>ksceKernelCpuResumeIntr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuResumeIntr </td>
          <td>(</td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>prev_state</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resume all interrupts (enables IRQs) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Mutex associated to the suspend-resume pair </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">prev_state</td><td>State obtained from ksceKernelCpuSuspendIntr</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The previous state of the interrupt controller. </dd></dl>

</div>
</div>
<a id="ga74cc811b572caa5ef2a7616707f2f766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74cc811b572caa5ef2a7616707f2f766">&sect;&nbsp;</a></span>ksceKernelCpuSuspendIntr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuSuspendIntr </td>
          <td>(</td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Suspend all interrupts (disables IRQs) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Mutex associated to the suspend-resume pair</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The current state of the interrupt controller, to be used with ksceKernelCpuResumeIntr. </dd></dl>

</div>
</div>
<a id="ga6034673708645325ee6c952ddd6cbcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6034673708645325ee6c952ddd6cbcb5">&sect;&nbsp;</a></span>ksceKernelCpuUnrestrictedMemcpy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuUnrestrictedMemcpy </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MMU permission bypassing memcpy. </p>
<p>This works by writing to the DACR before and after the memcpy.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">dst</td><td>The destination </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">src</td><td>The source </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Zero on success. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu May 11 2017 06:48:26 for vitasdk by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.12 </li>
  </ul>
</div>
</body>
</html>
