detection_centre_BlankPixel_counter_0.vhd,vhdl,xil_defaultlib,../../../bd/detection_centre/ip/detection_centre_BlankPixel_counter_0/sim/detection_centre_BlankPixel_counter_0.vhd,
detection_centre_add_xAxis_0.vhd,vhdl,xil_defaultlib,../../../bd/detection_centre/ip/detection_centre_add_xAxis_0/sim/detection_centre_add_xAxis_0.vhd,
detection_centre_add_yAxis_0.vhd,vhdl,xil_defaultlib,../../../bd/detection_centre/ip/detection_centre_add_yAxis_0/sim/detection_centre_add_yAxis_0.vhd,
detection_centre_div_gen_0_0.vhd,vhdl,xil_defaultlib,../../../bd/detection_centre/ip/detection_centre_div_gen_0_0/sim/detection_centre_div_gen_0_0.vhd,
detection_centre_detect_end_image_0_0.vhd,vhdl,xil_defaultlib,../../../bd/detection_centre/ip/detection_centre_detect_end_image_0_0/sim/detection_centre_detect_end_image_0_0.vhd,
detection_centre_rdc_1bit_0_1.vhd,vhdl,xil_defaultlib,../../../bd/detection_centre/ip/detection_centre_rdc_1bit_0_1/sim/detection_centre_rdc_1bit_0_1.vhd,
detection_centre_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/detection_centre/ip/detection_centre_xlconstant_0_0/sim/detection_centre_xlconstant_0_0.v,
detection_centre_div_xAxis_0.vhd,vhdl,xil_defaultlib,../../../bd/detection_centre/ip/detection_centre_div_xAxis_0/sim/detection_centre_div_xAxis_0.vhd,
detection_centre_divideur_select_outp_0_0.vhd,vhdl,xil_defaultlib,../../../bd/detection_centre/ip/detection_centre_divideur_select_outp_0_0/sim/detection_centre_divideur_select_outp_0_0.vhd,
detection_centre_divideur_select_outp_0_1.vhd,vhdl,xil_defaultlib,../../../bd/detection_centre/ip/detection_centre_divideur_select_outp_0_1/sim/detection_centre_divideur_select_outp_0_1.vhd,
detection_centre.vhd,vhdl,xil_defaultlib,../../../bd/detection_centre/sim/detection_centre.vhd,
detection_centre_rdc_1bit_0_0.vhd,vhdl,xil_defaultlib,../../../bd/detection_centre/ip/detection_centre_rdc_1bit_0_0/sim/detection_centre_rdc_1bit_0_0.vhd,
detection_centre_Counter_0_0.vhd,vhdl,xil_defaultlib,../../../bd/detection_centre/ip/detection_centre_Counter_0_0/sim/detection_centre_Counter_0_0.vhd,
detection_centre_Counter_0_1.vhd,vhdl,xil_defaultlib,../../../bd/detection_centre/ip/detection_centre_Counter_0_1/sim/detection_centre_Counter_0_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
