package riscv4ucore

import Chisel._
import chisel3.{Input, Output}

class R4U extends Module {
    val io = IO(new Bundle{})
}
