{
  "module_name": "t4fw_ri_api.h",
  "hash_id": "0efe2e5592f6f081858ad766a89ce96ec8abbcfb4a3f72024ad919388733cbec",
  "original_prompt": "Ingested from linux-6.6.14/drivers/infiniband/hw/cxgb4/t4fw_ri_api.h",
  "human_readable_source": " \n#ifndef _T4FW_RI_API_H_\n#define _T4FW_RI_API_H_\n\n#include \"t4fw_api.h\"\n\nenum fw_ri_wr_opcode {\n\tFW_RI_RDMA_WRITE\t\t= 0x0,\t \n\tFW_RI_READ_REQ\t\t\t= 0x1,\n\tFW_RI_READ_RESP\t\t\t= 0x2,\n\tFW_RI_SEND\t\t\t= 0x3,\n\tFW_RI_SEND_WITH_INV\t\t= 0x4,\n\tFW_RI_SEND_WITH_SE\t\t= 0x5,\n\tFW_RI_SEND_WITH_SE_INV\t\t= 0x6,\n\tFW_RI_TERMINATE\t\t\t= 0x7,\n\tFW_RI_RDMA_INIT\t\t\t= 0x8,\t \n\tFW_RI_BIND_MW\t\t\t= 0x9,\n\tFW_RI_FAST_REGISTER\t\t= 0xa,\n\tFW_RI_LOCAL_INV\t\t\t= 0xb,\n\tFW_RI_QP_MODIFY\t\t\t= 0xc,\n\tFW_RI_BYPASS\t\t\t= 0xd,\n\tFW_RI_RECEIVE\t\t\t= 0xe,\n\n\tFW_RI_SGE_EC_CR_RETURN\t\t= 0xf,\n\tFW_RI_WRITE_IMMEDIATE           = FW_RI_RDMA_INIT\n};\n\nenum fw_ri_wr_flags {\n\tFW_RI_COMPLETION_FLAG\t\t= 0x01,\n\tFW_RI_NOTIFICATION_FLAG\t\t= 0x02,\n\tFW_RI_SOLICITED_EVENT_FLAG\t= 0x04,\n\tFW_RI_READ_FENCE_FLAG\t\t= 0x08,\n\tFW_RI_LOCAL_FENCE_FLAG\t\t= 0x10,\n\tFW_RI_RDMA_READ_INVALIDATE\t= 0x20,\n\tFW_RI_RDMA_WRITE_WITH_IMMEDIATE = 0x40\n};\n\nenum fw_ri_mpa_attrs {\n\tFW_RI_MPA_RX_MARKER_ENABLE\t= 0x01,\n\tFW_RI_MPA_TX_MARKER_ENABLE\t= 0x02,\n\tFW_RI_MPA_CRC_ENABLE\t\t= 0x04,\n\tFW_RI_MPA_IETF_ENABLE\t\t= 0x08\n};\n\nenum fw_ri_qp_caps {\n\tFW_RI_QP_RDMA_READ_ENABLE\t= 0x01,\n\tFW_RI_QP_RDMA_WRITE_ENABLE\t= 0x02,\n\tFW_RI_QP_BIND_ENABLE\t\t= 0x04,\n\tFW_RI_QP_FAST_REGISTER_ENABLE\t= 0x08,\n\tFW_RI_QP_STAG0_ENABLE\t\t= 0x10\n};\n\nenum fw_ri_addr_type {\n\tFW_RI_ZERO_BASED_TO\t\t= 0x00,\n\tFW_RI_VA_BASED_TO\t\t= 0x01\n};\n\nenum fw_ri_mem_perms {\n\tFW_RI_MEM_ACCESS_REM_WRITE\t= 0x01,\n\tFW_RI_MEM_ACCESS_REM_READ\t= 0x02,\n\tFW_RI_MEM_ACCESS_REM\t\t= 0x03,\n\tFW_RI_MEM_ACCESS_LOCAL_WRITE\t= 0x04,\n\tFW_RI_MEM_ACCESS_LOCAL_READ\t= 0x08,\n\tFW_RI_MEM_ACCESS_LOCAL\t\t= 0x0C\n};\n\nenum fw_ri_stag_type {\n\tFW_RI_STAG_NSMR\t\t\t= 0x00,\n\tFW_RI_STAG_SMR\t\t\t= 0x01,\n\tFW_RI_STAG_MW\t\t\t= 0x02,\n\tFW_RI_STAG_MW_RELAXED\t\t= 0x03\n};\n\nenum fw_ri_data_op {\n\tFW_RI_DATA_IMMD\t\t\t= 0x81,\n\tFW_RI_DATA_DSGL\t\t\t= 0x82,\n\tFW_RI_DATA_ISGL\t\t\t= 0x83\n};\n\nenum fw_ri_sgl_depth {\n\tFW_RI_SGL_DEPTH_MAX_SQ\t\t= 16,\n\tFW_RI_SGL_DEPTH_MAX_RQ\t\t= 4\n};\n\nstruct fw_ri_dsge_pair {\n\t__be32\tlen[2];\n\t__be64\taddr[2];\n};\n\nstruct fw_ri_dsgl {\n\t__u8\top;\n\t__u8\tr1;\n\t__be16\tnsge;\n\t__be32\tlen0;\n\t__be64\taddr0;\n\tstruct fw_ri_dsge_pair sge[];\n};\n\nstruct fw_ri_sge {\n\t__be32 stag;\n\t__be32 len;\n\t__be64 to;\n};\n\nstruct fw_ri_isgl {\n\t__u8\top;\n\t__u8\tr1;\n\t__be16\tnsge;\n\t__be32\tr2;\n\tstruct fw_ri_sge sge[];\n};\n\nstruct fw_ri_immd {\n\t__u8\top;\n\t__u8\tr1;\n\t__be16\tr2;\n\t__be32\timmdlen;\n\t__u8\tdata[];\n};\n\nstruct fw_ri_tpte {\n\t__be32 valid_to_pdid;\n\t__be32 locread_to_qpid;\n\t__be32 nosnoop_pbladdr;\n\t__be32 len_lo;\n\t__be32 va_hi;\n\t__be32 va_lo_fbo;\n\t__be32 dca_mwbcnt_pstag;\n\t__be32 len_hi;\n};\n\n#define FW_RI_TPTE_VALID_S\t\t31\n#define FW_RI_TPTE_VALID_M\t\t0x1\n#define FW_RI_TPTE_VALID_V(x)\t\t((x) << FW_RI_TPTE_VALID_S)\n#define FW_RI_TPTE_VALID_G(x)\t\t\\\n\t(((x) >> FW_RI_TPTE_VALID_S) & FW_RI_TPTE_VALID_M)\n#define FW_RI_TPTE_VALID_F\t\tFW_RI_TPTE_VALID_V(1U)\n\n#define FW_RI_TPTE_STAGKEY_S\t\t23\n#define FW_RI_TPTE_STAGKEY_M\t\t0xff\n#define FW_RI_TPTE_STAGKEY_V(x)\t\t((x) << FW_RI_TPTE_STAGKEY_S)\n#define FW_RI_TPTE_STAGKEY_G(x)\t\t\\\n\t(((x) >> FW_RI_TPTE_STAGKEY_S) & FW_RI_TPTE_STAGKEY_M)\n\n#define FW_RI_TPTE_STAGSTATE_S\t\t22\n#define FW_RI_TPTE_STAGSTATE_M\t\t0x1\n#define FW_RI_TPTE_STAGSTATE_V(x)\t((x) << FW_RI_TPTE_STAGSTATE_S)\n#define FW_RI_TPTE_STAGSTATE_G(x)\t\\\n\t(((x) >> FW_RI_TPTE_STAGSTATE_S) & FW_RI_TPTE_STAGSTATE_M)\n#define FW_RI_TPTE_STAGSTATE_F\t\tFW_RI_TPTE_STAGSTATE_V(1U)\n\n#define FW_RI_TPTE_STAGTYPE_S\t\t20\n#define FW_RI_TPTE_STAGTYPE_M\t\t0x3\n#define FW_RI_TPTE_STAGTYPE_V(x)\t((x) << FW_RI_TPTE_STAGTYPE_S)\n#define FW_RI_TPTE_STAGTYPE_G(x)\t\\\n\t(((x) >> FW_RI_TPTE_STAGTYPE_S) & FW_RI_TPTE_STAGTYPE_M)\n\n#define FW_RI_TPTE_PDID_S\t\t0\n#define FW_RI_TPTE_PDID_M\t\t0xfffff\n#define FW_RI_TPTE_PDID_V(x)\t\t((x) << FW_RI_TPTE_PDID_S)\n#define FW_RI_TPTE_PDID_G(x)\t\t\\\n\t(((x) >> FW_RI_TPTE_PDID_S) & FW_RI_TPTE_PDID_M)\n\n#define FW_RI_TPTE_PERM_S\t\t28\n#define FW_RI_TPTE_PERM_M\t\t0xf\n#define FW_RI_TPTE_PERM_V(x)\t\t((x) << FW_RI_TPTE_PERM_S)\n#define FW_RI_TPTE_PERM_G(x)\t\t\\\n\t(((x) >> FW_RI_TPTE_PERM_S) & FW_RI_TPTE_PERM_M)\n\n#define FW_RI_TPTE_REMINVDIS_S\t\t27\n#define FW_RI_TPTE_REMINVDIS_M\t\t0x1\n#define FW_RI_TPTE_REMINVDIS_V(x)\t((x) << FW_RI_TPTE_REMINVDIS_S)\n#define FW_RI_TPTE_REMINVDIS_G(x)\t\\\n\t(((x) >> FW_RI_TPTE_REMINVDIS_S) & FW_RI_TPTE_REMINVDIS_M)\n#define FW_RI_TPTE_REMINVDIS_F\t\tFW_RI_TPTE_REMINVDIS_V(1U)\n\n#define FW_RI_TPTE_ADDRTYPE_S\t\t26\n#define FW_RI_TPTE_ADDRTYPE_M\t\t1\n#define FW_RI_TPTE_ADDRTYPE_V(x)\t((x) << FW_RI_TPTE_ADDRTYPE_S)\n#define FW_RI_TPTE_ADDRTYPE_G(x)\t\\\n\t(((x) >> FW_RI_TPTE_ADDRTYPE_S) & FW_RI_TPTE_ADDRTYPE_M)\n#define FW_RI_TPTE_ADDRTYPE_F\t\tFW_RI_TPTE_ADDRTYPE_V(1U)\n\n#define FW_RI_TPTE_MWBINDEN_S\t\t25\n#define FW_RI_TPTE_MWBINDEN_M\t\t0x1\n#define FW_RI_TPTE_MWBINDEN_V(x)\t((x) << FW_RI_TPTE_MWBINDEN_S)\n#define FW_RI_TPTE_MWBINDEN_G(x)\t\\\n\t(((x) >> FW_RI_TPTE_MWBINDEN_S) & FW_RI_TPTE_MWBINDEN_M)\n#define FW_RI_TPTE_MWBINDEN_F\t\tFW_RI_TPTE_MWBINDEN_V(1U)\n\n#define FW_RI_TPTE_PS_S\t\t\t20\n#define FW_RI_TPTE_PS_M\t\t\t0x1f\n#define FW_RI_TPTE_PS_V(x)\t\t((x) << FW_RI_TPTE_PS_S)\n#define FW_RI_TPTE_PS_G(x)\t\t\\\n\t(((x) >> FW_RI_TPTE_PS_S) & FW_RI_TPTE_PS_M)\n\n#define FW_RI_TPTE_QPID_S\t\t0\n#define FW_RI_TPTE_QPID_M\t\t0xfffff\n#define FW_RI_TPTE_QPID_V(x)\t\t((x) << FW_RI_TPTE_QPID_S)\n#define FW_RI_TPTE_QPID_G(x)\t\t\\\n\t(((x) >> FW_RI_TPTE_QPID_S) & FW_RI_TPTE_QPID_M)\n\n#define FW_RI_TPTE_NOSNOOP_S\t\t30\n#define FW_RI_TPTE_NOSNOOP_M\t\t0x1\n#define FW_RI_TPTE_NOSNOOP_V(x)\t\t((x) << FW_RI_TPTE_NOSNOOP_S)\n#define FW_RI_TPTE_NOSNOOP_G(x)\t\t\\\n\t(((x) >> FW_RI_TPTE_NOSNOOP_S) & FW_RI_TPTE_NOSNOOP_M)\n#define FW_RI_TPTE_NOSNOOP_F\t\tFW_RI_TPTE_NOSNOOP_V(1U)\n\n#define FW_RI_TPTE_PBLADDR_S\t\t0\n#define FW_RI_TPTE_PBLADDR_M\t\t0x1fffffff\n#define FW_RI_TPTE_PBLADDR_V(x)\t\t((x) << FW_RI_TPTE_PBLADDR_S)\n#define FW_RI_TPTE_PBLADDR_G(x)\t\t\\\n\t(((x) >> FW_RI_TPTE_PBLADDR_S) & FW_RI_TPTE_PBLADDR_M)\n\n#define FW_RI_TPTE_DCA_S\t\t24\n#define FW_RI_TPTE_DCA_M\t\t0x1f\n#define FW_RI_TPTE_DCA_V(x)\t\t((x) << FW_RI_TPTE_DCA_S)\n#define FW_RI_TPTE_DCA_G(x)\t\t\\\n\t(((x) >> FW_RI_TPTE_DCA_S) & FW_RI_TPTE_DCA_M)\n\n#define FW_RI_TPTE_MWBCNT_PSTAG_S\t0\n#define FW_RI_TPTE_MWBCNT_PSTAG_M\t0xffffff\n#define FW_RI_TPTE_MWBCNT_PSTAT_V(x)\t\\\n\t((x) << FW_RI_TPTE_MWBCNT_PSTAG_S)\n#define FW_RI_TPTE_MWBCNT_PSTAG_G(x)\t\\\n\t(((x) >> FW_RI_TPTE_MWBCNT_PSTAG_S) & FW_RI_TPTE_MWBCNT_PSTAG_M)\n\nenum fw_ri_res_type {\n\tFW_RI_RES_TYPE_SQ,\n\tFW_RI_RES_TYPE_RQ,\n\tFW_RI_RES_TYPE_CQ,\n\tFW_RI_RES_TYPE_SRQ,\n};\n\nenum fw_ri_res_op {\n\tFW_RI_RES_OP_WRITE,\n\tFW_RI_RES_OP_RESET,\n};\n\nstruct fw_ri_res {\n\tunion fw_ri_restype {\n\t\tstruct fw_ri_res_sqrq {\n\t\t\t__u8   restype;\n\t\t\t__u8   op;\n\t\t\t__be16 r3;\n\t\t\t__be32 eqid;\n\t\t\t__be32 r4[2];\n\t\t\t__be32 fetchszm_to_iqid;\n\t\t\t__be32 dcaen_to_eqsize;\n\t\t\t__be64 eqaddr;\n\t\t} sqrq;\n\t\tstruct fw_ri_res_cq {\n\t\t\t__u8   restype;\n\t\t\t__u8   op;\n\t\t\t__be16 r3;\n\t\t\t__be32 iqid;\n\t\t\t__be32 r4[2];\n\t\t\t__be32 iqandst_to_iqandstindex;\n\t\t\t__be16 iqdroprss_to_iqesize;\n\t\t\t__be16 iqsize;\n\t\t\t__be64 iqaddr;\n\t\t\t__be32 iqns_iqro;\n\t\t\t__be32 r6_lo;\n\t\t\t__be64 r7;\n\t\t} cq;\n\t\tstruct fw_ri_res_srq {\n\t\t\t__u8   restype;\n\t\t\t__u8   op;\n\t\t\t__be16 r3;\n\t\t\t__be32 eqid;\n\t\t\t__be32 r4[2];\n\t\t\t__be32 fetchszm_to_iqid;\n\t\t\t__be32 dcaen_to_eqsize;\n\t\t\t__be64 eqaddr;\n\t\t\t__be32 srqid;\n\t\t\t__be32 pdid;\n\t\t\t__be32 hwsrqsize;\n\t\t\t__be32 hwsrqaddr;\n\t\t} srq;\n\t} u;\n};\n\nstruct fw_ri_res_wr {\n\t__be32 op_nres;\n\t__be32 len16_pkd;\n\t__u64  cookie;\n\tstruct fw_ri_res res[];\n};\n\n#define FW_RI_RES_WR_NRES_S\t0\n#define FW_RI_RES_WR_NRES_M\t0xff\n#define FW_RI_RES_WR_NRES_V(x)\t((x) << FW_RI_RES_WR_NRES_S)\n#define FW_RI_RES_WR_NRES_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_NRES_S) & FW_RI_RES_WR_NRES_M)\n\n#define FW_RI_RES_WR_FETCHSZM_S\t\t26\n#define FW_RI_RES_WR_FETCHSZM_M\t\t0x1\n#define FW_RI_RES_WR_FETCHSZM_V(x)\t((x) << FW_RI_RES_WR_FETCHSZM_S)\n#define FW_RI_RES_WR_FETCHSZM_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_FETCHSZM_S) & FW_RI_RES_WR_FETCHSZM_M)\n#define FW_RI_RES_WR_FETCHSZM_F\tFW_RI_RES_WR_FETCHSZM_V(1U)\n\n#define FW_RI_RES_WR_STATUSPGNS_S\t25\n#define FW_RI_RES_WR_STATUSPGNS_M\t0x1\n#define FW_RI_RES_WR_STATUSPGNS_V(x)\t((x) << FW_RI_RES_WR_STATUSPGNS_S)\n#define FW_RI_RES_WR_STATUSPGNS_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_STATUSPGNS_S) & FW_RI_RES_WR_STATUSPGNS_M)\n#define FW_RI_RES_WR_STATUSPGNS_F\tFW_RI_RES_WR_STATUSPGNS_V(1U)\n\n#define FW_RI_RES_WR_STATUSPGRO_S\t24\n#define FW_RI_RES_WR_STATUSPGRO_M\t0x1\n#define FW_RI_RES_WR_STATUSPGRO_V(x)\t((x) << FW_RI_RES_WR_STATUSPGRO_S)\n#define FW_RI_RES_WR_STATUSPGRO_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_STATUSPGRO_S) & FW_RI_RES_WR_STATUSPGRO_M)\n#define FW_RI_RES_WR_STATUSPGRO_F\tFW_RI_RES_WR_STATUSPGRO_V(1U)\n\n#define FW_RI_RES_WR_FETCHNS_S\t\t23\n#define FW_RI_RES_WR_FETCHNS_M\t\t0x1\n#define FW_RI_RES_WR_FETCHNS_V(x)\t((x) << FW_RI_RES_WR_FETCHNS_S)\n#define FW_RI_RES_WR_FETCHNS_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_FETCHNS_S) & FW_RI_RES_WR_FETCHNS_M)\n#define FW_RI_RES_WR_FETCHNS_F\tFW_RI_RES_WR_FETCHNS_V(1U)\n\n#define FW_RI_RES_WR_FETCHRO_S\t\t22\n#define FW_RI_RES_WR_FETCHRO_M\t\t0x1\n#define FW_RI_RES_WR_FETCHRO_V(x)\t((x) << FW_RI_RES_WR_FETCHRO_S)\n#define FW_RI_RES_WR_FETCHRO_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_FETCHRO_S) & FW_RI_RES_WR_FETCHRO_M)\n#define FW_RI_RES_WR_FETCHRO_F\tFW_RI_RES_WR_FETCHRO_V(1U)\n\n#define FW_RI_RES_WR_HOSTFCMODE_S\t20\n#define FW_RI_RES_WR_HOSTFCMODE_M\t0x3\n#define FW_RI_RES_WR_HOSTFCMODE_V(x)\t((x) << FW_RI_RES_WR_HOSTFCMODE_S)\n#define FW_RI_RES_WR_HOSTFCMODE_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_HOSTFCMODE_S) & FW_RI_RES_WR_HOSTFCMODE_M)\n\n#define FW_RI_RES_WR_CPRIO_S\t19\n#define FW_RI_RES_WR_CPRIO_M\t0x1\n#define FW_RI_RES_WR_CPRIO_V(x)\t((x) << FW_RI_RES_WR_CPRIO_S)\n#define FW_RI_RES_WR_CPRIO_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_CPRIO_S) & FW_RI_RES_WR_CPRIO_M)\n#define FW_RI_RES_WR_CPRIO_F\tFW_RI_RES_WR_CPRIO_V(1U)\n\n#define FW_RI_RES_WR_ONCHIP_S\t\t18\n#define FW_RI_RES_WR_ONCHIP_M\t\t0x1\n#define FW_RI_RES_WR_ONCHIP_V(x)\t((x) << FW_RI_RES_WR_ONCHIP_S)\n#define FW_RI_RES_WR_ONCHIP_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_ONCHIP_S) & FW_RI_RES_WR_ONCHIP_M)\n#define FW_RI_RES_WR_ONCHIP_F\tFW_RI_RES_WR_ONCHIP_V(1U)\n\n#define FW_RI_RES_WR_PCIECHN_S\t\t16\n#define FW_RI_RES_WR_PCIECHN_M\t\t0x3\n#define FW_RI_RES_WR_PCIECHN_V(x)\t((x) << FW_RI_RES_WR_PCIECHN_S)\n#define FW_RI_RES_WR_PCIECHN_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_PCIECHN_S) & FW_RI_RES_WR_PCIECHN_M)\n\n#define FW_RI_RES_WR_IQID_S\t0\n#define FW_RI_RES_WR_IQID_M\t0xffff\n#define FW_RI_RES_WR_IQID_V(x)\t((x) << FW_RI_RES_WR_IQID_S)\n#define FW_RI_RES_WR_IQID_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQID_S) & FW_RI_RES_WR_IQID_M)\n\n#define FW_RI_RES_WR_DCAEN_S\t31\n#define FW_RI_RES_WR_DCAEN_M\t0x1\n#define FW_RI_RES_WR_DCAEN_V(x)\t((x) << FW_RI_RES_WR_DCAEN_S)\n#define FW_RI_RES_WR_DCAEN_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_DCAEN_S) & FW_RI_RES_WR_DCAEN_M)\n#define FW_RI_RES_WR_DCAEN_F\tFW_RI_RES_WR_DCAEN_V(1U)\n\n#define FW_RI_RES_WR_DCACPU_S\t\t26\n#define FW_RI_RES_WR_DCACPU_M\t\t0x1f\n#define FW_RI_RES_WR_DCACPU_V(x)\t((x) << FW_RI_RES_WR_DCACPU_S)\n#define FW_RI_RES_WR_DCACPU_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_DCACPU_S) & FW_RI_RES_WR_DCACPU_M)\n\n#define FW_RI_RES_WR_FBMIN_S\t23\n#define FW_RI_RES_WR_FBMIN_M\t0x7\n#define FW_RI_RES_WR_FBMIN_V(x)\t((x) << FW_RI_RES_WR_FBMIN_S)\n#define FW_RI_RES_WR_FBMIN_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_FBMIN_S) & FW_RI_RES_WR_FBMIN_M)\n\n#define FW_RI_RES_WR_FBMAX_S\t20\n#define FW_RI_RES_WR_FBMAX_M\t0x7\n#define FW_RI_RES_WR_FBMAX_V(x)\t((x) << FW_RI_RES_WR_FBMAX_S)\n#define FW_RI_RES_WR_FBMAX_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_FBMAX_S) & FW_RI_RES_WR_FBMAX_M)\n\n#define FW_RI_RES_WR_CIDXFTHRESHO_S\t19\n#define FW_RI_RES_WR_CIDXFTHRESHO_M\t0x1\n#define FW_RI_RES_WR_CIDXFTHRESHO_V(x)\t((x) << FW_RI_RES_WR_CIDXFTHRESHO_S)\n#define FW_RI_RES_WR_CIDXFTHRESHO_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_CIDXFTHRESHO_S) & FW_RI_RES_WR_CIDXFTHRESHO_M)\n#define FW_RI_RES_WR_CIDXFTHRESHO_F\tFW_RI_RES_WR_CIDXFTHRESHO_V(1U)\n\n#define FW_RI_RES_WR_CIDXFTHRESH_S\t16\n#define FW_RI_RES_WR_CIDXFTHRESH_M\t0x7\n#define FW_RI_RES_WR_CIDXFTHRESH_V(x)\t((x) << FW_RI_RES_WR_CIDXFTHRESH_S)\n#define FW_RI_RES_WR_CIDXFTHRESH_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_CIDXFTHRESH_S) & FW_RI_RES_WR_CIDXFTHRESH_M)\n\n#define FW_RI_RES_WR_EQSIZE_S\t\t0\n#define FW_RI_RES_WR_EQSIZE_M\t\t0xffff\n#define FW_RI_RES_WR_EQSIZE_V(x)\t((x) << FW_RI_RES_WR_EQSIZE_S)\n#define FW_RI_RES_WR_EQSIZE_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_EQSIZE_S) & FW_RI_RES_WR_EQSIZE_M)\n\n#define FW_RI_RES_WR_IQANDST_S\t\t15\n#define FW_RI_RES_WR_IQANDST_M\t\t0x1\n#define FW_RI_RES_WR_IQANDST_V(x)\t((x) << FW_RI_RES_WR_IQANDST_S)\n#define FW_RI_RES_WR_IQANDST_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQANDST_S) & FW_RI_RES_WR_IQANDST_M)\n#define FW_RI_RES_WR_IQANDST_F\tFW_RI_RES_WR_IQANDST_V(1U)\n\n#define FW_RI_RES_WR_IQANUS_S\t\t14\n#define FW_RI_RES_WR_IQANUS_M\t\t0x1\n#define FW_RI_RES_WR_IQANUS_V(x)\t((x) << FW_RI_RES_WR_IQANUS_S)\n#define FW_RI_RES_WR_IQANUS_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQANUS_S) & FW_RI_RES_WR_IQANUS_M)\n#define FW_RI_RES_WR_IQANUS_F\tFW_RI_RES_WR_IQANUS_V(1U)\n\n#define FW_RI_RES_WR_IQANUD_S\t\t12\n#define FW_RI_RES_WR_IQANUD_M\t\t0x3\n#define FW_RI_RES_WR_IQANUD_V(x)\t((x) << FW_RI_RES_WR_IQANUD_S)\n#define FW_RI_RES_WR_IQANUD_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQANUD_S) & FW_RI_RES_WR_IQANUD_M)\n\n#define FW_RI_RES_WR_IQANDSTINDEX_S\t0\n#define FW_RI_RES_WR_IQANDSTINDEX_M\t0xfff\n#define FW_RI_RES_WR_IQANDSTINDEX_V(x)\t((x) << FW_RI_RES_WR_IQANDSTINDEX_S)\n#define FW_RI_RES_WR_IQANDSTINDEX_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQANDSTINDEX_S) & FW_RI_RES_WR_IQANDSTINDEX_M)\n\n#define FW_RI_RES_WR_IQDROPRSS_S\t15\n#define FW_RI_RES_WR_IQDROPRSS_M\t0x1\n#define FW_RI_RES_WR_IQDROPRSS_V(x)\t((x) << FW_RI_RES_WR_IQDROPRSS_S)\n#define FW_RI_RES_WR_IQDROPRSS_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQDROPRSS_S) & FW_RI_RES_WR_IQDROPRSS_M)\n#define FW_RI_RES_WR_IQDROPRSS_F\tFW_RI_RES_WR_IQDROPRSS_V(1U)\n\n#define FW_RI_RES_WR_IQGTSMODE_S\t14\n#define FW_RI_RES_WR_IQGTSMODE_M\t0x1\n#define FW_RI_RES_WR_IQGTSMODE_V(x)\t((x) << FW_RI_RES_WR_IQGTSMODE_S)\n#define FW_RI_RES_WR_IQGTSMODE_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQGTSMODE_S) & FW_RI_RES_WR_IQGTSMODE_M)\n#define FW_RI_RES_WR_IQGTSMODE_F\tFW_RI_RES_WR_IQGTSMODE_V(1U)\n\n#define FW_RI_RES_WR_IQPCIECH_S\t\t12\n#define FW_RI_RES_WR_IQPCIECH_M\t\t0x3\n#define FW_RI_RES_WR_IQPCIECH_V(x)\t((x) << FW_RI_RES_WR_IQPCIECH_S)\n#define FW_RI_RES_WR_IQPCIECH_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQPCIECH_S) & FW_RI_RES_WR_IQPCIECH_M)\n\n#define FW_RI_RES_WR_IQDCAEN_S\t\t11\n#define FW_RI_RES_WR_IQDCAEN_M\t\t0x1\n#define FW_RI_RES_WR_IQDCAEN_V(x)\t((x) << FW_RI_RES_WR_IQDCAEN_S)\n#define FW_RI_RES_WR_IQDCAEN_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQDCAEN_S) & FW_RI_RES_WR_IQDCAEN_M)\n#define FW_RI_RES_WR_IQDCAEN_F\tFW_RI_RES_WR_IQDCAEN_V(1U)\n\n#define FW_RI_RES_WR_IQDCACPU_S\t\t6\n#define FW_RI_RES_WR_IQDCACPU_M\t\t0x1f\n#define FW_RI_RES_WR_IQDCACPU_V(x)\t((x) << FW_RI_RES_WR_IQDCACPU_S)\n#define FW_RI_RES_WR_IQDCACPU_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQDCACPU_S) & FW_RI_RES_WR_IQDCACPU_M)\n\n#define FW_RI_RES_WR_IQINTCNTTHRESH_S\t\t4\n#define FW_RI_RES_WR_IQINTCNTTHRESH_M\t\t0x3\n#define FW_RI_RES_WR_IQINTCNTTHRESH_V(x)\t\\\n\t((x) << FW_RI_RES_WR_IQINTCNTTHRESH_S)\n#define FW_RI_RES_WR_IQINTCNTTHRESH_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQINTCNTTHRESH_S) & FW_RI_RES_WR_IQINTCNTTHRESH_M)\n\n#define FW_RI_RES_WR_IQO_S\t3\n#define FW_RI_RES_WR_IQO_M\t0x1\n#define FW_RI_RES_WR_IQO_V(x)\t((x) << FW_RI_RES_WR_IQO_S)\n#define FW_RI_RES_WR_IQO_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQO_S) & FW_RI_RES_WR_IQO_M)\n#define FW_RI_RES_WR_IQO_F\tFW_RI_RES_WR_IQO_V(1U)\n\n#define FW_RI_RES_WR_IQCPRIO_S\t\t2\n#define FW_RI_RES_WR_IQCPRIO_M\t\t0x1\n#define FW_RI_RES_WR_IQCPRIO_V(x)\t((x) << FW_RI_RES_WR_IQCPRIO_S)\n#define FW_RI_RES_WR_IQCPRIO_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQCPRIO_S) & FW_RI_RES_WR_IQCPRIO_M)\n#define FW_RI_RES_WR_IQCPRIO_F\tFW_RI_RES_WR_IQCPRIO_V(1U)\n\n#define FW_RI_RES_WR_IQESIZE_S\t\t0\n#define FW_RI_RES_WR_IQESIZE_M\t\t0x3\n#define FW_RI_RES_WR_IQESIZE_V(x)\t((x) << FW_RI_RES_WR_IQESIZE_S)\n#define FW_RI_RES_WR_IQESIZE_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQESIZE_S) & FW_RI_RES_WR_IQESIZE_M)\n\n#define FW_RI_RES_WR_IQNS_S\t31\n#define FW_RI_RES_WR_IQNS_M\t0x1\n#define FW_RI_RES_WR_IQNS_V(x)\t((x) << FW_RI_RES_WR_IQNS_S)\n#define FW_RI_RES_WR_IQNS_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQNS_S) & FW_RI_RES_WR_IQNS_M)\n#define FW_RI_RES_WR_IQNS_F\tFW_RI_RES_WR_IQNS_V(1U)\n\n#define FW_RI_RES_WR_IQRO_S\t30\n#define FW_RI_RES_WR_IQRO_M\t0x1\n#define FW_RI_RES_WR_IQRO_V(x)\t((x) << FW_RI_RES_WR_IQRO_S)\n#define FW_RI_RES_WR_IQRO_G(x)\t\\\n\t(((x) >> FW_RI_RES_WR_IQRO_S) & FW_RI_RES_WR_IQRO_M)\n#define FW_RI_RES_WR_IQRO_F\tFW_RI_RES_WR_IQRO_V(1U)\n\nstruct fw_ri_rdma_write_wr {\n\t__u8   opcode;\n\t__u8   flags;\n\t__u16  wrid;\n\t__u8   r1[3];\n\t__u8   len16;\n\t \n\tunion {\n\t\tstruct {\n\t\t\t__be32 imm_data32;\n\t\t\tu32 reserved;\n\t\t} ib_imm_data;\n\t\t__be64 imm_data64;\n\t} iw_imm_data;\n\t__be32 plen;\n\t__be32 stag_sink;\n\t__be64 to_sink;\n\tunion {\n\t\tDECLARE_FLEX_ARRAY(struct fw_ri_immd, immd_src);\n\t\tDECLARE_FLEX_ARRAY(struct fw_ri_isgl, isgl_src);\n\t} u;\n};\n\nstruct fw_ri_send_wr {\n\t__u8   opcode;\n\t__u8   flags;\n\t__u16  wrid;\n\t__u8   r1[3];\n\t__u8   len16;\n\t__be32 sendop_pkd;\n\t__be32 stag_inv;\n\t__be32 plen;\n\t__be32 r3;\n\t__be64 r4;\n\tunion {\n\t\tDECLARE_FLEX_ARRAY(struct fw_ri_immd, immd_src);\n\t\tDECLARE_FLEX_ARRAY(struct fw_ri_isgl, isgl_src);\n\t} u;\n};\n\n#define FW_RI_SEND_WR_SENDOP_S\t\t0\n#define FW_RI_SEND_WR_SENDOP_M\t\t0xf\n#define FW_RI_SEND_WR_SENDOP_V(x)\t((x) << FW_RI_SEND_WR_SENDOP_S)\n#define FW_RI_SEND_WR_SENDOP_G(x)\t\\\n\t(((x) >> FW_RI_SEND_WR_SENDOP_S) & FW_RI_SEND_WR_SENDOP_M)\n\nstruct fw_ri_rdma_write_cmpl_wr {\n\t__u8   opcode;\n\t__u8   flags;\n\t__u16  wrid;\n\t__u8   r1[3];\n\t__u8   len16;\n\t__u8   r2;\n\t__u8   flags_send;\n\t__u16  wrid_send;\n\t__be32 stag_inv;\n\t__be32 plen;\n\t__be32 stag_sink;\n\t__be64 to_sink;\n\tunion fw_ri_cmpl {\n\t\tstruct fw_ri_immd_cmpl {\n\t\t\t__u8   op;\n\t\t\t__u8   r1[6];\n\t\t\t__u8   immdlen;\n\t\t\t__u8   data[16];\n\t\t} immd_src;\n\t\tstruct fw_ri_isgl isgl_src;\n\t} u_cmpl;\n\t__be64 r3;\n\tunion fw_ri_write {\n\t\tDECLARE_FLEX_ARRAY(struct fw_ri_immd, immd_src);\n\t\tDECLARE_FLEX_ARRAY(struct fw_ri_isgl, isgl_src);\n\t} u;\n};\n\nstruct fw_ri_rdma_read_wr {\n\t__u8   opcode;\n\t__u8   flags;\n\t__u16  wrid;\n\t__u8   r1[3];\n\t__u8   len16;\n\t__be64 r2;\n\t__be32 stag_sink;\n\t__be32 to_sink_hi;\n\t__be32 to_sink_lo;\n\t__be32 plen;\n\t__be32 stag_src;\n\t__be32 to_src_hi;\n\t__be32 to_src_lo;\n\t__be32 r5;\n};\n\nstruct fw_ri_recv_wr {\n\t__u8   opcode;\n\t__u8   r1;\n\t__u16  wrid;\n\t__u8   r2[3];\n\t__u8   len16;\n\tstruct fw_ri_isgl isgl;\n};\n\nstruct fw_ri_bind_mw_wr {\n\t__u8   opcode;\n\t__u8   flags;\n\t__u16  wrid;\n\t__u8   r1[3];\n\t__u8   len16;\n\t__u8   qpbinde_to_dcacpu;\n\t__u8   pgsz_shift;\n\t__u8   addr_type;\n\t__u8   mem_perms;\n\t__be32 stag_mr;\n\t__be32 stag_mw;\n\t__be32 r3;\n\t__be64 len_mw;\n\t__be64 va_fbo;\n\t__be64 r4;\n};\n\n#define FW_RI_BIND_MW_WR_QPBINDE_S\t6\n#define FW_RI_BIND_MW_WR_QPBINDE_M\t0x1\n#define FW_RI_BIND_MW_WR_QPBINDE_V(x)\t((x) << FW_RI_BIND_MW_WR_QPBINDE_S)\n#define FW_RI_BIND_MW_WR_QPBINDE_G(x)\t\\\n\t(((x) >> FW_RI_BIND_MW_WR_QPBINDE_S) & FW_RI_BIND_MW_WR_QPBINDE_M)\n#define FW_RI_BIND_MW_WR_QPBINDE_F\tFW_RI_BIND_MW_WR_QPBINDE_V(1U)\n\n#define FW_RI_BIND_MW_WR_NS_S\t\t5\n#define FW_RI_BIND_MW_WR_NS_M\t\t0x1\n#define FW_RI_BIND_MW_WR_NS_V(x)\t((x) << FW_RI_BIND_MW_WR_NS_S)\n#define FW_RI_BIND_MW_WR_NS_G(x)\t\\\n\t(((x) >> FW_RI_BIND_MW_WR_NS_S) & FW_RI_BIND_MW_WR_NS_M)\n#define FW_RI_BIND_MW_WR_NS_F\tFW_RI_BIND_MW_WR_NS_V(1U)\n\n#define FW_RI_BIND_MW_WR_DCACPU_S\t0\n#define FW_RI_BIND_MW_WR_DCACPU_M\t0x1f\n#define FW_RI_BIND_MW_WR_DCACPU_V(x)\t((x) << FW_RI_BIND_MW_WR_DCACPU_S)\n#define FW_RI_BIND_MW_WR_DCACPU_G(x)\t\\\n\t(((x) >> FW_RI_BIND_MW_WR_DCACPU_S) & FW_RI_BIND_MW_WR_DCACPU_M)\n\nstruct fw_ri_fr_nsmr_wr {\n\t__u8   opcode;\n\t__u8   flags;\n\t__u16  wrid;\n\t__u8   r1[3];\n\t__u8   len16;\n\t__u8   qpbinde_to_dcacpu;\n\t__u8   pgsz_shift;\n\t__u8   addr_type;\n\t__u8   mem_perms;\n\t__be32 stag;\n\t__be32 len_hi;\n\t__be32 len_lo;\n\t__be32 va_hi;\n\t__be32 va_lo_fbo;\n};\n\n#define FW_RI_FR_NSMR_WR_QPBINDE_S\t6\n#define FW_RI_FR_NSMR_WR_QPBINDE_M\t0x1\n#define FW_RI_FR_NSMR_WR_QPBINDE_V(x)\t((x) << FW_RI_FR_NSMR_WR_QPBINDE_S)\n#define FW_RI_FR_NSMR_WR_QPBINDE_G(x)\t\\\n\t(((x) >> FW_RI_FR_NSMR_WR_QPBINDE_S) & FW_RI_FR_NSMR_WR_QPBINDE_M)\n#define FW_RI_FR_NSMR_WR_QPBINDE_F\tFW_RI_FR_NSMR_WR_QPBINDE_V(1U)\n\n#define FW_RI_FR_NSMR_WR_NS_S\t\t5\n#define FW_RI_FR_NSMR_WR_NS_M\t\t0x1\n#define FW_RI_FR_NSMR_WR_NS_V(x)\t((x) << FW_RI_FR_NSMR_WR_NS_S)\n#define FW_RI_FR_NSMR_WR_NS_G(x)\t\\\n\t(((x) >> FW_RI_FR_NSMR_WR_NS_S) & FW_RI_FR_NSMR_WR_NS_M)\n#define FW_RI_FR_NSMR_WR_NS_F\tFW_RI_FR_NSMR_WR_NS_V(1U)\n\n#define FW_RI_FR_NSMR_WR_DCACPU_S\t0\n#define FW_RI_FR_NSMR_WR_DCACPU_M\t0x1f\n#define FW_RI_FR_NSMR_WR_DCACPU_V(x)\t((x) << FW_RI_FR_NSMR_WR_DCACPU_S)\n#define FW_RI_FR_NSMR_WR_DCACPU_G(x)\t\\\n\t(((x) >> FW_RI_FR_NSMR_WR_DCACPU_S) & FW_RI_FR_NSMR_WR_DCACPU_M)\n\nstruct fw_ri_fr_nsmr_tpte_wr {\n\t__u8\topcode;\n\t__u8   flags;\n\t__u16  wrid;\n\t__u8   r1[3];\n\t__u8   len16;\n\t__be32  r2;\n\t__be32  stag;\n\tstruct fw_ri_tpte tpte;\n\t__u64  pbl[2];\n};\n\nstruct fw_ri_inv_lstag_wr {\n\t__u8   opcode;\n\t__u8   flags;\n\t__u16  wrid;\n\t__u8   r1[3];\n\t__u8   len16;\n\t__be32 r2;\n\t__be32 stag_inv;\n};\n\nenum fw_ri_type {\n\tFW_RI_TYPE_INIT,\n\tFW_RI_TYPE_FINI,\n\tFW_RI_TYPE_TERMINATE\n};\n\nenum fw_ri_init_p2ptype {\n\tFW_RI_INIT_P2PTYPE_RDMA_WRITE\t\t= FW_RI_RDMA_WRITE,\n\tFW_RI_INIT_P2PTYPE_READ_REQ\t\t= FW_RI_READ_REQ,\n\tFW_RI_INIT_P2PTYPE_SEND\t\t\t= FW_RI_SEND,\n\tFW_RI_INIT_P2PTYPE_SEND_WITH_INV\t= FW_RI_SEND_WITH_INV,\n\tFW_RI_INIT_P2PTYPE_SEND_WITH_SE\t\t= FW_RI_SEND_WITH_SE,\n\tFW_RI_INIT_P2PTYPE_SEND_WITH_SE_INV\t= FW_RI_SEND_WITH_SE_INV,\n\tFW_RI_INIT_P2PTYPE_DISABLED\t\t= 0xf,\n};\n\nenum fw_ri_init_rqeqid_srq {\n\tFW_RI_INIT_RQEQID_SRQ\t\t\t= 1 << 31,\n};\n\nstruct fw_ri_wr {\n\t__be32 op_compl;\n\t__be32 flowid_len16;\n\t__u64  cookie;\n\tunion fw_ri {\n\t\tstruct fw_ri_init {\n\t\t\t__u8   type;\n\t\t\t__u8   mpareqbit_p2ptype;\n\t\t\t__u8   r4[2];\n\t\t\t__u8   mpa_attrs;\n\t\t\t__u8   qp_caps;\n\t\t\t__be16 nrqe;\n\t\t\t__be32 pdid;\n\t\t\t__be32 qpid;\n\t\t\t__be32 sq_eqid;\n\t\t\t__be32 rq_eqid;\n\t\t\t__be32 scqid;\n\t\t\t__be32 rcqid;\n\t\t\t__be32 ord_max;\n\t\t\t__be32 ird_max;\n\t\t\t__be32 iss;\n\t\t\t__be32 irs;\n\t\t\t__be32 hwrqsize;\n\t\t\t__be32 hwrqaddr;\n\t\t\t__be64 r5;\n\t\t\tunion fw_ri_init_p2p {\n\t\t\t\tstruct fw_ri_rdma_write_wr write;\n\t\t\t\tstruct fw_ri_rdma_read_wr read;\n\t\t\t\tstruct fw_ri_send_wr send;\n\t\t\t} u;\n\t\t} init;\n\t\tstruct fw_ri_fini {\n\t\t\t__u8   type;\n\t\t\t__u8   r3[7];\n\t\t\t__be64 r4;\n\t\t} fini;\n\t\tstruct fw_ri_terminate {\n\t\t\t__u8   type;\n\t\t\t__u8   r3[3];\n\t\t\t__be32 immdlen;\n\t\t\t__u8   termmsg[40];\n\t\t} terminate;\n\t} u;\n};\n\n#define FW_RI_WR_MPAREQBIT_S\t7\n#define FW_RI_WR_MPAREQBIT_M\t0x1\n#define FW_RI_WR_MPAREQBIT_V(x)\t((x) << FW_RI_WR_MPAREQBIT_S)\n#define FW_RI_WR_MPAREQBIT_G(x)\t\\\n\t(((x) >> FW_RI_WR_MPAREQBIT_S) & FW_RI_WR_MPAREQBIT_M)\n#define FW_RI_WR_MPAREQBIT_F\tFW_RI_WR_MPAREQBIT_V(1U)\n\n#define FW_RI_WR_P2PTYPE_S\t0\n#define FW_RI_WR_P2PTYPE_M\t0xf\n#define FW_RI_WR_P2PTYPE_V(x)\t((x) << FW_RI_WR_P2PTYPE_S)\n#define FW_RI_WR_P2PTYPE_G(x)\t\\\n\t(((x) >> FW_RI_WR_P2PTYPE_S) & FW_RI_WR_P2PTYPE_M)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}