18:44:39 INFO  : Registering command handlers for SDK TCF services
18:44:40 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
18:44:42 INFO  : XSCT server has started successfully.
18:44:42 INFO  : Successfully done setting XSCT server connection channel  
18:44:42 INFO  : Successfully done setting SDK workspace  
18:44:42 INFO  : Processing command line option -hwspec D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
18:45:40 INFO  : Refreshed build settings on project axi_ddr_rw
18:49:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:49:08 INFO  : 'fpga -state' command is executed.
18:50:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:50:32 INFO  : 'jtag frequency' command is executed.
18:50:32 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:32 INFO  : Context for 'APU' is selected.
18:50:32 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
18:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:32 INFO  : Context for 'APU' is selected.
18:50:32 INFO  : 'stop' command is executed.
18:50:33 INFO  : 'ps7_init' command is executed.
18:50:33 INFO  : 'ps7_post_config' command is executed.
18:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:33 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:33 INFO  : Memory regions updated for context APU
18:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:33 INFO  : 'con' command is executed.
18:50:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:50:33 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
18:51:24 INFO  : Disconnected from the channel tcfchan#1.
18:51:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:51:25 INFO  : 'jtag frequency' command is executed.
18:51:25 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:25 INFO  : Context for 'APU' is selected.
18:51:25 INFO  : System reset is completed.
18:51:28 INFO  : 'after 3000' command is executed.
18:51:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:51:31 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
18:51:32 INFO  : Context for 'APU' is selected.
18:51:32 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
18:51:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:32 INFO  : Context for 'APU' is selected.
18:51:33 INFO  : 'ps7_init' command is executed.
18:51:33 INFO  : 'ps7_post_config' command is executed.
18:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:33 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:33 INFO  : Memory regions updated for context APU
18:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:33 INFO  : 'con' command is executed.
18:51:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:51:33 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
18:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:53:43 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
18:54:09 INFO  : Disconnected from the channel tcfchan#2.
18:54:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:54:10 INFO  : 'jtag frequency' command is executed.
18:54:10 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:10 INFO  : Context for 'APU' is selected.
18:54:10 INFO  : System reset is completed.
18:54:13 INFO  : 'after 3000' command is executed.
18:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:54:17 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
18:54:17 INFO  : Context for 'APU' is selected.
18:54:18 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
18:54:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:18 INFO  : Context for 'APU' is selected.
18:54:18 INFO  : 'ps7_init' command is executed.
18:54:18 INFO  : 'ps7_post_config' command is executed.
18:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:18 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:19 INFO  : Memory regions updated for context APU
18:54:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:19 INFO  : 'con' command is executed.
18:54:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:54:19 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
18:54:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:54:34 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
18:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:58:01 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
18:58:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:58:26 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
18:58:55 INFO  : Disconnected from the channel tcfchan#3.
18:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:58:56 INFO  : 'jtag frequency' command is executed.
18:58:56 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:56 INFO  : Context for 'APU' is selected.
18:58:56 INFO  : System reset is completed.
18:58:59 INFO  : 'after 3000' command is executed.
18:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:59:03 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
18:59:03 INFO  : Context for 'APU' is selected.
18:59:04 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
18:59:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:04 INFO  : Context for 'APU' is selected.
18:59:04 INFO  : 'ps7_init' command is executed.
18:59:04 INFO  : 'ps7_post_config' command is executed.
18:59:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:05 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:05 INFO  : Memory regions updated for context APU
18:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:05 INFO  : 'con' command is executed.
18:59:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:59:05 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
18:59:41 INFO  : Disconnected from the channel tcfchan#4.
15:43:43 INFO  : Registering command handlers for SDK TCF services
15:43:44 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
15:43:46 INFO  : XSCT server has started successfully.
15:43:46 INFO  : Successfully done setting XSCT server connection channel  
15:43:46 INFO  : Successfully done setting SDK workspace  
15:43:46 INFO  : Processing command line option -hwspec D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
15:43:46 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
15:45:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:45:21 INFO  : 'jtag frequency' command is executed.
15:45:21 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:21 INFO  : Context for 'APU' is selected.
15:45:22 INFO  : System reset is completed.
15:45:25 INFO  : 'after 3000' command is executed.
15:45:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:45:28 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:45:28 INFO  : Context for 'APU' is selected.
15:45:28 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:45:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:28 INFO  : Context for 'APU' is selected.
15:45:28 INFO  : 'ps7_init' command is executed.
15:45:28 INFO  : 'ps7_post_config' command is executed.
15:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:29 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:29 INFO  : Memory regions updated for context APU
15:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:29 INFO  : 'con' command is executed.
15:45:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:45:29 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:46:42 INFO  : Disconnected from the channel tcfchan#1.
15:46:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:46:43 INFO  : 'jtag frequency' command is executed.
15:46:43 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:46:43 INFO  : Context for 'APU' is selected.
15:46:43 INFO  : System reset is completed.
15:46:46 INFO  : 'after 3000' command is executed.
15:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:46:50 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:46:50 INFO  : Context for 'APU' is selected.
15:46:51 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:46:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:51 INFO  : Context for 'APU' is selected.
15:46:51 INFO  : 'ps7_init' command is executed.
15:46:51 INFO  : 'ps7_post_config' command is executed.
15:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:52 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:52 INFO  : Memory regions updated for context APU
15:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:52 INFO  : 'con' command is executed.
15:46:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:46:52 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:47:57 INFO  : Disconnected from the channel tcfchan#2.
15:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:47:58 INFO  : 'jtag frequency' command is executed.
15:47:58 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:58 INFO  : Context for 'APU' is selected.
15:47:58 INFO  : System reset is completed.
15:48:01 INFO  : 'after 3000' command is executed.
15:48:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:48:04 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:48:04 INFO  : Context for 'APU' is selected.
15:48:05 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:48:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:05 INFO  : Context for 'APU' is selected.
15:48:06 INFO  : 'ps7_init' command is executed.
15:48:06 INFO  : 'ps7_post_config' command is executed.
15:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:06 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:06 INFO  : Memory regions updated for context APU
15:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:06 INFO  : 'con' command is executed.
15:48:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:48:06 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:49:10 INFO  : Disconnected from the channel tcfchan#3.
15:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:49:11 INFO  : 'jtag frequency' command is executed.
15:49:11 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:11 INFO  : Context for 'APU' is selected.
15:49:11 INFO  : System reset is completed.
15:49:14 INFO  : 'after 3000' command is executed.
15:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:49:18 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:49:18 INFO  : Context for 'APU' is selected.
15:49:19 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:49:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:19 INFO  : Context for 'APU' is selected.
15:49:19 INFO  : 'ps7_init' command is executed.
15:49:19 INFO  : 'ps7_post_config' command is executed.
15:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:19 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:19 INFO  : Memory regions updated for context APU
15:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:20 INFO  : 'con' command is executed.
15:49:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:49:20 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:50:22 INFO  : Disconnected from the channel tcfchan#4.
15:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:50:23 INFO  : 'jtag frequency' command is executed.
15:50:23 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:23 INFO  : Context for 'APU' is selected.
15:50:24 INFO  : System reset is completed.
15:50:27 INFO  : 'after 3000' command is executed.
15:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:50:30 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:50:30 INFO  : Context for 'APU' is selected.
15:50:31 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:50:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:31 INFO  : Context for 'APU' is selected.
15:50:32 INFO  : 'ps7_init' command is executed.
15:50:32 INFO  : 'ps7_post_config' command is executed.
15:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:32 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:32 INFO  : Memory regions updated for context APU
15:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:32 INFO  : 'con' command is executed.
15:50:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:50:32 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
10:39:49 INFO  : Disconnected from the channel tcfchan#5.
13:08:46 INFO  : Registering command handlers for SDK TCF services
13:08:47 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
13:08:49 INFO  : XSCT server has started successfully.
13:08:49 INFO  : Successfully done setting XSCT server connection channel  
13:08:49 INFO  : Successfully done setting SDK workspace  
13:08:49 INFO  : Processing command line option -hwspec D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
13:08:49 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
13:09:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:09:58 INFO  : 'jtag frequency' command is executed.
13:09:58 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:58 INFO  : Context for 'APU' is selected.
13:09:58 INFO  : System reset is completed.
13:10:01 INFO  : 'after 3000' command is executed.
13:10:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:10:04 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:10:04 INFO  : Context for 'APU' is selected.
13:10:04 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:10:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:04 INFO  : Context for 'APU' is selected.
13:10:05 INFO  : 'ps7_init' command is executed.
13:10:05 INFO  : 'ps7_post_config' command is executed.
13:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:05 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:05 INFO  : Memory regions updated for context APU
13:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:05 INFO  : 'con' command is executed.
13:10:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:10:05 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:10:48 INFO  : Disconnected from the channel tcfchan#1.
13:10:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:10:49 INFO  : 'jtag frequency' command is executed.
13:10:49 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:49 INFO  : Context for 'APU' is selected.
13:10:49 INFO  : System reset is completed.
13:10:52 INFO  : 'after 3000' command is executed.
13:10:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:10:56 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:10:56 INFO  : Context for 'APU' is selected.
13:10:57 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:57 INFO  : Context for 'APU' is selected.
13:10:57 INFO  : 'ps7_init' command is executed.
13:10:57 INFO  : 'ps7_post_config' command is executed.
13:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:58 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:58 INFO  : Memory regions updated for context APU
13:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:58 INFO  : 'con' command is executed.
13:10:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:10:58 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:44:22 INFO  : Disconnected from the channel tcfchan#2.
19:11:33 INFO  : Registering command handlers for SDK TCF services
19:11:34 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
19:11:36 INFO  : XSCT server has started successfully.
19:11:36 INFO  : Successfully done setting XSCT server connection channel  
19:11:36 INFO  : Successfully done setting SDK workspace  
19:11:36 INFO  : Processing command line option -hwspec D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
19:11:36 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
19:11:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:11:52 INFO  : 'jtag frequency' command is executed.
19:11:52 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:52 INFO  : Context for 'APU' is selected.
19:11:53 INFO  : System reset is completed.
19:11:56 INFO  : 'after 3000' command is executed.
19:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:11:59 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
19:11:59 INFO  : Context for 'APU' is selected.
19:11:59 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
19:11:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:59 INFO  : Context for 'APU' is selected.
19:11:59 INFO  : 'ps7_init' command is executed.
19:11:59 INFO  : 'ps7_post_config' command is executed.
19:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:00 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:00 INFO  : Memory regions updated for context APU
19:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:00 INFO  : 'con' command is executed.
19:12:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:12:00 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
19:14:04 INFO  : Disconnected from the channel tcfchan#1.
21:34:53 INFO  : Registering command handlers for SDK TCF services
21:34:53 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
21:34:55 INFO  : XSCT server has started successfully.
21:34:55 INFO  : Successfully done setting XSCT server connection channel  
21:34:55 INFO  : Successfully done setting SDK workspace  
21:34:55 INFO  : Processing command line option -hwspec D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
21:34:55 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
21:37:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:37:17 INFO  : 'jtag frequency' command is executed.
21:37:17 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:17 INFO  : Context for 'APU' is selected.
21:37:17 INFO  : System reset is completed.
21:37:20 INFO  : 'after 3000' command is executed.
21:37:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:37:23 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
21:37:24 INFO  : Context for 'APU' is selected.
21:37:24 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
21:37:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:24 INFO  : Context for 'APU' is selected.
21:37:24 INFO  : 'ps7_init' command is executed.
21:37:24 INFO  : 'ps7_post_config' command is executed.
21:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:24 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:24 INFO  : Memory regions updated for context APU
21:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:24 INFO  : 'con' command is executed.
21:37:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:37:24 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:39:14 INFO  : Disconnected from the channel tcfchan#1.
20:49:50 INFO  : Registering command handlers for SDK TCF services
20:49:51 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
20:49:53 INFO  : XSCT server has started successfully.
20:49:53 INFO  : Successfully done setting XSCT server connection channel  
20:49:53 INFO  : Successfully done setting SDK workspace  
20:49:53 INFO  : Processing command line option -hwspec D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
20:49:53 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
20:49:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658059638519,  Project:1657622376294
20:49:55 INFO  : The hardware specification for project 'sys_bd_design_wrapper_hw_platform_0' is different from D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
20:49:55 INFO  : Copied contents of D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
20:49:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:49:59 INFO  : 
20:49:59 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
20:49:59 INFO  : Clearing existing target manager status.
20:49:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:50:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:51:29 INFO  : Refreshed build settings on project axi_ddr_rw
20:51:56 INFO  : Refreshed build settings on project axi_ddr_rw
21:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:06:35 INFO  : 'jtag frequency' command is executed.
21:06:35 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:35 INFO  : Context for 'APU' is selected.
21:06:35 INFO  : System reset is completed.
21:06:38 INFO  : 'after 3000' command is executed.
21:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:06:41 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
21:06:41 INFO  : Context for 'APU' is selected.
21:06:41 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
21:06:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:41 INFO  : Context for 'APU' is selected.
21:06:42 INFO  : 'ps7_init' command is executed.
21:06:42 INFO  : 'ps7_post_config' command is executed.
21:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:42 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:42 INFO  : Memory regions updated for context APU
21:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:42 INFO  : 'con' command is executed.
21:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:06:42 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:14:39 INFO  : Disconnected from the channel tcfchan#1.
21:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:14:40 INFO  : 'jtag frequency' command is executed.
21:14:40 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:40 INFO  : Context for 'APU' is selected.
21:14:40 INFO  : System reset is completed.
21:14:43 INFO  : 'after 3000' command is executed.
21:14:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:14:47 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
21:14:47 INFO  : Context for 'APU' is selected.
21:14:48 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
21:14:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:48 INFO  : Context for 'APU' is selected.
21:14:48 INFO  : 'ps7_init' command is executed.
21:14:48 INFO  : 'ps7_post_config' command is executed.
21:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:49 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:49 INFO  : Memory regions updated for context APU
21:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:49 INFO  : 'con' command is executed.
21:14:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:14:49 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:18:26 INFO  : Disconnected from the channel tcfchan#2.
15:07:30 INFO  : Registering command handlers for SDK TCF services
15:07:31 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
15:07:33 INFO  : XSCT server has started successfully.
15:07:33 INFO  : Successfully done setting XSCT server connection channel  
15:07:33 INFO  : Successfully done setting SDK workspace  
15:07:33 INFO  : Processing command line option -hwspec D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
15:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:09:25 INFO  : 'jtag frequency' command is executed.
15:09:25 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:25 INFO  : Context for 'APU' is selected.
15:09:26 INFO  : System reset is completed.
15:09:29 INFO  : 'after 3000' command is executed.
15:09:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:09:32 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:09:32 INFO  : Context for 'APU' is selected.
15:09:32 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:09:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:32 INFO  : Context for 'APU' is selected.
15:09:32 INFO  : 'ps7_init' command is executed.
15:09:32 INFO  : 'ps7_post_config' command is executed.
15:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:33 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:33 INFO  : Memory regions updated for context APU
15:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:33 INFO  : 'con' command is executed.
15:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:09:33 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:10:47 INFO  : Disconnected from the channel tcfchan#1.
15:11:36 INFO  : Registering command handlers for SDK TCF services
15:11:36 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
15:11:38 INFO  : XSCT server has started successfully.
15:11:38 INFO  : Successfully done setting XSCT server connection channel  
15:11:38 INFO  : Successfully done setting SDK workspace  
15:11:38 INFO  : Processing command line option -hwspec D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
15:11:38 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_1.
15:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:11:51 INFO  : 'jtag frequency' command is executed.
15:11:51 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:51 INFO  : Context for 'APU' is selected.
15:11:51 INFO  : System reset is completed.
15:11:54 INFO  : 'after 3000' command is executed.
15:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:11:58 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:11:58 INFO  : Context for 'APU' is selected.
15:11:58 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:11:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:58 INFO  : Context for 'APU' is selected.
15:11:58 INFO  : 'ps7_init' command is executed.
15:11:58 INFO  : 'ps7_post_config' command is executed.
15:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:59 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:59 INFO  : Memory regions updated for context APU
15:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:59 INFO  : 'con' command is executed.
15:11:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:11:59 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:12:20 INFO  : Disconnected from the channel tcfchan#1.
19:30:29 INFO  : Registering command handlers for SDK TCF services
19:30:29 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
19:30:32 INFO  : XSCT server has started successfully.
19:30:32 INFO  : Successfully done setting XSCT server connection channel  
19:30:32 INFO  : Successfully done setting SDK workspace  
19:30:32 INFO  : Processing command line option -hwspec D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
19:30:32 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_1.
19:30:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658143750348,  Project:1658059638519
19:30:35 INFO  : The hardware specification for project 'sys_bd_design_wrapper_hw_platform_1' is different from D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
19:30:35 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
19:30:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:30:37 INFO  : Clearing existing target manager status.
19:30:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:30:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:30:58 INFO  : 'jtag frequency' command is executed.
19:30:58 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:58 INFO  : Context for 'APU' is selected.
19:30:58 INFO  : System reset is completed.
19:31:01 INFO  : 'after 3000' command is executed.
19:31:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:31:04 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
19:31:04 INFO  : Context for 'APU' is selected.
19:31:04 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
19:31:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:04 INFO  : Context for 'APU' is selected.
19:31:05 INFO  : 'ps7_init' command is executed.
19:31:05 INFO  : 'ps7_post_config' command is executed.
19:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:05 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:05 INFO  : Memory regions updated for context APU
19:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:05 INFO  : 'con' command is executed.
19:31:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:31:05 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
19:32:14 INFO  : Disconnected from the channel tcfchan#1.
19:33:52 INFO  : Registering command handlers for SDK TCF services
19:33:53 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
19:33:55 INFO  : XSCT server has started successfully.
19:33:55 INFO  : Successfully done setting XSCT server connection channel  
19:33:55 INFO  : Successfully done setting SDK workspace  
19:33:55 INFO  : Processing command line option -hwspec D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
19:33:55 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_1.
19:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:34:12 INFO  : 'jtag frequency' command is executed.
19:34:12 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:12 INFO  : Context for 'APU' is selected.
19:34:12 INFO  : System reset is completed.
19:34:15 INFO  : 'after 3000' command is executed.
19:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:34:19 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
19:34:19 INFO  : Context for 'APU' is selected.
19:34:19 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
19:34:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:19 INFO  : Context for 'APU' is selected.
19:34:19 INFO  : 'ps7_init' command is executed.
19:34:19 INFO  : 'ps7_post_config' command is executed.
19:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:19 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:19 INFO  : Memory regions updated for context APU
19:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:19 INFO  : 'con' command is executed.
19:34:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:34:19 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:07:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658146000904,  Project:1658143750348
20:07:19 INFO  : Project sys_bd_design_wrapper_hw_platform_1's source hardware specification located at D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:08:05 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
20:08:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:08:07 INFO  : Clearing existing target manager status.
20:08:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:08:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:08:24 INFO  : Disconnected from the channel tcfchan#1.
20:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:08:25 INFO  : 'jtag frequency' command is executed.
20:08:25 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:25 INFO  : Context for 'APU' is selected.
20:08:26 INFO  : System reset is completed.
20:08:29 INFO  : 'after 3000' command is executed.
20:08:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:08:32 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:08:32 INFO  : Context for 'APU' is selected.
20:08:33 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:33 INFO  : Context for 'APU' is selected.
20:08:33 INFO  : 'ps7_init' command is executed.
20:08:33 INFO  : 'ps7_post_config' command is executed.
20:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:34 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:34 INFO  : Memory regions updated for context APU
20:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:34 INFO  : 'con' command is executed.
20:08:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:08:34 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:09:51 INFO  : Disconnected from the channel tcfchan#2.
20:09:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:09:52 INFO  : 'jtag frequency' command is executed.
20:09:52 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:52 INFO  : Context for 'APU' is selected.
20:09:52 INFO  : System reset is completed.
20:09:55 INFO  : 'after 3000' command is executed.
20:09:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:10:02 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:10:02 INFO  : Context for 'APU' is selected.
20:10:02 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:10:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:02 INFO  : Context for 'APU' is selected.
20:10:02 INFO  : 'ps7_init' command is executed.
20:10:02 INFO  : 'ps7_post_config' command is executed.
20:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:03 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:03 INFO  : Memory regions updated for context APU
20:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:03 INFO  : 'con' command is executed.
20:10:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:10:03 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:07:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658149625791,  Project:1658146000904
21:07:28 INFO  : Project sys_bd_design_wrapper_hw_platform_1's source hardware specification located at D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:07:29 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
21:07:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:07:31 INFO  : Clearing existing target manager status.
21:07:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:07:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:07:53 INFO  : Disconnected from the channel tcfchan#3.
21:07:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:07:55 INFO  : 'jtag frequency' command is executed.
21:07:55 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:55 INFO  : Context for 'APU' is selected.
21:07:55 INFO  : System reset is completed.
21:07:58 INFO  : 'after 3000' command is executed.
21:07:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:08:01 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
21:08:01 INFO  : Context for 'APU' is selected.
21:08:01 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
21:08:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:01 INFO  : Context for 'APU' is selected.
21:08:02 INFO  : 'ps7_init' command is executed.
21:08:02 INFO  : 'ps7_post_config' command is executed.
21:08:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:02 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:02 INFO  : Memory regions updated for context APU
21:08:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:02 INFO  : 'con' command is executed.
21:08:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:08:02 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:37:53 INFO  : Disconnected from the channel tcfchan#4.
13:00:36 INFO  : Registering command handlers for SDK TCF services
13:00:36 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
13:00:38 INFO  : XSCT server has started successfully.
13:00:39 INFO  : Successfully done setting XSCT server connection channel  
13:00:39 INFO  : Successfully done setting SDK workspace  
13:00:39 INFO  : Processing command line option -hwspec D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
13:00:39 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_1.
13:00:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658206466306,  Project:1658149625791
13:00:42 INFO  : The hardware specification for project 'sys_bd_design_wrapper_hw_platform_1' is different from D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
13:00:42 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
13:00:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:00:44 INFO  : Clearing existing target manager status.
13:00:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:00:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:02:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:02:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:02:31 INFO  : 'jtag frequency' command is executed.
13:02:31 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:31 INFO  : Context for 'APU' is selected.
13:02:32 INFO  : System reset is completed.
13:02:35 INFO  : 'after 3000' command is executed.
13:02:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:02:38 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:02:38 INFO  : Context for 'APU' is selected.
13:02:38 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:02:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:38 INFO  : Context for 'APU' is selected.
13:02:38 INFO  : 'ps7_init' command is executed.
13:02:38 INFO  : 'ps7_post_config' command is executed.
13:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:39 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:39 INFO  : Memory regions updated for context APU
13:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:39 INFO  : 'con' command is executed.
13:02:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:02:39 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:18:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658211518905,  Project:1658206466306
14:18:53 INFO  : Project sys_bd_design_wrapper_hw_platform_1's source hardware specification located at D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:19:00 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
14:19:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:19:02 INFO  : Clearing existing target manager status.
14:19:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:19:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:19:23 INFO  : Disconnected from the channel tcfchan#1.
14:19:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:19:24 INFO  : 'jtag frequency' command is executed.
14:19:24 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:24 INFO  : Context for 'APU' is selected.
14:19:24 INFO  : System reset is completed.
14:19:27 INFO  : 'after 3000' command is executed.
14:19:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:19:30 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:19:30 INFO  : Context for 'APU' is selected.
14:19:32 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:19:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:32 INFO  : Context for 'APU' is selected.
14:19:32 INFO  : 'ps7_init' command is executed.
14:19:32 INFO  : 'ps7_post_config' command is executed.
14:19:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:32 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:32 INFO  : Memory regions updated for context APU
14:19:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:32 INFO  : 'con' command is executed.
14:19:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:19:32 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:33:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658212387652,  Project:1658211518905
14:33:24 INFO  : Project sys_bd_design_wrapper_hw_platform_1's source hardware specification located at D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:33:29 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
14:33:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:33:32 INFO  : Clearing existing target manager status.
14:33:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:33:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:33:53 INFO  : Disconnected from the channel tcfchan#2.
14:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:33:54 INFO  : 'jtag frequency' command is executed.
14:33:54 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:54 INFO  : Context for 'APU' is selected.
14:33:54 INFO  : System reset is completed.
14:33:57 INFO  : 'after 3000' command is executed.
14:33:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:34:01 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:34:01 INFO  : Context for 'APU' is selected.
14:34:01 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:34:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:01 INFO  : Context for 'APU' is selected.
14:34:01 INFO  : 'ps7_init' command is executed.
14:34:01 INFO  : 'ps7_post_config' command is executed.
14:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:02 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:02 INFO  : Memory regions updated for context APU
14:34:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:02 INFO  : 'con' command is executed.
14:34:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:34:02 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:54:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658213651967,  Project:1658212387652
14:54:29 INFO  : Project sys_bd_design_wrapper_hw_platform_1's source hardware specification located at D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:54:45 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
14:54:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:54:47 INFO  : Clearing existing target manager status.
14:54:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:54:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:55:04 INFO  : Disconnected from the channel tcfchan#3.
14:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:55:05 INFO  : 'jtag frequency' command is executed.
14:55:05 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:06 INFO  : Context for 'APU' is selected.
14:55:06 INFO  : System reset is completed.
14:55:09 INFO  : 'after 3000' command is executed.
14:55:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:55:12 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:55:12 INFO  : Context for 'APU' is selected.
14:55:12 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:55:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:12 INFO  : Context for 'APU' is selected.
14:55:12 INFO  : 'ps7_init' command is executed.
14:55:12 INFO  : 'ps7_post_config' command is executed.
14:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:13 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:13 INFO  : Memory regions updated for context APU
14:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:13 INFO  : 'con' command is executed.
14:55:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:55:13 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:57:13 INFO  : Disconnected from the channel tcfchan#4.
14:57:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:57:14 INFO  : 'jtag frequency' command is executed.
14:57:14 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:14 INFO  : Context for 'APU' is selected.
14:57:14 INFO  : System reset is completed.
14:57:17 INFO  : 'after 3000' command is executed.
14:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:57:21 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:57:21 INFO  : Context for 'APU' is selected.
14:57:21 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:57:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:21 INFO  : Context for 'APU' is selected.
14:57:21 INFO  : 'ps7_init' command is executed.
14:57:21 INFO  : 'ps7_post_config' command is executed.
14:57:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:21 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:21 INFO  : Memory regions updated for context APU
14:57:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:21 INFO  : 'con' command is executed.
14:57:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:57:21 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:33:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658215898529,  Project:1658213651967
15:33:01 INFO  : Project sys_bd_design_wrapper_hw_platform_1's source hardware specification located at D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:33:02 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
15:33:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:33:04 INFO  : Clearing existing target manager status.
15:33:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:33:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:33:22 INFO  : Disconnected from the channel tcfchan#5.
15:33:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:33:23 INFO  : 'jtag frequency' command is executed.
15:33:23 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:23 INFO  : Context for 'APU' is selected.
15:33:23 INFO  : System reset is completed.
15:33:26 INFO  : 'after 3000' command is executed.
15:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:33:29 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:33:29 INFO  : Context for 'APU' is selected.
15:33:29 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:33:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:29 INFO  : Context for 'APU' is selected.
15:33:30 INFO  : 'ps7_init' command is executed.
15:33:30 INFO  : 'ps7_post_config' command is executed.
15:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:30 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:30 INFO  : Memory regions updated for context APU
15:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:30 INFO  : 'con' command is executed.
15:33:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:33:30 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:44:45 INFO  : Disconnected from the channel tcfchan#6.
15:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:44:47 INFO  : 'jtag frequency' command is executed.
15:44:47 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:47 INFO  : Context for 'APU' is selected.
15:44:47 INFO  : System reset is completed.
15:44:50 INFO  : 'after 3000' command is executed.
15:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:44:53 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:44:53 INFO  : Context for 'APU' is selected.
15:44:53 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:44:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:53 INFO  : Context for 'APU' is selected.
15:44:54 INFO  : 'ps7_init' command is executed.
15:44:54 INFO  : 'ps7_post_config' command is executed.
15:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:54 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:54 INFO  : Memory regions updated for context APU
15:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:54 INFO  : 'con' command is executed.
15:44:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:44:54 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
16:08:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658218004899,  Project:1658215898529
16:08:38 INFO  : Project sys_bd_design_wrapper_hw_platform_1's source hardware specification located at D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:08:48 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
16:08:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:08:50 INFO  : Clearing existing target manager status.
16:08:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:08:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:09:16 INFO  : Disconnected from the channel tcfchan#7.
16:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:09:17 INFO  : 'jtag frequency' command is executed.
16:09:17 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:17 INFO  : Context for 'APU' is selected.
16:09:17 INFO  : System reset is completed.
16:09:20 INFO  : 'after 3000' command is executed.
16:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:09:23 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
16:09:23 INFO  : Context for 'APU' is selected.
16:09:23 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
16:09:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:23 INFO  : Context for 'APU' is selected.
16:09:24 INFO  : 'ps7_init' command is executed.
16:09:24 INFO  : 'ps7_post_config' command is executed.
16:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:24 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:24 INFO  : Memory regions updated for context APU
16:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:24 INFO  : 'con' command is executed.
16:09:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:09:24 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
16:11:25 INFO  : Disconnected from the channel tcfchan#8.
16:11:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:11:26 INFO  : 'jtag frequency' command is executed.
16:11:26 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:26 INFO  : Context for 'APU' is selected.
16:11:26 INFO  : System reset is completed.
16:11:29 INFO  : 'after 3000' command is executed.
16:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:11:33 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
16:11:33 INFO  : Context for 'APU' is selected.
16:11:33 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
16:11:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:33 INFO  : Context for 'APU' is selected.
16:11:33 INFO  : 'ps7_init' command is executed.
16:11:33 INFO  : 'ps7_post_config' command is executed.
16:11:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:33 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:33 INFO  : Memory regions updated for context APU
16:11:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:34 INFO  : 'con' command is executed.
16:11:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:11:34 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
17:48:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658221804756,  Project:1658218004899
17:48:59 INFO  : Project sys_bd_design_wrapper_hw_platform_1's source hardware specification located at D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:49:00 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
17:49:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:49:02 INFO  : Clearing existing target manager status.
17:49:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:49:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:49:22 INFO  : Disconnected from the channel tcfchan#9.
17:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:49:24 INFO  : 'jtag frequency' command is executed.
17:49:24 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:24 INFO  : Context for 'APU' is selected.
17:49:24 INFO  : System reset is completed.
17:49:27 INFO  : 'after 3000' command is executed.
17:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:49:30 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
17:49:30 INFO  : Context for 'APU' is selected.
17:49:30 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
17:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:30 INFO  : Context for 'APU' is selected.
17:49:31 INFO  : 'ps7_init' command is executed.
17:49:31 INFO  : 'ps7_post_config' command is executed.
17:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:31 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:31 INFO  : Memory regions updated for context APU
17:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:31 INFO  : 'con' command is executed.
17:49:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:49:31 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
18:45:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658227233631,  Project:1658221804756
18:45:55 INFO  : Project sys_bd_design_wrapper_hw_platform_1's source hardware specification located at D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:46:17 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
18:46:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:46:19 INFO  : Clearing existing target manager status.
18:46:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:46:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:46:43 INFO  : Disconnected from the channel tcfchan#10.
18:46:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:46:44 INFO  : 'jtag frequency' command is executed.
18:46:44 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:44 INFO  : Context for 'APU' is selected.
18:46:44 INFO  : System reset is completed.
18:46:47 INFO  : 'after 3000' command is executed.
18:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:46:51 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
18:46:51 INFO  : Context for 'APU' is selected.
18:46:51 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
18:46:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:51 INFO  : Context for 'APU' is selected.
18:46:51 INFO  : 'ps7_init' command is executed.
18:46:51 INFO  : 'ps7_post_config' command is executed.
18:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:51 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:52 INFO  : Memory regions updated for context APU
18:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:52 INFO  : 'con' command is executed.
18:46:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:46:52 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
19:06:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658228803119,  Project:1658227233631
19:06:56 INFO  : Project sys_bd_design_wrapper_hw_platform_1's source hardware specification located at D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:06:59 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
19:07:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:07:01 INFO  : Clearing existing target manager status.
19:07:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:07:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:07:16 INFO  : Disconnected from the channel tcfchan#11.
19:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:07:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:07:33 INFO  : 'jtag frequency' command is executed.
19:07:33 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:33 INFO  : Context for 'APU' is selected.
19:07:33 INFO  : System reset is completed.
19:07:36 INFO  : 'after 3000' command is executed.
19:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:07:40 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
19:07:40 INFO  : Context for 'APU' is selected.
19:07:40 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
19:07:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:40 INFO  : Context for 'APU' is selected.
19:07:40 INFO  : 'ps7_init' command is executed.
19:07:40 INFO  : 'ps7_post_config' command is executed.
19:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:40 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:41 INFO  : Memory regions updated for context APU
19:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:41 INFO  : 'con' command is executed.
19:07:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:07:41 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
19:28:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658230100678,  Project:1658228803119
19:28:34 INFO  : Project sys_bd_design_wrapper_hw_platform_1's source hardware specification located at D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:28:40 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
19:28:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:28:42 INFO  : Clearing existing target manager status.
19:28:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:28:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:29:01 INFO  : Disconnected from the channel tcfchan#12.
19:29:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:29:02 INFO  : 'jtag frequency' command is executed.
19:29:02 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:02 INFO  : Context for 'APU' is selected.
19:29:02 INFO  : System reset is completed.
19:29:05 INFO  : 'after 3000' command is executed.
19:29:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:29:08 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
19:29:08 INFO  : Context for 'APU' is selected.
19:29:08 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
19:29:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:08 INFO  : Context for 'APU' is selected.
19:29:09 INFO  : 'ps7_init' command is executed.
19:29:09 INFO  : 'ps7_post_config' command is executed.
19:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:09 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:09 INFO  : Memory regions updated for context APU
19:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:09 INFO  : 'con' command is executed.
19:29:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:29:09 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
19:36:39 INFO  : Disconnected from the channel tcfchan#13.
19:36:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:36:40 INFO  : 'jtag frequency' command is executed.
19:36:40 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:40 INFO  : Context for 'APU' is selected.
19:36:40 INFO  : System reset is completed.
19:36:43 INFO  : 'after 3000' command is executed.
19:36:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:36:47 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
19:36:47 INFO  : Context for 'APU' is selected.
19:36:47 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
19:36:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:47 INFO  : Context for 'APU' is selected.
19:36:47 INFO  : 'ps7_init' command is executed.
19:36:47 INFO  : 'ps7_post_config' command is executed.
19:36:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:48 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:48 INFO  : Memory regions updated for context APU
19:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:48 INFO  : 'con' command is executed.
19:36:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:36:48 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
19:57:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1658231726721,  Project:1658230100678
19:57:20 INFO  : Project sys_bd_design_wrapper_hw_platform_1's source hardware specification located at D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:57:27 INFO  : Copied contents of D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
19:57:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:57:29 INFO  : Clearing existing target manager status.
19:57:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:57:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:57:39 INFO  : Disconnected from the channel tcfchan#14.
19:57:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:57:40 INFO  : 'jtag frequency' command is executed.
19:57:40 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:40 INFO  : Context for 'APU' is selected.
19:57:40 INFO  : System reset is completed.
19:57:43 INFO  : 'after 3000' command is executed.
19:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:57:47 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
19:57:47 INFO  : Context for 'APU' is selected.
19:57:47 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
19:57:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:47 INFO  : Context for 'APU' is selected.
19:57:47 INFO  : 'ps7_init' command is executed.
19:57:47 INFO  : 'ps7_post_config' command is executed.
19:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:48 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:48 INFO  : Memory regions updated for context APU
19:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:48 INFO  : 'con' command is executed.
19:57:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:57:48 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
19:59:59 INFO  : Disconnected from the channel tcfchan#15.
15:47:28 INFO  : Registering command handlers for SDK TCF services
15:47:29 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
15:47:31 INFO  : XSCT server has started successfully.
15:47:31 INFO  : Successfully done setting XSCT server connection channel  
15:47:31 INFO  : Successfully done setting SDK workspace  
15:47:31 INFO  : Processing command line option -hwspec D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
15:47:31 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_1.
15:53:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:53:08 INFO  : 'jtag frequency' command is executed.
15:53:08 INFO  : Sourcing of 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:08 INFO  : Context for 'APU' is selected.
15:53:08 INFO  : System reset is completed.
15:53:11 INFO  : 'after 3000' command is executed.
15:53:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:53:14 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:53:15 INFO  : Context for 'APU' is selected.
15:53:15 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:53:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:15 INFO  : Context for 'APU' is selected.
15:53:15 INFO  : 'ps7_init' command is executed.
15:53:15 INFO  : 'ps7_post_config' command is executed.
15:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:15 INFO  : The application 'D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/FPGA_JJW/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:15 INFO  : Memory regions updated for context APU
15:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:15 INFO  : 'con' command is executed.
15:53:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:53:15 INFO  : Launch script is exported to file 'D:\xzh\FPGA\FPGA_JJW\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:55:56 INFO  : Disconnected from the channel tcfchan#1.
17:14:13 INFO  : Registering command handlers for SDK TCF services
17:14:14 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA_JJW\FPGA_JJW_50M\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
17:14:16 INFO  : XSCT server has started successfully.
17:14:16 INFO  : Successfully done setting XSCT server connection channel  
17:14:16 INFO  : Successfully done setting SDK workspace  
17:14:16 INFO  : Processing command line option -hwspec D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
17:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:14:37 INFO  : 'jtag frequency' command is executed.
17:14:37 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:37 INFO  : Context for 'APU' is selected.
17:14:37 INFO  : System reset is completed.
17:14:40 INFO  : 'after 3000' command is executed.
17:14:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:14:43 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
17:14:43 INFO  : Context for 'APU' is selected.
17:14:43 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
17:14:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:44 INFO  : Context for 'APU' is selected.
17:14:44 INFO  : 'ps7_init' command is executed.
17:14:44 INFO  : 'ps7_post_config' command is executed.
17:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:44 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:44 INFO  : Memory regions updated for context APU
17:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:44 INFO  : 'con' command is executed.
17:14:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:14:44 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW_50M\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
17:27:10 INFO  : Disconnected from the channel tcfchan#1.
18:45:56 INFO  : Registering command handlers for SDK TCF services
18:45:57 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA_JJW\FPGA_JJW_50M\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
18:45:59 INFO  : XSCT server has started successfully.
18:45:59 INFO  : Successfully done setting XSCT server connection channel  
18:45:59 INFO  : Successfully done setting SDK workspace  
18:45:59 INFO  : Processing command line option -hwspec D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
18:45:59 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_2.
18:47:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:47:53 INFO  : 'jtag frequency' command is executed.
18:47:53 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:53 INFO  : Context for 'APU' is selected.
18:47:53 INFO  : System reset is completed.
18:47:56 INFO  : 'after 3000' command is executed.
18:47:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:47:59 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
18:47:59 INFO  : Context for 'APU' is selected.
18:47:59 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
18:47:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:59 INFO  : Context for 'APU' is selected.
18:48:00 INFO  : 'ps7_init' command is executed.
18:48:00 INFO  : 'ps7_post_config' command is executed.
18:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:00 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:00 INFO  : Memory regions updated for context APU
18:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:00 INFO  : 'con' command is executed.
18:48:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:48:00 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW_50M\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
18:52:09 INFO  : Disconnected from the channel tcfchan#1.
21:04:11 INFO  : Registering command handlers for SDK TCF services
21:04:12 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA_JJW\FPGA_JJW_50M\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
21:04:14 INFO  : XSCT server has started successfully.
21:04:14 INFO  : Successfully done setting XSCT server connection channel  
21:04:14 INFO  : Successfully done setting SDK workspace  
21:04:14 INFO  : Processing command line option -hwspec D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
21:04:14 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_2.
21:05:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:05:26 INFO  : 'jtag frequency' command is executed.
21:05:26 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:26 INFO  : Context for 'APU' is selected.
21:05:27 INFO  : System reset is completed.
21:05:30 INFO  : 'after 3000' command is executed.
21:05:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:05:33 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
21:05:33 INFO  : Context for 'APU' is selected.
21:05:33 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
21:05:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:33 INFO  : Context for 'APU' is selected.
21:05:33 INFO  : 'ps7_init' command is executed.
21:05:33 INFO  : 'ps7_post_config' command is executed.
21:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:34 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:34 INFO  : Memory regions updated for context APU
21:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:34 INFO  : 'con' command is executed.
21:05:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:05:34 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW_50M\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:06:13 INFO  : Disconnected from the channel tcfchan#1.
21:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:06:14 INFO  : 'jtag frequency' command is executed.
21:06:14 INFO  : Sourcing of 'D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:14 INFO  : Context for 'APU' is selected.
21:06:14 INFO  : System reset is completed.
21:06:17 INFO  : 'after 3000' command is executed.
21:06:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:06:20 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
21:06:20 INFO  : Context for 'APU' is selected.
21:06:21 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
21:06:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:21 INFO  : Context for 'APU' is selected.
21:06:22 INFO  : 'ps7_init' command is executed.
21:06:22 INFO  : 'ps7_post_config' command is executed.
21:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:22 INFO  : The application 'D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA_JJW/FPGA_JJW_50M/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:22 INFO  : Memory regions updated for context APU
21:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:22 INFO  : 'con' command is executed.
21:06:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:06:22 INFO  : Launch script is exported to file 'D:\xzh\FPGA_JJW\FPGA_JJW_50M\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:18:12 INFO  : Disconnected from the channel tcfchan#2.
13:41:26 INFO  : Registering command handlers for SDK TCF services
13:41:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
13:41:29 INFO  : XSCT server has started successfully.
13:41:29 INFO  : Successfully done setting XSCT server connection channel  
13:41:29 INFO  : Successfully done setting SDK workspace  
13:41:29 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
13:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:47:36 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:47:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:47:46 INFO  : 'jtag frequency' command is executed.
13:47:46 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:47:46 INFO  : Context for 'APU' is selected.
13:47:46 INFO  : System reset is completed.
13:47:49 INFO  : 'after 3000' command is executed.
13:47:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:47:52 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:47:52 INFO  : Context for 'APU' is selected.
13:47:52 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:47:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:52 INFO  : Context for 'APU' is selected.
13:47:53 INFO  : 'ps7_init' command is executed.
13:47:53 INFO  : 'ps7_post_config' command is executed.
13:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:53 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:53 INFO  : Memory regions updated for context APU
13:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:53 INFO  : 'con' command is executed.
13:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:47:53 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
16:24:52 INFO  : Disconnected from the channel tcfchan#1.
16:24:59 INFO  : Registering command handlers for SDK TCF services
16:25:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
16:25:02 INFO  : XSCT server has started successfully.
16:25:02 INFO  : Successfully done setting XSCT server connection channel  
16:25:02 INFO  : Successfully done setting SDK workspace  
16:25:02 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
16:26:05 INFO  : Registering command handlers for SDK TCF services
16:26:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
16:26:08 INFO  : XSCT server has started successfully.
16:26:08 INFO  : Successfully done setting XSCT server connection channel  
16:26:08 INFO  : Successfully done setting SDK workspace  
16:26:08 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
16:27:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:27:05 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
16:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:27:13 INFO  : 'jtag frequency' command is executed.
16:27:13 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:13 INFO  : Context for 'APU' is selected.
16:27:14 INFO  : System reset is completed.
16:27:17 INFO  : 'after 3000' command is executed.
16:27:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:27:20 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
16:27:20 INFO  : Context for 'APU' is selected.
16:27:20 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
16:27:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:20 INFO  : Context for 'APU' is selected.
16:27:20 INFO  : 'ps7_init' command is executed.
16:27:20 INFO  : 'ps7_post_config' command is executed.
16:27:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:21 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:21 INFO  : Memory regions updated for context APU
16:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:21 INFO  : 'con' command is executed.
16:27:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:27:21 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
16:52:51 INFO  : Disconnected from the channel tcfchan#1.
16:53:07 INFO  : Registering command handlers for SDK TCF services
16:53:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
16:53:10 INFO  : XSCT server has started successfully.
16:53:10 INFO  : Successfully done setting XSCT server connection channel  
16:53:10 INFO  : Successfully done setting SDK workspace  
16:53:10 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
16:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:54:18 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
16:54:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:54:25 INFO  : 'jtag frequency' command is executed.
16:54:25 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:25 INFO  : Context for 'APU' is selected.
16:54:26 INFO  : System reset is completed.
16:54:29 INFO  : 'after 3000' command is executed.
16:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:54:32 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
16:54:32 INFO  : Context for 'APU' is selected.
16:54:32 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
16:54:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:32 INFO  : Context for 'APU' is selected.
16:54:32 INFO  : 'ps7_init' command is executed.
16:54:32 INFO  : 'ps7_post_config' command is executed.
16:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:33 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:33 INFO  : Memory regions updated for context APU
16:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:33 INFO  : 'con' command is executed.
16:54:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:54:33 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
17:08:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:08:59 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
17:09:16 INFO  : Disconnected from the channel tcfchan#1.
17:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:09:18 INFO  : 'jtag frequency' command is executed.
17:09:18 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:18 INFO  : Context for 'APU' is selected.
17:09:18 INFO  : System reset is completed.
17:09:21 INFO  : 'after 3000' command is executed.
17:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:09:24 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
17:09:24 INFO  : Context for 'APU' is selected.
17:09:26 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
17:09:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:26 INFO  : Context for 'APU' is selected.
17:09:26 INFO  : 'ps7_init' command is executed.
17:09:26 INFO  : 'ps7_post_config' command is executed.
17:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:27 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:27 INFO  : Memory regions updated for context APU
17:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:27 INFO  : 'con' command is executed.
17:09:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:09:27 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
18:22:47 INFO  : Disconnected from the channel tcfchan#2.
18:22:58 INFO  : Registering command handlers for SDK TCF services
18:22:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
18:23:01 INFO  : XSCT server has started successfully.
18:23:01 INFO  : Successfully done setting XSCT server connection channel  
18:23:01 INFO  : Successfully done setting SDK workspace  
18:23:01 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
20:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:08:00 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:08:35 INFO  : 'jtag frequency' command is executed.
20:08:35 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:35 INFO  : Context for 'APU' is selected.
20:08:35 INFO  : System reset is completed.
20:08:38 INFO  : 'after 3000' command is executed.
20:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:08:42 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:08:42 INFO  : Context for 'APU' is selected.
20:08:42 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:08:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:42 INFO  : Context for 'APU' is selected.
20:08:42 INFO  : 'ps7_init' command is executed.
20:08:42 INFO  : 'ps7_post_config' command is executed.
20:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:43 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:43 INFO  : Memory regions updated for context APU
20:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:43 INFO  : 'con' command is executed.
20:08:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:08:43 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:12:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:12:14 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:12:26 INFO  : Disconnected from the channel tcfchan#1.
20:12:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:12:27 INFO  : 'jtag frequency' command is executed.
20:12:27 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:12:27 INFO  : Context for 'APU' is selected.
20:12:27 INFO  : System reset is completed.
20:12:30 INFO  : 'after 3000' command is executed.
20:12:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:12:34 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:12:34 INFO  : Context for 'APU' is selected.
20:12:35 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:12:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:35 INFO  : Context for 'APU' is selected.
20:12:35 INFO  : 'ps7_init' command is executed.
20:12:35 INFO  : 'ps7_post_config' command is executed.
20:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:36 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:36 INFO  : Memory regions updated for context APU
20:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:36 INFO  : 'con' command is executed.
20:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:12:36 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:19:27 INFO  : Disconnected from the channel tcfchan#2.
12:59:52 INFO  : Registering command handlers for SDK TCF services
12:59:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
12:59:55 INFO  : XSCT server has started successfully.
12:59:55 INFO  : Successfully done setting XSCT server connection channel  
12:59:55 INFO  : Successfully done setting SDK workspace  
12:59:55 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
12:59:55 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
13:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:01:52 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:01:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:01:57 INFO  : 'jtag frequency' command is executed.
13:01:57 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:57 INFO  : Context for 'APU' is selected.
13:01:57 INFO  : System reset is completed.
13:02:00 INFO  : 'after 3000' command is executed.
13:02:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:02:04 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:02:04 INFO  : Context for 'APU' is selected.
13:02:04 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:02:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:04 INFO  : Context for 'APU' is selected.
13:02:04 INFO  : 'ps7_init' command is executed.
13:02:04 INFO  : 'ps7_post_config' command is executed.
13:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:05 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:05 INFO  : Memory regions updated for context APU
13:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:05 INFO  : 'con' command is executed.
13:02:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:02:05 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:04:53 INFO  : Disconnected from the channel tcfchan#1.
13:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:04:55 INFO  : 'jtag frequency' command is executed.
13:04:55 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:04:55 INFO  : Context for 'APU' is selected.
13:04:55 INFO  : System reset is completed.
13:04:58 INFO  : 'after 3000' command is executed.
13:04:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:05:01 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:05:01 INFO  : Context for 'APU' is selected.
13:05:02 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:05:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:02 INFO  : Context for 'APU' is selected.
13:05:03 INFO  : 'ps7_init' command is executed.
13:05:03 INFO  : 'ps7_post_config' command is executed.
13:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:03 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:03 INFO  : Memory regions updated for context APU
13:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:03 INFO  : 'con' command is executed.
13:05:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:05:03 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:10:57 INFO  : Disconnected from the channel tcfchan#2.
13:19:39 INFO  : Registering command handlers for SDK TCF services
13:19:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
13:19:41 INFO  : XSCT server has started successfully.
13:19:42 INFO  : Successfully done setting XSCT server connection channel  
13:19:42 INFO  : Successfully done setting SDK workspace  
13:19:42 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
13:20:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:20:16 INFO  : 'jtag frequency' command is executed.
13:20:16 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:16 INFO  : Context for 'APU' is selected.
13:20:16 INFO  : System reset is completed.
13:20:19 INFO  : 'after 3000' command is executed.
13:20:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:20:23 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:20:23 INFO  : Context for 'APU' is selected.
13:20:23 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:20:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:23 INFO  : Context for 'APU' is selected.
13:20:23 INFO  : 'ps7_init' command is executed.
13:20:23 INFO  : 'ps7_post_config' command is executed.
13:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:23 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:24 INFO  : Memory regions updated for context APU
13:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:24 INFO  : 'con' command is executed.
13:20:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:20:24 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:28:12 INFO  : Disconnected from the channel tcfchan#1.
13:49:03 INFO  : Registering command handlers for SDK TCF services
13:49:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
13:49:05 INFO  : XSCT server has started successfully.
13:49:05 INFO  : Successfully done setting XSCT server connection channel  
13:49:05 INFO  : Successfully done setting SDK workspace  
13:49:05 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
13:49:05 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
13:53:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:53:59 INFO  : 'jtag frequency' command is executed.
13:53:59 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:59 INFO  : Context for 'APU' is selected.
13:53:59 INFO  : System reset is completed.
13:54:02 INFO  : 'after 3000' command is executed.
13:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:54:05 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:54:05 INFO  : Context for 'APU' is selected.
13:54:05 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:05 INFO  : Context for 'APU' is selected.
13:54:06 INFO  : 'ps7_init' command is executed.
13:54:06 INFO  : 'ps7_post_config' command is executed.
13:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:06 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:06 INFO  : Memory regions updated for context APU
13:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:06 INFO  : 'con' command is executed.
13:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:54:06 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:56:03 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:56:10 INFO  : Disconnected from the channel tcfchan#1.
13:56:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:56:11 INFO  : 'jtag frequency' command is executed.
13:56:11 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:11 INFO  : Context for 'APU' is selected.
13:56:11 INFO  : System reset is completed.
13:56:14 INFO  : 'after 3000' command is executed.
13:56:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:56:18 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:56:18 INFO  : Context for 'APU' is selected.
13:56:19 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:56:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:19 INFO  : Context for 'APU' is selected.
13:56:19 INFO  : 'ps7_init' command is executed.
13:56:19 INFO  : 'ps7_post_config' command is executed.
13:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:20 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:20 INFO  : Memory regions updated for context APU
13:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:20 INFO  : 'con' command is executed.
13:56:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:56:20 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:06:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659420363164,  Project:1659346517592
14:06:18 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:06:20 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
14:06:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:06:24 INFO  : 
14:06:25 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
14:06:25 INFO  : Clearing existing target manager status.
14:06:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:06:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:07:18 INFO  : Refreshed build settings on project axi_ddr_rw
14:07:37 INFO  : Refreshed build settings on project axi_ddr_rw
14:08:21 INFO  : Disconnected from the channel tcfchan#2.
14:08:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:08:22 INFO  : 'jtag frequency' command is executed.
14:08:22 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:22 INFO  : Context for 'APU' is selected.
14:08:22 INFO  : System reset is completed.
14:08:25 INFO  : 'after 3000' command is executed.
14:08:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:08:29 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:08:29 INFO  : Context for 'APU' is selected.
14:08:29 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:08:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:29 INFO  : Context for 'APU' is selected.
14:08:29 INFO  : 'ps7_init' command is executed.
14:08:29 INFO  : 'ps7_post_config' command is executed.
14:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:29 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:29 INFO  : Memory regions updated for context APU
14:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:29 INFO  : 'con' command is executed.
14:08:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:08:29 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:18:51 INFO  : Disconnected from the channel tcfchan#3.
14:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:18:52 INFO  : 'jtag frequency' command is executed.
14:18:52 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:52 INFO  : Context for 'APU' is selected.
14:18:53 INFO  : System reset is completed.
14:18:56 INFO  : 'after 3000' command is executed.
14:18:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:18:59 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:18:59 INFO  : Context for 'APU' is selected.
14:19:00 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:19:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:00 INFO  : Context for 'APU' is selected.
14:19:00 INFO  : 'ps7_init' command is executed.
14:19:00 INFO  : 'ps7_post_config' command is executed.
14:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:01 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:01 INFO  : Memory regions updated for context APU
14:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:01 INFO  : 'con' command is executed.
14:19:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:19:01 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:20:12 INFO  : Disconnected from the channel tcfchan#4.
14:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:20:13 INFO  : 'jtag frequency' command is executed.
14:20:13 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:13 INFO  : Context for 'APU' is selected.
14:20:13 INFO  : System reset is completed.
14:20:16 INFO  : 'after 3000' command is executed.
14:20:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:20:20 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:20:20 INFO  : Context for 'APU' is selected.
14:20:20 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:20:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:20 INFO  : Context for 'APU' is selected.
14:20:20 INFO  : 'ps7_init' command is executed.
14:20:20 INFO  : 'ps7_post_config' command is executed.
14:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:21 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:21 INFO  : Memory regions updated for context APU
14:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:21 INFO  : 'con' command is executed.
14:20:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:20:21 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:21:18 INFO  : Disconnected from the channel tcfchan#5.
14:21:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:21:19 INFO  : 'jtag frequency' command is executed.
14:21:19 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:19 INFO  : Context for 'APU' is selected.
14:21:19 INFO  : System reset is completed.
14:21:22 INFO  : 'after 3000' command is executed.
14:21:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:21:25 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:21:25 INFO  : Context for 'APU' is selected.
14:21:25 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:21:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:25 INFO  : Context for 'APU' is selected.
14:21:26 INFO  : 'ps7_init' command is executed.
14:21:26 INFO  : 'ps7_post_config' command is executed.
14:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:26 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:26 INFO  : Memory regions updated for context APU
14:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:26 INFO  : 'con' command is executed.
14:21:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:21:26 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:29:41 INFO  : Disconnected from the channel tcfchan#6.
14:29:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:29:42 INFO  : 'jtag frequency' command is executed.
14:29:42 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:42 INFO  : Context for 'APU' is selected.
14:29:42 INFO  : System reset is completed.
14:29:45 INFO  : 'after 3000' command is executed.
14:29:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:29:49 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:29:49 INFO  : Context for 'APU' is selected.
14:29:49 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:29:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:49 INFO  : Context for 'APU' is selected.
14:29:49 INFO  : 'ps7_init' command is executed.
14:29:49 INFO  : 'ps7_post_config' command is executed.
14:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:49 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:49 INFO  : Memory regions updated for context APU
14:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:50 INFO  : 'con' command is executed.
14:29:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:29:50 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:30:57 INFO  : Disconnected from the channel tcfchan#7.
14:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:30:58 INFO  : 'jtag frequency' command is executed.
14:30:58 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:58 INFO  : Context for 'APU' is selected.
14:30:59 INFO  : System reset is completed.
14:31:02 INFO  : 'after 3000' command is executed.
14:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:31:05 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:31:05 INFO  : Context for 'APU' is selected.
14:31:05 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:31:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:05 INFO  : Context for 'APU' is selected.
14:31:05 INFO  : 'ps7_init' command is executed.
14:31:05 INFO  : 'ps7_post_config' command is executed.
14:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:06 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:06 INFO  : Memory regions updated for context APU
14:31:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:06 INFO  : 'con' command is executed.
14:31:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:31:06 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:50:52 INFO  : Disconnected from the channel tcfchan#8.
14:50:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:50:53 INFO  : 'jtag frequency' command is executed.
14:50:53 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:53 INFO  : Context for 'APU' is selected.
14:50:53 INFO  : System reset is completed.
14:50:56 INFO  : 'after 3000' command is executed.
14:50:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:51:00 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:51:00 INFO  : Context for 'APU' is selected.
14:51:00 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:51:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:00 INFO  : Context for 'APU' is selected.
14:51:00 INFO  : 'ps7_init' command is executed.
14:51:00 INFO  : 'ps7_post_config' command is executed.
14:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:00 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:00 INFO  : Memory regions updated for context APU
14:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:01 INFO  : 'con' command is executed.
14:51:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:51:01 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:56:45 INFO  : Disconnected from the channel tcfchan#9.
14:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:56:46 INFO  : 'jtag frequency' command is executed.
14:56:46 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:46 INFO  : Context for 'APU' is selected.
14:56:46 INFO  : System reset is completed.
14:56:49 INFO  : 'after 3000' command is executed.
14:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:56:53 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:56:53 INFO  : Context for 'APU' is selected.
14:56:53 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:56:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:53 INFO  : Context for 'APU' is selected.
14:56:53 INFO  : 'ps7_init' command is executed.
14:56:53 INFO  : 'ps7_post_config' command is executed.
14:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:54 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:54 INFO  : Memory regions updated for context APU
14:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:54 INFO  : 'con' command is executed.
14:56:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:56:54 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:09:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659424110135,  Project:1659420363164
15:09:07 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:09:15 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
15:09:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:09:19 INFO  : 
15:09:20 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
15:09:20 INFO  : Clearing existing target manager status.
15:09:20 INFO  : Closing and re-opening the MSS file of ther project axi_ddr_rw_bsp
15:09:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:09:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:09:33 INFO  : Disconnected from the channel tcfchan#10.
15:09:49 INFO  : Registering command handlers for SDK TCF services
15:09:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
15:09:52 INFO  : XSCT server has started successfully.
15:09:52 INFO  : Successfully done setting XSCT server connection channel  
15:09:52 INFO  : Successfully done setting SDK workspace  
15:09:52 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
15:09:52 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
15:11:00 INFO  : Refreshed build settings on project axi_ddr_rw
15:11:12 ERROR : Failed to closesw "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw_bsp/system.mss'.
Design is not opened in the current session.


15:12:12 INFO  : Registering command handlers for SDK TCF services
15:12:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
15:12:15 INFO  : XSCT server has started successfully.
15:12:15 INFO  : Successfully done setting XSCT server connection channel  
15:12:15 INFO  : Successfully done setting SDK workspace  
15:12:15 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
15:12:15 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
15:12:33 INFO  : Refreshed build settings on project axi_ddr_rw
15:12:47 INFO  : Refreshed build settings on project axi_ddr_rw
15:13:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:13:45 INFO  : 'jtag frequency' command is executed.
15:13:45 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:45 INFO  : Context for 'APU' is selected.
15:13:45 INFO  : System reset is completed.
15:13:48 INFO  : 'after 3000' command is executed.
15:13:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:13:51 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:13:52 INFO  : Context for 'APU' is selected.
15:13:52 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:13:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:52 INFO  : Context for 'APU' is selected.
15:13:52 INFO  : 'ps7_init' command is executed.
15:13:52 INFO  : 'ps7_post_config' command is executed.
15:13:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:52 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:52 INFO  : Memory regions updated for context APU
15:13:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:52 INFO  : 'con' command is executed.
15:13:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:13:52 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:14:21 INFO  : Disconnected from the channel tcfchan#1.
15:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:14:23 INFO  : 'jtag frequency' command is executed.
15:14:23 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:23 INFO  : Context for 'APU' is selected.
15:14:23 INFO  : System reset is completed.
15:14:26 INFO  : 'after 3000' command is executed.
15:14:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:14:29 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:14:29 INFO  : Context for 'APU' is selected.
15:14:30 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:14:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:30 INFO  : Context for 'APU' is selected.
15:14:30 INFO  : 'ps7_init' command is executed.
15:14:30 INFO  : 'ps7_post_config' command is executed.
15:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:31 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:31 INFO  : Memory regions updated for context APU
15:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:31 INFO  : 'con' command is executed.
15:14:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:14:31 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:15:26 INFO  : Disconnected from the channel tcfchan#2.
15:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:15:27 INFO  : 'jtag frequency' command is executed.
15:15:27 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:27 INFO  : Context for 'APU' is selected.
15:15:27 INFO  : System reset is completed.
15:15:30 INFO  : 'after 3000' command is executed.
15:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:15:34 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:15:34 INFO  : Context for 'APU' is selected.
15:15:35 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:15:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:35 INFO  : Context for 'APU' is selected.
15:15:35 INFO  : 'ps7_init' command is executed.
15:15:35 INFO  : 'ps7_post_config' command is executed.
15:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:35 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:35 INFO  : Memory regions updated for context APU
15:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:36 INFO  : 'con' command is executed.
15:15:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:15:36 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:31:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659425417921,  Project:1659424110135
15:31:58 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:32:15 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
15:32:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:32:19 INFO  : 
15:32:19 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
15:32:19 INFO  : Clearing existing target manager status.
15:32:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:32:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:32:47 INFO  : Disconnected from the channel tcfchan#3.
15:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:32:48 INFO  : 'jtag frequency' command is executed.
15:32:48 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:32:48 INFO  : Context for 'APU' is selected.
15:32:48 INFO  : System reset is completed.
15:32:51 INFO  : 'after 3000' command is executed.
15:32:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:32:55 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:32:55 INFO  : Context for 'APU' is selected.
15:32:55 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:32:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:55 INFO  : Context for 'APU' is selected.
15:32:55 INFO  : 'ps7_init' command is executed.
15:32:55 INFO  : 'ps7_post_config' command is executed.
15:32:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:55 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:56 INFO  : Memory regions updated for context APU
15:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:56 INFO  : 'con' command is executed.
15:32:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:32:56 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
17:18:56 INFO  : Disconnected from the channel tcfchan#4.
19:57:39 INFO  : Registering command handlers for SDK TCF services
19:57:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
19:57:41 INFO  : XSCT server has started successfully.
19:57:41 INFO  : Successfully done setting XSCT server connection channel  
19:57:42 INFO  : Successfully done setting SDK workspace  
19:57:42 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
19:57:42 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
19:57:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659441207549,  Project:1659425417921
19:57:44 INFO  : The hardware specification for project 'sys_bd_design_wrapper_hw_platform_0' is different from C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
19:57:44 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
19:57:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:57:48 INFO  : 
19:57:49 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
19:57:49 INFO  : Clearing existing target manager status.
19:57:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:57:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:58:49 INFO  : Refreshed build settings on project axi_ddr_rw
19:59:04 ERROR : Failed to closesw "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw_bsp/system.mss'.
Design is not opened in the current session.


19:59:33 INFO  : Refreshed build settings on project axi_ddr_rw
19:59:48 ERROR : Failed to closesw "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw_bsp/system.mss'.
Design is not opened in the current session.


20:00:12 INFO  : Registering command handlers for SDK TCF services
20:00:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
20:00:15 INFO  : XSCT server has started successfully.
20:00:15 INFO  : Successfully done setting XSCT server connection channel  
20:00:15 INFO  : Successfully done setting SDK workspace  
20:00:15 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
20:00:15 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
20:00:39 INFO  : Refreshed build settings on project axi_ddr_rw
20:00:54 INFO  : Refreshed build settings on project axi_ddr_rw
20:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:02:33 INFO  : 'jtag frequency' command is executed.
20:02:33 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:33 INFO  : Context for 'APU' is selected.
20:02:33 INFO  : System reset is completed.
20:02:36 INFO  : 'after 3000' command is executed.
20:02:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:02:39 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:02:39 INFO  : Context for 'APU' is selected.
20:02:39 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:02:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:39 INFO  : Context for 'APU' is selected.
20:02:40 INFO  : 'ps7_init' command is executed.
20:02:40 INFO  : 'ps7_post_config' command is executed.
20:02:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:40 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:40 INFO  : Memory regions updated for context APU
20:02:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:40 INFO  : 'con' command is executed.
20:02:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:02:40 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:13:00 INFO  : Disconnected from the channel tcfchan#1.
20:13:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:13:02 INFO  : 'jtag frequency' command is executed.
20:13:02 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:02 INFO  : Context for 'APU' is selected.
20:13:02 INFO  : System reset is completed.
20:13:05 INFO  : 'after 3000' command is executed.
20:13:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:13:08 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:13:08 INFO  : Context for 'APU' is selected.
20:13:10 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:13:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:10 INFO  : Context for 'APU' is selected.
20:13:10 INFO  : 'ps7_init' command is executed.
20:13:10 INFO  : 'ps7_post_config' command is executed.
20:13:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:11 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:11 INFO  : Memory regions updated for context APU
20:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:11 INFO  : 'con' command is executed.
20:13:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:13:11 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:49:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659447578968,  Project:1659441207549
21:49:17 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:49:23 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
21:49:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:49:27 INFO  : 
21:49:28 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
21:49:28 INFO  : Clearing existing target manager status.
21:49:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:49:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:51:11 INFO  : Disconnected from the channel tcfchan#2.
21:51:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:51:13 INFO  : 'jtag frequency' command is executed.
21:51:13 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:13 INFO  : Context for 'APU' is selected.
21:51:13 INFO  : System reset is completed.
21:51:16 INFO  : 'after 3000' command is executed.
21:51:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:51:19 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
21:51:19 INFO  : Context for 'APU' is selected.
21:51:19 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
21:51:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:19 INFO  : Context for 'APU' is selected.
21:51:19 INFO  : 'ps7_init' command is executed.
21:51:19 INFO  : 'ps7_post_config' command is executed.
21:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:20 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:20 INFO  : Memory regions updated for context APU
21:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:20 INFO  : 'con' command is executed.
21:51:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:51:20 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:34:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659504810364,  Project:1659447578968
13:34:57 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:35:01 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
13:35:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:35:06 INFO  : 
13:35:07 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
13:35:07 INFO  : Clearing existing target manager status.
13:35:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:35:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:41:16 INFO  : Disconnected from the channel tcfchan#3.
13:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:41:18 INFO  : 'jtag frequency' command is executed.
13:41:18 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:18 INFO  : Context for 'APU' is selected.
13:41:18 INFO  : System reset is completed.
13:41:21 INFO  : 'after 3000' command is executed.
13:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:41:24 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:41:24 INFO  : Context for 'APU' is selected.
13:41:25 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:41:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:25 INFO  : Context for 'APU' is selected.
13:41:25 INFO  : 'ps7_init' command is executed.
13:41:25 INFO  : 'ps7_post_config' command is executed.
13:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:25 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:25 INFO  : Memory regions updated for context APU
13:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:26 INFO  : 'con' command is executed.
13:41:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:41:26 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:43:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:43:46 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:45:07 INFO  : Disconnected from the channel tcfchan#4.
13:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:45:09 INFO  : 'jtag frequency' command is executed.
13:45:09 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:09 INFO  : Context for 'APU' is selected.
13:45:09 INFO  : System reset is completed.
13:45:12 INFO  : 'after 3000' command is executed.
13:45:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:45:15 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:45:15 INFO  : Context for 'APU' is selected.
13:45:15 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:45:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:15 INFO  : Context for 'APU' is selected.
13:45:16 INFO  : 'ps7_init' command is executed.
13:45:16 INFO  : 'ps7_post_config' command is executed.
13:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:16 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:16 INFO  : Memory regions updated for context APU
13:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:16 INFO  : 'con' command is executed.
13:45:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:45:16 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:53:11 INFO  : Disconnected from the channel tcfchan#5.
13:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:53:12 INFO  : 'jtag frequency' command is executed.
13:53:12 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:12 INFO  : Context for 'APU' is selected.
13:53:12 INFO  : System reset is completed.
13:53:15 INFO  : 'after 3000' command is executed.
13:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:53:19 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:53:19 INFO  : Context for 'APU' is selected.
13:53:19 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:53:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:19 INFO  : Context for 'APU' is selected.
13:53:19 INFO  : 'ps7_init' command is executed.
13:53:19 INFO  : 'ps7_post_config' command is executed.
13:53:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:20 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:20 INFO  : Memory regions updated for context APU
13:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:20 INFO  : 'con' command is executed.
13:53:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:53:20 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:58:44 INFO  : Disconnected from the channel tcfchan#6.
14:35:13 INFO  : Registering command handlers for SDK TCF services
14:35:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
14:35:16 INFO  : XSCT server has started successfully.
14:35:16 INFO  : Successfully done setting XSCT server connection channel  
14:35:16 INFO  : Successfully done setting SDK workspace  
14:35:16 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
14:35:16 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
14:35:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659508489129,  Project:1659504810364
14:35:26 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:35:27 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
14:35:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:35:32 INFO  : 
14:35:33 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
14:35:33 INFO  : Clearing existing target manager status.
14:35:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:35:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:36:56 INFO  : Refreshed build settings on project axi_ddr_rw
14:37:12 INFO  : Refreshed build settings on project axi_ddr_rw
14:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:37:52 INFO  : 'jtag frequency' command is executed.
14:37:52 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:52 INFO  : Context for 'APU' is selected.
14:37:52 INFO  : System reset is completed.
14:37:55 INFO  : 'after 3000' command is executed.
14:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:37:59 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:37:59 INFO  : Context for 'APU' is selected.
14:37:59 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:59 INFO  : Context for 'APU' is selected.
14:37:59 INFO  : 'ps7_init' command is executed.
14:37:59 INFO  : 'ps7_post_config' command is executed.
14:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:00 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:00 INFO  : Memory regions updated for context APU
14:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:00 INFO  : 'con' command is executed.
14:38:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:38:00 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:38:14 INFO  : Disconnected from the channel tcfchan#1.
14:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:38:15 INFO  : 'jtag frequency' command is executed.
14:38:15 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:15 INFO  : Context for 'APU' is selected.
14:38:15 INFO  : System reset is completed.
14:38:18 INFO  : 'after 3000' command is executed.
14:38:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:38:21 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:38:21 INFO  : Context for 'APU' is selected.
14:38:23 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:23 INFO  : Context for 'APU' is selected.
14:38:23 INFO  : 'ps7_init' command is executed.
14:38:23 INFO  : 'ps7_post_config' command is executed.
14:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:24 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:24 INFO  : Memory regions updated for context APU
14:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:24 INFO  : 'con' command is executed.
14:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:38:24 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
17:03:57 INFO  : Disconnected from the channel tcfchan#2.
17:03:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:03:58 INFO  : 'jtag frequency' command is executed.
17:03:58 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:58 INFO  : Context for 'APU' is selected.
17:03:58 INFO  : System reset is completed.
17:04:01 INFO  : 'after 3000' command is executed.
17:04:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:04:05 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
17:04:05 INFO  : Context for 'APU' is selected.
17:04:05 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
17:04:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:05 INFO  : Context for 'APU' is selected.
17:04:05 INFO  : 'ps7_init' command is executed.
17:04:05 INFO  : 'ps7_post_config' command is executed.
17:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:06 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:06 INFO  : Memory regions updated for context APU
17:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:06 INFO  : 'con' command is executed.
17:04:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:04:06 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
17:05:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659516071419,  Project:1659508489129
17:05:27 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:05:28 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
17:05:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:05:32 INFO  : 
17:05:33 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
17:05:33 INFO  : Clearing existing target manager status.
17:05:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:05:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:05:56 INFO  : Disconnected from the channel tcfchan#3.
17:05:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:05:58 INFO  : 'jtag frequency' command is executed.
17:05:58 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:58 INFO  : Context for 'APU' is selected.
17:05:58 INFO  : System reset is completed.
17:06:01 INFO  : 'after 3000' command is executed.
17:06:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:06:04 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
17:06:04 INFO  : Context for 'APU' is selected.
17:06:05 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
17:06:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:05 INFO  : Context for 'APU' is selected.
17:06:05 INFO  : 'ps7_init' command is executed.
17:06:05 INFO  : 'ps7_post_config' command is executed.
17:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:05 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:05 INFO  : Memory regions updated for context APU
17:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:06 INFO  : 'con' command is executed.
17:06:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:06:06 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
17:06:33 INFO  : Disconnected from the channel tcfchan#4.
17:07:23 INFO  : Registering command handlers for SDK TCF services
17:07:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
17:07:26 INFO  : XSCT server has started successfully.
17:07:26 INFO  : Successfully done setting XSCT server connection channel  
17:07:26 INFO  : Successfully done setting SDK workspace  
17:07:26 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
17:07:26 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
17:08:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:08:18 INFO  : 'jtag frequency' command is executed.
17:08:18 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:18 INFO  : Context for 'APU' is selected.
17:08:19 INFO  : System reset is completed.
17:08:22 INFO  : 'after 3000' command is executed.
17:08:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:08:25 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
17:08:25 INFO  : Context for 'APU' is selected.
17:08:25 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
17:08:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:25 INFO  : Context for 'APU' is selected.
17:08:25 INFO  : 'ps7_init' command is executed.
17:08:25 INFO  : 'ps7_post_config' command is executed.
17:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:26 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:26 INFO  : Memory regions updated for context APU
17:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:26 INFO  : 'con' command is executed.
17:08:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:08:26 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
17:10:19 INFO  : Disconnected from the channel tcfchan#1.
17:10:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:10:20 INFO  : 'jtag frequency' command is executed.
17:10:20 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:20 INFO  : Context for 'APU' is selected.
17:10:20 INFO  : System reset is completed.
17:10:23 INFO  : 'after 3000' command is executed.
17:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:10:27 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
17:10:27 INFO  : Context for 'APU' is selected.
17:10:28 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
17:10:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:28 INFO  : Context for 'APU' is selected.
17:10:28 INFO  : 'ps7_init' command is executed.
17:10:28 INFO  : 'ps7_post_config' command is executed.
17:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:29 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:29 INFO  : Memory regions updated for context APU
17:10:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:29 INFO  : 'con' command is executed.
17:10:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:10:29 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
18:04:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659518982134,  Project:1659516071419
18:04:19 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:04:23 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
18:04:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:04:27 INFO  : 
18:04:27 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
18:04:27 INFO  : Clearing existing target manager status.
18:04:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:04:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:05:13 INFO  : Refreshed build settings on project axi_ddr_rw
18:05:28 ERROR : Failed to closesw "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw_bsp/system.mss'.
Design is not opened in the current session.


18:06:00 INFO  : Refreshed build settings on project axi_ddr_rw
18:06:15 ERROR : Failed to closesw "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw_bsp/system.mss'.
Design is not opened in the current session.


18:06:24 INFO  : Disconnected from the channel tcfchan#2.
18:06:37 INFO  : Registering command handlers for SDK TCF services
18:06:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
18:06:40 INFO  : XSCT server has started successfully.
18:06:40 INFO  : Successfully done setting XSCT server connection channel  
18:06:40 INFO  : Successfully done setting SDK workspace  
18:06:40 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
18:06:40 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
18:07:20 INFO  : Refreshed build settings on project axi_ddr_rw
18:07:36 INFO  : Refreshed build settings on project axi_ddr_rw
18:08:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:08:23 INFO  : 'jtag frequency' command is executed.
18:08:23 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:23 INFO  : Context for 'APU' is selected.
18:08:24 INFO  : System reset is completed.
18:08:27 INFO  : 'after 3000' command is executed.
18:08:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
18:08:30 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
18:08:30 INFO  : Context for 'APU' is selected.
18:08:30 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
18:08:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:30 INFO  : Context for 'APU' is selected.
18:08:30 INFO  : 'ps7_init' command is executed.
18:08:30 INFO  : 'ps7_post_config' command is executed.
18:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:31 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:31 INFO  : Memory regions updated for context APU
18:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:31 INFO  : 'con' command is executed.
18:08:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

18:08:31 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
19:45:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659527102666,  Project:1659518982134
19:45:18 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:45:20 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
19:45:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:45:24 INFO  : 
19:45:25 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
19:45:25 INFO  : Clearing existing target manager status.
19:45:25 INFO  : Closing and re-opening the MSS file of ther project axi_ddr_rw_bsp
19:45:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:45:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:49:45 INFO  : Disconnected from the channel tcfchan#1.
19:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:49:47 INFO  : 'jtag frequency' command is executed.
19:49:47 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:47 INFO  : Context for 'APU' is selected.
19:49:47 INFO  : System reset is completed.
19:49:50 INFO  : 'after 3000' command is executed.
19:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:49:53 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
19:49:53 INFO  : Context for 'APU' is selected.
19:49:53 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
19:49:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:53 INFO  : Context for 'APU' is selected.
19:49:54 INFO  : 'ps7_init' command is executed.
19:49:54 INFO  : 'ps7_post_config' command is executed.
19:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:54 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:54 INFO  : Memory regions updated for context APU
19:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:54 INFO  : 'con' command is executed.
19:49:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:49:54 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:00:06 INFO  : Disconnected from the channel tcfchan#2.
20:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:00:07 INFO  : 'jtag frequency' command is executed.
20:00:07 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:07 INFO  : Context for 'APU' is selected.
20:00:08 INFO  : System reset is completed.
20:00:11 INFO  : 'after 3000' command is executed.
20:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:00:14 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:00:14 INFO  : Context for 'APU' is selected.
20:00:16 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:00:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:16 INFO  : Context for 'APU' is selected.
20:00:16 INFO  : 'ps7_init' command is executed.
20:00:16 INFO  : 'ps7_post_config' command is executed.
20:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:17 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:17 INFO  : Memory regions updated for context APU
20:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:17 INFO  : 'con' command is executed.
20:00:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:00:17 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:08:51 INFO  : Disconnected from the channel tcfchan#3.
20:08:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:08:53 INFO  : 'jtag frequency' command is executed.
20:08:53 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:08:53 INFO  : Context for 'APU' is selected.
20:08:53 INFO  : System reset is completed.
20:08:56 INFO  : 'after 3000' command is executed.
20:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:08:59 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:08:59 INFO  : Context for 'APU' is selected.
20:08:59 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:08:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:59 INFO  : Context for 'APU' is selected.
20:08:59 INFO  : 'ps7_init' command is executed.
20:08:59 INFO  : 'ps7_post_config' command is executed.
20:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:00 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:00 INFO  : Memory regions updated for context APU
20:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:00 INFO  : 'con' command is executed.
20:09:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:09:00 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:16:05 INFO  : Disconnected from the channel tcfchan#4.
20:44:47 INFO  : Registering command handlers for SDK TCF services
20:44:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\FPGA_JJW_50M\FPGA_JJW\FPGA_JJW.sdk\temp_xsdb_launch_script.tcl
20:44:50 INFO  : XSCT server has started successfully.
20:44:50 INFO  : Successfully done setting XSCT server connection channel  
20:44:50 INFO  : Successfully done setting SDK workspace  
20:44:50 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/FPGA_JJW_50M/FPGA_JJW/FPGA_JJW.sdk/sys_bd_design_wrapper.hdf.
20:44:50 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
21:19:43 INFO  : Registering command handlers for SDK TCF services
21:19:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\fpga_jjw1\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
21:19:46 INFO  : XSCT server has started successfully.
21:19:46 INFO  : Successfully done setting XSCT server connection channel  
21:19:46 INFO  : Successfully done setting SDK workspace  
21:19:46 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
21:20:49 INFO  : Registering command handlers for SDK TCF services
21:20:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\fpga_jjw1\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
21:20:52 INFO  : XSCT server has started successfully.
21:20:52 INFO  : Successfully done setting XSCT server connection channel  
21:20:52 INFO  : Successfully done setting SDK workspace  
21:20:52 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
21:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:28:16 INFO  : 'jtag frequency' command is executed.
21:28:16 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:16 INFO  : Context for 'APU' is selected.
21:28:16 INFO  : System reset is completed.
21:28:19 INFO  : 'after 3000' command is executed.
21:28:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:28:22 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
21:28:22 INFO  : Context for 'APU' is selected.
21:28:22 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
21:28:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:23 INFO  : Context for 'APU' is selected.
21:28:23 INFO  : 'ps7_init' command is executed.
21:28:23 INFO  : 'ps7_post_config' command is executed.
21:28:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:23 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:23 INFO  : Memory regions updated for context APU
21:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:24 INFO  : 'con' command is executed.
21:28:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:28:24 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw1\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:43:55 INFO  : Disconnected from the channel tcfchan#1.
21:43:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:43:56 INFO  : 'jtag frequency' command is executed.
21:43:56 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:56 INFO  : Context for 'APU' is selected.
21:43:56 INFO  : System reset is completed.
21:43:59 INFO  : 'after 3000' command is executed.
21:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:44:02 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
21:44:02 INFO  : Context for 'APU' is selected.
21:44:04 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
21:44:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:04 INFO  : Context for 'APU' is selected.
21:44:05 INFO  : 'ps7_init' command is executed.
21:44:05 INFO  : 'ps7_post_config' command is executed.
21:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:05 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:05 INFO  : Memory regions updated for context APU
21:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:05 INFO  : 'con' command is executed.
21:44:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:44:05 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw1\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:56:26 INFO  : Disconnected from the channel tcfchan#2.
21:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:56:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:56:59 INFO  : 'jtag frequency' command is executed.
21:56:59 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:59 INFO  : Context for 'APU' is selected.
21:56:59 INFO  : System reset is completed.
21:57:02 INFO  : 'after 3000' command is executed.
21:57:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:57:05 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
21:57:05 INFO  : Context for 'APU' is selected.
21:57:05 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
21:57:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:05 INFO  : Context for 'APU' is selected.
21:57:05 INFO  : 'ps7_init' command is executed.
21:57:05 INFO  : 'ps7_post_config' command is executed.
21:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:06 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:06 INFO  : Memory regions updated for context APU
21:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:06 INFO  : 'con' command is executed.
21:57:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:57:06 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw1\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:57:58 INFO  : Disconnected from the channel tcfchan#3.
21:57:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:58:00 INFO  : 'jtag frequency' command is executed.
21:58:00 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:00 INFO  : Context for 'APU' is selected.
21:58:00 INFO  : System reset is completed.
21:58:03 INFO  : 'after 3000' command is executed.
21:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:58:06 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
21:58:06 INFO  : Context for 'APU' is selected.
21:58:08 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
21:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:08 INFO  : Context for 'APU' is selected.
21:58:09 INFO  : 'ps7_init' command is executed.
21:58:09 INFO  : 'ps7_post_config' command is executed.
21:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:09 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:09 INFO  : Memory regions updated for context APU
21:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:09 INFO  : 'con' command is executed.
21:58:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:58:09 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw1\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:58:50 INFO  : Disconnected from the channel tcfchan#4.
21:58:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:58:51 INFO  : 'jtag frequency' command is executed.
21:58:51 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:51 INFO  : Context for 'APU' is selected.
21:58:51 INFO  : System reset is completed.
21:58:54 INFO  : 'after 3000' command is executed.
21:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:58:58 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
21:58:58 INFO  : Context for 'APU' is selected.
21:59:00 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
21:59:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:00 INFO  : Context for 'APU' is selected.
21:59:00 INFO  : 'ps7_init' command is executed.
21:59:00 INFO  : 'ps7_post_config' command is executed.
21:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:01 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:01 INFO  : Memory regions updated for context APU
21:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:01 INFO  : 'con' command is executed.
21:59:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:59:01 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw1\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
22:26:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659536670766,  Project:1659532666021
22:26:00 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:26:02 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
22:26:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:26:07 INFO  : 
22:26:08 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
22:26:08 INFO  : Clearing existing target manager status.
22:26:08 INFO  : Closing and re-opening the MSS file of ther project axi_ddr_rw_bsp
22:26:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:26:09 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:26:48 INFO  : Refreshed build settings on project axi_ddr_rw
22:27:06 INFO  : Refreshed build settings on project axi_ddr_rw
22:27:42 INFO  : Disconnected from the channel tcfchan#5.
22:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:27:44 INFO  : 'jtag frequency' command is executed.
22:27:44 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:44 INFO  : Context for 'APU' is selected.
22:27:44 INFO  : System reset is completed.
22:27:47 INFO  : 'after 3000' command is executed.
22:27:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
22:27:50 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
22:27:50 INFO  : Context for 'APU' is selected.
22:27:50 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
22:27:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:50 INFO  : Context for 'APU' is selected.
22:27:51 INFO  : 'ps7_init' command is executed.
22:27:51 INFO  : 'ps7_post_config' command is executed.
22:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:51 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:51 INFO  : Memory regions updated for context APU
22:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:51 INFO  : 'con' command is executed.
22:27:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

22:27:51 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw1\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
12:01:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659585160150,  Project:1659536670766
12:01:39 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:01:42 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
12:01:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:01:48 INFO  : 
12:01:49 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
12:01:49 INFO  : Clearing existing target manager status.
12:01:49 INFO  : Closing and re-opening the MSS file of ther project axi_ddr_rw_bsp
12:01:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:01:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:19:43 INFO  : Disconnected from the channel tcfchan#6.
12:19:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:19:44 INFO  : 'jtag frequency' command is executed.
12:19:44 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:19:44 INFO  : Context for 'APU' is selected.
12:19:44 INFO  : System reset is completed.
12:19:47 INFO  : 'after 3000' command is executed.
12:19:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:19:51 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
12:19:51 INFO  : Context for 'APU' is selected.
12:19:51 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
12:19:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:51 INFO  : Context for 'APU' is selected.
12:19:51 INFO  : 'ps7_init' command is executed.
12:19:51 INFO  : 'ps7_post_config' command is executed.
12:19:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:52 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:52 INFO  : Memory regions updated for context APU
12:19:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:52 INFO  : 'con' command is executed.
12:19:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

12:19:52 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw1\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
12:28:57 INFO  : Disconnected from the channel tcfchan#7.
14:27:36 INFO  : Registering command handlers for SDK TCF services
14:27:36 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA\HDMI_100M\fpga_jjw1\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
14:27:38 INFO  : XSCT server has started successfully.
14:27:38 INFO  : Successfully done setting XSCT server connection channel  
14:27:38 INFO  : Successfully done setting SDK workspace  
14:27:38 INFO  : Processing command line option -hwspec D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
14:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:28:16 INFO  : 'jtag frequency' command is executed.
14:28:16 INFO  : Sourcing of 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:16 INFO  : Context for 'APU' is selected.
14:28:16 INFO  : System reset is completed.
14:28:19 INFO  : 'after 3000' command is executed.
14:28:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:28:22 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:28:22 INFO  : Context for 'APU' is selected.
14:28:22 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:28:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:22 INFO  : Context for 'APU' is selected.
14:28:23 INFO  : 'ps7_init' command is executed.
14:28:23 INFO  : 'ps7_post_config' command is executed.
14:28:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:23 INFO  : The application 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:23 INFO  : Memory regions updated for context APU
14:28:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:23 INFO  : 'con' command is executed.
14:28:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:28:23 INFO  : Launch script is exported to file 'D:\xzh\FPGA\HDMI_100M\fpga_jjw1\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:37:59 INFO  : Disconnected from the channel tcfchan#1.
15:00:15 INFO  : Registering command handlers for SDK TCF services
15:00:16 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA\HDMI_100M\fpga_jjw1\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
15:00:18 INFO  : XSCT server has started successfully.
15:00:18 INFO  : Successfully done setting XSCT server connection channel  
15:00:18 INFO  : Successfully done setting SDK workspace  
15:00:18 INFO  : Processing command line option -hwspec D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
15:00:18 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_1.
15:00:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659596365812,  Project:1659589684237
15:00:22 INFO  : The hardware specification for project 'sys_bd_design_wrapper_hw_platform_1' is different from D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
15:00:22 INFO  : Copied contents of D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
15:00:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:00:25 INFO  : Clearing existing target manager status.
15:00:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:00:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:01:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:01:02 INFO  : 'jtag frequency' command is executed.
15:01:02 INFO  : Sourcing of 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:02 INFO  : Context for 'APU' is selected.
15:01:03 INFO  : System reset is completed.
15:01:06 INFO  : 'after 3000' command is executed.
15:01:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:01:09 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:01:09 INFO  : Context for 'APU' is selected.
15:01:09 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:01:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:09 INFO  : Context for 'APU' is selected.
15:01:09 INFO  : 'ps7_init' command is executed.
15:01:09 INFO  : 'ps7_post_config' command is executed.
15:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:10 INFO  : The application 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:10 INFO  : Memory regions updated for context APU
15:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:10 INFO  : 'con' command is executed.
15:01:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:01:10 INFO  : Launch script is exported to file 'D:\xzh\FPGA\HDMI_100M\fpga_jjw1\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:06:03 INFO  : Disconnected from the channel tcfchan#1.
15:06:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:06:04 INFO  : 'jtag frequency' command is executed.
15:06:04 INFO  : Sourcing of 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:04 INFO  : Context for 'APU' is selected.
15:06:04 INFO  : System reset is completed.
15:06:07 INFO  : 'after 3000' command is executed.
15:06:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:06:11 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:06:11 INFO  : Context for 'APU' is selected.
15:06:12 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:06:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:12 INFO  : Context for 'APU' is selected.
15:06:12 INFO  : 'ps7_init' command is executed.
15:06:12 INFO  : 'ps7_post_config' command is executed.
15:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:13 INFO  : The application 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:13 INFO  : Memory regions updated for context APU
15:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:13 INFO  : 'con' command is executed.
15:06:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:06:13 INFO  : Launch script is exported to file 'D:\xzh\FPGA\HDMI_100M\fpga_jjw1\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:06:27 INFO  : Disconnected from the channel tcfchan#2.
15:33:12 INFO  : Registering command handlers for SDK TCF services
15:33:13 INFO  : Launching XSCT server: xsct.bat -interactive D:\xzh\FPGA\HDMI_100M\fpga_jjw1\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
15:33:15 INFO  : XSCT server has started successfully.
15:33:15 INFO  : Successfully done setting XSCT server connection channel  
15:33:15 INFO  : Successfully done setting SDK workspace  
15:33:15 INFO  : Processing command line option -hwspec D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
15:33:15 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_1.
15:33:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659598360205,  Project:1659596365812
15:33:19 INFO  : The hardware specification for project 'sys_bd_design_wrapper_hw_platform_1' is different from D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
15:33:19 INFO  : Copied contents of D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
15:33:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:33:22 INFO  : Clearing existing target manager status.
15:33:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:33:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:33:52 INFO  : 'jtag frequency' command is executed.
15:33:52 INFO  : Sourcing of 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:52 INFO  : Context for 'APU' is selected.
15:33:52 INFO  : System reset is completed.
15:33:55 INFO  : 'after 3000' command is executed.
15:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:33:58 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:33:58 INFO  : Context for 'APU' is selected.
15:33:58 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:33:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:58 INFO  : Context for 'APU' is selected.
15:33:59 INFO  : 'ps7_init' command is executed.
15:33:59 INFO  : 'ps7_post_config' command is executed.
15:33:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:59 INFO  : The application 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:59 INFO  : Memory regions updated for context APU
15:33:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:59 INFO  : 'con' command is executed.
15:33:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:33:59 INFO  : Launch script is exported to file 'D:\xzh\FPGA\HDMI_100M\fpga_jjw1\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:39:57 INFO  : Disconnected from the channel tcfchan#1.
15:39:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:39:58 INFO  : 'jtag frequency' command is executed.
15:39:58 INFO  : Sourcing of 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:58 INFO  : Context for 'APU' is selected.
15:39:58 INFO  : System reset is completed.
15:40:01 INFO  : 'after 3000' command is executed.
15:40:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:40:05 INFO  : FPGA configured successfully with bitstream "D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:40:05 INFO  : Context for 'APU' is selected.
15:40:07 INFO  : Hardware design information is loaded from 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:40:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:07 INFO  : Context for 'APU' is selected.
15:40:07 INFO  : 'ps7_init' command is executed.
15:40:07 INFO  : 'ps7_post_config' command is executed.
15:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:07 INFO  : The application 'D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/xzh/FPGA/HDMI_100M/fpga_jjw1/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:07 INFO  : Memory regions updated for context APU
15:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:07 INFO  : 'con' command is executed.
15:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:40:07 INFO  : Launch script is exported to file 'D:\xzh\FPGA\HDMI_100M\fpga_jjw1\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:51:05 INFO  : Disconnected from the channel tcfchan#2.
19:21:07 INFO  : Registering command handlers for SDK TCF services
19:21:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
19:21:09 INFO  : XSCT server has started successfully.
19:21:10 INFO  : Successfully done setting XSCT server connection channel  
19:21:10 INFO  : Successfully done setting SDK workspace  
19:21:10 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
19:21:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659596271516,  Project:1659585160150
19:21:15 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/fpga_jjw1/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:21:17 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
19:21:53 INFO  : Registering command handlers for SDK TCF services
19:21:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
19:21:56 INFO  : XSCT server has started successfully.
19:21:56 INFO  : Successfully done setting XSCT server connection channel  
19:21:56 INFO  : Successfully done setting SDK workspace  
19:21:56 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
19:23:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:23:40 INFO  : 'jtag frequency' command is executed.
19:23:40 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:40 INFO  : Context for 'APU' is selected.
19:23:40 INFO  : System reset is completed.
19:23:43 INFO  : 'after 3000' command is executed.
19:23:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:23:46 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
19:23:47 INFO  : Context for 'APU' is selected.
19:23:47 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
19:23:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:47 INFO  : Context for 'APU' is selected.
19:23:47 INFO  : 'ps7_init' command is executed.
19:23:47 INFO  : 'ps7_post_config' command is executed.
19:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:47 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:48 INFO  : Memory regions updated for context APU
19:23:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:48 INFO  : 'con' command is executed.
19:23:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:23:48 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
19:34:14 INFO  : Disconnected from the channel tcfchan#1.
19:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:34:15 INFO  : 'jtag frequency' command is executed.
19:34:16 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:16 INFO  : Context for 'APU' is selected.
19:34:16 INFO  : System reset is completed.
19:34:19 INFO  : 'after 3000' command is executed.
19:34:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:34:22 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
19:34:22 INFO  : Context for 'APU' is selected.
19:34:24 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
19:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:24 INFO  : Context for 'APU' is selected.
19:34:24 INFO  : 'ps7_init' command is executed.
19:34:24 INFO  : 'ps7_post_config' command is executed.
19:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:25 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:25 INFO  : Memory regions updated for context APU
19:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:25 INFO  : 'con' command is executed.
19:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:34:25 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
19:37:59 INFO  : Disconnected from the channel tcfchan#2.
20:09:00 INFO  : Registering command handlers for SDK TCF services
20:09:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
20:09:02 INFO  : XSCT server has started successfully.
20:09:02 INFO  : Successfully done setting XSCT server connection channel  
20:09:03 INFO  : Successfully done setting SDK workspace  
20:09:03 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
20:09:03 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
20:20:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659615552182,  Project:1659611541360
20:20:44 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:20:46 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
20:20:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:20:50 INFO  : 
20:20:51 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
20:20:51 INFO  : Clearing existing target manager status.
20:20:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:20:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:21:35 INFO  : Refreshed build settings on project axi_ddr_rw
20:21:51 ERROR : Failed to closesw "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw_bsp/system.mss'.
Design is not opened in the current session.


20:22:24 INFO  : Registering command handlers for SDK TCF services
20:22:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
20:22:27 INFO  : XSCT server has started successfully.
20:22:27 INFO  : Successfully done setting XSCT server connection channel  
20:22:27 INFO  : Successfully done setting SDK workspace  
20:22:27 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
20:22:27 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
20:22:56 INFO  : Refreshed build settings on project axi_ddr_rw
20:23:12 INFO  : Refreshed build settings on project axi_ddr_rw
20:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:24:21 INFO  : 'jtag frequency' command is executed.
20:24:21 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:24:22 INFO  : Context for 'APU' is selected.
20:24:22 INFO  : System reset is completed.
20:24:25 INFO  : 'after 3000' command is executed.
20:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:24:28 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:24:28 INFO  : Context for 'APU' is selected.
20:24:28 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:28 INFO  : Context for 'APU' is selected.
20:24:29 INFO  : 'ps7_init' command is executed.
20:24:29 INFO  : 'ps7_post_config' command is executed.
20:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:29 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:29 INFO  : Memory regions updated for context APU
20:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:29 INFO  : 'con' command is executed.
20:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:24:29 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:29:32 INFO  : Disconnected from the channel tcfchan#1.
20:29:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:29:33 INFO  : 'jtag frequency' command is executed.
20:29:33 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:33 INFO  : Context for 'APU' is selected.
20:29:34 INFO  : System reset is completed.
20:29:37 INFO  : 'after 3000' command is executed.
20:29:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:29:40 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:29:40 INFO  : Context for 'APU' is selected.
20:29:41 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:29:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:41 INFO  : Context for 'APU' is selected.
20:29:41 INFO  : 'ps7_init' command is executed.
20:29:41 INFO  : 'ps7_post_config' command is executed.
20:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:42 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:42 INFO  : Memory regions updated for context APU
20:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:42 INFO  : 'con' command is executed.
20:29:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:29:42 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:32:08 INFO  : Disconnected from the channel tcfchan#2.
11:41:01 INFO  : Registering command handlers for SDK TCF services
11:41:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
11:41:04 INFO  : XSCT server has started successfully.
11:41:04 INFO  : Successfully done setting XSCT server connection channel  
11:41:04 INFO  : Successfully done setting SDK workspace  
11:41:04 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
11:41:04 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
11:41:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659617284190,  Project:1659615552182
11:41:34 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:41:37 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
11:41:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:41:41 INFO  : 
11:41:42 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
11:41:42 INFO  : Clearing existing target manager status.
11:41:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:41:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:42:26 INFO  : Refreshed build settings on project axi_ddr_rw
11:42:42 INFO  : Refreshed build settings on project axi_ddr_rw
11:43:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:43:49 INFO  : 'jtag frequency' command is executed.
11:43:49 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:49 INFO  : Context for 'APU' is selected.
11:43:49 INFO  : System reset is completed.
11:43:52 INFO  : 'after 3000' command is executed.
11:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:43:56 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
11:43:56 INFO  : Context for 'APU' is selected.
11:43:56 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
11:43:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:56 INFO  : Context for 'APU' is selected.
11:43:56 INFO  : 'ps7_init' command is executed.
11:43:56 INFO  : 'ps7_post_config' command is executed.
11:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:56 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:56 INFO  : Memory regions updated for context APU
11:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:57 INFO  : 'con' command is executed.
11:43:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:43:57 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
11:44:31 INFO  : Disconnected from the channel tcfchan#1.
11:44:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:44:33 INFO  : 'jtag frequency' command is executed.
11:44:33 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:44:33 INFO  : Context for 'APU' is selected.
11:44:33 INFO  : System reset is completed.
11:44:36 INFO  : 'after 3000' command is executed.
11:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
11:44:39 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
11:44:39 INFO  : Context for 'APU' is selected.
11:44:41 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
11:44:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:41 INFO  : Context for 'APU' is selected.
11:44:42 INFO  : 'ps7_init' command is executed.
11:44:42 INFO  : 'ps7_post_config' command is executed.
11:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:42 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:42 INFO  : Memory regions updated for context APU
11:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:42 INFO  : 'con' command is executed.
11:44:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

11:44:42 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:00:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659675546293,  Project:1659617284190
13:00:21 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:00:23 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
13:00:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:00:28 INFO  : 
13:00:29 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
13:00:29 INFO  : Clearing existing target manager status.
13:00:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:00:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:01:18 INFO  : Disconnected from the channel tcfchan#2.
13:01:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:01:20 INFO  : 'jtag frequency' command is executed.
13:01:20 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:20 INFO  : Context for 'APU' is selected.
13:01:20 INFO  : System reset is completed.
13:01:23 INFO  : 'after 3000' command is executed.
13:01:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:01:27 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:01:27 INFO  : Context for 'APU' is selected.
13:01:27 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:01:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:27 INFO  : Context for 'APU' is selected.
13:01:27 INFO  : 'ps7_init' command is executed.
13:01:27 INFO  : 'ps7_post_config' command is executed.
13:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:27 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:28 INFO  : Memory regions updated for context APU
13:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:28 INFO  : 'con' command is executed.
13:01:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:01:28 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:12:12 INFO  : Disconnected from the channel tcfchan#3.
13:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:12:13 INFO  : 'jtag frequency' command is executed.
13:12:13 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:13 INFO  : Context for 'APU' is selected.
13:12:13 INFO  : System reset is completed.
13:12:16 INFO  : 'after 3000' command is executed.
13:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:12:20 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:12:20 INFO  : Context for 'APU' is selected.
13:12:20 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:12:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:20 INFO  : Context for 'APU' is selected.
13:12:20 INFO  : 'ps7_init' command is executed.
13:12:20 INFO  : 'ps7_post_config' command is executed.
13:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:21 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:21 INFO  : Memory regions updated for context APU
13:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:21 INFO  : 'con' command is executed.
13:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:12:21 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:54:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659678823834,  Project:1659675546293
13:54:23 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:54:24 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
13:54:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:54:29 INFO  : 
13:54:30 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
13:54:30 INFO  : Clearing existing target manager status.
13:54:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:54:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:55:19 INFO  : Disconnected from the channel tcfchan#4.
13:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:55:21 INFO  : 'jtag frequency' command is executed.
13:55:21 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:21 INFO  : Context for 'APU' is selected.
13:55:21 INFO  : System reset is completed.
13:55:24 INFO  : 'after 3000' command is executed.
13:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:55:27 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:55:27 INFO  : Context for 'APU' is selected.
13:55:27 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:55:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:27 INFO  : Context for 'APU' is selected.
13:55:28 INFO  : 'ps7_init' command is executed.
13:55:28 INFO  : 'ps7_post_config' command is executed.
13:55:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:28 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:28 INFO  : Memory regions updated for context APU
13:55:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:28 INFO  : 'con' command is executed.
13:55:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:55:28 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:56:06 INFO  : Disconnected from the channel tcfchan#5.
13:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:56:08 INFO  : 'jtag frequency' command is executed.
13:56:08 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:08 INFO  : Context for 'APU' is selected.
13:56:08 INFO  : System reset is completed.
13:56:11 INFO  : 'after 3000' command is executed.
13:56:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:56:14 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:56:14 INFO  : Context for 'APU' is selected.
13:56:14 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:56:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:14 INFO  : Context for 'APU' is selected.
13:56:15 INFO  : 'ps7_init' command is executed.
13:56:15 INFO  : 'ps7_post_config' command is executed.
13:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:15 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:15 INFO  : Memory regions updated for context APU
13:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:15 INFO  : 'con' command is executed.
13:56:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:56:15 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:58:52 INFO  : Disconnected from the channel tcfchan#6.
13:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:58:53 INFO  : 'jtag frequency' command is executed.
13:58:53 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:58:53 INFO  : Context for 'APU' is selected.
13:58:53 INFO  : System reset is completed.
13:58:56 INFO  : 'after 3000' command is executed.
13:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:59:00 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:59:00 INFO  : Context for 'APU' is selected.
13:59:00 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:59:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:00 INFO  : Context for 'APU' is selected.
13:59:00 INFO  : 'ps7_init' command is executed.
13:59:00 INFO  : 'ps7_post_config' command is executed.
13:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:01 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:01 INFO  : Memory regions updated for context APU
13:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:01 INFO  : 'con' command is executed.
13:59:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:59:01 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
13:59:49 INFO  : Disconnected from the channel tcfchan#7.
13:59:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:59:51 INFO  : 'jtag frequency' command is executed.
13:59:51 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:51 INFO  : Context for 'APU' is selected.
13:59:51 INFO  : System reset is completed.
13:59:54 INFO  : 'after 3000' command is executed.
13:59:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:59:57 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
13:59:57 INFO  : Context for 'APU' is selected.
13:59:57 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
13:59:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:57 INFO  : Context for 'APU' is selected.
13:59:58 INFO  : 'ps7_init' command is executed.
13:59:58 INFO  : 'ps7_post_config' command is executed.
13:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:58 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:58 INFO  : Memory regions updated for context APU
13:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:58 INFO  : 'con' command is executed.
13:59:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:59:58 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:01:05 INFO  : Disconnected from the channel tcfchan#8.
15:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:01:06 INFO  : 'jtag frequency' command is executed.
15:01:06 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:06 INFO  : Context for 'APU' is selected.
15:01:06 INFO  : System reset is completed.
15:01:09 INFO  : 'after 3000' command is executed.
15:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:01:13 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:01:13 INFO  : Context for 'APU' is selected.
15:01:13 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:01:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:13 INFO  : Context for 'APU' is selected.
15:01:13 INFO  : 'ps7_init' command is executed.
15:01:13 INFO  : 'ps7_post_config' command is executed.
15:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:13 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:13 INFO  : Memory regions updated for context APU
15:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:14 INFO  : 'con' command is executed.
15:01:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:01:14 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:56:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659686169002,  Project:1659678823834
15:56:56 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:56:58 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
15:57:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:57:05 INFO  : 
15:57:06 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
15:57:06 INFO  : Clearing existing target manager status.
15:57:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:57:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:57:57 INFO  : Disconnected from the channel tcfchan#9.
15:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:57:58 INFO  : 'jtag frequency' command is executed.
15:57:58 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:58 INFO  : Context for 'APU' is selected.
15:57:58 INFO  : System reset is completed.
15:58:01 INFO  : 'after 3000' command is executed.
15:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:58:05 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:58:05 INFO  : Context for 'APU' is selected.
15:58:05 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:58:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:05 INFO  : Context for 'APU' is selected.
15:58:05 INFO  : 'ps7_init' command is executed.
15:58:05 INFO  : 'ps7_post_config' command is executed.
15:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:06 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:06 INFO  : Memory regions updated for context APU
15:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:06 INFO  : 'con' command is executed.
15:58:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:58:06 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
16:39:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1659688629594,  Project:1659686169002
16:39:49 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:39:54 INFO  : Copied contents of C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
16:39:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:40:00 INFO  : 
16:40:01 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
16:40:01 INFO  : Clearing existing target manager status.
16:40:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:40:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:40:37 INFO  : Disconnected from the channel tcfchan#10.
16:40:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:40:39 INFO  : 'jtag frequency' command is executed.
16:40:39 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:39 INFO  : Context for 'APU' is selected.
16:40:39 INFO  : System reset is completed.
16:40:42 INFO  : 'after 3000' command is executed.
16:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
16:40:45 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
16:40:46 INFO  : Context for 'APU' is selected.
16:40:46 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
16:40:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:46 INFO  : Context for 'APU' is selected.
16:40:46 INFO  : 'ps7_init' command is executed.
16:40:46 INFO  : 'ps7_post_config' command is executed.
16:40:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:46 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:46 INFO  : Memory regions updated for context APU
16:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:47 INFO  : 'con' command is executed.
16:40:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

16:40:47 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
17:06:45 INFO  : Disconnected from the channel tcfchan#11.
17:06:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:06:47 INFO  : 'jtag frequency' command is executed.
17:06:47 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:47 INFO  : Context for 'APU' is selected.
17:06:47 INFO  : System reset is completed.
17:06:50 INFO  : 'after 3000' command is executed.
17:06:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:06:53 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
17:06:53 INFO  : Context for 'APU' is selected.
17:06:53 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
17:06:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:53 INFO  : Context for 'APU' is selected.
17:06:53 INFO  : 'ps7_init' command is executed.
17:06:54 INFO  : 'ps7_post_config' command is executed.
17:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:54 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:54 INFO  : Memory regions updated for context APU
17:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:54 INFO  : 'con' command is executed.
17:06:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:06:54 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
19:54:14 INFO  : Disconnected from the channel tcfchan#12.
19:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:54:15 INFO  : 'jtag frequency' command is executed.
19:54:15 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:15 INFO  : Context for 'APU' is selected.
19:54:16 INFO  : System reset is completed.
19:54:19 INFO  : 'after 3000' command is executed.
19:54:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:54:22 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
19:54:22 INFO  : Context for 'APU' is selected.
19:54:22 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
19:54:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:22 INFO  : Context for 'APU' is selected.
19:54:22 INFO  : 'ps7_init' command is executed.
19:54:22 INFO  : 'ps7_post_config' command is executed.
19:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:23 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:23 INFO  : Memory regions updated for context APU
19:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:23 INFO  : 'con' command is executed.
19:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:54:23 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
19:59:49 INFO  : Disconnected from the channel tcfchan#13.
19:59:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:59:50 INFO  : 'jtag frequency' command is executed.
19:59:50 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:50 INFO  : Context for 'APU' is selected.
19:59:50 INFO  : System reset is completed.
19:59:53 INFO  : 'after 3000' command is executed.
19:59:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
19:59:57 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
19:59:57 INFO  : Context for 'APU' is selected.
19:59:57 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
19:59:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:57 INFO  : Context for 'APU' is selected.
19:59:57 INFO  : 'ps7_init' command is executed.
19:59:57 INFO  : 'ps7_post_config' command is executed.
19:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:58 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:58 INFO  : Memory regions updated for context APU
19:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:58 INFO  : 'con' command is executed.
19:59:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

19:59:58 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:04:33 INFO  : Disconnected from the channel tcfchan#14.
20:04:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:04:34 INFO  : 'jtag frequency' command is executed.
20:04:34 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:35 INFO  : Context for 'APU' is selected.
20:04:35 INFO  : System reset is completed.
20:04:38 INFO  : 'after 3000' command is executed.
20:04:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:04:41 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:04:41 INFO  : Context for 'APU' is selected.
20:04:41 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:41 INFO  : Context for 'APU' is selected.
20:04:41 INFO  : 'ps7_init' command is executed.
20:04:41 INFO  : 'ps7_post_config' command is executed.
20:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:42 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:42 INFO  : Memory regions updated for context APU
20:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:42 INFO  : 'con' command is executed.
20:04:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:04:42 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:16:04 INFO  : Disconnected from the channel tcfchan#15.
20:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:16:05 INFO  : 'jtag frequency' command is executed.
20:16:05 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:05 INFO  : Context for 'APU' is selected.
20:16:06 INFO  : System reset is completed.
20:16:09 INFO  : 'after 3000' command is executed.
20:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:16:12 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:16:12 INFO  : Context for 'APU' is selected.
20:16:12 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:16:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:12 INFO  : Context for 'APU' is selected.
20:16:13 INFO  : 'ps7_init' command is executed.
20:16:13 INFO  : 'ps7_post_config' command is executed.
20:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:13 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:13 INFO  : Memory regions updated for context APU
20:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:13 INFO  : 'con' command is executed.
20:16:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:16:13 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:24:30 INFO  : Disconnected from the channel tcfchan#16.
20:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:24:31 INFO  : 'jtag frequency' command is executed.
20:24:31 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:24:31 INFO  : Context for 'APU' is selected.
20:24:31 INFO  : System reset is completed.
20:24:35 INFO  : 'after 3000' command is executed.
20:24:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:24:38 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:24:38 INFO  : Context for 'APU' is selected.
20:24:38 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:24:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:38 INFO  : Context for 'APU' is selected.
20:24:38 INFO  : 'ps7_init' command is executed.
20:24:38 INFO  : 'ps7_post_config' command is executed.
20:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:39 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:39 INFO  : Memory regions updated for context APU
20:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:39 INFO  : 'con' command is executed.
20:24:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:24:39 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:29:08 INFO  : Disconnected from the channel tcfchan#17.
20:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:29:09 INFO  : 'jtag frequency' command is executed.
20:29:09 INFO  : Sourcing of 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:09 INFO  : Context for 'APU' is selected.
20:29:10 INFO  : System reset is completed.
20:29:13 INFO  : 'after 3000' command is executed.
20:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:29:16 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:29:16 INFO  : Context for 'APU' is selected.
20:29:16 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:29:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:16 INFO  : Context for 'APU' is selected.
20:29:16 INFO  : 'ps7_init' command is executed.
20:29:16 INFO  : 'ps7_post_config' command is executed.
20:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:17 INFO  : The application 'C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/image_process/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:17 INFO  : Memory regions updated for context APU
20:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:17 INFO  : 'con' command is executed.
20:29:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:29:17 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\image_process\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:36:13 INFO  : Disconnected from the channel tcfchan#18.
20:15:41 INFO  : Registering command handlers for SDK TCF services
20:15:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\vivado\fpga_jjw3\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
20:15:43 INFO  : XSCT server has started successfully.
20:15:43 INFO  : Successfully done setting XSCT server connection channel  
20:15:43 INFO  : Successfully done setting SDK workspace  
20:15:43 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
20:16:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:16:10 INFO  : 'jtag frequency' command is executed.
20:16:10 INFO  : Sourcing of 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:10 INFO  : Context for 'APU' is selected.
20:16:10 INFO  : System reset is completed.
20:16:13 INFO  : 'after 3000' command is executed.
20:16:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:16:17 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:16:17 INFO  : Context for 'APU' is selected.
20:16:17 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:16:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:17 INFO  : Context for 'APU' is selected.
20:16:17 INFO  : 'ps7_init' command is executed.
20:16:17 INFO  : 'ps7_post_config' command is executed.
20:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:18 INFO  : The application 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:18 INFO  : Memory regions updated for context APU
20:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:18 INFO  : 'con' command is executed.
20:16:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:16:18 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\final\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:43:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1660480944813,  Project:1659688629594
20:43:52 INFO  : Project sys_bd_design_wrapper_hw_platform_1's source hardware specification located at C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:44:12 INFO  : Copied contents of C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_1\system.hdf.
20:44:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:44:14 INFO  : Clearing existing target manager status.
20:44:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:44:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:48:21 INFO  : Disconnected from the channel tcfchan#1.
20:48:34 INFO  : Registering command handlers for SDK TCF services
20:48:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\vivado\fpga_jjw3\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
20:48:36 INFO  : XSCT server has started successfully.
20:48:36 INFO  : Successfully done setting XSCT server connection channel  
20:48:36 INFO  : Successfully done setting SDK workspace  
20:48:36 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
20:50:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:50:20 INFO  : 'jtag frequency' command is executed.
20:50:20 INFO  : Sourcing of 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:20 INFO  : Context for 'APU' is selected.
20:50:20 INFO  : System reset is completed.
20:50:23 INFO  : 'after 3000' command is executed.
20:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:50:27 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:50:27 INFO  : Context for 'APU' is selected.
20:50:27 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:50:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:27 INFO  : Context for 'APU' is selected.
20:50:27 INFO  : 'ps7_init' command is executed.
20:50:27 INFO  : 'ps7_post_config' command is executed.
20:50:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:28 INFO  : The application 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:28 INFO  : Memory regions updated for context APU
20:50:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:28 INFO  : 'con' command is executed.
20:50:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:50:28 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\final\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
20:58:01 INFO  : Disconnected from the channel tcfchan#1.
20:58:12 INFO  : Registering command handlers for SDK TCF services
20:58:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\vivado\fpga_jjw3\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
20:58:14 INFO  : XSCT server has started successfully.
20:58:14 INFO  : Successfully done setting XSCT server connection channel  
20:58:14 INFO  : Successfully done setting SDK workspace  
20:58:14 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
20:59:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:59:19 INFO  : 'jtag frequency' command is executed.
20:59:19 INFO  : Sourcing of 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:19 INFO  : Context for 'APU' is selected.
20:59:19 INFO  : System reset is completed.
20:59:22 INFO  : 'after 3000' command is executed.
20:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:59:25 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:59:25 INFO  : Context for 'APU' is selected.
20:59:25 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:59:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:25 INFO  : Context for 'APU' is selected.
20:59:26 INFO  : 'ps7_init' command is executed.
20:59:26 INFO  : 'ps7_post_config' command is executed.
20:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:26 INFO  : The application 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:26 INFO  : Memory regions updated for context APU
20:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:27 INFO  : 'con' command is executed.
20:59:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:59:27 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\final\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:01:23 INFO  : Disconnected from the channel tcfchan#1.
21:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:01:24 INFO  : 'jtag frequency' command is executed.
21:01:24 INFO  : Sourcing of 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:24 INFO  : Context for 'APU' is selected.
21:01:24 INFO  : System reset is completed.
21:01:27 INFO  : 'after 3000' command is executed.
21:01:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
21:01:30 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
21:01:30 INFO  : Context for 'APU' is selected.
21:01:32 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
21:01:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:32 INFO  : Context for 'APU' is selected.
21:01:32 INFO  : 'ps7_init' command is executed.
21:01:32 INFO  : 'ps7_post_config' command is executed.
21:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:32 INFO  : The application 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:33 INFO  : Memory regions updated for context APU
21:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:33 INFO  : 'con' command is executed.
21:01:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

21:01:33 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\final\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:08:34 INFO  : Disconnected from the channel tcfchan#2.
13:41:20 INFO  : Registering command handlers for SDK TCF services
13:41:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\vivado\fpga_jjw3\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
13:41:23 INFO  : XSCT server has started successfully.
13:41:23 INFO  : Successfully done setting XSCT server connection channel  
13:41:23 INFO  : Successfully done setting SDK workspace  
13:41:23 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
13:41:23 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
15:02:27 INFO  : Registering command handlers for SDK TCF services
15:02:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\vivado\fpga_jjw3\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
15:02:30 INFO  : XSCT server has started successfully.
15:02:30 INFO  : Successfully done setting XSCT server connection channel  
15:02:30 INFO  : Successfully done setting SDK workspace  
15:02:30 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
15:02:30 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
15:07:07 INFO  : Refreshed build settings on project axi_ddr_rw
15:07:24 INFO  : Refreshed build settings on project axi_ddr_rw
15:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:08:01 INFO  : 'jtag frequency' command is executed.
15:08:01 INFO  : Sourcing of 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:01 INFO  : Context for 'APU' is selected.
15:08:01 INFO  : System reset is completed.
15:08:04 INFO  : 'after 3000' command is executed.
15:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:08:07 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:08:07 INFO  : Context for 'APU' is selected.
15:08:07 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:08:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:07 INFO  : Context for 'APU' is selected.
15:08:08 INFO  : 'ps7_init' command is executed.
15:08:08 INFO  : 'ps7_post_config' command is executed.
15:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:08 INFO  : The application 'C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/final/vivado/fpga_jjw3/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:08 INFO  : Memory regions updated for context APU
15:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:08 INFO  : 'con' command is executed.
15:08:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:08:08 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\final\vivado\fpga_jjw3\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:12:34 INFO  : Disconnected from the channel tcfchan#1.
20:57:05 INFO  : Registering command handlers for SDK TCF services
20:57:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\vivado\fpga_hdmi\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
20:57:08 INFO  : XSCT server has started successfully.
20:57:08 INFO  : Successfully done setting XSCT server connection channel  
20:57:08 INFO  : Successfully done setting SDK workspace  
20:57:08 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
20:58:00 INFO  : Registering command handlers for SDK TCF services
20:58:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\vivado\fpga_hdmi\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
20:58:03 INFO  : XSCT server has started successfully.
20:58:03 INFO  : Successfully done setting XSCT server connection channel  
20:58:03 INFO  : Successfully done setting SDK workspace  
20:58:03 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
20:58:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:58:59 INFO  : 'jtag frequency' command is executed.
20:58:59 INFO  : Sourcing of 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:00 INFO  : Context for 'APU' is selected.
20:59:00 INFO  : System reset is completed.
20:59:03 INFO  : 'after 3000' command is executed.
20:59:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
20:59:06 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
20:59:06 INFO  : Context for 'APU' is selected.
20:59:06 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
20:59:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:06 INFO  : Context for 'APU' is selected.
20:59:06 INFO  : 'ps7_init' command is executed.
20:59:06 INFO  : 'ps7_post_config' command is executed.
20:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:07 INFO  : The application 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:07 INFO  : Memory regions updated for context APU
20:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:07 INFO  : 'con' command is executed.
20:59:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

20:59:07 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\final\vivado\fpga_hdmi\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
21:02:31 INFO  : Disconnected from the channel tcfchan#1.
22:06:55 INFO  : Registering command handlers for SDK TCF services
22:06:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\vivado\fpga_hdmi\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
22:06:58 INFO  : XSCT server has started successfully.
22:06:58 INFO  : Successfully done setting XSCT server connection channel  
22:06:58 INFO  : Successfully done setting SDK workspace  
22:06:58 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
22:06:58 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
13:59:49 INFO  : Registering command handlers for SDK TCF services
13:59:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\vivado\fpga_hdmi\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
13:59:51 INFO  : XSCT server has started successfully.
13:59:51 INFO  : Successfully done setting XSCT server connection channel  
13:59:51 INFO  : Successfully done setting SDK workspace  
13:59:51 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
13:59:52 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
14:00:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1660888741172,  Project:1660480944813
14:00:07 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:00:22 INFO  : Copied contents of C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
14:00:37 ERROR : Interrupted exception while waiting for the completion of command '::hsi::utils::openhw C:/Users/master/AppData/Local/Temp/system211816590846971954.hdf'
14:00:37 ERROR : Failed to openhw "C:/Users/master/AppData/Local/Temp/system211816590846971954.hdf"
java.lang.InterruptedException
	at java.lang.Object.wait(Native Method)
	at java.lang.Object.wait(Object.java:502)
	at com.xilinx.sdk.xsdb.XsdbCommandWaitHandler.waitForCompletion(XsdbCommandWaitHandler.java:51)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:401)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:307)
	at com.xilinx.sdk.hw.internal.HwPlatform.openHw(HwPlatform.java:367)
	at com.xilinx.sdk.hw.internal.HwPlatform.<init>(HwPlatform.java:354)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:55)
	at com.xilinx.sdk.hw.sync.HwSpecChangeUtil.performChange(HwSpecChangeUtil.java:124)
	at com.xilinx.sdk.hw.sync.HwPlatformMonitor.doMonitorTask(HwPlatformMonitor.java:78)
	at com.xilinx.sdk.hw.sync.HwPlatformMonitor.access$0(HwPlatformMonitor.java:41)
	at com.xilinx.sdk.hw.sync.HwPlatformMonitor$1.run(HwPlatformMonitor.java:33)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4203)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3819)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
14:00:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:01:45 INFO  : Refreshed build settings on project axi_ddr_rw
14:02:00 ERROR : Interrupted exception while waiting for the completion of command '::hsi::utils::closesw C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw_bsp/system.mss'
14:02:00 ERROR : Failed to closesw "C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw_bsp/system.mss"
java.lang.InterruptedException
	at java.lang.Object.wait(Native Method)
	at java.lang.Object.wait(Object.java:502)
	at com.xilinx.sdk.xsdb.XsdbCommandWaitHandler.waitForCompletion(XsdbCommandWaitHandler.java:51)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:401)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:307)
	at com.xilinx.sdk.sw.internal.SwPlatform.dispose(SwPlatform.java:298)
	at com.xilinx.sdk.sw.internal.SwProject.disposeSwPlatform(SwProject.java:218)
	at com.xilinx.sdk.sw.ui.BspSettingsFlow.executeFlowInternal(BspSettingsFlow.java:122)
	at com.xilinx.sdk.sw.ui.BspSettingsFlow.executeFlow(BspSettingsFlow.java:78)
	at com.xilinx.sdk.sw.ui.handlers.BspSettingsDialogHandler.execute(BspSettingsDialogHandler.java:72)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
14:02:39 INFO  : Registering command handlers for SDK TCF services
14:02:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\vivado\fpga_hdmi\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
14:02:41 INFO  : XSCT server has started successfully.
14:02:41 INFO  : Successfully done setting XSCT server connection channel  
14:02:42 INFO  : Successfully done setting SDK workspace  
14:02:42 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
14:02:42 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
14:03:10 INFO  : Refreshed build settings on project axi_ddr_rw
14:03:25 INFO  : Refreshed build settings on project axi_ddr_rw
14:04:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:04:15 INFO  : 'jtag frequency' command is executed.
14:04:15 INFO  : Sourcing of 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:15 INFO  : Context for 'APU' is selected.
14:04:15 INFO  : System reset is completed.
14:04:18 INFO  : 'after 3000' command is executed.
14:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:04:22 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:04:22 INFO  : Context for 'APU' is selected.
14:04:22 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:04:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:22 INFO  : Context for 'APU' is selected.
14:04:22 INFO  : 'ps7_init' command is executed.
14:04:22 INFO  : 'ps7_post_config' command is executed.
14:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:23 INFO  : The application 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:23 INFO  : Memory regions updated for context APU
14:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:23 INFO  : 'con' command is executed.
14:04:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:04:23 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\final\vivado\fpga_hdmi\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:29:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1660890402879,  Project:1660888741172
14:29:20 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:29:24 INFO  : Copied contents of C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
14:29:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:29:28 INFO  : 
14:29:29 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
14:29:29 INFO  : Clearing existing target manager status.
14:29:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:29:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:30:47 INFO  : Disconnected from the channel tcfchan#1.
14:30:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:30:49 INFO  : 'jtag frequency' command is executed.
14:30:49 INFO  : Sourcing of 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:49 INFO  : Context for 'APU' is selected.
14:30:49 INFO  : System reset is completed.
14:30:52 INFO  : 'after 3000' command is executed.
14:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:30:55 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:30:55 INFO  : Context for 'APU' is selected.
14:30:55 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:30:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:55 INFO  : Context for 'APU' is selected.
14:30:56 INFO  : 'ps7_init' command is executed.
14:30:56 INFO  : 'ps7_post_config' command is executed.
14:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:56 INFO  : The application 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:56 INFO  : Memory regions updated for context APU
14:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:57 INFO  : 'con' command is executed.
14:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:30:57 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\final\vivado\fpga_hdmi\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
14:35:03 INFO  : Disconnected from the channel tcfchan#2.
14:35:52 INFO  : Registering command handlers for SDK TCF services
14:35:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\vivado\fpga_hdmi\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
14:35:54 INFO  : XSCT server has started successfully.
14:35:54 INFO  : Successfully done setting XSCT server connection channel  
14:35:54 INFO  : Successfully done setting SDK workspace  
14:35:54 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
14:35:54 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
14:50:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1660891809396,  Project:1660890402879
14:50:26 INFO  : Project sys_bd_design_wrapper_hw_platform_0's source hardware specification located at C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:50:29 INFO  : Copied contents of C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf into \sys_bd_design_wrapper_hw_platform_0\system.hdf.
14:50:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:50:32 INFO  : 
14:50:33 INFO  : Updating hardware inferred compiler options for axi_ddr_rw.
14:50:33 INFO  : Clearing existing target manager status.
14:50:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:50:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:51:39 INFO  : Refreshed build settings on project axi_ddr_rw
14:51:54 ERROR : Failed to closesw "C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw_bsp/system.mss'.
Design is not opened in the current session.


14:52:39 INFO  : Registering command handlers for SDK TCF services
14:52:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\vivado\fpga_hdmi\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
14:52:42 INFO  : XSCT server has started successfully.
14:52:42 INFO  : Successfully done setting XSCT server connection channel  
14:52:42 INFO  : Successfully done setting SDK workspace  
14:52:42 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
14:52:42 INFO  : Checking for hwspec changes in the project sys_bd_design_wrapper_hw_platform_0.
14:53:07 INFO  : Refreshed build settings on project axi_ddr_rw
14:53:22 ERROR : Failed to closesw "C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw_bsp/system.mss'.
Design is not opened in the current session.


14:53:52 INFO  : Registering command handlers for SDK TCF services
14:53:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\vivado\fpga_hdmi\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
14:53:54 INFO  : XSCT server has started successfully.
14:53:54 INFO  : Successfully done setting XSCT server connection channel  
14:53:54 INFO  : Successfully done setting SDK workspace  
14:53:54 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
14:54:27 INFO  : Refreshed build settings on project axi_ddr_rw
14:54:43 INFO  : Refreshed build settings on project axi_ddr_rw
14:55:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:55:29 INFO  : 'jtag frequency' command is executed.
14:55:29 INFO  : Sourcing of 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:29 INFO  : Context for 'APU' is selected.
14:55:29 INFO  : System reset is completed.
14:55:32 INFO  : 'after 3000' command is executed.
14:55:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:55:36 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
14:55:36 INFO  : Context for 'APU' is selected.
14:55:36 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
14:55:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:36 INFO  : Context for 'APU' is selected.
14:55:36 INFO  : 'ps7_init' command is executed.
14:55:36 INFO  : 'ps7_post_config' command is executed.
14:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:37 INFO  : The application 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:37 INFO  : Memory regions updated for context APU
14:55:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:37 INFO  : 'con' command is executed.
14:55:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:55:37 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\final\vivado\fpga_hdmi\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:05:19 INFO  : Disconnected from the channel tcfchan#1.
15:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:05:20 INFO  : 'jtag frequency' command is executed.
15:05:20 INFO  : Sourcing of 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:20 INFO  : Context for 'APU' is selected.
15:05:21 INFO  : System reset is completed.
15:05:24 INFO  : 'after 3000' command is executed.
15:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
15:05:27 INFO  : FPGA configured successfully with bitstream "C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit"
15:05:27 INFO  : Context for 'APU' is selected.
15:05:28 INFO  : Hardware design information is loaded from 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf'.
15:05:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:28 INFO  : Context for 'APU' is selected.
15:05:29 INFO  : 'ps7_init' command is executed.
15:05:29 INFO  : 'ps7_post_config' command is executed.
15:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:29 INFO  : The application 'C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/sys_bd_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow C:/Users/master/Desktop/final/vivado/fpga_hdmi/fpga_jjw1.sdk/axi_ddr_rw/Debug/axi_ddr_rw.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:29 INFO  : Memory regions updated for context APU
15:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:29 INFO  : 'con' command is executed.
15:05:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

15:05:29 INFO  : Launch script is exported to file 'C:\Users\master\Desktop\final\vivado\fpga_hdmi\fpga_jjw1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_ddr_rw.elf_on_local.tcl'
15:08:44 INFO  : Disconnected from the channel tcfchan#2.
16:12:46 INFO  : Registering command handlers for SDK TCF services
16:12:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\CICC1837\\vivado\fpga_hdmi\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
16:12:48 INFO  : XSCT server has started successfully.
16:12:48 INFO  : Successfully done setting XSCT server connection channel  
16:12:48 INFO  : Successfully done setting SDK workspace  
16:12:48 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/CICC1837//vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
16:33:47 INFO  : Registering command handlers for SDK TCF services
16:33:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\master\Desktop\final\CICC1837\\vivado\fpga_hdmi\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
16:33:49 INFO  : XSCT server has started successfully.
16:33:49 INFO  : Successfully done setting XSCT server connection channel  
16:33:49 INFO  : Successfully done setting SDK workspace  
16:33:49 INFO  : Processing command line option -hwspec C:/Users/master/Desktop/final/CICC1837//vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
16:54:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\password_is_447\Desktop\BaiduSyncdisk\CICC1837\\vivado\fpga_hdmi\fpga_jjw1.sdk\temp_xsdb_launch_script.tcl
16:54:03 INFO  : XSCT server has started successfully.
16:54:03 INFO  : Successfully done setting XSCT server connection channel  
16:54:06 INFO  : Successfully done setting SDK workspace  
16:54:09 INFO  : Registering command handlers for SDK TCF services
16:54:09 INFO  : Processing command line option -hwspec C:/Users/password_is_447/Desktop/BaiduSyncdisk/CICC1837//vivado/fpga_hdmi/fpga_jjw1.sdk/sys_bd_design_wrapper.hdf.
