# wallace-tree-16bit
16-bit Array Multiplier and Pipelined Wallace Tree Multiplier in Verilog
# 16-bit Wallace Tree Multiplier

This project implements a 16-bit Wallace Tree Multiplier using Verilog HDL.

## Files
- wallace_tree_16bit.v – Main multiplier module
- full_adder.v – Full adder
- half_adder.v – Half adder
- tb_wallace_tree.v – Testbench

## Tools Used
- Verilog HDL
- ModelSim / Vivado
