INFO:SoC:        __   _ __      _  __  
INFO:SoC:       / /  (_) /____ | |/_/  
INFO:SoC:      / /__/ / __/ -_)>  <    
INFO:SoC:     /____/_/\__/\__/_/|_|  
INFO:SoC:  Build your hardware, easily!
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Creating SoC... (2025-12-05 10:01:19)
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:FPGA device : SIM.
INFO:SoC:System clock: 1.000MHz.
INFO:SoCBusHandler:Creating Bus Handler...
INFO:SoCBusHandler:32-bit wishbone Bus, 4.0GiB Address Space.
INFO:SoCBusHandler:Adding reserved Bus Regions...
INFO:SoCBusHandler:Bus Handler created.
INFO:SoCCSRHandler:Creating CSR Handler...
INFO:SoCCSRHandler:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations).
INFO:SoCCSRHandler:Adding reserved CSRs...
INFO:SoCCSRHandler:CSR Handler created.
INFO:SoCIRQHandler:Creating IRQ Handler...
INFO:SoCIRQHandler:IRQ Handler (up to 32 Locations).
INFO:SoCIRQHandler:Adding reserved IRQs...
INFO:SoCIRQHandler:IRQ Handler created.
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Initial SoC:
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:32-bit wishbone Bus, 4.0GiB Address Space.
INFO:SoC:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations).
INFO:SoC:IRQ Handler (up to 32 Locations).
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Controller ctrl added.
INFO:SoC:CPU vexriscv added.
INFO:SoC:CPU vexriscv adding IO Region 0 at 0x80000000 (Size: 0x80000000).
INFO:SoCBusHandler:io0 Region added at Origin: 0x80000000, Size: 0x80000000, Mode:  RW, Cached: False, Linker: False.
INFO:SoC:CPU vexriscv overriding sram mapping from 0x01000000 to 0x10000000.
INFO:SoC:CPU vexriscv setting reset address to 0x00000000.
INFO:SoC:CPU vexriscv adding Bus Master(s).
INFO:SoCBusHandler:cpu_bus0 added as Bus Master.
INFO:SoCBusHandler:cpu_bus1 added as Bus Master.
INFO:SoC:CPU vexriscv adding Interrupt(s).
INFO:SoC:CPU vexriscv adding SoC components.
INFO:SoCBusHandler:rom Region added at Origin: 0x00000000, Size: 0x00020000, Mode:  RX, Cached:  True, Linker: False.
INFO:SoCBusHandler:rom added as Bus Slave.
INFO:SoC:RAM rom added Origin: 0x00000000, Size: 0x00020000, Mode:  RX, Cached:  True, Linker: False.
INFO:SoCBusHandler:sram Region added at Origin: 0x10000000, Size: 0x00002000, Mode: RWX, Cached:  True, Linker: False.
INFO:SoCBusHandler:sram added as Bus Slave.
INFO:SoC:RAM sram added Origin: 0x10000000, Size: 0x00002000, Mode: RWX, Cached:  True, Linker: False.
INFO:SoCRegion:Region size rounded internally from 0x06400000 to 0x08000000.
INFO:SoCBusHandler:main_ram Region added at Origin: 0x40000000, Size: 0x06400000, Mode: RWX, Cached:  True, Linker: False.
INFO:SoCBusHandler:main_ram added as Bus Slave.
INFO:SoC:RAM main_ram added Origin: 0x40000000, Size: 0x06400000, Mode: RWX, Cached:  True, Linker: False.
INFO:SoCIRQHandler:uart IRQ allocated at Location 0.
INFO:SoCIRQHandler:timer0 IRQ allocated at Location 1.
{'boot.bin': '00000000'}
INFO:SoC:        __   _ __      _  __  
INFO:SoC:       / /  (_) /____ | |/_/  
INFO:SoC:      / /__/ / __/ -_)>  <    
INFO:SoC:     /____/_/\__/\__/_/|_|  
INFO:SoC:  Build your hardware, easily!
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Creating SoC... (2025-12-05 10:01:19)
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:FPGA device : SIM.
INFO:SoC:System clock: 1.000MHz.
INFO:SoCBusHandler:Creating Bus Handler...
INFO:SoCBusHandler:32-bit wishbone Bus, 4.0GiB Address Space.
INFO:SoCBusHandler:Adding reserved Bus Regions...
INFO:SoCBusHandler:Bus Handler created.
INFO:SoCCSRHandler:Creating CSR Handler...
INFO:SoCCSRHandler:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations).
INFO:SoCCSRHandler:Adding reserved CSRs...
INFO:SoCCSRHandler:CSR Handler created.
INFO:SoCIRQHandler:Creating IRQ Handler...
INFO:SoCIRQHandler:IRQ Handler (up to 32 Locations).
INFO:SoCIRQHandler:Adding reserved IRQs...
INFO:SoCIRQHandler:IRQ Handler created.
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Initial SoC:
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:32-bit wishbone Bus, 4.0GiB Address Space.
INFO:SoC:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations).
INFO:SoC:IRQ Handler (up to 32 Locations).
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Controller ctrl added.
INFO:SoC:CPU vexriscv added.
INFO:SoC:CPU vexriscv adding IO Region 0 at 0x80000000 (Size: 0x80000000).
INFO:SoCBusHandler:io0 Region added at Origin: 0x80000000, Size: 0x80000000, Mode:  RW, Cached: False, Linker: False.
INFO:SoC:CPU vexriscv setting reset address to 0x00000000.
INFO:SoC:CPU vexriscv adding Bus Master(s).
INFO:SoCBusHandler:cpu_bus0 added as Bus Master.
INFO:SoCBusHandler:cpu_bus1 added as Bus Master.
INFO:SoC:CPU vexriscv adding Interrupt(s).
INFO:SoC:CPU vexriscv adding SoC components.
INFO:SoCBusHandler:rom Region added at Origin: 0x00000000, Size: 0x00020000, Mode:  RX, Cached:  True, Linker: False.
INFO:SoCBusHandler:rom added as Bus Slave.
INFO:SoC:RAM rom added Origin: 0x00000000, Size: 0x00020000, Mode:  RX, Cached:  True, Linker: False.
INFO:SoCBusHandler:sram Region added at Origin: 0x10000000, Size: 0x00002000, Mode: RWX, Cached:  True, Linker: False.
INFO:SoCBusHandler:sram added as Bus Slave.
INFO:SoC:RAM sram added Origin: 0x10000000, Size: 0x00002000, Mode: RWX, Cached:  True, Linker: False.
INFO:SoCRegion:Region size rounded internally from 0x06400000 to 0x08000000.
INFO:SoCBusHandler:main_ram Region added at Origin: 0x40000000, Size: 0x06400000, Mode: RWX, Cached:  True, Linker: False.
INFO:SoCBusHandler:main_ram added as Bus Slave.
INFO:SoC:RAM main_ram added Origin: 0x40000000, Size: 0x06400000, Mode: RWX, Cached:  True, Linker: False.
INFO:SoCIRQHandler:uart IRQ allocated at Location 0.
INFO:SoCIRQHandler:timer0 IRQ allocated at Location 1.
INFO:SoCBusHandler:Allocating IO Region of size 0x00002000...
INFO:SoCBusHandler:ethmac Region allocated at Origin: 0x80000000, Size: 0x00002000, Mode:  RW, Cached: False, Linker:  True.
INFO:SoCBusHandler:ethmac_rx Region added at Origin: 0x80000000, Size: 0x00001000, Mode:  RW, Cached: False, Linker:  True.
INFO:SoCBusHandler:ethmac_rx added as Bus Slave.
INFO:SoCBusHandler:ethmac_tx Region added at Origin: 0x80001000, Size: 0x00001000, Mode:  RW, Cached: False, Linker:  True.
INFO:SoCBusHandler:ethmac_tx added as Bus Slave.
INFO:SoCIRQHandler:ethmac IRQ allocated at Location 2.
INFO:SoC:CSR Bridge csr added.
INFO:SoCBusHandler:csr Region added at Origin: 0xf0000000, Size: 0x00010000, Mode:  RW, Cached: False, Linker: False.
INFO:SoCBusHandler:csr added as Bus Slave.
INFO:SoCCSRHandler:csr added as CSR Master.
INFO:SoCBusHandler:Interconnect: InterconnectShared (2 <-> 6).
INFO:SoCCSRHandler:ctrl CSR allocated at Location 0.
INFO:SoCCSRHandler:ethmac CSR allocated at Location 1.
INFO:SoCCSRHandler:ethphy CSR allocated at Location 2.
INFO:SoCCSRHandler:identifier_mem CSR allocated at Location 3.
INFO:SoCCSRHandler:timer0 CSR allocated at Location 4.
INFO:SoCCSRHandler:uart CSR allocated at Location 5.
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Finalized SoC:
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:32-bit wishbone Bus, 4.0GiB Address Space.
IO Regions: (1)
io0                 : Origin: 0x80000000, Size: 0x80000000, Mode:  RW, Cached: False, Linker: False
Bus Regions: (7)
rom                 : Origin: 0x00000000, Size: 0x00020000, Mode:  RX, Cached:  True, Linker: False
sram                : Origin: 0x10000000, Size: 0x00002000, Mode: RWX, Cached:  True, Linker: False
main_ram            : Origin: 0x40000000, Size: 0x06400000, Mode: RWX, Cached:  True, Linker: False
ethmac              : Origin: 0x80000000, Size: 0x00002000, Mode:  RW, Cached: False, Linker:  True
ethmac_rx           : Origin: 0x80000000, Size: 0x00001000, Mode:  RW, Cached: False, Linker:  True
ethmac_tx           : Origin: 0x80001000, Size: 0x00001000, Mode:  RW, Cached: False, Linker:  True
csr                 : Origin: 0xf0000000, Size: 0x00010000, Mode:  RW, Cached: False, Linker: False
Bus Masters: (2)
- cpu_bus0          : rw
- cpu_bus1          : rw
Bus Slaves: (6)
- rom               : r
- sram              : rw
- main_ram          : rw
- ethmac_rx         : r
- ethmac_tx         : rw
- csr               : rw
INFO:SoC:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations).
CSR Locations: (6)
- ctrl           : 0
- ethmac         : 1
- ethphy         : 2
- identifier_mem : 3
- timer0         : 4
- uart           : 5
INFO:SoC:IRQ Handler (up to 32 Locations).
IRQ Locations: (3)
- uart   : 0
- timer0 : 1
- ethmac : 2
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:SoC Hierarchy:
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:
SimSoC
â””â”€â”€â”€ crg (CRG)
â””â”€â”€â”€ bus (SoCBusHandler)
â”‚    â””â”€â”€â”€ _interconnect (InterconnectShared)
â”‚    â”‚    â””â”€â”€â”€ arbiter (Arbiter)
â”‚    â”‚    â”‚    â””â”€â”€â”€ rr (RoundRobin)
â”‚    â”‚    â””â”€â”€â”€ decoder (Decoder)
â”‚    â”‚    â””â”€â”€â”€ timeout (Timeout)
â”‚    â”‚    â”‚    â””â”€â”€â”€ waittimer_0* (WaitTimer)
â””â”€â”€â”€ csr (SoCCSRHandler)
â””â”€â”€â”€ irq (SoCIRQHandler)
â””â”€â”€â”€ ctrl (SoCController)
â””â”€â”€â”€ cpu (VexRiscv)
â”‚    â””â”€â”€â”€ [VexRiscv]
â””â”€â”€â”€ rom (SRAM)
â””â”€â”€â”€ sram (SRAM)
â””â”€â”€â”€ main_ram (SRAM)
â””â”€â”€â”€ identifier (Identifier)
â””â”€â”€â”€ uart (UART)
â”‚    â””â”€â”€â”€ ev (EventManager)
â”‚    â”‚    â””â”€â”€â”€ eventsourcelevel_0* (EventSourceLevel)
â”‚    â”‚    â””â”€â”€â”€ eventsourcelevel_1* (EventSourceLevel)
â”‚    â””â”€â”€â”€ phy (RS232PHYModel)
â”‚    â””â”€â”€â”€ tx_fifo (SyncFIFO)
â”‚    â”‚    â””â”€â”€â”€ fifo (SyncFIFOBuffered)
â”‚    â”‚    â”‚    â””â”€â”€â”€ fifo (SyncFIFO)
â”‚    â””â”€â”€â”€ rx_fifo (SyncFIFO)
â”‚    â”‚    â””â”€â”€â”€ fifo (SyncFIFOBuffered)
â”‚    â”‚    â”‚    â””â”€â”€â”€ fifo (SyncFIFO)
â””â”€â”€â”€ timer0 (Timer)
â”‚    â””â”€â”€â”€ ev (EventManager)
â”‚    â”‚    â””â”€â”€â”€ eventsourceprocess_0* (EventSourceProcess)
â””â”€â”€â”€ ethphy (LiteEthPHYModel)
â”‚    â””â”€â”€â”€ crg (LiteEthPHYModelCRG)
â””â”€â”€â”€ ethmac (LiteEthMAC)
â”‚    â””â”€â”€â”€ core (LiteEthMACCore)
â”‚    â”‚    â””â”€â”€â”€ tx_datapath (TXDatapath)
â”‚    â”‚    â”‚    â””â”€â”€â”€ clockdomaincrossing_0* (ClockDomainCrossing)
â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ asyncfifo_0* (AsyncFIFO)
â”‚    â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ fifo (AsyncFIFO)
â”‚    â”‚    â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ graycounter_0* (GrayCounter)
â”‚    â”‚    â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ graycounter_1* (GrayCounter)
â”‚    â”‚    â”‚    â””â”€â”€â”€ strideconverter_0* (StrideConverter)
â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ converter_0* (Converter)
â”‚    â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ _downconverter_0* (_DownConverter)
â”‚    â”‚    â”‚    â””â”€â”€â”€ liteethmactxlastbe_0* (LiteEthMACTXLastBE)
â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ last_handler (LiteEthLastHandler)
â”‚    â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ fsm (FSM)
â”‚    â”‚    â”‚    â””â”€â”€â”€ liteethmacpaddinginserter_0* (LiteEthMACPaddingInserter)
â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ fsm (FSM)
â”‚    â”‚    â”‚    â””â”€â”€â”€ liteethmacgap_0* (LiteEthMACGap)
â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ fsm (FSM)
â”‚    â”‚    â”‚    â””â”€â”€â”€ pipeline_0* (Pipeline)
â”‚    â”‚    â””â”€â”€â”€ rx_datapath (RXDatapath)
â”‚    â”‚    â”‚    â””â”€â”€â”€ liteethmacpaddingchecker_0* (LiteEthMACPaddingChecker)
â”‚    â”‚    â”‚    â””â”€â”€â”€ liteethmacrxlastbe_0* (LiteEthMACRXLastBE)
â”‚    â”‚    â”‚    â””â”€â”€â”€ strideconverter_0* (StrideConverter)
â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ converter_0* (Converter)
â”‚    â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ _upconverter_0* (_UpConverter)
â”‚    â”‚    â”‚    â””â”€â”€â”€ clockdomaincrossing_0* (ClockDomainCrossing)
â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ asyncfifo_0* (AsyncFIFO)
â”‚    â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ fifo (AsyncFIFO)
â”‚    â”‚    â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ graycounter_0* (GrayCounter)
â”‚    â”‚    â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ graycounter_1* (GrayCounter)
â”‚    â”‚    â”‚    â””â”€â”€â”€ pipeline_0* (Pipeline)
â”‚    â””â”€â”€â”€ interface (LiteEthMACWishboneInterface)
â”‚    â”‚    â””â”€â”€â”€ sram (LiteEthMACSRAM)
â”‚    â”‚    â”‚    â””â”€â”€â”€ writer (LiteEthMACSRAMWriter)
â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ ev (EventManager)
â”‚    â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ eventsourcelevel_0* (EventSourceLevel)
â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ stat_fifo (SyncFIFO)
â”‚    â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ fifo (SyncFIFO)
â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ fsm (FSM)
â”‚    â”‚    â”‚    â””â”€â”€â”€ reader (LiteEthMACSRAMReader)
â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ ev (EventManager)
â”‚    â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ eventsourcepulse_0* (EventSourcePulse)
â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ syncfifo_0* (SyncFIFO)
â”‚    â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ fifo (SyncFIFO)
â”‚    â”‚    â”‚    â”‚    â””â”€â”€â”€ fsm (FSM)
â”‚    â”‚    â”‚    â””â”€â”€â”€ ev (SharedIRQ)
â”‚    â”‚    â””â”€â”€â”€ sram_0* (SRAM)
â”‚    â”‚    â””â”€â”€â”€ sram_1* (SRAM)
â”‚    â”‚    â””â”€â”€â”€ decoder_0* (Decoder)
â”‚    â”‚    â””â”€â”€â”€ sram_2* (SRAM)
â”‚    â”‚    â””â”€â”€â”€ sram_3* (SRAM)
â”‚    â”‚    â””â”€â”€â”€ decoder_1* (Decoder)
â”‚    â””â”€â”€â”€ ev (SharedIRQ)
â””â”€â”€â”€ csr_bridge (Wishbone2CSR)
â”‚    â””â”€â”€â”€ fsm (FSM)
â””â”€â”€â”€ csr_bankarray (CSRBankArray)
â”‚    â””â”€â”€â”€ csrbank_0* (CSRBank)
â”‚    â”‚    â””â”€â”€â”€ csrstorage_0* (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ csrstorage_1* (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_0* (CSRStatus)
â”‚    â””â”€â”€â”€ csrbank_1* (CSRBank)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_0* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_1* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_2* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_3* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_4* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstorage_0* (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_5* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_6* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstorage_1* (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ csrstorage_2* (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_7* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_8* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstorage_3* (CSRStorage)
â”‚    â””â”€â”€â”€ csrbank_2* (CSRBank)
â”‚    â”‚    â””â”€â”€â”€ csrstorage_0* (CSRStorage)
â”‚    â””â”€â”€â”€ sram_0* (SRAM)
â”‚    â””â”€â”€â”€ csrbank_3* (CSRBank)
â”‚    â”‚    â””â”€â”€â”€ csrstorage_0* (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ csrstorage_1* (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ csrstorage_2* (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ csrstorage_3* (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_0* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_1* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_2* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstorage_4* (CSRStorage)
â”‚    â””â”€â”€â”€ csrbank_4* (CSRBank)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_0* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_1* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_2* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_3* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstorage_0* (CSRStorage)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_4* (CSRStatus)
â”‚    â”‚    â””â”€â”€â”€ csrstatus_5* (CSRStatus)
â””â”€â”€â”€ csr_interconnect (InterconnectShared)
* : Generated name.
[]: BlackBox.

INFO:SoC:--------------------------------------------------------------------------------
make: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/libc'
make: Nothing to be done for 'all'.
make: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/libc'
make: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/libcompiler_rt'
make: Nothing to be done for 'all'.
make: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/libcompiler_rt'
make: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/libbase'
 CC       console.o
 CC       system.o
 CC       memtest.o
 CC       uart.o
 CC       spiflash.o
 CC       i2c.o
 CC       isr.o
 CC       hyperram.o
 AR       libbase.a
make: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/libbase'
make: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/libfatfs'
make: Nothing to be done for 'all'.
make: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/libfatfs'
make: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/liblitespi'
 CC       spiflash.o
 CC       spiram.o
 AR       liblitespi.a
make: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/liblitespi'
make: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/liblitedram'
 CC       bist.o
 CC       sdram.o
 CC       sdram_dbg.o
 CC       sdram_spd.o
 CC       utils.o
 CC       accessors.o
 AR       liblitedram.a
make: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/liblitedram'
make: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/libliteeth'
 CC       udp.o
 CC       tftp.o
 CC       mdio.o
/home/raghav-maheshwari/Litex-Running/litex/litex/soc/software/libliteeth/udp.c: In function 'send_packet':
/home/raghav-maheshwari/Litex-Running/litex/litex/soc/software/libliteeth/udp.c:189:42: warning: format '%d' expects argument of type 'int', but argument 2 has type 'uint32_t' {aka 'long unsigned int'} [-Wformat=]
  189 |         printf("[udp.c] send_packet len=%d slot=%u\n", txlen, txslot);
      |                                         ~^             ~~~~~
      |                                          |             |
      |                                          int           uint32_t {aka long unsigned int}
      |                                         %ld
/home/raghav-maheshwari/Litex-Running/litex/litex/soc/software/libliteeth/udp.c:189:50: warning: format '%u' expects argument of type 'unsigned int', but argument 3 has type 'uint32_t' {aka 'long unsigned int'} [-Wformat=]
  189 |         printf("[udp.c] send_packet len=%d slot=%u\n", txlen, txslot);
      |                                                 ~^            ~~~~~~
      |                                                  |            |
      |                                                  unsigned int uint32_t {aka long unsigned int}
      |                                                 %lu
 AR       libliteeth.a
make: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/libliteeth'
make: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/liblitesdcard'
 CC       sdcard.o
 CC       spisdcard.o
 AR       liblitesdcard.a
make: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/liblitesdcard'
make: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/liblitesata'
 CC       sata.o
 AR       liblitesata.a
make: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/liblitesata'
make: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/bios'
 CC       boot.o
 CC       cmd_bios.o
 CC       cmd_mem.o
 CC       cmd_boot.o
 CC       cmd_i2c.o
 CC       cmd_spiflash.o
 CC       cmd_litedram.o
 CC       cmd_liteeth.o
 CC       cmd_litesdcard.o
 CC       cmd_litesata.o
 CC       sim_debug.o
 CC       main.o
 CC       bios.elf
/usr/lib/gcc/riscv64-unknown-elf/13.2.0/../../../riscv64-unknown-elf/bin/ld: warning: bios.elf has a LOAD segment with RWX permissions
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
python3 -m litex.soc.software.crcfbigen bios.bin --little
python3 -m litex.soc.software.memusage bios.elf /home/raghav-maheshwari/Litex-Running/build/sim/software/bios/../include/generated/regions.ld riscv64-unknown-elf

ROM usage: 31.80KiB 	(24.85%)
RAM usage: 1.72KiB 	(21.48%)

make: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/software/bios'
INFO:SoC:Initializing ROM rom with contents (Size: 0x7f50).
INFO:SoC:Auto-Resizing ROM rom from 0x20000 to 0x7f50.
make: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware'
mkdir -p modules
make -C modules -f /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/modules/Makefile
make[1]: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules'
mkdir -p xgmii_ethernet
make MOD=xgmii_ethernet -C xgmii_ethernet -f /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile
make[2]: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/xgmii_ethernet'
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/xgmii_ethernet'
cp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so
mkdir -p ethernet
make MOD=ethernet -C ethernet -f /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/modules/ethernet/Makefile
make[2]: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/ethernet'
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/ethernet'
cp ethernet/ethernet.so ethernet.so
mkdir -p serial2console
make MOD=serial2console -C serial2console -f /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/modules/serial2console/Makefile
make[2]: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/serial2console'
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/serial2console'
cp serial2console/serial2console.so serial2console.so
mkdir -p serial2tcp
make MOD=serial2tcp -C serial2tcp -f /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/modules/serial2tcp/Makefile
make[2]: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/serial2tcp'
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/serial2tcp'
cp serial2tcp/serial2tcp.so serial2tcp.so
mkdir -p clocker
make MOD=clocker -C clocker -f /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/modules/clocker/Makefile
make[2]: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/clocker'
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/clocker'
cp clocker/clocker.so clocker.so
mkdir -p spdeeprom
make MOD=spdeeprom -C spdeeprom -f /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/modules/spdeeprom/Makefile
make[2]: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/spdeeprom'
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/spdeeprom'
cp spdeeprom/spdeeprom.so spdeeprom.so
mkdir -p gmii_ethernet
make MOD=gmii_ethernet -C gmii_ethernet -f /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/modules/gmii_ethernet/Makefile
make[2]: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/gmii_ethernet'
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/gmii_ethernet'
cp gmii_ethernet/gmii_ethernet.so gmii_ethernet.so
mkdir -p jtagremote
make MOD=jtagremote -C jtagremote -f /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/modules/jtagremote/Makefile
make[2]: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/jtagremote'
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules/jtagremote'
cp jtagremote/jtagremote.so jtagremote.so
make[1]: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/modules'
mkdir -p /home/raghav-maheshwari/Litex-Running/build/sim/gateware/obj_dir
cc -c -ggdb -Wall -O3    -o /home/raghav-maheshwari/Litex-Running/build/sim/gateware/obj_dir/libdylib.o /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/libdylib.c
cc -c -ggdb -Wall -O3    -o /home/raghav-maheshwari/Litex-Running/build/sim/gateware/obj_dir/modules.o /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/modules.c
In file included from /usr/include/string.h:548,
                 from /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/modules.c:5:
In function â€˜strcatâ€™,
    inlined from â€˜tinydir_readfileâ€™ at /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/tinydir.h:532:2,
    inlined from â€˜litex_sim_load_ext_modulesâ€™ at /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/modules.c:68:14:
/usr/include/x86_64-linux-gnu/bits/string_fortified.h:130:10: warning: â€˜__builtin___strcat_chkâ€™ accessing 4097 or more bytes at offsets 0 and 4096 may overlap 1 byte at offset 4096 [-Wrestrict]
  130 |   return __builtin___strcat_chk (__dest, __src, __glibc_objsize (__dest));
      |          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
cc -c -ggdb -Wall -O3    -o /home/raghav-maheshwari/Litex-Running/build/sim/gateware/obj_dir/pads.o /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/pads.c
cc -c -ggdb -Wall -O3    -o /home/raghav-maheshwari/Litex-Running/build/sim/gateware/obj_dir/parse.o /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/parse.c
cc -c -ggdb -Wall -O3    -o /home/raghav-maheshwari/Litex-Running/build/sim/gateware/obj_dir/sim.o /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/sim.c
verilator -Wno-fatal -O3 --cc /home/raghav-maheshwari/Litex-Running/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v --cc /home/raghav-maheshwari/Litex-Running/build/sim/gateware/sim.v  --top-module sim --exe \
	-DPRINTF_COND=0 \
	sim_init.cpp /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/veril.cpp libdylib.o modules.o pads.o parse.o sim.o \
	--top-module sim \
	 \
	-CFLAGS "-ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core" \
	-LDFLAGS "-lpthread -Wl,--no-as-needed -ljson-c -lz -lm -lstdc++ -Wl,--no-as-needed -ldl -levent " \
	--trace \
	 \
	 \
	 \
	--unroll-count 256 \
	--output-split 5000 \
	--output-split-cfuncs 500 \
	--output-split-ctrace 500 \
	 \
	-Wno-BLKANDNBLK \
	-Wno-WIDTH \
	-Wno-COMBDLY \
	-Wno-CASEINCOMPLETE \
	 \
	--relative-includes 
- V e r i l a t i o n   R e p o r t: Verilator 5.042 2025-11-02 rev v5.042-51-gd91574507
- Verilator: Built from 0.951 MB sources in 5 modules, into 1.612 MB in 21 C++ files needing 0.001 MB
- Verilator: Walltime 0.311 s (elab=0.033, cvt=0.219, bld=0.000); cpu 0.301 s on 1 threads; alloced 40.137 MB
make -j -C /home/raghav-maheshwari/Litex-Running/build/sim/gateware/obj_dir -f Vsim.mk Vsim
make[1]: Entering directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -Os  -c -o veril.o /home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core/veril.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -Os  -c -o sim_init.o ../sim_init.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -x c++-header Vsim__pch.h -o Vsim__pch.h.fast.gch
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -x c++-header Vsim__pch.h -o Vsim__pch.h.slow.gch
echo "" > Vsim__ALL.verilator_deplist.tmp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.slow -c -o Vsim__ConstPool_0.o Vsim__ConstPool_0.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.slow -c -o Vsim___024root__Slow.o Vsim___024root__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.slow -c -o Vsim___024root__0__Slow.o Vsim___024root__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.slow -c -o Vsim_sim__Slow.o Vsim_sim__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.slow -c -o Vsim_sim__0__Slow.o Vsim_sim__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.slow -c -o Vsim_sim__1__Slow.o Vsim_sim__1__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.slow -c -o Vsim_VexRiscv__Slow.o Vsim_VexRiscv__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.slow -c -o Vsim_VexRiscv__0__Slow.o Vsim_VexRiscv__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.slow -c -o Vsim_VexRiscv__1__Slow.o Vsim_VexRiscv__1__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.slow -c -o Vsim__Syms.o Vsim__Syms.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.slow -c -o Vsim__Trace__0__Slow.o Vsim__Trace__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.slow -c -o Vsim__TraceDecls__0__Slow.o Vsim__TraceDecls__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.slow -c -o Vsim__Trace__1__Slow.o Vsim__Trace__1__Slow.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.fast -c -o Vsim.o Vsim.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.fast -c -o Vsim___024root__0.o Vsim___024root__0.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.fast -c -o Vsim_sim__0.o Vsim_sim__0.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.fast -c -o Vsim_sim__1.o Vsim_sim__1.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.fast -c -o Vsim_VexRiscv__0.o Vsim_VexRiscv__0.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.fast -c -o Vsim_VexRiscv__1.o Vsim_VexRiscv__1.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.fast -c -o Vsim__Dpi.o Vsim__Dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -ggdb -Wall -O3    -I/home/raghav-maheshwari/Litex-Running/litex/litex/build/sim/core   -include Vsim__pch.h.fast -c -o Vsim__Trace__0.o Vsim__Trace__0.cpp
g++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vsim__ALL.a   libdylib.o modules.o pads.o parse.o sim.o -lpthread -Wl,--no-as-needed -ljson-c -lz -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -pthread -lpthread -latomic   -o Vsim
rm Vsim__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware/obj_dir'
make: Leaving directory '/home/raghav-maheshwari/Litex-Running/build/sim/gateware'

[xgmii_ethernet] loaded (0x5b60af6762f0)
[serial2console] loaded (0x5b60af6762f0)
[clocker] loaded
[ethernet] loaded (0x5b60af6762f0)
[gmii_ethernet] loaded (0x5b60af6762f0)
[serial2tcp] loaded (0x5b60af6762f0)
[jtagremote] loaded (0x5b60af6762f0)
[spdeeprom] loaded (addr = 0x0)
MDEBUG: Save time: -1, load_time: 0
[clocker] sys_clk: freq_hz=1000000, phase_deg=0

[1m        __   _ __      _  __[0m
[1m       / /  (_) /____ | |/_/[0m
[1m      / /__/ / __/ -_)>  <[0m
[1m     /____/_/\__/\__/_/|_|[0m
[1m   Build your hardware, easily![0m

 (c) Copyright 2012-2025 Enjoy-Digital
 (c) Copyright 2007-2015 M-Labs

 BIOS built on Dec  5 2025 10:01:20
 BIOS CRC passed (2c5bf8fa)

 LiteX git sha1: c0c33df

--=============== [1mSoC[0m ==================--
[1mCPU[0m:		VexRiscv_Full @ 1MHz
[1mBUS[0m:		wishbone 32-bit @ 4GiB
[1mCSR[0m:		32-bit data big ordering
[1mROM[0m:		128.0KiB
[1mSRAM[0m:		8.0KiB
[1mMAIN-RAM[0m:	100.0MiB

--========== [1mInitialization[0m ============--
Ethernet init...
Local IP: 192.168.1.50


--============== [1mBoot[0m ==================--
Booting from serial...
Press Q or ESC to abort boot completely.
sL5DdSMmkekro
Timeout
Executing booted program at 0x40000000

--============= [1mLiftoff![0m ===============--

LiteX DTLS 1.3 CA Certificate client (wolfSSL)
DEBUG: About to call run_dtls13_demo
DEBUG: Entered run_dtls13_demo

=== DTLS 1.3 Client (CA-based Mutual Auth) ===
Local IP:  192.168.1.50
Remote IP: 192.168.1.100
Local port: 60000, server port: 6000
Ethernet init...
Resolving ARP for remote...[udp.c] send_packet len=60 slot=0
