add_file_target(FILE fpga_interconnect.sim.v SCANNER_TYPE verilog)

add_to_cells_sim(fpga_interconnect.sim.v)
