// Seed: 4041278504
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4 = id_4, id_5, id_6 = id_3;
  wire id_7;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    input  tri   id_2,
    input  wire  id_3,
    input  wor   id_4,
    input  wor   id_5
);
  initial id_0 <= id_3 * 1;
  supply1 id_7;
  module_0(
      id_7, id_7
  );
  assign id_7 = id_7;
  assign id_7 = 1;
  wire id_8;
endmodule
