<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Lattice PCIe API Manual: Class Members - Variables</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="annotated.html">Class&nbsp;List</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindexHL" href="functions.html">Class&nbsp;Members</a> | <a class="qindex" href="globals.html">File&nbsp;Members</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<div class="qindex"><a class="qindex" href="functions.html">All</a> | <a class="qindex" href="functions_func.html">Functions</a> | <a class="qindexHL" href="functions_vars.html">Variables</a> | <a class="qindex" href="functions_enum.html">Enumerations</a> | <a class="qindex" href="functions_eval.html">Enumeration&nbsp;values</a></div>
<div class="qindex"><a class="qindex" href="#index_b">b</a> | <a class="qindex" href="#index_d">d</a> | <a class="qindex" href="#index_e">e</a> | <a class="qindex" href="#index_f">f</a> | <a class="qindex" href="#index_h">h</a> | <a class="qindex" href="#index_l">l</a> | <a class="qindex" href="#index_m">m</a> | <a class="qindex" href="#index_p">p</a> | <a class="qindex" href="#index_r">r</a> | <a class="qindex" href="#index_s">s</a> | <a class="qindex" href="#index_u">u</a></div>

<p>

<p>
<h3><a class="anchor" name="index_b">- b -</a></h3><ul>
<li>BASIC_DEMO
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s13">LatticeSemi_PCIe::PCIe_IF</a><li>busNum
: <a class="el" href="struct_d_m_a_resource_info__t.html#o1">DMAResourceInfo_t</a>, <a class="el" href="struct_extra_resource_info__t.html#o1">ExtraResourceInfo_t</a></ul>
<h3><a class="anchor" name="index_d">- d -</a></h3><ul>
<li>deviceNum
: <a class="el" href="struct_d_m_a_resource_info__t.html#o2">DMAResourceInfo_t</a>, <a class="el" href="struct_extra_resource_info__t.html#o2">ExtraResourceInfo_t</a><li>devID
: <a class="el" href="struct_extra_resource_info__t.html#o0">ExtraResourceInfo_t</a><li>DmaAddr64
: <a class="el" href="struct_d_m_a_resource_info__t.html#o7">DMAResourceInfo_t</a>, <a class="el" href="struct_extra_resource_info__t.html#o7">ExtraResourceInfo_t</a><li>DmaBufSize
: <a class="el" href="struct_d_m_a_resource_info__t.html#o6">DMAResourceInfo_t</a>, <a class="el" href="struct_extra_resource_info__t.html#o6">ExtraResourceInfo_t</a><li>DmaPhyAddrHi
: <a class="el" href="struct_d_m_a_resource_info__t.html#o8">DMAResourceInfo_t</a>, <a class="el" href="struct_extra_resource_info__t.html#o8">ExtraResourceInfo_t</a><li>DmaPhyAddrLo
: <a class="el" href="struct_d_m_a_resource_info__t.html#o9">DMAResourceInfo_t</a>, <a class="el" href="struct_extra_resource_info__t.html#o9">ExtraResourceInfo_t</a><li>DriverName
: <a class="el" href="struct_extra_resource_info__t.html#o10">ExtraResourceInfo_t</a></ul>
<h3><a class="anchor" name="index_e">- e -</a></h3><ul>
<li>ECP2M35_PCIE_x1_BRD_GL031
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s8">LatticeSemi_PCIe::PCIe_IF</a><li>ECP2M35_PCIE_x1_BRD_GL034
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s9">LatticeSemi_PCIe::PCIe_IF</a><li>ECP2M35_PCIE_x4_BRD_GL029
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s5">LatticeSemi_PCIe::PCIe_IF</a><li>ECP2M50_PCIE_x4_BRD_GL029
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s6">LatticeSemi_PCIe::PCIe_IF</a></ul>
<h3><a class="anchor" name="index_f">- f -</a></h3><ul>
<li>functionNum
: <a class="el" href="struct_d_m_a_resource_info__t.html#o3">DMAResourceInfo_t</a>, <a class="el" href="struct_extra_resource_info__t.html#o3">ExtraResourceInfo_t</a></ul>
<h3><a class="anchor" name="index_h">- h -</a></h3><ul>
<li>hasDmaBuf
: <a class="el" href="struct_d_m_a_resource_info__t.html#o5">DMAResourceInfo_t</a>, <a class="el" href="struct_extra_resource_info__t.html#o5">ExtraResourceInfo_t</a></ul>
<h3><a class="anchor" name="index_l">- l -</a></h3><ul>
<li>LinkWidth
: <a class="el" href="struct_d_m_a_resource_info__t.html#o13">DMAResourceInfo_t</a></ul>
<h3><a class="anchor" name="index_m">- m -</a></h3><ul>
<li>MaxPayloadSize
: <a class="el" href="struct_d_m_a_resource_info__t.html#o10">DMAResourceInfo_t</a><li>MaxReadReqSize
: <a class="el" href="struct_d_m_a_resource_info__t.html#o11">DMAResourceInfo_t</a></ul>
<h3><a class="anchor" name="index_p">- p -</a></h3><ul>
<li>pBAR
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#p2">LatticeSemi_PCIe::PCIe_IF</a><li>PCIE_DEMO_EC
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s12">LatticeSemi_PCIe::PCIe_IF</a><li>PCIE_DEMO_SC
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s11">LatticeSemi_PCIe::PCIe_IF</a><li>PCIE_ECP2M_BRD
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s1">LatticeSemi_PCIe::PCIe_IF</a><li>PCIE_SC_BRD
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s0">LatticeSemi_PCIe::PCIe_IF</a><li>PCIEDMA_DEMO
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s15">LatticeSemi_PCIe::PCIe_IF</a><li>pLSCDMA_DRIVER
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s19">LatticeSemi_PCIe::PCIe_IF</a><li>pLSCPCIE2_DRIVER
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s18">LatticeSemi_PCIe::PCIe_IF</a><li>pLSCPCIE_DRIVER
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s17">LatticeSemi_PCIe::PCIe_IF</a><li>pLSCSIM_DRIVER
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s16">LatticeSemi_PCIe::PCIe_IF</a></ul>
<h3><a class="anchor" name="index_r">- r -</a></h3><ul>
<li>RCBSize
: <a class="el" href="struct_d_m_a_resource_info__t.html#o12">DMAResourceInfo_t</a><li>RunTimeCtrl
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie_a_p_i.html#s0">LatticeSemi_PCIe::PCIeAPI</a></ul>
<h3><a class="anchor" name="index_s">- s -</a></h3><ul>
<li>SC25_PCIE_x1_BRD_GL030
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s7">LatticeSemi_PCIe::PCIe_IF</a><li>SC80_PCIE_x4_BRD_GL035
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s10">LatticeSemi_PCIe::PCIe_IF</a><li>SC80_PCIE_x8_BRD_GL028
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s4">LatticeSemi_PCIe::PCIe_IF</a><li>SFIF_DEMO
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s14">LatticeSemi_PCIe::PCIe_IF</a><li>sizeBAR
: <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#p3">LatticeSemi_PCIe::PCIe_IF</a></ul>
<h3><a class="anchor" name="index_u">- u -</a></h3><ul>
<li>UINumber
: <a class="el" href="struct_d_m_a_resource_info__t.html#o4">DMAResourceInfo_t</a>, <a class="el" href="struct_extra_resource_info__t.html#o4">ExtraResourceInfo_t</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Wed Jul 16 12:05:27 2008 for Lattice PCIe API Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
