# CISC_16bit
Modeling a 16-bit CISC processor "ZEAL" using Verilog to implement on FPGA.

### Bus Interface Unit
  The Bus Interface Unit generates the control signals for Memory/IO read-write operations. This module receives microprocessor T-state count as input for synchronization
