// Seed: 2271255701
`timescale 1 ps / 1ps
module module_0 ();
  type_5(
      id_0, id_0, id_0, id_0, id_0
  );
  assign id_1 = id_1;
  logic id_2;
  logic id_3;
  logic id_4;
  assign id_1 = id_4;
endmodule
