INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
INFO: [VRFC 10-2458] undeclared symbol p_data, assumed default net type wire [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.srcs/sim_1/new/tb_part2.v:31]
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW5/HW5part2/HW5part2.srcs/sim_1/new/tb_part2.v:32]
