;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* RST */
RST__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
RST__0__MASK EQU 0x10
RST__0__PC EQU CYREG_PRT4_PC4
RST__0__PORT EQU 4
RST__0__SHIFT EQU 4
RST__AG EQU CYREG_PRT4_AG
RST__AMUX EQU CYREG_PRT4_AMUX
RST__BIE EQU CYREG_PRT4_BIE
RST__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RST__BYP EQU CYREG_PRT4_BYP
RST__CTL EQU CYREG_PRT4_CTL
RST__DM0 EQU CYREG_PRT4_DM0
RST__DM1 EQU CYREG_PRT4_DM1
RST__DM2 EQU CYREG_PRT4_DM2
RST__DR EQU CYREG_PRT4_DR
RST__INP_DIS EQU CYREG_PRT4_INP_DIS
RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RST__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RST__LCD_EN EQU CYREG_PRT4_LCD_EN
RST__MASK EQU 0x10
RST__PORT EQU 4
RST__PRT EQU CYREG_PRT4_PRT
RST__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RST__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RST__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RST__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RST__PS EQU CYREG_PRT4_PS
RST__SHIFT EQU 4
RST__SLW EQU CYREG_PRT4_SLW

/* d_c */
d_c__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
d_c__0__MASK EQU 0x01
d_c__0__PC EQU CYREG_PRT4_PC0
d_c__0__PORT EQU 4
d_c__0__SHIFT EQU 0
d_c__AG EQU CYREG_PRT4_AG
d_c__AMUX EQU CYREG_PRT4_AMUX
d_c__BIE EQU CYREG_PRT4_BIE
d_c__BIT_MASK EQU CYREG_PRT4_BIT_MASK
d_c__BYP EQU CYREG_PRT4_BYP
d_c__CTL EQU CYREG_PRT4_CTL
d_c__DM0 EQU CYREG_PRT4_DM0
d_c__DM1 EQU CYREG_PRT4_DM1
d_c__DM2 EQU CYREG_PRT4_DM2
d_c__DR EQU CYREG_PRT4_DR
d_c__INP_DIS EQU CYREG_PRT4_INP_DIS
d_c__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
d_c__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
d_c__LCD_EN EQU CYREG_PRT4_LCD_EN
d_c__MASK EQU 0x01
d_c__PORT EQU 4
d_c__PRT EQU CYREG_PRT4_PRT
d_c__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
d_c__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
d_c__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
d_c__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
d_c__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
d_c__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
d_c__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
d_c__PS EQU CYREG_PRT4_PS
d_c__SHIFT EQU 0
d_c__SLW EQU CYREG_PRT4_SLW

/* ncs */
ncs__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
ncs__0__MASK EQU 0x08
ncs__0__PC EQU CYREG_PRT4_PC3
ncs__0__PORT EQU 4
ncs__0__SHIFT EQU 3
ncs__AG EQU CYREG_PRT4_AG
ncs__AMUX EQU CYREG_PRT4_AMUX
ncs__BIE EQU CYREG_PRT4_BIE
ncs__BIT_MASK EQU CYREG_PRT4_BIT_MASK
ncs__BYP EQU CYREG_PRT4_BYP
ncs__CTL EQU CYREG_PRT4_CTL
ncs__DM0 EQU CYREG_PRT4_DM0
ncs__DM1 EQU CYREG_PRT4_DM1
ncs__DM2 EQU CYREG_PRT4_DM2
ncs__DR EQU CYREG_PRT4_DR
ncs__INP_DIS EQU CYREG_PRT4_INP_DIS
ncs__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
ncs__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
ncs__LCD_EN EQU CYREG_PRT4_LCD_EN
ncs__MASK EQU 0x08
ncs__PORT EQU 4
ncs__PRT EQU CYREG_PRT4_PRT
ncs__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
ncs__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
ncs__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
ncs__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
ncs__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
ncs__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
ncs__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
ncs__PS EQU CYREG_PRT4_PS
ncs__SHIFT EQU 3
ncs__SLW EQU CYREG_PRT4_SLW

/* nrd */
nrd__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
nrd__0__MASK EQU 0x04
nrd__0__PC EQU CYREG_PRT4_PC2
nrd__0__PORT EQU 4
nrd__0__SHIFT EQU 2
nrd__AG EQU CYREG_PRT4_AG
nrd__AMUX EQU CYREG_PRT4_AMUX
nrd__BIE EQU CYREG_PRT4_BIE
nrd__BIT_MASK EQU CYREG_PRT4_BIT_MASK
nrd__BYP EQU CYREG_PRT4_BYP
nrd__CTL EQU CYREG_PRT4_CTL
nrd__DM0 EQU CYREG_PRT4_DM0
nrd__DM1 EQU CYREG_PRT4_DM1
nrd__DM2 EQU CYREG_PRT4_DM2
nrd__DR EQU CYREG_PRT4_DR
nrd__INP_DIS EQU CYREG_PRT4_INP_DIS
nrd__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
nrd__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
nrd__LCD_EN EQU CYREG_PRT4_LCD_EN
nrd__MASK EQU 0x04
nrd__PORT EQU 4
nrd__PRT EQU CYREG_PRT4_PRT
nrd__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
nrd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
nrd__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
nrd__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
nrd__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
nrd__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
nrd__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
nrd__PS EQU CYREG_PRT4_PS
nrd__SHIFT EQU 2
nrd__SLW EQU CYREG_PRT4_SLW

/* nwr */
nwr__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
nwr__0__MASK EQU 0x02
nwr__0__PC EQU CYREG_PRT4_PC1
nwr__0__PORT EQU 4
nwr__0__SHIFT EQU 1
nwr__AG EQU CYREG_PRT4_AG
nwr__AMUX EQU CYREG_PRT4_AMUX
nwr__BIE EQU CYREG_PRT4_BIE
nwr__BIT_MASK EQU CYREG_PRT4_BIT_MASK
nwr__BYP EQU CYREG_PRT4_BYP
nwr__CTL EQU CYREG_PRT4_CTL
nwr__DM0 EQU CYREG_PRT4_DM0
nwr__DM1 EQU CYREG_PRT4_DM1
nwr__DM2 EQU CYREG_PRT4_DM2
nwr__DR EQU CYREG_PRT4_DR
nwr__INP_DIS EQU CYREG_PRT4_INP_DIS
nwr__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
nwr__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
nwr__LCD_EN EQU CYREG_PRT4_LCD_EN
nwr__MASK EQU 0x02
nwr__PORT EQU 4
nwr__PRT EQU CYREG_PRT4_PRT
nwr__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
nwr__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
nwr__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
nwr__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
nwr__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
nwr__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
nwr__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
nwr__PS EQU CYREG_PRT4_PS
nwr__SHIFT EQU 1
nwr__SLW EQU CYREG_PRT4_SLW

/* d_lsb */
d_lsb__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
d_lsb__0__MASK EQU 0x01
d_lsb__0__PC EQU CYREG_PRT3_PC0
d_lsb__0__PORT EQU 3
d_lsb__0__SHIFT EQU 0
d_lsb__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
d_lsb__1__MASK EQU 0x02
d_lsb__1__PC EQU CYREG_PRT3_PC1
d_lsb__1__PORT EQU 3
d_lsb__1__SHIFT EQU 1
d_lsb__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
d_lsb__2__MASK EQU 0x04
d_lsb__2__PC EQU CYREG_PRT3_PC2
d_lsb__2__PORT EQU 3
d_lsb__2__SHIFT EQU 2
d_lsb__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
d_lsb__3__MASK EQU 0x08
d_lsb__3__PC EQU CYREG_PRT3_PC3
d_lsb__3__PORT EQU 3
d_lsb__3__SHIFT EQU 3
d_lsb__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
d_lsb__4__MASK EQU 0x10
d_lsb__4__PC EQU CYREG_PRT3_PC4
d_lsb__4__PORT EQU 3
d_lsb__4__SHIFT EQU 4
d_lsb__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
d_lsb__5__MASK EQU 0x20
d_lsb__5__PC EQU CYREG_PRT3_PC5
d_lsb__5__PORT EQU 3
d_lsb__5__SHIFT EQU 5
d_lsb__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
d_lsb__6__MASK EQU 0x40
d_lsb__6__PC EQU CYREG_PRT3_PC6
d_lsb__6__PORT EQU 3
d_lsb__6__SHIFT EQU 6
d_lsb__7__INTTYPE EQU CYREG_PICU3_INTTYPE7
d_lsb__7__MASK EQU 0x80
d_lsb__7__PC EQU CYREG_PRT3_PC7
d_lsb__7__PORT EQU 3
d_lsb__7__SHIFT EQU 7
d_lsb__AG EQU CYREG_PRT3_AG
d_lsb__AMUX EQU CYREG_PRT3_AMUX
d_lsb__BIE EQU CYREG_PRT3_BIE
d_lsb__BIT_MASK EQU CYREG_PRT3_BIT_MASK
d_lsb__BYP EQU CYREG_PRT3_BYP
d_lsb__CTL EQU CYREG_PRT3_CTL
d_lsb__DM0 EQU CYREG_PRT3_DM0
d_lsb__DM1 EQU CYREG_PRT3_DM1
d_lsb__DM2 EQU CYREG_PRT3_DM2
d_lsb__DR EQU CYREG_PRT3_DR
d_lsb__INP_DIS EQU CYREG_PRT3_INP_DIS
d_lsb__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
d_lsb__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
d_lsb__LCD_EN EQU CYREG_PRT3_LCD_EN
d_lsb__MASK EQU 0xFF
d_lsb__PORT EQU 3
d_lsb__PRT EQU CYREG_PRT3_PRT
d_lsb__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
d_lsb__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
d_lsb__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
d_lsb__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
d_lsb__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
d_lsb__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
d_lsb__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
d_lsb__PS EQU CYREG_PRT3_PS
d_lsb__SHIFT EQU 0
d_lsb__SLW EQU CYREG_PRT3_SLW

/* d_msb */
d_msb__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
d_msb__0__MASK EQU 0x01
d_msb__0__PC EQU CYREG_PRT0_PC0
d_msb__0__PORT EQU 0
d_msb__0__SHIFT EQU 0
d_msb__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
d_msb__1__MASK EQU 0x02
d_msb__1__PC EQU CYREG_PRT0_PC1
d_msb__1__PORT EQU 0
d_msb__1__SHIFT EQU 1
d_msb__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
d_msb__2__MASK EQU 0x04
d_msb__2__PC EQU CYREG_PRT0_PC2
d_msb__2__PORT EQU 0
d_msb__2__SHIFT EQU 2
d_msb__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
d_msb__3__MASK EQU 0x08
d_msb__3__PC EQU CYREG_PRT0_PC3
d_msb__3__PORT EQU 0
d_msb__3__SHIFT EQU 3
d_msb__4__INTTYPE EQU CYREG_PICU0_INTTYPE4
d_msb__4__MASK EQU 0x10
d_msb__4__PC EQU CYREG_PRT0_PC4
d_msb__4__PORT EQU 0
d_msb__4__SHIFT EQU 4
d_msb__5__INTTYPE EQU CYREG_PICU0_INTTYPE5
d_msb__5__MASK EQU 0x20
d_msb__5__PC EQU CYREG_PRT0_PC5
d_msb__5__PORT EQU 0
d_msb__5__SHIFT EQU 5
d_msb__6__INTTYPE EQU CYREG_PICU0_INTTYPE6
d_msb__6__MASK EQU 0x40
d_msb__6__PC EQU CYREG_PRT0_PC6
d_msb__6__PORT EQU 0
d_msb__6__SHIFT EQU 6
d_msb__7__INTTYPE EQU CYREG_PICU0_INTTYPE7
d_msb__7__MASK EQU 0x80
d_msb__7__PC EQU CYREG_PRT0_PC7
d_msb__7__PORT EQU 0
d_msb__7__SHIFT EQU 7
d_msb__AG EQU CYREG_PRT0_AG
d_msb__AMUX EQU CYREG_PRT0_AMUX
d_msb__BIE EQU CYREG_PRT0_BIE
d_msb__BIT_MASK EQU CYREG_PRT0_BIT_MASK
d_msb__BYP EQU CYREG_PRT0_BYP
d_msb__CTL EQU CYREG_PRT0_CTL
d_msb__DM0 EQU CYREG_PRT0_DM0
d_msb__DM1 EQU CYREG_PRT0_DM1
d_msb__DM2 EQU CYREG_PRT0_DM2
d_msb__DR EQU CYREG_PRT0_DR
d_msb__INP_DIS EQU CYREG_PRT0_INP_DIS
d_msb__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
d_msb__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
d_msb__LCD_EN EQU CYREG_PRT0_LCD_EN
d_msb__MASK EQU 0xFF
d_msb__PORT EQU 0
d_msb__PRT EQU CYREG_PRT0_PRT
d_msb__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
d_msb__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
d_msb__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
d_msb__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
d_msb__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
d_msb__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
d_msb__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
d_msb__PS EQU CYREG_PRT0_PS
d_msb__SHIFT EQU 0
d_msb__SLW EQU CYREG_PRT0_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* GraphicLCDIntf */
GraphicLCDIntf_GraphLcd16_Lsb__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
GraphicLCDIntf_GraphLcd16_Lsb__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
GraphicLCDIntf_GraphLcd16_Lsb__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
GraphicLCDIntf_GraphLcd16_Lsb__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
GraphicLCDIntf_GraphLcd16_Lsb__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
GraphicLCDIntf_GraphLcd16_Lsb__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
GraphicLCDIntf_GraphLcd16_Lsb__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
GraphicLCDIntf_GraphLcd16_Lsb__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
GraphicLCDIntf_GraphLcd16_Lsb__A0_REG EQU CYREG_B0_UDB06_A0
GraphicLCDIntf_GraphLcd16_Lsb__A1_REG EQU CYREG_B0_UDB06_A1
GraphicLCDIntf_GraphLcd16_Lsb__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
GraphicLCDIntf_GraphLcd16_Lsb__D0_REG EQU CYREG_B0_UDB06_D0
GraphicLCDIntf_GraphLcd16_Lsb__D1_REG EQU CYREG_B0_UDB06_D1
GraphicLCDIntf_GraphLcd16_Lsb__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
GraphicLCDIntf_GraphLcd16_Lsb__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
GraphicLCDIntf_GraphLcd16_Lsb__F0_REG EQU CYREG_B0_UDB06_F0
GraphicLCDIntf_GraphLcd16_Lsb__F1_REG EQU CYREG_B0_UDB06_F1
GraphicLCDIntf_GraphLcd16_Lsb__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
GraphicLCDIntf_GraphLcd16_Lsb__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
GraphicLCDIntf_GraphLcd16_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
GraphicLCDIntf_GraphLcd16_Lsb_PO__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
GraphicLCDIntf_GraphLcd16_Lsb_PO__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
GraphicLCDIntf_GraphLcd16_Lsb_PO__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
GraphicLCDIntf_GraphLcd16_Lsb_PO__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
GraphicLCDIntf_GraphLcd16_Lsb_PO__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
GraphicLCDIntf_GraphLcd16_Lsb_PO__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
GraphicLCDIntf_GraphLcd16_Lsb_PO__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
GraphicLCDIntf_GraphLcd16_Lsb_PO__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
GraphicLCDIntf_GraphLcd16_Lsb_PO__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
GraphicLCDIntf_GraphLcd16_Lsb_PO__CONTROL_REG EQU CYREG_B0_UDB06_CTL
GraphicLCDIntf_GraphLcd16_Lsb_PO__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
GraphicLCDIntf_GraphLcd16_Lsb_PO__COUNT_REG EQU CYREG_B0_UDB06_CTL
GraphicLCDIntf_GraphLcd16_Lsb_PO__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
GraphicLCDIntf_GraphLcd16_Lsb_PO__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
GraphicLCDIntf_GraphLcd16_Lsb_PO__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
GraphicLCDIntf_GraphLcd16_Lsb_PO__PERIOD_REG EQU CYREG_B0_UDB06_MSK
GraphicLCDIntf_GraphLcd16_Msb__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
GraphicLCDIntf_GraphLcd16_Msb__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
GraphicLCDIntf_GraphLcd16_Msb__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
GraphicLCDIntf_GraphLcd16_Msb__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
GraphicLCDIntf_GraphLcd16_Msb__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
GraphicLCDIntf_GraphLcd16_Msb__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
GraphicLCDIntf_GraphLcd16_Msb__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
GraphicLCDIntf_GraphLcd16_Msb__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
GraphicLCDIntf_GraphLcd16_Msb__A0_REG EQU CYREG_B0_UDB07_A0
GraphicLCDIntf_GraphLcd16_Msb__A1_REG EQU CYREG_B0_UDB07_A1
GraphicLCDIntf_GraphLcd16_Msb__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
GraphicLCDIntf_GraphLcd16_Msb__D0_REG EQU CYREG_B0_UDB07_D0
GraphicLCDIntf_GraphLcd16_Msb__D1_REG EQU CYREG_B0_UDB07_D1
GraphicLCDIntf_GraphLcd16_Msb__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
GraphicLCDIntf_GraphLcd16_Msb__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
GraphicLCDIntf_GraphLcd16_Msb__F0_REG EQU CYREG_B0_UDB07_F0
GraphicLCDIntf_GraphLcd16_Msb__F1_REG EQU CYREG_B0_UDB07_F1
GraphicLCDIntf_GraphLcd16_Msb__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
GraphicLCDIntf_GraphLcd16_Msb__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
GraphicLCDIntf_GraphLcd16_Msb_PO__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
GraphicLCDIntf_GraphLcd16_Msb_PO__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
GraphicLCDIntf_GraphLcd16_Msb_PO__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
GraphicLCDIntf_GraphLcd16_Msb_PO__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
GraphicLCDIntf_GraphLcd16_Msb_PO__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
GraphicLCDIntf_GraphLcd16_Msb_PO__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
GraphicLCDIntf_GraphLcd16_Msb_PO__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
GraphicLCDIntf_GraphLcd16_Msb_PO__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
GraphicLCDIntf_GraphLcd16_Msb_PO__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
GraphicLCDIntf_GraphLcd16_Msb_PO__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
GraphicLCDIntf_GraphLcd16_Msb_PO__CONTROL_REG EQU CYREG_B0_UDB07_CTL
GraphicLCDIntf_GraphLcd16_Msb_PO__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
GraphicLCDIntf_GraphLcd16_Msb_PO__COUNT_REG EQU CYREG_B0_UDB07_CTL
GraphicLCDIntf_GraphLcd16_Msb_PO__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
GraphicLCDIntf_GraphLcd16_Msb_PO__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
GraphicLCDIntf_GraphLcd16_Msb_PO__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
GraphicLCDIntf_GraphLcd16_Msb_PO__PERIOD_REG EQU CYREG_B0_UDB07_MSK
GraphicLCDIntf_GraphLcd16_MsbReg__0__MASK EQU 0x01
GraphicLCDIntf_GraphLcd16_MsbReg__0__POS EQU 0
GraphicLCDIntf_GraphLcd16_MsbReg__1__MASK EQU 0x02
GraphicLCDIntf_GraphLcd16_MsbReg__1__POS EQU 1
GraphicLCDIntf_GraphLcd16_MsbReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
GraphicLCDIntf_GraphLcd16_MsbReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
GraphicLCDIntf_GraphLcd16_MsbReg__2__MASK EQU 0x04
GraphicLCDIntf_GraphLcd16_MsbReg__2__POS EQU 2
GraphicLCDIntf_GraphLcd16_MsbReg__3__MASK EQU 0x08
GraphicLCDIntf_GraphLcd16_MsbReg__3__POS EQU 3
GraphicLCDIntf_GraphLcd16_MsbReg__4__MASK EQU 0x10
GraphicLCDIntf_GraphLcd16_MsbReg__4__POS EQU 4
GraphicLCDIntf_GraphLcd16_MsbReg__5__MASK EQU 0x20
GraphicLCDIntf_GraphLcd16_MsbReg__5__POS EQU 5
GraphicLCDIntf_GraphLcd16_MsbReg__6__MASK EQU 0x40
GraphicLCDIntf_GraphLcd16_MsbReg__6__POS EQU 6
GraphicLCDIntf_GraphLcd16_MsbReg__7__MASK EQU 0x80
GraphicLCDIntf_GraphLcd16_MsbReg__7__POS EQU 7
GraphicLCDIntf_GraphLcd16_MsbReg__MASK EQU 0xFF
GraphicLCDIntf_GraphLcd16_MsbReg__MASK_REG EQU CYREG_B1_UDB07_MSK
GraphicLCDIntf_GraphLcd16_MsbReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
GraphicLCDIntf_GraphLcd16_MsbReg__STATUS_REG EQU CYREG_B1_UDB07_ST
GraphicLCDIntf_LsbReg__0__MASK EQU 0x01
GraphicLCDIntf_LsbReg__0__POS EQU 0
GraphicLCDIntf_LsbReg__1__MASK EQU 0x02
GraphicLCDIntf_LsbReg__1__POS EQU 1
GraphicLCDIntf_LsbReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
GraphicLCDIntf_LsbReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
GraphicLCDIntf_LsbReg__2__MASK EQU 0x04
GraphicLCDIntf_LsbReg__2__POS EQU 2
GraphicLCDIntf_LsbReg__3__MASK EQU 0x08
GraphicLCDIntf_LsbReg__3__POS EQU 3
GraphicLCDIntf_LsbReg__4__MASK EQU 0x10
GraphicLCDIntf_LsbReg__4__POS EQU 4
GraphicLCDIntf_LsbReg__5__MASK EQU 0x20
GraphicLCDIntf_LsbReg__5__POS EQU 5
GraphicLCDIntf_LsbReg__6__MASK EQU 0x40
GraphicLCDIntf_LsbReg__6__POS EQU 6
GraphicLCDIntf_LsbReg__7__MASK EQU 0x80
GraphicLCDIntf_LsbReg__7__POS EQU 7
GraphicLCDIntf_LsbReg__MASK EQU 0xFF
GraphicLCDIntf_LsbReg__MASK_REG EQU CYREG_B1_UDB06_MSK
GraphicLCDIntf_LsbReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
GraphicLCDIntf_LsbReg__STATUS_REG EQU CYREG_B1_UDB06_ST
GraphicLCDIntf_StsReg__0__MASK EQU 0x01
GraphicLCDIntf_StsReg__0__POS EQU 0
GraphicLCDIntf_StsReg__1__MASK EQU 0x02
GraphicLCDIntf_StsReg__1__POS EQU 1
GraphicLCDIntf_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
GraphicLCDIntf_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
GraphicLCDIntf_StsReg__MASK EQU 0x03
GraphicLCDIntf_StsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
GraphicLCDIntf_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
GraphicLCDIntf_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
GraphicLCDIntf_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
GraphicLCDIntf_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
GraphicLCDIntf_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
GraphicLCDIntf_StsReg__STATUS_REG EQU CYREG_B0_UDB07_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 80000000
BCLK__BUS_CLK__KHZ EQU 80000
BCLK__BUS_CLK__MHZ EQU 80
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 21
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 21
CYDEV_CHIP_MEMBER_4D EQU 16
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 22
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 20
CYDEV_CHIP_MEMBER_4I EQU 26
CYDEV_CHIP_MEMBER_4J EQU 17
CYDEV_CHIP_MEMBER_4K EQU 18
CYDEV_CHIP_MEMBER_4L EQU 25
CYDEV_CHIP_MEMBER_4M EQU 24
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 23
CYDEV_CHIP_MEMBER_4Q EQU 14
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 19
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 15
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 27
CYDEV_CHIP_MEMBER_FM3 EQU 31
CYDEV_CHIP_MEMBER_FM4 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 28
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 30
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
