#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x555c75b93dc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555c75b93f50 .scope module, "reg_tb" "reg_tb" 3 1;
 .timescale 0 0;
v0x555c75bf6600_0 .var "clk", 0 0;
v0x555c75bf66c0_0 .var "r_addrA", 4 0;
v0x555c75bf6790_0 .var "r_addrB", 4 0;
v0x555c75bf6890_0 .var "r_addrD", 4 0;
v0x555c75bf6960_0 .net "r_dataA", 31 0, L_0x555c75bf6f80;  1 drivers
v0x555c75bf6a00_0 .net "r_dataB", 31 0, L_0x555c75bf72f0;  1 drivers
v0x555c75bf6ad0_0 .var "r_dataD", 31 0;
v0x555c75bf6ba0_0 .var "r_regWEn", 0 0;
v0x555c75bf6c70_0 .var "reset", 0 0;
S_0x555c75bd5d10 .scope module, "reg_0" "register" 3 14, 4 2 0, S_0x555c75b93f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regWEn";
    .port_info 3 /INPUT 32 "dataD";
    .port_info 4 /INPUT 5 "addrD";
    .port_info 5 /INPUT 5 "addrA";
    .port_info 6 /INPUT 5 "addrB";
    .port_info 7 /OUTPUT 32 "dataA";
    .port_info 8 /OUTPUT 32 "dataB";
L_0x555c75bf6f80 .functor BUFZ 32, L_0x555c75bf6d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555c75bf72f0 .functor BUFZ 32, L_0x555c75bf7090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555c75bd5fd0_0 .net *"_ivl_0", 31 0, L_0x555c75bf6d40;  1 drivers
v0x555c75bf5810_0 .net *"_ivl_10", 6 0, L_0x555c75bf7130;  1 drivers
L_0x7f48b31d4060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555c75bf58f0_0 .net *"_ivl_13", 1 0, L_0x7f48b31d4060;  1 drivers
v0x555c75bf59b0_0 .net *"_ivl_2", 6 0, L_0x555c75bf6e40;  1 drivers
L_0x7f48b31d4018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555c75bf5a90_0 .net *"_ivl_5", 1 0, L_0x7f48b31d4018;  1 drivers
v0x555c75bf5bc0_0 .net *"_ivl_8", 31 0, L_0x555c75bf7090;  1 drivers
v0x555c75bf5ca0_0 .net "addrA", 4 0, v0x555c75bf66c0_0;  1 drivers
v0x555c75bf5d80_0 .net "addrB", 4 0, v0x555c75bf6790_0;  1 drivers
v0x555c75bf5e60_0 .net "addrD", 4 0, v0x555c75bf6890_0;  1 drivers
v0x555c75bf5f40_0 .net "clk", 0 0, v0x555c75bf6600_0;  1 drivers
v0x555c75bf6000_0 .net "dataA", 31 0, L_0x555c75bf6f80;  alias, 1 drivers
v0x555c75bf60e0_0 .net "dataB", 31 0, L_0x555c75bf72f0;  alias, 1 drivers
v0x555c75bf61c0_0 .net "dataD", 31 0, v0x555c75bf6ad0_0;  1 drivers
v0x555c75bf62a0 .array "r_memory", 0 31, 31 0;
v0x555c75bf6360_0 .net "regWEn", 0 0, v0x555c75bf6ba0_0;  1 drivers
v0x555c75bf6420_0 .net "rst", 0 0, v0x555c75bf6c70_0;  1 drivers
E_0x555c75bd6930 .event posedge, v0x555c75bf6420_0, v0x555c75bf5f40_0;
L_0x555c75bf6d40 .array/port v0x555c75bf62a0, L_0x555c75bf6e40;
L_0x555c75bf6e40 .concat [ 5 2 0 0], v0x555c75bf66c0_0, L_0x7f48b31d4018;
L_0x555c75bf7090 .array/port v0x555c75bf62a0, L_0x555c75bf7130;
L_0x555c75bf7130 .concat [ 5 2 0 0], v0x555c75bf6790_0, L_0x7f48b31d4060;
    .scope S_0x555c75bd5d10;
T_0 ;
    %wait E_0x555c75bd6930;
    %load/vec4 v0x555c75bf6420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 33, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 35, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 36, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 37, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 38, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 39, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 40, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 41, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %pushi/vec4 49, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555c75bf6360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x555c75bf61c0_0;
    %load/vec4 v0x555c75bf5e60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c75bf62a0, 0, 4;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555c75b93f50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c75bf6c70_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x555c75b93f50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c75bf6600_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x555c75bf6600_0;
    %inv;
    %store/vec4 v0x555c75bf6600_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x555c75b93f50;
T_3 ;
    %vpi_call/w 3 33 "$dumpfile", "reg_tb.vcd" {0 0 0};
    %vpi_call/w 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555c75b93f50 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c75bf6c70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c75bf6c70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x555c75bf66c0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x555c75bf6790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c75bf6ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x555c75bf66c0_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x555c75bf6790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c75bf6ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x555c75bf6ad0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x555c75bf6890_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x555c75bf66c0_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x555c75bf6790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555c75bf6ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x555c75bf6ad0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x555c75bf6890_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x555c75bf66c0_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x555c75bf6790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555c75bf6ba0_0, 0;
    %delay 200, 0;
    %vpi_call/w 3 63 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "../tb/reg_tb/reg_tb.v";
    "../src/units/reg/reg.v";
