/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_19z;
  reg [18:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire [16:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_2z[3] ? celloutsig_1_0z[3] : celloutsig_1_2z[6];
  assign celloutsig_0_3z = !(celloutsig_0_0z[7] ? celloutsig_0_2z : celloutsig_0_0z[6]);
  assign celloutsig_1_18z = !(celloutsig_1_7z[0] ? celloutsig_1_2z[4] : celloutsig_1_3z);
  assign celloutsig_1_11z = ~celloutsig_1_1z[4];
  assign celloutsig_1_17z = ~celloutsig_1_9z[1];
  assign celloutsig_0_17z = ~in_data[89];
  assign celloutsig_1_9z = { celloutsig_1_7z[3:2], celloutsig_1_3z } & celloutsig_1_4z[3:1];
  assign celloutsig_1_13z = celloutsig_1_4z[3:1] & { in_data[108:107], celloutsig_1_8z };
  assign celloutsig_0_19z = { celloutsig_0_11z[4:2], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_16z } & celloutsig_0_1z[13:6];
  assign celloutsig_0_21z = celloutsig_0_1z[6:0] & { celloutsig_0_19z[6:1], celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[149:145] & in_data[105:101];
  assign celloutsig_1_2z = { in_data[182:178], celloutsig_1_1z } & in_data[174:165];
  assign celloutsig_0_5z = { celloutsig_0_1z[3:1], celloutsig_0_3z } >= celloutsig_0_1z[12:9];
  assign celloutsig_0_2z = in_data[41:32] >= { celloutsig_0_0z[3], celloutsig_0_0z };
  assign celloutsig_1_8z = ! in_data[126:115];
  assign celloutsig_1_10z = ! { celloutsig_1_1z[2], celloutsig_1_1z };
  assign celloutsig_0_15z = ! { celloutsig_0_1z[15:7], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_16z = ! { celloutsig_0_11z[3:0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[89:81] * in_data[20:12];
  assign celloutsig_1_15z = celloutsig_1_9z * { celloutsig_1_14z[8], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_4z = in_data[4:2] * in_data[35:33];
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z } * { in_data[10:9], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_1z[6:0], celloutsig_0_8z } * { celloutsig_0_10z[8:4], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_20z[4:0], celloutsig_0_13z } * { celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[178:174] * celloutsig_1_0z;
  assign celloutsig_1_4z = celloutsig_1_2z[6:3] * celloutsig_1_1z[3:0];
  assign celloutsig_0_6z = celloutsig_0_1z != { celloutsig_0_1z[10:2], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_4z[2:1], celloutsig_0_4z, celloutsig_0_6z } != celloutsig_0_1z[16:11];
  assign celloutsig_1_14z = - { celloutsig_1_4z[2:1], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_13z = { celloutsig_0_0z[8:7], celloutsig_0_9z } !== in_data[28:26];
  assign celloutsig_0_9z = & celloutsig_0_1z[9:7];
  assign celloutsig_0_26z = & { celloutsig_0_21z[6:3], celloutsig_0_6z };
  assign celloutsig_1_19z = | { in_data[140:137], celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_17z };
  assign celloutsig_1_3z = | celloutsig_1_2z[9:5];
  assign celloutsig_1_7z = { celloutsig_1_2z[6:4], celloutsig_1_5z, celloutsig_1_5z } << { celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_10z = { celloutsig_0_1z[9:3], celloutsig_0_9z, celloutsig_0_4z } <<< celloutsig_0_1z[15:5];
  assign celloutsig_0_20z = { in_data[33:30], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z } ~^ { celloutsig_0_19z[7:4], celloutsig_0_7z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 19'h00000;
    else if (celloutsig_1_18z) celloutsig_0_1z = { in_data[77:68], celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
