# rip

[![CI](https://github.com/carsonrobles/rip/actions/workflows/ci.yaml/badge.svg)](https://github.com/carsonrobles/rip/actions/workflows/ci.yaml)

A work in progress library of Verilog/SystemVerilog IPs.
