/*
 *  Copyright (C) 2017-2023 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
/**
 * \ingroup TISCI
 * \defgroup tisci_clocks tisci_clocks
 *
 * DMSC controls the power management, security and resource management
 * of the device.
 *
 *
 * @{
 */
/**
 *
 *  \brief  This file contains:
 *
 *          WARNING!!: Autogenerated file from SYSFW. DO NOT MODIFY!!
 * Data version: 230112_095811
 *
 */
#ifndef SOC_J784S4_CLOCKS_H
#define SOC_J784S4_CLOCKS_H

#define TISCI_DEV_GLUELOGIC_ACSPCIE0_BUFFER_CLKIN0 0
#define TISCI_DEV_GLUELOGIC_ACSPCIE0_BUFFER_CLKIN1 1
#define TISCI_DEV_GLUELOGIC_ACSPCIE0_BUFFER_PAD0_M 2
#define TISCI_DEV_GLUELOGIC_ACSPCIE0_BUFFER_PAD0_P 3
#define TISCI_DEV_GLUELOGIC_ACSPCIE0_BUFFER_PAD1_M 4
#define TISCI_DEV_GLUELOGIC_ACSPCIE0_BUFFER_PAD1_P 5

#define TISCI_DEV_GLUELOGIC_ACSPCIE1_BUFFER_CLKIN0 0
#define TISCI_DEV_GLUELOGIC_ACSPCIE1_BUFFER_CLKIN1 1
#define TISCI_DEV_GLUELOGIC_ACSPCIE1_BUFFER_PAD0_M 2
#define TISCI_DEV_GLUELOGIC_ACSPCIE1_BUFFER_PAD0_P 3
#define TISCI_DEV_GLUELOGIC_ACSPCIE1_BUFFER_PAD1_M 4
#define TISCI_DEV_GLUELOGIC_ACSPCIE1_BUFFER_PAD1_P 5

#define TISCI_DEV_DPHY_RX0_IO_RX_CL_L_M 2
#define TISCI_DEV_DPHY_RX0_IO_RX_CL_L_P 3
#define TISCI_DEV_DPHY_RX0_JTAG_TCK 4
#define TISCI_DEV_DPHY_RX0_MAIN_CLK_CLK 5
#define TISCI_DEV_DPHY_RX0_PPI_D_RX_ULPS_ESC 6
#define TISCI_DEV_DPHY_RX0_PPI_RX_BYTE_CLK 7

#define TISCI_DEV_DPHY_RX1_IO_RX_CL_L_M 2
#define TISCI_DEV_DPHY_RX1_IO_RX_CL_L_P 3
#define TISCI_DEV_DPHY_RX1_JTAG_TCK 4
#define TISCI_DEV_DPHY_RX1_MAIN_CLK_CLK 5
#define TISCI_DEV_DPHY_RX1_PPI_D_RX_ULPS_ESC 6
#define TISCI_DEV_DPHY_RX1_PPI_RX_BYTE_CLK 7

#define TISCI_DEV_DPHY_RX2_IO_RX_CL_L_M 2
#define TISCI_DEV_DPHY_RX2_IO_RX_CL_L_P 3
#define TISCI_DEV_DPHY_RX2_JTAG_TCK 4
#define TISCI_DEV_DPHY_RX2_MAIN_CLK_CLK 5
#define TISCI_DEV_DPHY_RX2_PPI_D_RX_ULPS_ESC 6
#define TISCI_DEV_DPHY_RX2_PPI_RX_BYTE_CLK 7

#define TISCI_DEV_MCU_ADC12FC_16FFC0_ADC_CLK 0
#define TISCI_DEV_MCU_ADC12FC_16FFC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_MCU_ADC12FC_16FFC0_ADC_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK 2
#define TISCI_DEV_MCU_ADC12FC_16FFC0_ADC_CLK_PARENT_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK 3
#define TISCI_DEV_MCU_ADC12FC_16FFC0_ADC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCU_ADC12FC_16FFC0_SYS_CLK 5
#define TISCI_DEV_MCU_ADC12FC_16FFC0_VBUS_CLK 6

#define TISCI_DEV_MCU_ADC12FC_16FFC1_ADC_CLK 0
#define TISCI_DEV_MCU_ADC12FC_16FFC1_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_MCU_ADC12FC_16FFC1_ADC_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK 2
#define TISCI_DEV_MCU_ADC12FC_16FFC1_ADC_CLK_PARENT_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK 3
#define TISCI_DEV_MCU_ADC12FC_16FFC1_ADC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCU_ADC12FC_16FFC1_SYS_CLK 5
#define TISCI_DEV_MCU_ADC12FC_16FFC1_VBUS_CLK 6

#define TISCI_DEV_ATL0_ATL_CLK 0
#define TISCI_DEV_ATL0_ATL_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT1_CLK 1
#define TISCI_DEV_ATL0_ATL_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 2
#define TISCI_DEV_ATL0_ATL_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT7_CLK 5
#define TISCI_DEV_ATL0_ATL_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_ATL0_ATL_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT 9
#define TISCI_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_1 10
#define TISCI_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_2 11
#define TISCI_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_3 12
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS 13
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT 14
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT 15
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT_DUP0 16
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT_DUP0 17
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT_DUP0 18
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT_DUP0 26
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT_DUP0 27
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT 28
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT 29
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT 30
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 38
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 39
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_1 46
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT 47
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT 48
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT_DUP0 49
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT_DUP0 50
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT_DUP0 51
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT_DUP0 59
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT_DUP0 60
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT 61
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT 62
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT 63
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 71
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 72
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_2 85
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT 86
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT 87
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT_DUP0 88
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT_DUP0 89
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT_DUP0 90
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT_DUP0 98
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT_DUP0 99
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT 100
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT 101
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT 102
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 110
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 111
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_3 118
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT 119
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT 120
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT_DUP0 121
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT_DUP0 122
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT_DUP0 123
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT_DUP0 131
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT_DUP0 132
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT 133
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT 134
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT 135
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 143
#define TISCI_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 144
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS 157
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_0_MCASP_AFSR_POUT 158
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_1_MCASP_AFSR_POUT 159
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_2_MCASP_AFSR_POUT 160
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_3_MCASP_AFSR_POUT 161
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_4_MCASP_AFSR_POUT 162
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT 170
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT 171
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT 172
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT 173
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT 174
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 182
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 183
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_1 190
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_0_MCASP_AFSR_POUT 191
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_1_MCASP_AFSR_POUT 192
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_2_MCASP_AFSR_POUT 193
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_3_MCASP_AFSR_POUT 194
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_4_MCASP_AFSR_POUT 195
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT 203
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT 204
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT 205
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT 206
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT 207
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 215
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 216
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_2 229
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_0_MCASP_AFSR_POUT 230
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_1_MCASP_AFSR_POUT 231
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_2_MCASP_AFSR_POUT 232
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_3_MCASP_AFSR_POUT 233
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_4_MCASP_AFSR_POUT 234
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT 242
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT 243
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT 244
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT 245
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT 246
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 254
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 255
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_3 262
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_0_MCASP_AFSR_POUT 263
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_1_MCASP_AFSR_POUT 264
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_2_MCASP_AFSR_POUT 265
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_3_MCASP_AFSR_POUT 266
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_4_MCASP_AFSR_POUT 267
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT 275
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT 276
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT 277
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT 278
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT 279
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 287
#define TISCI_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 288
#define TISCI_DEV_ATL0_VBUS_CLK 301

#define TISCI_DEV_A72SS0_ARM0_CLK_CLK 0
#define TISCI_DEV_A72SS0_ARM0_DIVH_CLK8_OBSCLK_OUT_CLK 2
#define TISCI_DEV_A72SS0_ARM0_MSMC_CLK_CLK 3
#define TISCI_DEV_A72SS0_ARM0_PLL_CTRL_CLK_CLK 4

#define TISCI_DEV_A72SS0_CORE0_ARM0_CLK_CLK 0

#define TISCI_DEV_A72SS0_CORE1_ARM0_CLK_CLK 0

#define TISCI_DEV_A72SS0_CORE2_ARM0_CLK_CLK 0

#define TISCI_DEV_A72SS0_CORE3_ARM0_CLK_CLK 0

#define TISCI_DEV_A72SS1_ARM1_CLK_CLK 0
#define TISCI_DEV_A72SS1_ARM1_DIVH_CLK8_OBSCLK_OUT_CLK 2
#define TISCI_DEV_A72SS1_ARM1_PLL_CTRL_CLK_CLK 6

#define TISCI_DEV_A72SS1_CORE0_ARM1_CLK_CLK 0

#define TISCI_DEV_A72SS1_CORE1_ARM1_CLK_CLK 0

#define TISCI_DEV_A72SS1_CORE2_ARM1_CLK_CLK 0

#define TISCI_DEV_A72SS1_CORE3_ARM1_CLK_CLK 0

#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS0_C7X_CLK 3
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS0_C7X_DIVH_CLK4_OBSCLK_OUT_CLK 4

#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS0_CORE0_C7X_CLK 0
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS0_CORE0_PLL_CTRL_CLK_CLK 2

#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS1_C7X_CLK 3

#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS1_CORE0_C7X_CLK 0
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS1_CORE0_PLL_CTRL_CLK_CLK 2

#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS2_C7X_CLK 3

#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS2_CORE0_C7X_CLK 0

#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS3_C7X_CLK 3

#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS3_CORE0_C7X_CLK 0

#define TISCI_DEV_COMPUTE_CLUSTER0_CORE_CORE_PSIL_LEAF_CLK 1

#define TISCI_DEV_COMPUTE_CLUSTER0_DEBUG_WRAP_0_CLK1_CLK_CLK 0
#define TISCI_DEV_COMPUTE_CLUSTER0_DEBUG_WRAP_0_CLK2_CLK_CLK 1

#define TISCI_DEV_COMPUTE_CLUSTER0_GIC500SS_VCLK_CLK 0

#define TISCI_DEV_CPSW1_CPPI_CLK_CLK 0
#define TISCI_DEV_CPSW1_CPTS_GENF0 1
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK 3
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 4
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK 5
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 6
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 7
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN0_TXMCLK 10
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN1_TXMCLK 11
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN2_TXMCLK 12
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN3_TXMCLK 13
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN0_TXMCLK 14
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN1_TXMCLK 15
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP1_LN2_TXMCLK 16
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP3_LN2_TXMCLK 17
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 18
#define TISCI_DEV_CPSW1_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 19
#define TISCI_DEV_CPSW1_GMII1_MR_CLK 20
#define TISCI_DEV_CPSW1_GMII1_MT_CLK 21
#define TISCI_DEV_CPSW1_GMII_RFT_CLK 22
#define TISCI_DEV_CPSW1_MDIO_MDCLK_O 23
#define TISCI_DEV_CPSW1_RGMII1_RXC_I 24
#define TISCI_DEV_CPSW1_RGMII1_TXC_O 26
#define TISCI_DEV_CPSW1_RGMII_MHZ_250_CLK 27
#define TISCI_DEV_CPSW1_RGMII_MHZ_50_CLK 28
#define TISCI_DEV_CPSW1_RGMII_MHZ_5_CLK 29
#define TISCI_DEV_CPSW1_RMII_MHZ_50_CLK 30

#define TISCI_DEV_MCU_CPSW0_CPPI_CLK_CLK 0
#define TISCI_DEV_MCU_CPSW0_CPTS_GENF0 1
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK 3
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 4
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK 5
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 6
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 7
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN0_TXMCLK 10
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN1_TXMCLK 11
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN2_TXMCLK 12
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN3_TXMCLK 13
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN0_TXMCLK 14
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN1_TXMCLK 15
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP1_LN2_TXMCLK 16
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP3_LN2_TXMCLK 17
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 18
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK2 19
#define TISCI_DEV_MCU_CPSW0_GMII1_MR_CLK 20
#define TISCI_DEV_MCU_CPSW0_GMII1_MT_CLK 21
#define TISCI_DEV_MCU_CPSW0_GMII_RFT_CLK 22
#define TISCI_DEV_MCU_CPSW0_MDIO_MDCLK_O 23
#define TISCI_DEV_MCU_CPSW0_RGMII1_RXC_I 24
#define TISCI_DEV_MCU_CPSW0_RGMII1_TXC_O 26
#define TISCI_DEV_MCU_CPSW0_RGMII_MHZ_250_CLK 27
#define TISCI_DEV_MCU_CPSW0_RGMII_MHZ_50_CLK 28
#define TISCI_DEV_MCU_CPSW0_RGMII_MHZ_5_CLK 29
#define TISCI_DEV_MCU_CPSW0_RMII_MHZ_50_CLK 30

#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPPI_CLK_CLK 0
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_GENF0 1
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK 3
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 4
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK 5
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 6
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 7
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN0_TXMCLK 10
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN1_TXMCLK 11
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN2_TXMCLK 12
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN3_TXMCLK 13
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN0_TXMCLK 14
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN1_TXMCLK 15
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP1_LN2_TXMCLK 16
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP3_LN2_TXMCLK 17
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 18
#define TISCI_DEV_CPSW_9XUSS_J7AM0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 19
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII1_MR_CLK 22
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII1_MT_CLK 23
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII2_MR_CLK 24
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII2_MT_CLK 25
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII3_MR_CLK 26
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII3_MT_CLK 27
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII4_MR_CLK 28
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII4_MT_CLK 29
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII5_MR_CLK 30
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII5_MT_CLK 31
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII6_MR_CLK 32
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII6_MT_CLK 33
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII7_MR_CLK 34
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII7_MT_CLK 35
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII8_MR_CLK 36
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII8_MT_CLK 37
#define TISCI_DEV_CPSW_9XUSS_J7AM0_GMII_RFT_CLK 38
#define TISCI_DEV_CPSW_9XUSS_J7AM0_MDIO_MDCLK_O 39
#define TISCI_DEV_CPSW_9XUSS_J7AM0_RGMII_MHZ_250_CLK 56
#define TISCI_DEV_CPSW_9XUSS_J7AM0_RGMII_MHZ_50_CLK 57
#define TISCI_DEV_CPSW_9XUSS_J7AM0_RGMII_MHZ_5_CLK 58
#define TISCI_DEV_CPSW_9XUSS_J7AM0_RMII_MHZ_50_CLK 59
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES1_REFCLK 60
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES1_RXCLK 61
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES1_RXFCLK 62
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES1_TXCLK 63
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES1_TXFCLK 64
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES1_TXMCLK 65
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES2_REFCLK 66
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES2_RXCLK 67
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES2_RXFCLK 68
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES2_TXCLK 69
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES2_TXFCLK 70
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES2_TXMCLK 71
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES3_REFCLK 72
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES3_RXCLK 73
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES3_RXFCLK 74
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES3_TXCLK 75
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES3_TXFCLK 76
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES3_TXMCLK 77
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES4_REFCLK 78
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES4_RXCLK 79
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES4_RXFCLK 80
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES4_TXCLK 81
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES4_TXFCLK 82
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES4_TXMCLK 83
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES5_REFCLK 84
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES5_RXCLK 85
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES5_RXFCLK 86
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES5_TXCLK 87
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES5_TXFCLK 88
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES5_TXMCLK 89
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES6_REFCLK 90
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES6_RXCLK 91
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES6_RXFCLK 92
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES6_TXCLK 93
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES6_TXFCLK 94
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES6_TXMCLK 95
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES7_REFCLK 96
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES7_RXCLK 97
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES7_RXFCLK 98
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES7_TXCLK 99
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES7_TXFCLK 100
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES7_TXMCLK 101
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES8_REFCLK 102
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES8_RXCLK 103
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES8_RXFCLK 104
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES8_TXCLK 105
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES8_TXFCLK 106
#define TISCI_DEV_CPSW_9XUSS_J7AM0_SERDES8_TXMCLK 107

#define TISCI_DEV_CPT2_AGGR1_VCLK_CLK 0

#define TISCI_DEV_CPT2_AGGR5_VCLK_CLK 0

#define TISCI_DEV_CPT2_AGGR2_VCLK_CLK 0

#define TISCI_DEV_CPT2_AGGR4_VCLK_CLK 0

#define TISCI_DEV_CPT2_AGGR3_VCLK_CLK 0

#define TISCI_DEV_CPT2_AGGR0_VCLK_CLK 0

#define TISCI_DEV_MCU_CPT2_AGGR0_VCLK_CLK 0

#define TISCI_DEV_CSI_RX_IF0_MAIN_CLK_CLK 0
#define TISCI_DEV_CSI_RX_IF0_PPI_D_RX_ULPS_ESC 1
#define TISCI_DEV_CSI_RX_IF0_PPI_RX_BYTE_CLK 2
#define TISCI_DEV_CSI_RX_IF0_VBUS_CLK_CLK 3
#define TISCI_DEV_CSI_RX_IF0_VP_CLK_CLK 4

#define TISCI_DEV_CSI_RX_IF1_MAIN_CLK_CLK 0
#define TISCI_DEV_CSI_RX_IF1_PPI_D_RX_ULPS_ESC 1
#define TISCI_DEV_CSI_RX_IF1_PPI_RX_BYTE_CLK 2
#define TISCI_DEV_CSI_RX_IF1_VBUS_CLK_CLK 3
#define TISCI_DEV_CSI_RX_IF1_VP_CLK_CLK 4

#define TISCI_DEV_CSI_RX_IF2_MAIN_CLK_CLK 0
#define TISCI_DEV_CSI_RX_IF2_PPI_D_RX_ULPS_ESC 1
#define TISCI_DEV_CSI_RX_IF2_PPI_RX_BYTE_CLK 2
#define TISCI_DEV_CSI_RX_IF2_VBUS_CLK_CLK 3
#define TISCI_DEV_CSI_RX_IF2_VP_CLK_CLK 4

#define TISCI_DEV_CSI_TX_IF0_DPHY_TXBYTECLKHS_CL_CLK 2
#define TISCI_DEV_CSI_TX_IF0_ESC_CLK_CLK 3
#define TISCI_DEV_CSI_TX_IF0_MAIN_CLK_CLK 4
#define TISCI_DEV_CSI_TX_IF0_VBUS_CLK_CLK 5

#define TISCI_DEV_CSI_TX_IF1_DPHY_TXBYTECLKHS_CL_CLK 2
#define TISCI_DEV_CSI_TX_IF1_ESC_CLK_CLK 3
#define TISCI_DEV_CSI_TX_IF1_MAIN_CLK_CLK 4
#define TISCI_DEV_CSI_TX_IF1_VBUS_CLK_CLK 5

#define TISCI_DEV_STM0_ATB_CLK 0
#define TISCI_DEV_STM0_CORE_CLK 1
#define TISCI_DEV_STM0_VBUSP_CLK 2

#define TISCI_DEV_DCC0_DCC_CLKSRC0_CLK 0
#define TISCI_DEV_DCC0_DCC_CLKSRC1_CLK 1
#define TISCI_DEV_DCC0_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC0_DCC_CLKSRC3_CLK 3
#define TISCI_DEV_DCC0_DCC_CLKSRC4_CLK 4
#define TISCI_DEV_DCC0_DCC_CLKSRC5_CLK 5
#define TISCI_DEV_DCC0_DCC_CLKSRC6_CLK 6
#define TISCI_DEV_DCC0_DCC_CLKSRC7_CLK 7
#define TISCI_DEV_DCC0_DCC_INPUT00_CLK 8
#define TISCI_DEV_DCC0_DCC_INPUT01_CLK 9
#define TISCI_DEV_DCC0_DCC_INPUT02_CLK 10
#define TISCI_DEV_DCC0_DCC_INPUT10_CLK 11
#define TISCI_DEV_DCC0_VBUS_CLK 12

#define TISCI_DEV_DCC1_DCC_CLKSRC0_CLK 0
#define TISCI_DEV_DCC1_DCC_CLKSRC1_CLK 1
#define TISCI_DEV_DCC1_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC1_DCC_CLKSRC3_CLK 3
#define TISCI_DEV_DCC1_DCC_CLKSRC4_CLK 4
#define TISCI_DEV_DCC1_DCC_CLKSRC5_CLK 5
#define TISCI_DEV_DCC1_DCC_CLKSRC6_CLK 6
#define TISCI_DEV_DCC1_DCC_CLKSRC7_CLK 7
#define TISCI_DEV_DCC1_DCC_INPUT00_CLK 8
#define TISCI_DEV_DCC1_DCC_INPUT01_CLK 9
#define TISCI_DEV_DCC1_DCC_INPUT02_CLK 10
#define TISCI_DEV_DCC1_DCC_INPUT10_CLK 11
#define TISCI_DEV_DCC1_VBUS_CLK 12

#define TISCI_DEV_DCC2_DCC_CLKSRC0_CLK 0
#define TISCI_DEV_DCC2_DCC_CLKSRC1_CLK 1
#define TISCI_DEV_DCC2_DCC_CLKSRC3_CLK 3
#define TISCI_DEV_DCC2_DCC_CLKSRC4_CLK 4
#define TISCI_DEV_DCC2_DCC_CLKSRC5_CLK 5
#define TISCI_DEV_DCC2_DCC_CLKSRC6_CLK 6
#define TISCI_DEV_DCC2_DCC_CLKSRC7_CLK 7
#define TISCI_DEV_DCC2_DCC_INPUT00_CLK 8
#define TISCI_DEV_DCC2_DCC_INPUT01_CLK 9
#define TISCI_DEV_DCC2_DCC_INPUT02_CLK 10
#define TISCI_DEV_DCC2_DCC_INPUT10_CLK 11
#define TISCI_DEV_DCC2_VBUS_CLK 12

#define TISCI_DEV_DCC3_DCC_CLKSRC0_CLK 0
#define TISCI_DEV_DCC3_DCC_CLKSRC1_CLK 1
#define TISCI_DEV_DCC3_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC3_DCC_CLKSRC3_CLK 3
#define TISCI_DEV_DCC3_DCC_CLKSRC5_CLK 5
#define TISCI_DEV_DCC3_DCC_CLKSRC6_CLK 6
#define TISCI_DEV_DCC3_DCC_CLKSRC7_CLK 7
#define TISCI_DEV_DCC3_DCC_INPUT00_CLK 8
#define TISCI_DEV_DCC3_DCC_INPUT01_CLK 9
#define TISCI_DEV_DCC3_DCC_INPUT02_CLK 10
#define TISCI_DEV_DCC3_DCC_INPUT10_CLK 11
#define TISCI_DEV_DCC3_VBUS_CLK 12

#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK 0
#define TISCI_DEV_DCC4_DCC_CLKSRC1_CLK 1
#define TISCI_DEV_DCC4_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC4_DCC_CLKSRC3_CLK 3
#define TISCI_DEV_DCC4_DCC_CLKSRC4_CLK 4
#define TISCI_DEV_DCC4_DCC_CLKSRC5_CLK 5
#define TISCI_DEV_DCC4_DCC_CLKSRC6_CLK 6
#define TISCI_DEV_DCC4_DCC_CLKSRC7_CLK 7
#define TISCI_DEV_DCC4_DCC_INPUT00_CLK 8
#define TISCI_DEV_DCC4_DCC_INPUT01_CLK 9
#define TISCI_DEV_DCC4_DCC_INPUT02_CLK 10
#define TISCI_DEV_DCC4_DCC_INPUT10_CLK 11
#define TISCI_DEV_DCC4_VBUS_CLK 12

#define TISCI_DEV_DCC5_DCC_CLKSRC1_CLK 1
#define TISCI_DEV_DCC5_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC5_DCC_CLKSRC3_CLK 3
#define TISCI_DEV_DCC5_DCC_CLKSRC4_CLK 4
#define TISCI_DEV_DCC5_DCC_CLKSRC6_CLK 6
#define TISCI_DEV_DCC5_DCC_CLKSRC7_CLK 7
#define TISCI_DEV_DCC5_DCC_INPUT00_CLK 8
#define TISCI_DEV_DCC5_DCC_INPUT01_CLK 9
#define TISCI_DEV_DCC5_DCC_INPUT02_CLK 10
#define TISCI_DEV_DCC5_DCC_INPUT10_CLK 11
#define TISCI_DEV_DCC5_VBUS_CLK 12

#define TISCI_DEV_DCC6_DCC_CLKSRC0_CLK 0
#define TISCI_DEV_DCC6_DCC_CLKSRC1_CLK 1
#define TISCI_DEV_DCC6_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC6_DCC_CLKSRC3_CLK 3
#define TISCI_DEV_DCC6_DCC_CLKSRC4_CLK 4
#define TISCI_DEV_DCC6_DCC_CLKSRC5_CLK 5
#define TISCI_DEV_DCC6_DCC_CLKSRC6_CLK 6
#define TISCI_DEV_DCC6_DCC_CLKSRC7_CLK 7
#define TISCI_DEV_DCC6_DCC_INPUT00_CLK 8
#define TISCI_DEV_DCC6_DCC_INPUT01_CLK 9
#define TISCI_DEV_DCC6_DCC_INPUT02_CLK 10
#define TISCI_DEV_DCC6_DCC_INPUT10_CLK 11
#define TISCI_DEV_DCC6_VBUS_CLK 12

#define TISCI_DEV_DCC7_DCC_CLKSRC0_CLK 0
#define TISCI_DEV_DCC7_DCC_CLKSRC1_CLK 1
#define TISCI_DEV_DCC7_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC7_DCC_CLKSRC5_CLK 5
#define TISCI_DEV_DCC7_DCC_CLKSRC6_CLK 6
#define TISCI_DEV_DCC7_DCC_CLKSRC7_CLK 7
#define TISCI_DEV_DCC7_DCC_INPUT00_CLK 8
#define TISCI_DEV_DCC7_DCC_INPUT01_CLK 9
#define TISCI_DEV_DCC7_DCC_INPUT02_CLK 10
#define TISCI_DEV_DCC7_DCC_INPUT10_CLK 11
#define TISCI_DEV_DCC7_VBUS_CLK 12

#define TISCI_DEV_DCC8_DCC_CLKSRC0_CLK 0
#define TISCI_DEV_DCC8_DCC_CLKSRC1_CLK 1
#define TISCI_DEV_DCC8_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC8_DCC_CLKSRC3_CLK 3
#define TISCI_DEV_DCC8_DCC_CLKSRC4_CLK 4
#define TISCI_DEV_DCC8_DCC_CLKSRC5_CLK 5
#define TISCI_DEV_DCC8_DCC_CLKSRC6_CLK 6
#define TISCI_DEV_DCC8_DCC_CLKSRC7_CLK 7
#define TISCI_DEV_DCC8_DCC_INPUT00_CLK 8
#define TISCI_DEV_DCC8_DCC_INPUT01_CLK 9
#define TISCI_DEV_DCC8_DCC_INPUT02_CLK 10
#define TISCI_DEV_DCC8_DCC_INPUT10_CLK 11
#define TISCI_DEV_DCC8_VBUS_CLK 12

#define TISCI_DEV_DCC9_DCC_CLKSRC0_CLK 0
#define TISCI_DEV_DCC9_DCC_CLKSRC1_CLK 1
#define TISCI_DEV_DCC9_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC9_DCC_CLKSRC3_CLK 3
#define TISCI_DEV_DCC9_DCC_CLKSRC4_CLK 4
#define TISCI_DEV_DCC9_DCC_CLKSRC5_CLK 5
#define TISCI_DEV_DCC9_DCC_CLKSRC6_CLK 6
#define TISCI_DEV_DCC9_DCC_INPUT00_CLK 8
#define TISCI_DEV_DCC9_DCC_INPUT01_CLK 9
#define TISCI_DEV_DCC9_DCC_INPUT02_CLK 10
#define TISCI_DEV_DCC9_DCC_INPUT10_CLK 11
#define TISCI_DEV_DCC9_VBUS_CLK 12

#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK 0
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK 1
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK 3
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK 4
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC5_CLK 5
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK 6
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK 7
#define TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK 8
#define TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK 9
#define TISCI_DEV_MCU_DCC0_DCC_INPUT02_CLK 10
#define TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK 11
#define TISCI_DEV_MCU_DCC0_VBUS_CLK 12

#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC0_CLK 0
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC1_CLK 1
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC3_CLK 3
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC4_CLK 4
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC5_CLK 5
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC6_CLK 6
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC7_CLK 7
#define TISCI_DEV_MCU_DCC1_DCC_INPUT00_CLK 8
#define TISCI_DEV_MCU_DCC1_DCC_INPUT01_CLK 9
#define TISCI_DEV_MCU_DCC1_DCC_INPUT02_CLK 10
#define TISCI_DEV_MCU_DCC1_DCC_INPUT10_CLK 11
#define TISCI_DEV_MCU_DCC1_VBUS_CLK 12

#define TISCI_DEV_MCU_DCC2_DCC_CLKSRC0_CLK 0
#define TISCI_DEV_MCU_DCC2_DCC_CLKSRC1_CLK 1
#define TISCI_DEV_MCU_DCC2_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_MCU_DCC2_DCC_CLKSRC3_CLK 3
#define TISCI_DEV_MCU_DCC2_DCC_CLKSRC4_CLK 4
#define TISCI_DEV_MCU_DCC2_DCC_CLKSRC6_CLK 6
#define TISCI_DEV_MCU_DCC2_DCC_CLKSRC7_CLK 7
#define TISCI_DEV_MCU_DCC2_DCC_INPUT00_CLK 8
#define TISCI_DEV_MCU_DCC2_DCC_INPUT01_CLK 9
#define TISCI_DEV_MCU_DCC2_DCC_INPUT02_CLK 10
#define TISCI_DEV_MCU_DCC2_DCC_INPUT10_CLK 11
#define TISCI_DEV_MCU_DCC2_VBUS_CLK 12

#define TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK 0
#define TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK 1
#define TISCI_DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK 2
#define TISCI_DEV_DEBUGSS_WRAP0_JTAG_TCK 20
#define TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK 22

#define TISCI_DEV_DMPAC0_CLK 0

#define TISCI_DEV_DMPAC0_UTC_0_PSIL_LEAF_CLK 0

#define TISCI_DEV_DMPAC0_SDE_0_CLK 0

#define TISCI_DEV_TIMER0_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER0_TIMER_PWM 1
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK 5
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 6
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 7
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 10
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 11
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 12
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 13
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 14
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2 15
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3 16
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0 17
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_J7AM_MAIN_0_CPTS_GENF0 18

#define TISCI_DEV_TIMER1_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT1 3
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM 4

#define TISCI_DEV_TIMER10_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER10_TIMER_PWM 1
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK 5
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 6
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 7
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 10
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 11
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 12
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 13
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 14
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2 15
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3 16
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0 17
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_J7AM_MAIN_0_CPTS_GENF0 18

#define TISCI_DEV_TIMER11_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT11 3
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM 4

#define TISCI_DEV_TIMER12_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER12_TIMER_PWM 1
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK 5
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 6
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 7
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 10
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 11
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 12
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 13
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 14
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2 15
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3 16
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0 17
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_J7AM_MAIN_0_CPTS_GENF0 18

#define TISCI_DEV_TIMER13_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER13_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER13_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT13 3
#define TISCI_DEV_TIMER13_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM 4

#define TISCI_DEV_TIMER14_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER14_TIMER_PWM 1
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK 5
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 6
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 7
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 10
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 11
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 12
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 13
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 14
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2 15
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3 16
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0 17
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_J7AM_MAIN_0_CPTS_GENF0 18

#define TISCI_DEV_TIMER15_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER15_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER15_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT15 3
#define TISCI_DEV_TIMER15_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM 4

#define TISCI_DEV_TIMER16_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER16_TIMER_PWM 1
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT16 3
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_MAIN_TIMER16_AFS_SEL_OUT0 4

#define TISCI_DEV_TIMER17_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER17_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER17_TIMER_TCLK_CLK_PARENT_MAIN_TIMER17_AFS_EN_OUT0 3
#define TISCI_DEV_TIMER17_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM 4

#define TISCI_DEV_TIMER18_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER18_TIMER_PWM 1
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT18 3
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_MAIN_TIMER18_AFS_SEL_OUT0 4

#define TISCI_DEV_TIMER19_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER19_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER19_TIMER_TCLK_CLK_PARENT_MAIN_TIMER19_AFS_EN_OUT0 3
#define TISCI_DEV_TIMER19_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM 4

#define TISCI_DEV_TIMER2_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER2_TIMER_PWM 1
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK 5
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 6
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 7
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 10
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 11
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 12
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 13
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 14
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2 15
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3 16
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0 17
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_J7AM_MAIN_0_CPTS_GENF0 18

#define TISCI_DEV_TIMER3_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT3 3
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM 4

#define TISCI_DEV_TIMER4_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER4_TIMER_PWM 1
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK 5
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 6
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 7
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 10
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 11
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 12
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 13
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 14
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2 15
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3 16
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0 17
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_J7AM_MAIN_0_CPTS_GENF0 18

#define TISCI_DEV_TIMER5_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT5 3
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM 4

#define TISCI_DEV_TIMER6_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER6_TIMER_PWM 1
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK 5
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 6
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 7
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 10
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 11
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 12
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 13
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 14
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2 15
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3 16
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0 17
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_J7AM_MAIN_0_CPTS_GENF0 18

#define TISCI_DEV_TIMER7_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT7 3
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM 4

#define TISCI_DEV_TIMER8_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER8_TIMER_PWM 1
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK 5
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 6
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 7
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 10
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 11
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 12
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 13
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 14
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2 15
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3 16
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0 17
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_9XUSS_J7AM_MAIN_0_CPTS_GENF0 18

#define TISCI_DEV_TIMER9_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK 2
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT9 3
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM 4

#define TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER0_TIMER_PWM 1
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK 2
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 4
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 6
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 8
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 9
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 10

#define TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK 2
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT1 3
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_0_TIMER_PWM 4

#define TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER2_TIMER_PWM 1
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK 2
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 4
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 6
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 8
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 9
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 10

#define TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK 2
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT3 3
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_2_TIMER_PWM 4

#define TISCI_DEV_MCU_TIMER4_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER4_TIMER_PWM 1
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK 2
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 4
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 6
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 8
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 9
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 10

#define TISCI_DEV_MCU_TIMER5_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER5_TIMER_TCLK_CLK 2
#define TISCI_DEV_MCU_TIMER5_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT5 3
#define TISCI_DEV_MCU_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_4_TIMER_PWM 4

#define TISCI_DEV_MCU_TIMER6_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER6_TIMER_PWM 1
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK 2
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 4
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 6
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 8
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 9
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 10

#define TISCI_DEV_MCU_TIMER7_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER7_TIMER_TCLK_CLK 2
#define TISCI_DEV_MCU_TIMER7_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT7 3
#define TISCI_DEV_MCU_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_6_TIMER_PWM 4

#define TISCI_DEV_MCU_TIMER8_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER8_TIMER_PWM 1
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK 2
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 4
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 6
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 8
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 9
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 10

#define TISCI_DEV_MCU_TIMER9_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER9_TIMER_TCLK_CLK 2
#define TISCI_DEV_MCU_TIMER9_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT9 3
#define TISCI_DEV_MCU_TIMER9_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_8_TIMER_PWM 4

#define TISCI_DEV_ECAP0_VBUS_CLK 0

#define TISCI_DEV_ECAP1_VBUS_CLK 0

#define TISCI_DEV_ECAP2_VBUS_CLK 0

#define TISCI_DEV_ELM0_VBUSP_CLK 0

#define TISCI_DEV_MMCSD0_EMMCSS_VBUS_CLK 1
#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK 2
#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 3
#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 4
#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 5
#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK 6

#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I 0
#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O 1
#define TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK 3
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK 4
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 5
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 6
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 7
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK 8

#define TISCI_DEV_EQEP0_VBUS_CLK 0

#define TISCI_DEV_EQEP1_VBUS_CLK 0

#define TISCI_DEV_EQEP2_VBUS_CLK 0

#define TISCI_DEV_ESM0_CLK 0

#define TISCI_DEV_WKUP_ESM0_CLK 0

#define TISCI_DEV_MCU_ESM0_CLK 0

#define TISCI_DEV_MCU_FSS0_FSAS_0_GCLK 0

#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_CBA_CLK 0
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX1_CLK 2
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX1_INV_CLK 4
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX2_CLK 6
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX2_INV_CLK 8
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_OUT_CLK_N 10
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_OUT_CLK_P 11

#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_DQS_CLK 0
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_HCLK_CLK 1
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK 2
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_MCU_OSPI0_DQS_OUT 3
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK 4
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_OCLK_CLK 5
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_PCLK_CLK 6
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK 7
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK 8
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK 9

#define TISCI_DEV_MCU_FSS0_OSPI_1_OSPI_DQS_CLK 0
#define TISCI_DEV_MCU_FSS0_OSPI_1_OSPI_HCLK_CLK 1
#define TISCI_DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK 2
#define TISCI_DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK_PARENT_BOARD_0_MCU_OSPI1_DQS_OUT 3
#define TISCI_DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK_PARENT_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK 4
#define TISCI_DEV_MCU_FSS0_OSPI_1_OSPI_OCLK_CLK 5
#define TISCI_DEV_MCU_FSS0_OSPI_1_OSPI_PCLK_CLK 6
#define TISCI_DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK 7
#define TISCI_DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK 8
#define TISCI_DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK 9

#define TISCI_DEV_GPIO0_MMR_CLK 0

#define TISCI_DEV_GPIO2_MMR_CLK 0

#define TISCI_DEV_GPIO4_MMR_CLK 0

#define TISCI_DEV_GPIO6_MMR_CLK 0

#define TISCI_DEV_WKUP_GPIO0_MMR_CLK 0

#define TISCI_DEV_WKUP_GPIO1_MMR_CLK 0

#define TISCI_DEV_GPMC0_FUNC_CLK 0
#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 1
#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK6 2
#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK4 3
#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK4 4
#define TISCI_DEV_GPMC0_PI_GPMC_RET_CLK 5
#define TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK 6
#define TISCI_DEV_GPMC0_VBUSM_CLK 7

#define TISCI_DEV_GTC0_GTC_CLK 0
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 1
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK 2
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 3
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 4
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 5
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 6
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN0_TXMCLK 7
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN1_TXMCLK 8
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN2_TXMCLK 9
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN3_TXMCLK 10
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN0_TXMCLK 11
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN1_TXMCLK 12
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP1_LN2_TXMCLK 13
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP3_LN2_TXMCLK 14
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 15
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 16
#define TISCI_DEV_GTC0_VBUSP_CLK 17

#define TISCI_DEV_MCU_I3C0_I3C_PCLK_CLK 0
#define TISCI_DEV_MCU_I3C0_I3C_SCL_DI 1
#define TISCI_DEV_MCU_I3C0_I3C_SCL_DO 2
#define TISCI_DEV_MCU_I3C0_I3C_SCLK_CLK 3
#define TISCI_DEV_MCU_I3C0_I3C_SDA_DI 4

#define TISCI_DEV_MCU_I3C1_I3C_PCLK_CLK 0
#define TISCI_DEV_MCU_I3C1_I3C_SCLK_CLK 3

#define TISCI_DEV_LED0_LED_CLK 0
#define TISCI_DEV_LED0_VBUS_CLK 1

#define TISCI_DEV_MAIN2MCU_LVL_INTRTR0_INTR_CLK 0

#define TISCI_DEV_MAIN2MCU_PLS_INTRTR0_INTR_CLK 0

#define TISCI_DEV_WKUP_PORZ_SYNC0_CLK_12M_RC_CLK 0

#define TISCI_DEV_TIMESYNC_INTRTR0_INTR_CLK 0

#define TISCI_DEV_WKUP_GPIOMUX_INTRTR0_INTR_CLK 0

#define TISCI_DEV_WKUP_PSC0_CLK 0
#define TISCI_DEV_WKUP_PSC0_SLOW_CLK 1

#define TISCI_DEV_J7AEP_GPU_BXS464_WRAP0_GPU_SS_0_GPU_PLL_CLK 1
#define TISCI_DEV_J7AEP_GPU_BXS464_WRAP0_GPU_SS_0_PLL_CTRL_CLK 4

#define TISCI_DEV_J7AM_32_64_ATB_FUNNEL0_DBG_CLK 0

#define TISCI_DEV_J7AM_32_64_ATB_FUNNEL1_DBG_CLK 0

#define TISCI_DEV_J7AM_32_64_ATB_FUNNEL2_DBG_CLK 0

#define TISCI_DEV_AGGR_ATB0_DBG_CLK 0

#define TISCI_DEV_J7AM_BOLT_PGD0_WKUP_OSC0_CLK 0

#define TISCI_DEV_J7AM_BOLT_PSC_WRAP0_CLK 0
#define TISCI_DEV_J7AM_BOLT_PSC_WRAP0_SLOW_CLK 1

#define TISCI_DEV_CSI_PSILSS0_MAIN_CLK 0

#define TISCI_DEV_DEBUGSUSPENDRTR0_INTR_CLK 0

#define TISCI_DEV_DDR0_DDRSS_CFG_CLK 0
#define TISCI_DEV_DDR0_DDRSS_DDR_PLL_CLK 1
#define TISCI_DEV_DDR0_DDRSS_VBUS_CLK 4
#define TISCI_DEV_DDR0_PLL_CTRL_CLK 5

#define TISCI_DEV_DDR1_DDRSS_CFG_CLK 0
#define TISCI_DEV_DDR1_DDRSS_DDR_PLL_CLK 1
#define TISCI_DEV_DDR1_DDRSS_VBUS_CLK 4
#define TISCI_DEV_DDR1_PLL_CTRL_CLK 5

#define TISCI_DEV_DDR2_DDRSS_CFG_CLK 0
#define TISCI_DEV_DDR2_DDRSS_DDR_PLL_CLK 1
#define TISCI_DEV_DDR2_DDRSS_VBUS_CLK 4
#define TISCI_DEV_DDR2_PLL_CTRL_CLK 5

#define TISCI_DEV_DDR3_DDRSS_CFG_CLK 0
#define TISCI_DEV_DDR3_DDRSS_DDR_PLL_CLK 1
#define TISCI_DEV_DDR3_DDRSS_VBUS_CLK 4
#define TISCI_DEV_DDR3_PLL_CTRL_CLK 5

#define TISCI_DEV_DMPAC_VPAC_PSILSS0_MAIN_CLK 0

#define TISCI_DEV_J7AM_HWA_ATB_FUNNEL0_DBG_CLK 0

#define TISCI_DEV_J7AM_MAIN_16FF0_WKUP_OSC0_CLK 0

#define TISCI_DEV_PSC0_CLK 0
#define TISCI_DEV_PSC0_SLOW_CLK 1

#define TISCI_DEV_J7AM_PULSAR_ATB_FUNNEL0_DBG_CLK 0

#define TISCI_DEV_SA2_CPSW_PSILSS0_MAIN_2_CLK 0
#define TISCI_DEV_SA2_CPSW_PSILSS0_MAIN_CLK 1

#define TISCI_DEV_WKUP_J7AM_WAKEUP_16FF0_PLL_CTRL_WKUP_CLK24_CLK 0
#define TISCI_DEV_WKUP_J7AM_WAKEUP_16FF0_WKUP_RCOSC_12P5M_CLK 1
#define TISCI_DEV_WKUP_J7AM_WAKEUP_16FF0_WKUP_RCOSC_32K_CLK 2

#define TISCI_DEV_GPIOMUX_INTRTR0_INTR_CLK 0

#define TISCI_DEV_CMPEVENT_INTRTR0_INTR_CLK 0

#define TISCI_DEV_WKUP_DDPA0_DDPA_CLK 0

#define TISCI_DEV_DSS_DSI0_DPHY_0_RX_ESC_CLK 0
#define TISCI_DEV_DSS_DSI0_DPHY_0_TX_ESC_CLK 1
#define TISCI_DEV_DSS_DSI0_DPI_0_CLK 2
#define TISCI_DEV_DSS_DSI0_PLL_CTRL_CLK 3
#define TISCI_DEV_DSS_DSI0_PPI_0_TXBYTECLKHS_CL_CLK 4
#define TISCI_DEV_DSS_DSI0_SYS_CLK 5

#define TISCI_DEV_DSS_DSI1_DPHY_0_RX_ESC_CLK 0
#define TISCI_DEV_DSS_DSI1_DPHY_0_TX_ESC_CLK 1
#define TISCI_DEV_DSS_DSI1_DPI_0_CLK 2
#define TISCI_DEV_DSS_DSI1_PLL_CTRL_CLK 3
#define TISCI_DEV_DSS_DSI1_PPI_0_TXBYTECLKHS_CL_CLK 4
#define TISCI_DEV_DSS_DSI1_SYS_CLK 5

#define TISCI_DEV_DSS_EDP0_AIF_I2S_CLK 0
#define TISCI_DEV_DSS_EDP0_DPI_2_2X_CLK 6
#define TISCI_DEV_DSS_EDP0_DPI_2_CLK 7
#define TISCI_DEV_DSS_EDP0_DPI_3_CLK 8
#define TISCI_DEV_DSS_EDP0_DPI_4_CLK 9
#define TISCI_DEV_DSS_EDP0_DPI_5_CLK 10
#define TISCI_DEV_DSS_EDP0_DPTX_MOD_CLK 11
#define TISCI_DEV_DSS_EDP0_PHY_LN0_REFCLK 12
#define TISCI_DEV_DSS_EDP0_PHY_LN0_RXCLK 13
#define TISCI_DEV_DSS_EDP0_PHY_LN0_RXFCLK 14
#define TISCI_DEV_DSS_EDP0_PHY_LN0_TXCLK 15
#define TISCI_DEV_DSS_EDP0_PHY_LN0_TXFCLK 16
#define TISCI_DEV_DSS_EDP0_PHY_LN0_TXMCLK 17
#define TISCI_DEV_DSS_EDP0_PHY_LN1_REFCLK 18
#define TISCI_DEV_DSS_EDP0_PHY_LN1_RXCLK 19
#define TISCI_DEV_DSS_EDP0_PHY_LN1_RXFCLK 20
#define TISCI_DEV_DSS_EDP0_PHY_LN1_TXCLK 21
#define TISCI_DEV_DSS_EDP0_PHY_LN1_TXFCLK 22
#define TISCI_DEV_DSS_EDP0_PHY_LN1_TXMCLK 23
#define TISCI_DEV_DSS_EDP0_PHY_LN2_REFCLK 24
#define TISCI_DEV_DSS_EDP0_PHY_LN2_RXCLK 25
#define TISCI_DEV_DSS_EDP0_PHY_LN2_RXFCLK 26
#define TISCI_DEV_DSS_EDP0_PHY_LN2_TXCLK 27
#define TISCI_DEV_DSS_EDP0_PHY_LN2_TXFCLK 28
#define TISCI_DEV_DSS_EDP0_PHY_LN2_TXMCLK 29
#define TISCI_DEV_DSS_EDP0_PHY_LN3_REFCLK 30
#define TISCI_DEV_DSS_EDP0_PHY_LN3_RXCLK 31
#define TISCI_DEV_DSS_EDP0_PHY_LN3_RXFCLK 32
#define TISCI_DEV_DSS_EDP0_PHY_LN3_TXCLK 33
#define TISCI_DEV_DSS_EDP0_PHY_LN3_TXFCLK 34
#define TISCI_DEV_DSS_EDP0_PHY_LN3_TXMCLK 35
#define TISCI_DEV_DSS_EDP0_PLL_CTRL_CLK 36

#define TISCI_DEV_DSS0_DSS_FUNC_CLK 0
#define TISCI_DEV_DSS0_DSS_INST0_DPI_0_IN_CLK 1
#define TISCI_DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK 2
#define TISCI_DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK 3
#define TISCI_DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK_PARENT_DPI_1_PCLK_SEL_OUT0 4
#define TISCI_DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK 5
#define TISCI_DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK 6
#define TISCI_DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0 7
#define TISCI_DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0_DUP0 8
#define TISCI_DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK 9
#define TISCI_DEV_DSS0_DSS_INST0_DPI_2_IN_CLK 10
#define TISCI_DEV_DSS0_DSS_INST0_DPI_2_IN_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK 11
#define TISCI_DEV_DSS0_DSS_INST0_DPI_2_IN_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK 12
#define TISCI_DEV_DSS0_DSS_INST0_DPI_2_IN_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0 13
#define TISCI_DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK 14
#define TISCI_DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK 15
#define TISCI_DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK 16
#define TISCI_DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0 17
#define TISCI_DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK 18
#define TISCI_DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT1_CLK 19
#define TISCI_DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK 20
#define TISCI_DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK_DUP0 21
#define TISCI_DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0 22
#define TISCI_DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0_DUP0 23
#define TISCI_DEV_DSS0_DSS_INST0_PARA_1_OUT_CLK 24
#define TISCI_DEV_DSS0_DSS_INST0_PARA_3_OUT_CLK 25
#define TISCI_DEV_DSS0_DSS_INST0_DPI_0_OUT_CLK 26
#define TISCI_DEV_DSS0_DSS_INST0_DPI_1_OUT_CLK 27
#define TISCI_DEV_DSS0_DSS_INST0_DPI_2_OUT_CLK 28
#define TISCI_DEV_DSS0_DSS_INST0_DPI_3_OUT_CLK 29
#define TISCI_DEV_DSS0_DSS_INST0_DPI_0_OUT_2X_CLK 30

#define TISCI_DEV_EPWM0_VBUSP_CLK 0

#define TISCI_DEV_EPWM1_VBUSP_CLK 0

#define TISCI_DEV_EPWM2_VBUSP_CLK 0

#define TISCI_DEV_EPWM3_VBUSP_CLK 0

#define TISCI_DEV_EPWM4_VBUSP_CLK 0

#define TISCI_DEV_EPWM5_VBUSP_CLK 0

#define TISCI_DEV_PBIST5_CLK8_CLK 7

#define TISCI_DEV_PBIST11_CLK7_CLK 6

#define TISCI_DEV_PBIST3_CLK8_CLK 7

#define TISCI_DEV_PBIST0_CLK8_CLK 7

#define TISCI_DEV_PBIST1_CLK8_CLK 7

#define TISCI_DEV_PBIST4_CLK8_CLK 7

#define TISCI_DEV_PBIST2_CLK8_CLK 7

#define TISCI_DEV_PBIST10_CLK8_CLK 7

#define TISCI_DEV_PBIST14_CLK8_CLK 7

#define TISCI_DEV_MCU_PBIST0_CLK1_CLK 0
#define TISCI_DEV_MCU_PBIST0_CLK2_CLK 1
#define TISCI_DEV_MCU_PBIST0_CLK3_CLK 2
#define TISCI_DEV_MCU_PBIST0_CLK4_CLK 3
#define TISCI_DEV_MCU_PBIST0_CLK5_CLK 4
#define TISCI_DEV_MCU_PBIST0_CLK6_CLK 5
#define TISCI_DEV_MCU_PBIST0_CLK7_CLK 6
#define TISCI_DEV_MCU_PBIST0_CLK8_CLK 7

#define TISCI_DEV_MCU_PBIST1_CLK1_CLK 0
#define TISCI_DEV_MCU_PBIST1_CLK2_CLK 1
#define TISCI_DEV_MCU_PBIST1_CLK3_CLK 2
#define TISCI_DEV_MCU_PBIST1_CLK4_CLK 3
#define TISCI_DEV_MCU_PBIST1_CLK5_CLK 4
#define TISCI_DEV_MCU_PBIST1_CLK6_CLK 5
#define TISCI_DEV_MCU_PBIST1_CLK7_CLK 6
#define TISCI_DEV_MCU_PBIST1_CLK8_CLK 7

#define TISCI_DEV_MCU_PBIST2_CLK8_CLK 7

#define TISCI_DEV_CODEC0_VPU_ACLK_CLK 0
#define TISCI_DEV_CODEC0_VPU_BCLK_CLK 1
#define TISCI_DEV_CODEC0_VPU_CCLK_CLK 2
#define TISCI_DEV_CODEC0_VPU_PCLK_CLK 3

#define TISCI_DEV_CODEC1_VPU_ACLK_CLK 0
#define TISCI_DEV_CODEC1_VPU_BCLK_CLK 1
#define TISCI_DEV_CODEC1_VPU_CCLK_CLK 2
#define TISCI_DEV_CODEC1_VPU_PCLK_CLK 3

#define TISCI_DEV_WKUP_VTM0_FIX_REF2_CLK 0
#define TISCI_DEV_WKUP_VTM0_FIX_REF_CLK 1
#define TISCI_DEV_WKUP_VTM0_VBUSP_CLK 2

#define TISCI_DEV_MCAN0_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN0_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN1_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN1_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN10_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN10_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN10_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN11_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN11_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN11_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN12_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN12_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN12_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN13_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN13_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN13_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN14_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN14_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN14_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN15_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN15_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN15_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN16_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN16_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN16_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN17_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN17_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN17_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN2_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN2_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN2_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN3_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN3_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN3_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN4_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN4_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN4_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN5_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN5_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN5_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN6_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN6_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN6_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN7_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN7_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN7_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN8_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN8_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN8_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCAN9_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCAN9_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 4
#define TISCI_DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCAN9_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCU_MCAN0_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK 2
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK 4
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCU_MCAN0_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCU_MCAN1_MCANSS_CAN_RXD 0
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK 1
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK 2
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK 4
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
#define TISCI_DEV_MCU_MCAN1_MCANSS_HCLK_CLK 6

#define TISCI_DEV_MCASP0_AUX_CLK 0
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 1
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 2
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 5
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 6
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 7
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 8
#define TISCI_DEV_MCASP0_MCASP_ACLKR_PIN 9
#define TISCI_DEV_MCASP0_MCASP_ACLKR_POUT 10
#define TISCI_DEV_MCASP0_MCASP_ACLKX_PIN 11
#define TISCI_DEV_MCASP0_MCASP_ACLKX_POUT 12
#define TISCI_DEV_MCASP0_MCASP_AFSR_POUT 13
#define TISCI_DEV_MCASP0_MCASP_AFSX_POUT 14
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN 15
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 16
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 17
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 18
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 19
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 24
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 25
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 26
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 27
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_POUT 32
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN 33
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 34
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 35
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 36
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 37
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 42
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 43
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 44
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 45
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_POUT 50
#define TISCI_DEV_MCASP0_VBUSP_CLK 51

#define TISCI_DEV_MCASP1_AUX_CLK 0
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 1
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 2
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 5
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 6
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 7
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 8
#define TISCI_DEV_MCASP1_MCASP_ACLKR_PIN 9
#define TISCI_DEV_MCASP1_MCASP_ACLKR_POUT 10
#define TISCI_DEV_MCASP1_MCASP_ACLKX_PIN 11
#define TISCI_DEV_MCASP1_MCASP_ACLKX_POUT 12
#define TISCI_DEV_MCASP1_MCASP_AFSR_POUT 13
#define TISCI_DEV_MCASP1_MCASP_AFSX_POUT 14
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN 15
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 16
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 17
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 18
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 19
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 24
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 25
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 26
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 27
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_POUT 32
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN 33
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 34
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 35
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 36
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 37
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 42
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 43
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 44
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 45
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_POUT 50
#define TISCI_DEV_MCASP1_VBUSP_CLK 51

#define TISCI_DEV_MCASP2_AUX_CLK 0
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 1
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 2
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 5
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 6
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 7
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 8
#define TISCI_DEV_MCASP2_MCASP_ACLKR_PIN 9
#define TISCI_DEV_MCASP2_MCASP_ACLKR_POUT 10
#define TISCI_DEV_MCASP2_MCASP_ACLKX_PIN 11
#define TISCI_DEV_MCASP2_MCASP_ACLKX_POUT 12
#define TISCI_DEV_MCASP2_MCASP_AFSR_POUT 13
#define TISCI_DEV_MCASP2_MCASP_AFSX_POUT 14
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN 15
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 16
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 17
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 18
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 19
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 24
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 25
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 26
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 27
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_POUT 32
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN 33
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 34
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 35
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 36
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 37
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 42
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 43
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 44
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 45
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_POUT 50
#define TISCI_DEV_MCASP2_VBUSP_CLK 51

#define TISCI_DEV_MCASP3_AUX_CLK 0
#define TISCI_DEV_MCASP3_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 1
#define TISCI_DEV_MCASP3_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 2
#define TISCI_DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 5
#define TISCI_DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 6
#define TISCI_DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 7
#define TISCI_DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 8
#define TISCI_DEV_MCASP3_MCASP_ACLKR_PIN 9
#define TISCI_DEV_MCASP3_MCASP_ACLKR_POUT 10
#define TISCI_DEV_MCASP3_MCASP_ACLKX_PIN 11
#define TISCI_DEV_MCASP3_MCASP_ACLKX_POUT 12
#define TISCI_DEV_MCASP3_MCASP_AFSR_POUT 13
#define TISCI_DEV_MCASP3_MCASP_AFSX_POUT 14
#define TISCI_DEV_MCASP3_MCASP_AHCLKR_PIN 15
#define TISCI_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 16
#define TISCI_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 17
#define TISCI_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 18
#define TISCI_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 19
#define TISCI_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 24
#define TISCI_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 25
#define TISCI_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 26
#define TISCI_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 27
#define TISCI_DEV_MCASP3_MCASP_AHCLKR_POUT 32
#define TISCI_DEV_MCASP3_MCASP_AHCLKX_PIN 33
#define TISCI_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 34
#define TISCI_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 35
#define TISCI_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 36
#define TISCI_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 37
#define TISCI_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 42
#define TISCI_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 43
#define TISCI_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 44
#define TISCI_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 45
#define TISCI_DEV_MCASP3_MCASP_AHCLKX_POUT 50
#define TISCI_DEV_MCASP3_VBUSP_CLK 51

#define TISCI_DEV_MCASP4_AUX_CLK 0
#define TISCI_DEV_MCASP4_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 1
#define TISCI_DEV_MCASP4_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 2
#define TISCI_DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 5
#define TISCI_DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 6
#define TISCI_DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 7
#define TISCI_DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 8
#define TISCI_DEV_MCASP4_MCASP_ACLKR_PIN 9
#define TISCI_DEV_MCASP4_MCASP_ACLKR_POUT 10
#define TISCI_DEV_MCASP4_MCASP_ACLKX_PIN 11
#define TISCI_DEV_MCASP4_MCASP_ACLKX_POUT 12
#define TISCI_DEV_MCASP4_MCASP_AFSR_POUT 13
#define TISCI_DEV_MCASP4_MCASP_AFSX_POUT 14
#define TISCI_DEV_MCASP4_MCASP_AHCLKR_PIN 15
#define TISCI_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 16
#define TISCI_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 17
#define TISCI_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 18
#define TISCI_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 19
#define TISCI_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 24
#define TISCI_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 25
#define TISCI_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 26
#define TISCI_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 27
#define TISCI_DEV_MCASP4_MCASP_AHCLKR_POUT 32
#define TISCI_DEV_MCASP4_MCASP_AHCLKX_PIN 33
#define TISCI_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 34
#define TISCI_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 35
#define TISCI_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 36
#define TISCI_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 37
#define TISCI_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 42
#define TISCI_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 43
#define TISCI_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 44
#define TISCI_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 45
#define TISCI_DEV_MCASP4_MCASP_AHCLKX_POUT 50
#define TISCI_DEV_MCASP4_VBUSP_CLK 51

#define TISCI_DEV_I2C0_CLK 0
#define TISCI_DEV_I2C0_PISCL 1
#define TISCI_DEV_I2C0_PISYS_CLK 2
#define TISCI_DEV_I2C0_PORSCL 3

#define TISCI_DEV_I2C1_CLK 0
#define TISCI_DEV_I2C1_PISCL 1
#define TISCI_DEV_I2C1_PISYS_CLK 2
#define TISCI_DEV_I2C1_PORSCL 3

#define TISCI_DEV_I2C2_CLK 0
#define TISCI_DEV_I2C2_PISCL 1
#define TISCI_DEV_I2C2_PISYS_CLK 2
#define TISCI_DEV_I2C2_PORSCL 3

#define TISCI_DEV_I2C3_CLK 0
#define TISCI_DEV_I2C3_PISCL 1
#define TISCI_DEV_I2C3_PISYS_CLK 2
#define TISCI_DEV_I2C3_PORSCL 3

#define TISCI_DEV_I2C4_CLK 0
#define TISCI_DEV_I2C4_PISCL 1
#define TISCI_DEV_I2C4_PISYS_CLK 2
#define TISCI_DEV_I2C4_PORSCL 3

#define TISCI_DEV_I2C5_CLK 0
#define TISCI_DEV_I2C5_PISCL 1
#define TISCI_DEV_I2C5_PISYS_CLK 2
#define TISCI_DEV_I2C5_PORSCL 3

#define TISCI_DEV_I2C6_CLK 0
#define TISCI_DEV_I2C6_PISCL 1
#define TISCI_DEV_I2C6_PISYS_CLK 2
#define TISCI_DEV_I2C6_PORSCL 3

#define TISCI_DEV_MCU_I2C0_CLK 0
#define TISCI_DEV_MCU_I2C0_PISCL 1
#define TISCI_DEV_MCU_I2C0_PISYS_CLK 2
#define TISCI_DEV_MCU_I2C0_PORSCL 3

#define TISCI_DEV_MCU_I2C1_CLK 0
#define TISCI_DEV_MCU_I2C1_PISCL 1
#define TISCI_DEV_MCU_I2C1_PISYS_CLK 2
#define TISCI_DEV_MCU_I2C1_PORSCL 3

#define TISCI_DEV_WKUP_I2C0_CLK 0
#define TISCI_DEV_WKUP_I2C0_PISCL 1
#define TISCI_DEV_WKUP_I2C0_PISYS_CLK 2
#define TISCI_DEV_WKUP_I2C0_PISYS_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK 3
#define TISCI_DEV_WKUP_I2C0_PISYS_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4
#define TISCI_DEV_WKUP_I2C0_PORSCL 5

#define TISCI_DEV_NAVSS0_CPTS0_GENF2 0
#define TISCI_DEV_NAVSS0_CPTS0_GENF3 1

#define TISCI_DEV_NAVSS0_BCDMA_0_CLK 0

#define TISCI_DEV_NAVSS0_CPTS_0_RCLK 0
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 1
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK 2
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 3
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 4
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 5
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 6
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN0_TXMCLK 7
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN1_TXMCLK 8
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN2_TXMCLK 9
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN3_TXMCLK 10
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN0_TXMCLK 11
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN1_TXMCLK 12
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP1_LN2_TXMCLK 13
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP3_LN2_TXMCLK 14
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 15
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 16
#define TISCI_DEV_NAVSS0_CPTS_0_TS_GENF0 17
#define TISCI_DEV_NAVSS0_CPTS_0_TS_GENF1 18
#define TISCI_DEV_NAVSS0_CPTS_0_VBUSP_GCLK 21

#define TISCI_DEV_NAVSS0_INTR_0_INTR_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX1_0_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX1_1_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX1_10_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX1_11_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX1_2_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX1_3_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX1_4_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX1_5_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX1_6_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX1_7_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX1_8_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX1_9_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_0_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_1_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_10_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_11_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_2_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_3_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_4_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_5_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_6_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_7_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_8_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_9_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MCRC_0_CLK 0

#define TISCI_DEV_NAVSS0_MODSS_VD2CLK 0

#define TISCI_DEV_NAVSS0_MODSS_INTA_0_SYS_CLK 0

#define TISCI_DEV_NAVSS0_MODSS_INTA_1_SYS_CLK 0

#define TISCI_DEV_NAVSS0_PROXY_0_CLK_CLK 0

#define TISCI_DEV_NAVSS0_PVU_0_CLK_CLK 0

#define TISCI_DEV_NAVSS0_PVU_1_CLK_CLK 0

#define TISCI_DEV_NAVSS0_RINGACC_0_SYS_CLK 0

#define TISCI_DEV_NAVSS0_SPINLOCK_0_CLK 0

#define TISCI_DEV_NAVSS0_TIMERMGR_0_EON_TICK_EVT 0
#define TISCI_DEV_NAVSS0_TIMERMGR_0_VCLK_CLK 1

#define TISCI_DEV_NAVSS0_TIMERMGR_1_EON_TICK_EVT 0
#define TISCI_DEV_NAVSS0_TIMERMGR_1_VCLK_CLK 1

#define TISCI_DEV_NAVSS0_UDMAP_0_SYS_CLK 0

#define TISCI_DEV_NAVSS0_UDMASS_VD2CLK 0

#define TISCI_DEV_NAVSS0_UDMASS_INTA_0_SYS_CLK 0

#define TISCI_DEV_NAVSS0_VIRTSS_VD2CLK 0

#define TISCI_DEV_MCU_NAVSS0_INTR_ROUTER_0_INTR_CLK 0

#define TISCI_DEV_MCU_NAVSS0_MCRC_0_CLK 0

#define TISCI_DEV_MCU_NAVSS0_MODSS_VD2CLK 0

#define TISCI_DEV_MCU_NAVSS0_PROXY0_CLK_CLK 0

#define TISCI_DEV_MCU_NAVSS0_RINGACC0_SYS_CLK 0

#define TISCI_DEV_MCU_NAVSS0_UDMAP_0_SYS_CLK 0

#define TISCI_DEV_MCU_NAVSS0_UDMASS_VD2CLK 0

#define TISCI_DEV_MCU_NAVSS0_UDMASS_INTA_0_SYS_CLK 0

#define TISCI_DEV_PCIE0_PCIE_CBA_CLK 0
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK 2
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 3
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK 4
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 5
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 6
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN0_TXMCLK 9
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN1_TXMCLK 10
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN2_TXMCLK 11
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN3_TXMCLK 12
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN0_TXMCLK 13
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN1_TXMCLK 14
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP1_LN2_TXMCLK 15
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP3_LN2_TXMCLK 16
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 17
#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 18
#define TISCI_DEV_PCIE0_PCIE_LANE0_REFCLK 19
#define TISCI_DEV_PCIE0_PCIE_LANE0_RXCLK 20
#define TISCI_DEV_PCIE0_PCIE_LANE0_RXFCLK 21
#define TISCI_DEV_PCIE0_PCIE_LANE0_TXCLK 22
#define TISCI_DEV_PCIE0_PCIE_LANE0_TXFCLK 23
#define TISCI_DEV_PCIE0_PCIE_LANE0_TXMCLK 24
#define TISCI_DEV_PCIE0_PCIE_LANE1_REFCLK 25
#define TISCI_DEV_PCIE0_PCIE_LANE1_RXCLK 26
#define TISCI_DEV_PCIE0_PCIE_LANE1_RXFCLK 27
#define TISCI_DEV_PCIE0_PCIE_LANE1_TXCLK 28
#define TISCI_DEV_PCIE0_PCIE_LANE1_TXFCLK 29
#define TISCI_DEV_PCIE0_PCIE_LANE1_TXMCLK 30
#define TISCI_DEV_PCIE0_PCIE_LANE2_REFCLK 31
#define TISCI_DEV_PCIE0_PCIE_LANE2_RXCLK 32
#define TISCI_DEV_PCIE0_PCIE_LANE2_RXFCLK 33
#define TISCI_DEV_PCIE0_PCIE_LANE2_TXCLK 34
#define TISCI_DEV_PCIE0_PCIE_LANE2_TXFCLK 35
#define TISCI_DEV_PCIE0_PCIE_LANE2_TXMCLK 36
#define TISCI_DEV_PCIE0_PCIE_LANE3_REFCLK 37
#define TISCI_DEV_PCIE0_PCIE_LANE3_RXCLK 38
#define TISCI_DEV_PCIE0_PCIE_LANE3_RXFCLK 39
#define TISCI_DEV_PCIE0_PCIE_LANE3_TXCLK 40
#define TISCI_DEV_PCIE0_PCIE_LANE3_TXFCLK 41
#define TISCI_DEV_PCIE0_PCIE_LANE3_TXMCLK 42
#define TISCI_DEV_PCIE0_PCIE_PM_CLK 43

#define TISCI_DEV_PCIE1_PCIE_CBA_CLK 0
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK 2
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 3
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK 4
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 5
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 6
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN0_TXMCLK 9
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN1_TXMCLK 10
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN2_TXMCLK 11
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN3_TXMCLK 12
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN0_TXMCLK 13
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN1_TXMCLK 14
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP1_LN2_TXMCLK 15
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP3_LN2_TXMCLK 16
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 17
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 18
#define TISCI_DEV_PCIE1_PCIE_LANE0_REFCLK 19
#define TISCI_DEV_PCIE1_PCIE_LANE0_RXCLK 20
#define TISCI_DEV_PCIE1_PCIE_LANE0_RXFCLK 21
#define TISCI_DEV_PCIE1_PCIE_LANE0_TXCLK 22
#define TISCI_DEV_PCIE1_PCIE_LANE0_TXFCLK 23
#define TISCI_DEV_PCIE1_PCIE_LANE0_TXMCLK 24
#define TISCI_DEV_PCIE1_PCIE_LANE1_REFCLK 25
#define TISCI_DEV_PCIE1_PCIE_LANE1_RXCLK 26
#define TISCI_DEV_PCIE1_PCIE_LANE1_RXFCLK 27
#define TISCI_DEV_PCIE1_PCIE_LANE1_TXCLK 28
#define TISCI_DEV_PCIE1_PCIE_LANE1_TXFCLK 29
#define TISCI_DEV_PCIE1_PCIE_LANE1_TXMCLK 30
#define TISCI_DEV_PCIE1_PCIE_LANE2_REFCLK 31
#define TISCI_DEV_PCIE1_PCIE_LANE2_RXCLK 32
#define TISCI_DEV_PCIE1_PCIE_LANE2_RXFCLK 33
#define TISCI_DEV_PCIE1_PCIE_LANE2_TXCLK 34
#define TISCI_DEV_PCIE1_PCIE_LANE2_TXFCLK 35
#define TISCI_DEV_PCIE1_PCIE_LANE2_TXMCLK 36
#define TISCI_DEV_PCIE1_PCIE_LANE3_REFCLK 37
#define TISCI_DEV_PCIE1_PCIE_LANE3_RXCLK 38
#define TISCI_DEV_PCIE1_PCIE_LANE3_RXFCLK 39
#define TISCI_DEV_PCIE1_PCIE_LANE3_TXCLK 40
#define TISCI_DEV_PCIE1_PCIE_LANE3_TXFCLK 41
#define TISCI_DEV_PCIE1_PCIE_LANE3_TXMCLK 42
#define TISCI_DEV_PCIE1_PCIE_PM_CLK 43

#define TISCI_DEV_PCIE2_PCIE_CBA_CLK 0
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK 2
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 3
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK 4
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 5
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 6
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN0_TXMCLK 9
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN1_TXMCLK 10
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN2_TXMCLK 11
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN3_TXMCLK 12
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN0_TXMCLK 13
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN1_TXMCLK 14
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP1_LN2_TXMCLK 15
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP3_LN2_TXMCLK 16
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 17
#define TISCI_DEV_PCIE2_PCIE_CPTS_RCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 18
#define TISCI_DEV_PCIE2_PCIE_LANE0_REFCLK 19
#define TISCI_DEV_PCIE2_PCIE_LANE0_RXCLK 20
#define TISCI_DEV_PCIE2_PCIE_LANE0_RXFCLK 21
#define TISCI_DEV_PCIE2_PCIE_LANE0_TXCLK 22
#define TISCI_DEV_PCIE2_PCIE_LANE0_TXFCLK 23
#define TISCI_DEV_PCIE2_PCIE_LANE0_TXMCLK 24
#define TISCI_DEV_PCIE2_PCIE_LANE1_REFCLK 25
#define TISCI_DEV_PCIE2_PCIE_LANE1_RXCLK 26
#define TISCI_DEV_PCIE2_PCIE_LANE1_RXFCLK 27
#define TISCI_DEV_PCIE2_PCIE_LANE1_TXCLK 28
#define TISCI_DEV_PCIE2_PCIE_LANE1_TXFCLK 29
#define TISCI_DEV_PCIE2_PCIE_LANE1_TXMCLK 30
#define TISCI_DEV_PCIE2_PCIE_PM_CLK 43

#define TISCI_DEV_PCIE3_PCIE_CBA_CLK 0
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK 2
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 3
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK 4
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 5
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 6
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN0_TXMCLK 9
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN1_TXMCLK 10
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN2_TXMCLK 11
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP2_LN3_TXMCLK 12
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN0_TXMCLK 13
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP2_LN1_TXMCLK 14
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP1_LN2_TXMCLK 15
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT3_MAIN_1_IP3_LN2_TXMCLK 16
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 17
#define TISCI_DEV_PCIE3_PCIE_CPTS_RCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 18
#define TISCI_DEV_PCIE3_PCIE_LANE0_REFCLK 19
#define TISCI_DEV_PCIE3_PCIE_LANE0_RXCLK 20
#define TISCI_DEV_PCIE3_PCIE_LANE0_RXFCLK 21
#define TISCI_DEV_PCIE3_PCIE_LANE0_TXCLK 22
#define TISCI_DEV_PCIE3_PCIE_LANE0_TXFCLK 23
#define TISCI_DEV_PCIE3_PCIE_LANE0_TXMCLK 24
#define TISCI_DEV_PCIE3_PCIE_LANE1_REFCLK 25
#define TISCI_DEV_PCIE3_PCIE_LANE1_RXCLK 26
#define TISCI_DEV_PCIE3_PCIE_LANE1_RXFCLK 27
#define TISCI_DEV_PCIE3_PCIE_LANE1_TXCLK 28
#define TISCI_DEV_PCIE3_PCIE_LANE1_TXFCLK 29
#define TISCI_DEV_PCIE3_PCIE_LANE1_TXMCLK 30
#define TISCI_DEV_PCIE3_PCIE_PM_CLK 43

#define TISCI_DEV_R5FSS0_CORE0_CPU_CLK 0
#define TISCI_DEV_R5FSS0_CORE0_INTERFACE_CLK 1

#define TISCI_DEV_R5FSS0_CORE1_CPU_CLK 0
#define TISCI_DEV_R5FSS0_CORE1_INTERFACE_CLK 1

#define TISCI_DEV_R5FSS1_CORE0_CPU_CLK 0
#define TISCI_DEV_R5FSS1_CORE0_INTERFACE_CLK 1

#define TISCI_DEV_R5FSS1_CORE1_CPU_CLK 0
#define TISCI_DEV_R5FSS1_CORE1_INTERFACE_CLK 1

#define TISCI_DEV_R5FSS2_CORE0_CPU_CLK 0
#define TISCI_DEV_R5FSS2_CORE0_INTERFACE_CLK 1

#define TISCI_DEV_R5FSS2_CORE1_CPU_CLK 0
#define TISCI_DEV_R5FSS2_CORE1_INTERFACE_CLK 1

#define TISCI_DEV_MCU_R5FSS0_CORE0_CPU_CLK 0
#define TISCI_DEV_MCU_R5FSS0_CORE0_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK 1
#define TISCI_DEV_MCU_R5FSS0_CORE0_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK3 2
#define TISCI_DEV_MCU_R5FSS0_CORE0_INTERFACE_CLK 3
#define TISCI_DEV_MCU_R5FSS0_CORE0_INTERFACE_PHASE 4

#define TISCI_DEV_MCU_R5FSS0_CORE1_CPU_CLK 0
#define TISCI_DEV_MCU_R5FSS0_CORE1_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK 1
#define TISCI_DEV_MCU_R5FSS0_CORE1_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK3 2
#define TISCI_DEV_MCU_R5FSS0_CORE1_INTERFACE_CLK 3
#define TISCI_DEV_MCU_R5FSS0_CORE1_INTERFACE_PHASE 4

#define TISCI_DEV_RTI0_RTI_CLK 0
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI0_VBUSP_CLK 9

#define TISCI_DEV_RTI1_RTI_CLK 0
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI1_VBUSP_CLK 9

#define TISCI_DEV_RTI2_RTI_CLK 0
#define TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI2_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI2_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI2_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI2_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI2_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI2_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI2_VBUSP_CLK 9

#define TISCI_DEV_RTI3_RTI_CLK 0
#define TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI3_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI3_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI3_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI3_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI3_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI3_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI3_VBUSP_CLK 9

#define TISCI_DEV_RTI4_RTI_CLK 0
#define TISCI_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI4_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI4_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI4_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI4_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI4_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI4_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI4_VBUSP_CLK 9

#define TISCI_DEV_RTI5_RTI_CLK 0
#define TISCI_DEV_RTI5_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI5_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI5_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI5_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI5_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI5_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI5_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI5_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI5_VBUSP_CLK 9

#define TISCI_DEV_RTI6_RTI_CLK 0
#define TISCI_DEV_RTI6_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI6_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI6_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI6_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI6_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI6_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI6_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI6_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI6_VBUSP_CLK 9

#define TISCI_DEV_RTI7_RTI_CLK 0
#define TISCI_DEV_RTI7_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI7_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI7_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI7_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI7_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI7_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI7_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI7_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI7_VBUSP_CLK 9

#define TISCI_DEV_RTI16_RTI_CLK 0
#define TISCI_DEV_RTI16_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI16_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI16_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI16_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI16_VBUSP_CLK 9

#define TISCI_DEV_RTI17_RTI_CLK 0
#define TISCI_DEV_RTI17_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI17_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI17_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI17_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI17_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI17_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI17_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI17_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI17_VBUSP_CLK 9

#define TISCI_DEV_RTI18_RTI_CLK 0
#define TISCI_DEV_RTI18_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI18_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI18_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI18_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI18_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI18_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI18_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI18_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI18_VBUSP_CLK 9

#define TISCI_DEV_RTI19_RTI_CLK 0
#define TISCI_DEV_RTI19_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI19_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI19_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI19_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI19_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI19_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI19_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI19_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI19_VBUSP_CLK 9

#define TISCI_DEV_RTI15_RTI_CLK 0
#define TISCI_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI15_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI15_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI15_VBUSP_CLK 9

#define TISCI_DEV_RTI28_RTI_CLK 0
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI28_VBUSP_CLK 9

#define TISCI_DEV_RTI29_RTI_CLK 0
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI29_VBUSP_CLK 9

#define TISCI_DEV_RTI30_RTI_CLK 0
#define TISCI_DEV_RTI30_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI30_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI30_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI30_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI30_VBUSP_CLK 9

#define TISCI_DEV_RTI31_RTI_CLK 0
#define TISCI_DEV_RTI31_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI31_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI31_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI31_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI31_VBUSP_CLK 9

#define TISCI_DEV_RTI32_RTI_CLK 0
#define TISCI_DEV_RTI32_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI32_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI32_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI32_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI32_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI32_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI32_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI32_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI32_VBUSP_CLK 9

#define TISCI_DEV_RTI33_RTI_CLK 0
#define TISCI_DEV_RTI33_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_RTI33_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_RTI33_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_RTI33_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_RTI33_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_RTI33_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 6
#define TISCI_DEV_RTI33_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 7
#define TISCI_DEV_RTI33_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 8
#define TISCI_DEV_RTI33_VBUSP_CLK 9

#define TISCI_DEV_MCU_RTI0_RTI_CLK 0
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_MCU_RTI0_VBUSP_CLK 9

#define TISCI_DEV_MCU_RTI1_RTI_CLK 0
#define TISCI_DEV_MCU_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_MCU_RTI1_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT 2
#define TISCI_DEV_MCU_RTI1_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_MCU_RTI1_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 4
#define TISCI_DEV_MCU_RTI1_VBUSP_CLK 9

#define TISCI_DEV_SA2_UL0_PKA_IN_CLK 0
#define TISCI_DEV_SA2_UL0_X1_CLK 1
#define TISCI_DEV_SA2_UL0_X2_CLK 2

#define TISCI_DEV_WKUP_HSM0_DAP_CLK 0

#define TISCI_DEV_MCSPI0_CLKSPIREF_CLK 0
#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK 1
#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT 2
#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK 3
#define TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCSPI0_VBUSP_CLK 5

#define TISCI_DEV_MCSPI1_CLKSPIREF_CLK 0
#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK 1
#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT 2
#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK 3
#define TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCSPI1_VBUSP_CLK 5

#define TISCI_DEV_MCSPI2_CLKSPIREF_CLK 0
#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK 1
#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT 2
#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK 3
#define TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCSPI2_VBUSP_CLK 5

#define TISCI_DEV_MCSPI3_CLKSPIREF_CLK 0
#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK 1
#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK 2
#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI3_CLK_LPBK_MUX_OUT0 3
#define TISCI_DEV_MCSPI3_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCSPI3_VBUSP_CLK 5

#define TISCI_DEV_MCSPI4_CLKSPIREF_CLK 0
#define TISCI_DEV_MCSPI4_IO_CLKSPII_CLK 1
#define TISCI_DEV_MCSPI4_IO_CLKSPIO_CLK 2
#define TISCI_DEV_MCSPI4_VBUSP_CLK 3

#define TISCI_DEV_MCSPI5_CLKSPIREF_CLK 0
#define TISCI_DEV_MCSPI5_IO_CLKSPII_CLK 1
#define TISCI_DEV_MCSPI5_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI5_CLK_OUT 2
#define TISCI_DEV_MCSPI5_IO_CLKSPII_CLK_PARENT_SPI_MAIN_5_IO_CLKSPIO_CLK 3
#define TISCI_DEV_MCSPI5_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCSPI5_VBUSP_CLK 5

#define TISCI_DEV_MCSPI6_CLKSPIREF_CLK 0
#define TISCI_DEV_MCSPI6_IO_CLKSPII_CLK 1
#define TISCI_DEV_MCSPI6_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI6_CLK_OUT 2
#define TISCI_DEV_MCSPI6_IO_CLKSPII_CLK_PARENT_SPI_MAIN_6_IO_CLKSPIO_CLK 3
#define TISCI_DEV_MCSPI6_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCSPI6_VBUSP_CLK 5

#define TISCI_DEV_MCSPI7_CLKSPIREF_CLK 0
#define TISCI_DEV_MCSPI7_IO_CLKSPII_CLK 1
#define TISCI_DEV_MCSPI7_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI7_CLK_OUT 2
#define TISCI_DEV_MCSPI7_IO_CLKSPII_CLK_PARENT_SPI_MAIN_7_IO_CLKSPIO_CLK 3
#define TISCI_DEV_MCSPI7_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCSPI7_VBUSP_CLK 5

#define TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK 0
#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK 1
#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT 2
#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK 3
#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCU_MCSPI0_VBUSP_CLK 5

#define TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK 0
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK 1
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK 2
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_MCU_SPI1_CLK_LPBK_MUX_OUT0 3
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK 4
#define TISCI_DEV_MCU_MCSPI1_VBUSP_CLK 5

#define TISCI_DEV_MCU_MCSPI2_CLKSPIREF_CLK 0
#define TISCI_DEV_MCU_MCSPI2_IO_CLKSPII_CLK 1
#define TISCI_DEV_MCU_MCSPI2_IO_CLKSPIO_CLK 2
#define TISCI_DEV_MCU_MCSPI2_VBUSP_CLK 3

#define TISCI_DEV_UFS0_UFSHCI_HCLK_CLK 1
#define TISCI_DEV_UFS0_UFSHCI_MCLK_CLK 3
#define TISCI_DEV_UFS0_UFSHCI_MCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4
#define TISCI_DEV_UFS0_UFSHCI_MCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_UFS0_UFSHCI_MCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_1_HSDIVOUT6_CLK 6
#define TISCI_DEV_UFS0_UFSHCI_MCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_UFS0_UFSHCI_MPHY_REFCLK 8
#define TISCI_DEV_UFS0_UFSHCI_MPHY_TX_REF_SYMBOLCLK 23
#define TISCI_DEV_UFS0_UFSHCI_MPHY_M31_VCO_19P2M_CLK 24
#define TISCI_DEV_UFS0_UFSHCI_MPHY_M31_VCO_26M_CLK 25

#define TISCI_DEV_UART0_FCLK_CLK 0
#define TISCI_DEV_UART0_VBUSP_CLK 3

#define TISCI_DEV_UART1_FCLK_CLK 0
#define TISCI_DEV_UART1_VBUSP_CLK 3

#define TISCI_DEV_UART2_FCLK_CLK 0
#define TISCI_DEV_UART2_VBUSP_CLK 3

#define TISCI_DEV_UART3_FCLK_CLK 0
#define TISCI_DEV_UART3_VBUSP_CLK 3

#define TISCI_DEV_UART4_FCLK_CLK 0
#define TISCI_DEV_UART4_VBUSP_CLK 3

#define TISCI_DEV_UART5_FCLK_CLK 0
#define TISCI_DEV_UART5_VBUSP_CLK 3

#define TISCI_DEV_UART6_FCLK_CLK 0
#define TISCI_DEV_UART6_VBUSP_CLK 3

#define TISCI_DEV_UART7_FCLK_CLK 0
#define TISCI_DEV_UART7_VBUSP_CLK 3

#define TISCI_DEV_UART8_FCLK_CLK 0
#define TISCI_DEV_UART8_VBUSP_CLK 3

#define TISCI_DEV_UART9_FCLK_CLK 0
#define TISCI_DEV_UART9_VBUSP_CLK 3

#define TISCI_DEV_MCU_UART0_FCLK_CLK 0
#define TISCI_DEV_MCU_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK 1
#define TISCI_DEV_MCU_UART0_FCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_1_HSDIVOUT5_CLK 2
#define TISCI_DEV_MCU_UART0_VBUSP_CLK 5

#define TISCI_DEV_WKUP_UART0_FCLK_CLK 0
#define TISCI_DEV_WKUP_UART0_FCLK_CLK_PARENT_WKUP_USART_CLKSEL_OUT0 1
#define TISCI_DEV_WKUP_UART0_FCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_WKUP_UART0_VBUSP_CLK 7

#define TISCI_DEV_USB0_ACLK_CLK 0
#define TISCI_DEV_USB0_BUF_CLK 1
#define TISCI_DEV_USB0_CLK_LPM_CLK 2
#define TISCI_DEV_USB0_PCLK_CLK 3
#define TISCI_DEV_USB0_PIPE_REFCLK 4
#define TISCI_DEV_USB0_PIPE_REFCLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP3_LN3_REFCLK 5
#define TISCI_DEV_USB0_PIPE_REFCLK_PARENT_WIZ16B8M4CT3_MAIN_4_IP3_LN3_REFCLK 6
#define TISCI_DEV_USB0_PIPE_RXCLK 7
#define TISCI_DEV_USB0_PIPE_RXCLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP3_LN3_RXCLK 8
#define TISCI_DEV_USB0_PIPE_RXCLK_PARENT_WIZ16B8M4CT3_MAIN_4_IP3_LN3_RXCLK 9
#define TISCI_DEV_USB0_PIPE_RXFCLK 10
#define TISCI_DEV_USB0_PIPE_RXFCLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP3_LN3_RXFCLK 11
#define TISCI_DEV_USB0_PIPE_RXFCLK_PARENT_WIZ16B8M4CT3_MAIN_4_IP3_LN3_RXFCLK 12
#define TISCI_DEV_USB0_PIPE_TXCLK 13
#define TISCI_DEV_USB0_PIPE_TXFCLK 14
#define TISCI_DEV_USB0_PIPE_TXFCLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP3_LN3_TXFCLK 15
#define TISCI_DEV_USB0_PIPE_TXFCLK_PARENT_WIZ16B8M4CT3_MAIN_4_IP3_LN3_TXFCLK 16
#define TISCI_DEV_USB0_PIPE_TXMCLK 17
#define TISCI_DEV_USB0_PIPE_TXMCLK_PARENT_WIZ16B8M4CT3_MAIN_0_IP3_LN3_TXMCLK 18
#define TISCI_DEV_USB0_PIPE_TXMCLK_PARENT_WIZ16B8M4CT3_MAIN_4_IP3_LN3_TXMCLK 19
#define TISCI_DEV_USB0_USB2_APB_PCLK_CLK 20
#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK 21
#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 22
#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 23
#define TISCI_DEV_USB0_USB2_TAP_TCK 28

#define TISCI_DEV_VPAC0_LDC0_CLK_CLK 0
#define TISCI_DEV_VPAC0_MAIN_CLK 1
#define TISCI_DEV_VPAC0_MAIN_CLK_PARENT_HSDIV1_16FFT_MAIN_25_HSDIVOUT1_CLK 2
#define TISCI_DEV_VPAC0_MAIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK 3
#define TISCI_DEV_VPAC0_MSC_CLK 4
#define TISCI_DEV_VPAC0_NF_CLK_CLK 5
#define TISCI_DEV_VPAC0_PSIL_LEAF_CLK 6
#define TISCI_DEV_VPAC0_VISS0_CLK_CLK 7

#define TISCI_DEV_VPAC1_LDC0_CLK_CLK 0
#define TISCI_DEV_VPAC1_MAIN_CLK 1
#define TISCI_DEV_VPAC1_MAIN_CLK_PARENT_HSDIV1_16FFT_MAIN_25_HSDIVOUT1_CLK 2
#define TISCI_DEV_VPAC1_MAIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK 3
#define TISCI_DEV_VPAC1_MSC_CLK 4
#define TISCI_DEV_VPAC1_NF_CLK_CLK 5
#define TISCI_DEV_VPAC1_PSIL_LEAF_CLK 6
#define TISCI_DEV_VPAC1_VISS0_CLK_CLK 7

#define TISCI_DEV_VUSR_DUAL0_V0_CLK 0
#define TISCI_DEV_VUSR_DUAL0_V0_RXFL_CLK 1
#define TISCI_DEV_VUSR_DUAL0_V0_RXPM_CLK 2
#define TISCI_DEV_VUSR_DUAL0_V0_TXFL_CLK 3
#define TISCI_DEV_VUSR_DUAL0_V0_TXPM_CLK 4
#define TISCI_DEV_VUSR_DUAL0_V1_CLK 5
#define TISCI_DEV_VUSR_DUAL0_V1_RXFL_CLK 6
#define TISCI_DEV_VUSR_DUAL0_V1_RXPM_CLK 7
#define TISCI_DEV_VUSR_DUAL0_V1_TXFL_CLK 8
#define TISCI_DEV_VUSR_DUAL0_V1_TXPM_CLK 9
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN0_REFCLK 10
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN0_RXCLK 11
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN0_RXFCLK 12
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN0_TXCLK 13
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN0_TXFCLK 14
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN0_TXMCLK 15
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN1_REFCLK 16
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN1_RXCLK 17
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN1_RXFCLK 18
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN1_TXCLK 19
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN1_TXFCLK 20
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN1_TXMCLK 21
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN2_REFCLK 22
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN2_RXCLK 23
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN2_RXFCLK 24
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN2_TXCLK 25
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN2_TXFCLK 26
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN2_TXMCLK 27
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN3_REFCLK 28
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN3_RXCLK 29
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN3_RXFCLK 30
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN3_TXCLK 31
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN3_TXFCLK 32
#define TISCI_DEV_VUSR_DUAL0_VUSRX_LN3_TXMCLK 33

#define TISCI_DEV_DPHY_TX0_CK_M 0
#define TISCI_DEV_DPHY_TX0_CK_P 1
#define TISCI_DEV_DPHY_TX0_CLK 2
#define TISCI_DEV_DPHY_TX0_DPHY_REF_CLK 3
#define TISCI_DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4
#define TISCI_DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK 6
#define TISCI_DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 7
#define TISCI_DEV_DPHY_TX0_IP1_PPI_M_RXCLKESC_CLK 8
#define TISCI_DEV_DPHY_TX0_IP1_PPI_M_TXCLKESC_CLK 9
#define TISCI_DEV_DPHY_TX0_IP1_PPI_TXBYTECLKHS_CL_CLK 10
#define TISCI_DEV_DPHY_TX0_IP2_PPI_M_TXCLKESC_CLK 12
#define TISCI_DEV_DPHY_TX0_IP2_PPI_TXBYTECLKHS_CL_CLK 13
#define TISCI_DEV_DPHY_TX0_PSM_CLK 20
#define TISCI_DEV_DPHY_TX0_TAP_TCK 24

#define TISCI_DEV_DPHY_TX1_CK_M 0
#define TISCI_DEV_DPHY_TX1_CK_P 1
#define TISCI_DEV_DPHY_TX1_CLK 2
#define TISCI_DEV_DPHY_TX1_DPHY_REF_CLK 3
#define TISCI_DEV_DPHY_TX1_DPHY_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4
#define TISCI_DEV_DPHY_TX1_DPHY_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_DPHY_TX1_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK 6
#define TISCI_DEV_DPHY_TX1_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 7
#define TISCI_DEV_DPHY_TX1_IP1_PPI_M_RXCLKESC_CLK 8
#define TISCI_DEV_DPHY_TX1_IP1_PPI_M_TXCLKESC_CLK 9
#define TISCI_DEV_DPHY_TX1_IP1_PPI_TXBYTECLKHS_CL_CLK 10
#define TISCI_DEV_DPHY_TX1_IP2_PPI_TXBYTECLKHS_CL_CLK 13
#define TISCI_DEV_DPHY_TX1_PSM_CLK 20
#define TISCI_DEV_DPHY_TX1_TAP_TCK 24

#define TISCI_DEV_SERDES_10G0_CLK 2
#define TISCI_DEV_SERDES_10G0_CMN_REFCLK_M 3
#define TISCI_DEV_SERDES_10G0_CMN_REFCLK_M 3
#define TISCI_DEV_SERDES_10G0_CMN_REFCLK_P 4
#define TISCI_DEV_SERDES_10G0_CMN_REFCLK_P 4
#define TISCI_DEV_SERDES_10G0_CORE_REF1_CLK 5
#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK 6
#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 7
#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 8
#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK 9
#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 10
#define TISCI_DEV_SERDES_10G0_IP1_LN0_TXCLK 15
#define TISCI_DEV_SERDES_10G0_IP1_LN1_TXCLK 21
#define TISCI_DEV_SERDES_10G0_IP1_LN2_REFCLK 24
#define TISCI_DEV_SERDES_10G0_IP1_LN2_RXCLK 25
#define TISCI_DEV_SERDES_10G0_IP1_LN2_RXFCLK 26
#define TISCI_DEV_SERDES_10G0_IP1_LN2_TXCLK 27
#define TISCI_DEV_SERDES_10G0_IP1_LN2_TXFCLK 28
#define TISCI_DEV_SERDES_10G0_IP1_LN2_TXMCLK 29
#define TISCI_DEV_SERDES_10G0_IP1_LN3_REFCLK 30
#define TISCI_DEV_SERDES_10G0_IP1_LN3_RXCLK 31
#define TISCI_DEV_SERDES_10G0_IP1_LN3_RXFCLK 32
#define TISCI_DEV_SERDES_10G0_IP1_LN3_TXCLK 33
#define TISCI_DEV_SERDES_10G0_IP1_LN3_TXFCLK 34
#define TISCI_DEV_SERDES_10G0_IP1_LN3_TXMCLK 35
#define TISCI_DEV_SERDES_10G0_IP2_LN0_REFCLK 36
#define TISCI_DEV_SERDES_10G0_IP2_LN0_RXCLK 37
#define TISCI_DEV_SERDES_10G0_IP2_LN0_RXFCLK 38
#define TISCI_DEV_SERDES_10G0_IP2_LN0_TXCLK 39
#define TISCI_DEV_SERDES_10G0_IP2_LN0_TXFCLK 40
#define TISCI_DEV_SERDES_10G0_IP2_LN0_TXMCLK 41
#define TISCI_DEV_SERDES_10G0_IP2_LN1_REFCLK 42
#define TISCI_DEV_SERDES_10G0_IP2_LN1_RXCLK 43
#define TISCI_DEV_SERDES_10G0_IP2_LN1_RXFCLK 44
#define TISCI_DEV_SERDES_10G0_IP2_LN1_TXCLK 45
#define TISCI_DEV_SERDES_10G0_IP2_LN1_TXFCLK 46
#define TISCI_DEV_SERDES_10G0_IP2_LN1_TXMCLK 47
#define TISCI_DEV_SERDES_10G0_IP2_LN2_REFCLK 48
#define TISCI_DEV_SERDES_10G0_IP2_LN2_RXCLK 49
#define TISCI_DEV_SERDES_10G0_IP2_LN2_RXFCLK 50
#define TISCI_DEV_SERDES_10G0_IP2_LN2_TXCLK 51
#define TISCI_DEV_SERDES_10G0_IP2_LN2_TXFCLK 52
#define TISCI_DEV_SERDES_10G0_IP2_LN2_TXMCLK 53
#define TISCI_DEV_SERDES_10G0_IP2_LN3_REFCLK 54
#define TISCI_DEV_SERDES_10G0_IP2_LN3_RXCLK 55
#define TISCI_DEV_SERDES_10G0_IP2_LN3_RXFCLK 56
#define TISCI_DEV_SERDES_10G0_IP2_LN3_TXCLK 57
#define TISCI_DEV_SERDES_10G0_IP2_LN3_TXFCLK 58
#define TISCI_DEV_SERDES_10G0_IP2_LN3_TXMCLK 59
#define TISCI_DEV_SERDES_10G0_IP3_LN3_REFCLK 78
#define TISCI_DEV_SERDES_10G0_IP3_LN3_RXCLK 79
#define TISCI_DEV_SERDES_10G0_IP3_LN3_RXFCLK 80
#define TISCI_DEV_SERDES_10G0_IP3_LN3_TXCLK 81
#define TISCI_DEV_SERDES_10G0_IP3_LN3_TXFCLK 82
#define TISCI_DEV_SERDES_10G0_IP3_LN3_TXMCLK 83
#define TISCI_DEV_SERDES_10G0_IP4_LN0_REFCLK 84
#define TISCI_DEV_SERDES_10G0_IP4_LN0_RXCLK 85
#define TISCI_DEV_SERDES_10G0_IP4_LN0_RXFCLK 86
#define TISCI_DEV_SERDES_10G0_IP4_LN0_TXCLK 87
#define TISCI_DEV_SERDES_10G0_IP4_LN0_TXFCLK 88
#define TISCI_DEV_SERDES_10G0_IP4_LN0_TXMCLK 89
#define TISCI_DEV_SERDES_10G0_IP4_LN1_REFCLK 90
#define TISCI_DEV_SERDES_10G0_IP4_LN1_RXCLK 91
#define TISCI_DEV_SERDES_10G0_IP4_LN1_RXFCLK 92
#define TISCI_DEV_SERDES_10G0_IP4_LN1_TXCLK 93
#define TISCI_DEV_SERDES_10G0_IP4_LN1_TXFCLK 94
#define TISCI_DEV_SERDES_10G0_IP4_LN1_TXMCLK 95
#define TISCI_DEV_SERDES_10G0_IP4_LN2_REFCLK 96
#define TISCI_DEV_SERDES_10G0_IP4_LN2_RXCLK 97
#define TISCI_DEV_SERDES_10G0_IP4_LN2_RXFCLK 98
#define TISCI_DEV_SERDES_10G0_IP4_LN2_TXCLK 99
#define TISCI_DEV_SERDES_10G0_IP4_LN2_TXFCLK 100
#define TISCI_DEV_SERDES_10G0_IP4_LN2_TXMCLK 101
#define TISCI_DEV_SERDES_10G0_IP4_LN3_REFCLK 102
#define TISCI_DEV_SERDES_10G0_IP4_LN3_RXCLK 103
#define TISCI_DEV_SERDES_10G0_IP4_LN3_RXFCLK 104
#define TISCI_DEV_SERDES_10G0_IP4_LN3_TXCLK 105
#define TISCI_DEV_SERDES_10G0_IP4_LN3_TXFCLK 106
#define TISCI_DEV_SERDES_10G0_IP4_LN3_TXMCLK 107
#define TISCI_DEV_SERDES_10G0_REF_DER_OUT_CLK 124
#define TISCI_DEV_SERDES_10G0_REF_OUT_CLK 125
#define TISCI_DEV_SERDES_10G0_TAP_TCK 129

#define TISCI_DEV_SERDES_10G1_CLK 2
#define TISCI_DEV_SERDES_10G1_CMN_REFCLK_M 3
#define TISCI_DEV_SERDES_10G1_CMN_REFCLK_M 3
#define TISCI_DEV_SERDES_10G1_CMN_REFCLK_P 4
#define TISCI_DEV_SERDES_10G1_CMN_REFCLK_P 4
#define TISCI_DEV_SERDES_10G1_CORE_REF1_CLK 5
#define TISCI_DEV_SERDES_10G1_CORE_REF_CLK 6
#define TISCI_DEV_SERDES_10G1_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 7
#define TISCI_DEV_SERDES_10G1_CORE_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 8
#define TISCI_DEV_SERDES_10G1_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK 9
#define TISCI_DEV_SERDES_10G1_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 10
#define TISCI_DEV_SERDES_10G1_IP1_LN0_REFCLK 12
#define TISCI_DEV_SERDES_10G1_IP1_LN0_RXCLK 13
#define TISCI_DEV_SERDES_10G1_IP1_LN0_RXFCLK 14
#define TISCI_DEV_SERDES_10G1_IP1_LN0_TXCLK 15
#define TISCI_DEV_SERDES_10G1_IP1_LN0_TXFCLK 16
#define TISCI_DEV_SERDES_10G1_IP1_LN0_TXMCLK 17
#define TISCI_DEV_SERDES_10G1_IP1_LN1_REFCLK 18
#define TISCI_DEV_SERDES_10G1_IP1_LN1_RXCLK 19
#define TISCI_DEV_SERDES_10G1_IP1_LN1_RXFCLK 20
#define TISCI_DEV_SERDES_10G1_IP1_LN1_TXCLK 21
#define TISCI_DEV_SERDES_10G1_IP1_LN1_TXFCLK 22
#define TISCI_DEV_SERDES_10G1_IP1_LN1_TXMCLK 23
#define TISCI_DEV_SERDES_10G1_IP1_LN2_REFCLK 24
#define TISCI_DEV_SERDES_10G1_IP1_LN2_RXCLK 25
#define TISCI_DEV_SERDES_10G1_IP1_LN2_RXFCLK 26
#define TISCI_DEV_SERDES_10G1_IP1_LN2_TXCLK 27
#define TISCI_DEV_SERDES_10G1_IP1_LN2_TXFCLK 28
#define TISCI_DEV_SERDES_10G1_IP1_LN2_TXMCLK 29
#define TISCI_DEV_SERDES_10G1_IP1_LN3_REFCLK 30
#define TISCI_DEV_SERDES_10G1_IP1_LN3_RXCLK 31
#define TISCI_DEV_SERDES_10G1_IP1_LN3_RXFCLK 32
#define TISCI_DEV_SERDES_10G1_IP1_LN3_TXCLK 33
#define TISCI_DEV_SERDES_10G1_IP1_LN3_TXFCLK 34
#define TISCI_DEV_SERDES_10G1_IP1_LN3_TXMCLK 35
#define TISCI_DEV_SERDES_10G1_IP2_LN0_REFCLK 36
#define TISCI_DEV_SERDES_10G1_IP2_LN0_RXCLK 37
#define TISCI_DEV_SERDES_10G1_IP2_LN0_RXFCLK 38
#define TISCI_DEV_SERDES_10G1_IP2_LN0_TXCLK 39
#define TISCI_DEV_SERDES_10G1_IP2_LN0_TXFCLK 40
#define TISCI_DEV_SERDES_10G1_IP2_LN0_TXMCLK 41
#define TISCI_DEV_SERDES_10G1_IP2_LN1_REFCLK 42
#define TISCI_DEV_SERDES_10G1_IP2_LN1_RXCLK 43
#define TISCI_DEV_SERDES_10G1_IP2_LN1_RXFCLK 44
#define TISCI_DEV_SERDES_10G1_IP2_LN1_TXCLK 45
#define TISCI_DEV_SERDES_10G1_IP2_LN1_TXFCLK 46
#define TISCI_DEV_SERDES_10G1_IP2_LN1_TXMCLK 47
#define TISCI_DEV_SERDES_10G1_IP2_LN2_REFCLK 48
#define TISCI_DEV_SERDES_10G1_IP2_LN2_RXCLK 49
#define TISCI_DEV_SERDES_10G1_IP2_LN2_RXFCLK 50
#define TISCI_DEV_SERDES_10G1_IP2_LN2_TXCLK 51
#define TISCI_DEV_SERDES_10G1_IP2_LN2_TXFCLK 52
#define TISCI_DEV_SERDES_10G1_IP2_LN2_TXMCLK 53
#define TISCI_DEV_SERDES_10G1_IP2_LN3_REFCLK 54
#define TISCI_DEV_SERDES_10G1_IP2_LN3_RXCLK 55
#define TISCI_DEV_SERDES_10G1_IP2_LN3_RXFCLK 56
#define TISCI_DEV_SERDES_10G1_IP2_LN3_TXCLK 57
#define TISCI_DEV_SERDES_10G1_IP2_LN3_TXFCLK 58
#define TISCI_DEV_SERDES_10G1_IP2_LN3_TXMCLK 59
#define TISCI_DEV_SERDES_10G1_IP3_LN2_REFCLK 72
#define TISCI_DEV_SERDES_10G1_IP3_LN2_RXCLK 73
#define TISCI_DEV_SERDES_10G1_IP3_LN2_RXFCLK 74
#define TISCI_DEV_SERDES_10G1_IP3_LN2_TXCLK 75
#define TISCI_DEV_SERDES_10G1_IP3_LN2_TXFCLK 76
#define TISCI_DEV_SERDES_10G1_IP3_LN2_TXMCLK 77
#define TISCI_DEV_SERDES_10G1_IP3_LN3_REFCLK 78
#define TISCI_DEV_SERDES_10G1_IP3_LN3_RXCLK 79
#define TISCI_DEV_SERDES_10G1_IP3_LN3_RXFCLK 80
#define TISCI_DEV_SERDES_10G1_IP3_LN3_TXCLK 81
#define TISCI_DEV_SERDES_10G1_IP3_LN3_TXFCLK 82
#define TISCI_DEV_SERDES_10G1_IP3_LN3_TXMCLK 83
#define TISCI_DEV_SERDES_10G1_REF_DER_OUT_CLK 124
#define TISCI_DEV_SERDES_10G1_REF_OUT_CLK 125
#define TISCI_DEV_SERDES_10G1_TAP_TCK 129

#define TISCI_DEV_SERDES_10G2_CLK 2
#define TISCI_DEV_SERDES_10G2_CMN_REFCLK_M 3
#define TISCI_DEV_SERDES_10G2_CMN_REFCLK_M 3
#define TISCI_DEV_SERDES_10G2_CMN_REFCLK_P 4
#define TISCI_DEV_SERDES_10G2_CORE_REF1_CLK 5
#define TISCI_DEV_SERDES_10G2_CORE_REF_CLK 6
#define TISCI_DEV_SERDES_10G2_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 7
#define TISCI_DEV_SERDES_10G2_CORE_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 8
#define TISCI_DEV_SERDES_10G2_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK 9
#define TISCI_DEV_SERDES_10G2_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 10
#define TISCI_DEV_SERDES_10G2_IP1_LN0_REFCLK 12
#define TISCI_DEV_SERDES_10G2_IP1_LN0_RXCLK 13
#define TISCI_DEV_SERDES_10G2_IP1_LN0_RXFCLK 14
#define TISCI_DEV_SERDES_10G2_IP1_LN0_TXCLK 15
#define TISCI_DEV_SERDES_10G2_IP1_LN0_TXFCLK 16
#define TISCI_DEV_SERDES_10G2_IP1_LN0_TXMCLK 17
#define TISCI_DEV_SERDES_10G2_IP1_LN1_REFCLK 18
#define TISCI_DEV_SERDES_10G2_IP1_LN1_RXCLK 19
#define TISCI_DEV_SERDES_10G2_IP1_LN1_RXFCLK 20
#define TISCI_DEV_SERDES_10G2_IP1_LN1_TXCLK 21
#define TISCI_DEV_SERDES_10G2_IP1_LN1_TXFCLK 22
#define TISCI_DEV_SERDES_10G2_IP1_LN1_TXMCLK 23
#define TISCI_DEV_SERDES_10G2_IP1_LN2_REFCLK 24
#define TISCI_DEV_SERDES_10G2_IP1_LN2_RXCLK 25
#define TISCI_DEV_SERDES_10G2_IP1_LN2_RXFCLK 26
#define TISCI_DEV_SERDES_10G2_IP1_LN2_TXCLK 27
#define TISCI_DEV_SERDES_10G2_IP1_LN2_TXFCLK 28
#define TISCI_DEV_SERDES_10G2_IP1_LN2_TXMCLK 29
#define TISCI_DEV_SERDES_10G2_IP1_LN3_REFCLK 30
#define TISCI_DEV_SERDES_10G2_IP1_LN3_RXCLK 31
#define TISCI_DEV_SERDES_10G2_IP1_LN3_RXFCLK 32
#define TISCI_DEV_SERDES_10G2_IP1_LN3_TXCLK 33
#define TISCI_DEV_SERDES_10G2_IP1_LN3_TXFCLK 34
#define TISCI_DEV_SERDES_10G2_IP1_LN3_TXMCLK 35
#define TISCI_DEV_SERDES_10G2_IP2_LN2_REFCLK 48
#define TISCI_DEV_SERDES_10G2_IP2_LN2_RXCLK 49
#define TISCI_DEV_SERDES_10G2_IP2_LN2_RXFCLK 50
#define TISCI_DEV_SERDES_10G2_IP2_LN2_TXCLK 51
#define TISCI_DEV_SERDES_10G2_IP2_LN2_TXFCLK 52
#define TISCI_DEV_SERDES_10G2_IP2_LN2_TXMCLK 53
#define TISCI_DEV_SERDES_10G2_IP2_LN3_REFCLK 54
#define TISCI_DEV_SERDES_10G2_IP2_LN3_RXCLK 55
#define TISCI_DEV_SERDES_10G2_IP2_LN3_RXFCLK 56
#define TISCI_DEV_SERDES_10G2_IP2_LN3_TXCLK 57
#define TISCI_DEV_SERDES_10G2_IP2_LN3_TXFCLK 58
#define TISCI_DEV_SERDES_10G2_IP2_LN3_TXMCLK 59
#define TISCI_DEV_SERDES_10G2_TAP_TCK 129

#define TISCI_DEV_SERDES_10G4_CLK 2
#define TISCI_DEV_SERDES_10G4_CMN_REFCLK_M 3
#define TISCI_DEV_SERDES_10G4_CMN_REFCLK_M 3
#define TISCI_DEV_SERDES_10G4_CMN_REFCLK_P 4
#define TISCI_DEV_SERDES_10G4_CMN_REFCLK_P 4
#define TISCI_DEV_SERDES_10G4_CORE_REF1_CLK 5
#define TISCI_DEV_SERDES_10G4_CORE_REF_CLK 6
#define TISCI_DEV_SERDES_10G4_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 7
#define TISCI_DEV_SERDES_10G4_CORE_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 8
#define TISCI_DEV_SERDES_10G4_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK 9
#define TISCI_DEV_SERDES_10G4_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 10
#define TISCI_DEV_SERDES_10G4_IP1_LN0_REFCLK 12
#define TISCI_DEV_SERDES_10G4_IP1_LN0_RXCLK 13
#define TISCI_DEV_SERDES_10G4_IP1_LN0_RXFCLK 14
#define TISCI_DEV_SERDES_10G4_IP1_LN0_TXCLK 15
#define TISCI_DEV_SERDES_10G4_IP1_LN0_TXFCLK 16
#define TISCI_DEV_SERDES_10G4_IP1_LN0_TXMCLK 17
#define TISCI_DEV_SERDES_10G4_IP1_LN1_REFCLK 18
#define TISCI_DEV_SERDES_10G4_IP1_LN1_RXCLK 19
#define TISCI_DEV_SERDES_10G4_IP1_LN1_RXFCLK 20
#define TISCI_DEV_SERDES_10G4_IP1_LN1_TXCLK 21
#define TISCI_DEV_SERDES_10G4_IP1_LN1_TXFCLK 22
#define TISCI_DEV_SERDES_10G4_IP1_LN1_TXMCLK 23
#define TISCI_DEV_SERDES_10G4_IP1_LN2_REFCLK 24
#define TISCI_DEV_SERDES_10G4_IP1_LN2_RXCLK 25
#define TISCI_DEV_SERDES_10G4_IP1_LN2_RXFCLK 26
#define TISCI_DEV_SERDES_10G4_IP1_LN2_TXCLK 27
#define TISCI_DEV_SERDES_10G4_IP1_LN2_TXFCLK 28
#define TISCI_DEV_SERDES_10G4_IP1_LN2_TXMCLK 29
#define TISCI_DEV_SERDES_10G4_IP1_LN3_REFCLK 30
#define TISCI_DEV_SERDES_10G4_IP1_LN3_RXCLK 31
#define TISCI_DEV_SERDES_10G4_IP1_LN3_RXFCLK 32
#define TISCI_DEV_SERDES_10G4_IP1_LN3_TXCLK 33
#define TISCI_DEV_SERDES_10G4_IP1_LN3_TXFCLK 34
#define TISCI_DEV_SERDES_10G4_IP1_LN3_TXMCLK 35
#define TISCI_DEV_SERDES_10G4_IP2_LN0_REFCLK 36
#define TISCI_DEV_SERDES_10G4_IP2_LN0_RXCLK 37
#define TISCI_DEV_SERDES_10G4_IP2_LN0_RXFCLK 38
#define TISCI_DEV_SERDES_10G4_IP2_LN0_TXCLK 39
#define TISCI_DEV_SERDES_10G4_IP2_LN0_TXFCLK 40
#define TISCI_DEV_SERDES_10G4_IP2_LN0_TXMCLK 41
#define TISCI_DEV_SERDES_10G4_IP2_LN1_REFCLK 42
#define TISCI_DEV_SERDES_10G4_IP2_LN1_RXCLK 43
#define TISCI_DEV_SERDES_10G4_IP2_LN1_RXFCLK 44
#define TISCI_DEV_SERDES_10G4_IP2_LN1_TXCLK 45
#define TISCI_DEV_SERDES_10G4_IP2_LN1_TXFCLK 46
#define TISCI_DEV_SERDES_10G4_IP2_LN1_TXMCLK 47
#define TISCI_DEV_SERDES_10G4_IP2_LN2_REFCLK 48
#define TISCI_DEV_SERDES_10G4_IP2_LN2_RXCLK 49
#define TISCI_DEV_SERDES_10G4_IP2_LN2_RXFCLK 50
#define TISCI_DEV_SERDES_10G4_IP2_LN2_TXCLK 51
#define TISCI_DEV_SERDES_10G4_IP2_LN2_TXFCLK 52
#define TISCI_DEV_SERDES_10G4_IP2_LN2_TXMCLK 53
#define TISCI_DEV_SERDES_10G4_IP2_LN3_REFCLK 54
#define TISCI_DEV_SERDES_10G4_IP2_LN3_RXCLK 55
#define TISCI_DEV_SERDES_10G4_IP2_LN3_RXFCLK 56
#define TISCI_DEV_SERDES_10G4_IP2_LN3_TXCLK 57
#define TISCI_DEV_SERDES_10G4_IP2_LN3_TXFCLK 58
#define TISCI_DEV_SERDES_10G4_IP2_LN3_TXMCLK 59
#define TISCI_DEV_SERDES_10G4_IP3_LN3_REFCLK 78
#define TISCI_DEV_SERDES_10G4_IP3_LN3_RXCLK 79
#define TISCI_DEV_SERDES_10G4_IP3_LN3_RXFCLK 80
#define TISCI_DEV_SERDES_10G4_IP3_LN3_TXCLK 81
#define TISCI_DEV_SERDES_10G4_IP3_LN3_TXFCLK 82
#define TISCI_DEV_SERDES_10G4_IP3_LN3_TXMCLK 83
#define TISCI_DEV_SERDES_10G4_IP4_LN0_REFCLK 84
#define TISCI_DEV_SERDES_10G4_IP4_LN0_RXCLK 85
#define TISCI_DEV_SERDES_10G4_IP4_LN0_RXFCLK 86
#define TISCI_DEV_SERDES_10G4_IP4_LN0_TXCLK 87
#define TISCI_DEV_SERDES_10G4_IP4_LN0_TXFCLK 88
#define TISCI_DEV_SERDES_10G4_IP4_LN0_TXMCLK 89
#define TISCI_DEV_SERDES_10G4_IP4_LN1_REFCLK 90
#define TISCI_DEV_SERDES_10G4_IP4_LN1_RXCLK 91
#define TISCI_DEV_SERDES_10G4_IP4_LN1_RXFCLK 92
#define TISCI_DEV_SERDES_10G4_IP4_LN1_TXCLK 93
#define TISCI_DEV_SERDES_10G4_IP4_LN1_TXFCLK 94
#define TISCI_DEV_SERDES_10G4_IP4_LN1_TXMCLK 95
#define TISCI_DEV_SERDES_10G4_IP4_LN2_REFCLK 96
#define TISCI_DEV_SERDES_10G4_IP4_LN2_RXCLK 97
#define TISCI_DEV_SERDES_10G4_IP4_LN2_RXFCLK 98
#define TISCI_DEV_SERDES_10G4_IP4_LN2_TXCLK 99
#define TISCI_DEV_SERDES_10G4_IP4_LN2_TXFCLK 100
#define TISCI_DEV_SERDES_10G4_IP4_LN2_TXMCLK 101
#define TISCI_DEV_SERDES_10G4_IP4_LN3_REFCLK 102
#define TISCI_DEV_SERDES_10G4_IP4_LN3_RXCLK 103
#define TISCI_DEV_SERDES_10G4_IP4_LN3_RXFCLK 104
#define TISCI_DEV_SERDES_10G4_IP4_LN3_TXCLK 105
#define TISCI_DEV_SERDES_10G4_IP4_LN3_TXFCLK 106
#define TISCI_DEV_SERDES_10G4_IP4_LN3_TXMCLK 107

#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN 0
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT 1
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT 2
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT 3
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT 4
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT 5
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT 13
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT 14
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT 15
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT 16
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT 17
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 25
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 26
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 27
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 28
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 29
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT 33
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN 34
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT 35
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT 36
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT 37
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT 38
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT 39
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT 47
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT 48
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT 49
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT 50
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT 51
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 59
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 60
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 61
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 62
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 63
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT 67
#define TISCI_DEV_BOARD0_CPTS0_RFT_CLK_OUT 68
#define TISCI_DEV_BOARD0_CSI0_RXCLKN_OUT 69
#define TISCI_DEV_BOARD0_CSI0_RXCLKP_OUT 70
#define TISCI_DEV_BOARD0_CSI0_TXCLKN_IN 71
#define TISCI_DEV_BOARD0_CSI0_TXCLKP_IN 72
#define TISCI_DEV_BOARD0_CSI1_RXCLKN_OUT 73
#define TISCI_DEV_BOARD0_CSI1_RXCLKP_OUT 74
#define TISCI_DEV_BOARD0_CSI1_TXCLKN_IN 75
#define TISCI_DEV_BOARD0_CSI1_TXCLKP_IN 76
#define TISCI_DEV_BOARD0_CSI2_RXCLKN_OUT 77
#define TISCI_DEV_BOARD0_CSI2_RXCLKP_OUT 78
#define TISCI_DEV_BOARD0_DSI0_TXCLKN_IN 95
#define TISCI_DEV_BOARD0_DSI0_TXCLKP_IN 96
#define TISCI_DEV_BOARD0_DSI1_TXCLKN_IN 97
#define TISCI_DEV_BOARD0_DSI1_TXCLKP_IN 98
#define TISCI_DEV_BOARD0_EXT_REFCLK1_OUT 99
#define TISCI_DEV_BOARD0_GPMC0_CLKOUT_IN 100
#define TISCI_DEV_BOARD0_GPMC0_CLK_OUT 101
#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN 102
#define TISCI_DEV_BOARD0_HYP0_RXFLCLK_IN 103
#define TISCI_DEV_BOARD0_HYP0_RXPMCLK_OUT 104
#define TISCI_DEV_BOARD0_HYP0_TXFLCLK_OUT 105
#define TISCI_DEV_BOARD0_HYP0_TXPMCLK_IN 106
#define TISCI_DEV_BOARD0_HYP1_RXFLCLK_IN 107
#define TISCI_DEV_BOARD0_HYP1_RXPMCLK_OUT 108
#define TISCI_DEV_BOARD0_HYP1_TXFLCLK_OUT 109
#define TISCI_DEV_BOARD0_HYP1_TXPMCLK_IN 110
#define TISCI_DEV_BOARD0_I2C0_SCL_IN 111
#define TISCI_DEV_BOARD0_I2C0_SCL_OUT 112
#define TISCI_DEV_BOARD0_I2C1_SCL_IN 113
#define TISCI_DEV_BOARD0_I2C1_SCL_OUT 114
#define TISCI_DEV_BOARD0_I2C2_SCL_IN 115
#define TISCI_DEV_BOARD0_I2C2_SCL_OUT 116
#define TISCI_DEV_BOARD0_I2C3_SCL_IN 117
#define TISCI_DEV_BOARD0_I2C3_SCL_OUT 118
#define TISCI_DEV_BOARD0_I2C4_SCL_IN 119
#define TISCI_DEV_BOARD0_I2C4_SCL_OUT 120
#define TISCI_DEV_BOARD0_I2C5_SCL_IN 121
#define TISCI_DEV_BOARD0_I2C5_SCL_OUT 122
#define TISCI_DEV_BOARD0_I2C6_SCL_IN 123
#define TISCI_DEV_BOARD0_I2C6_SCL_OUT 124
#define TISCI_DEV_BOARD0_LED_CLK_OUT 125
#define TISCI_DEV_BOARD0_MCAN0_RX_OUT 126
#define TISCI_DEV_BOARD0_MCAN10_RX_OUT 127
#define TISCI_DEV_BOARD0_MCAN11_RX_OUT 128
#define TISCI_DEV_BOARD0_MCAN12_RX_OUT 129
#define TISCI_DEV_BOARD0_MCAN13_RX_OUT 130
#define TISCI_DEV_BOARD0_MCAN14_RX_OUT 131
#define TISCI_DEV_BOARD0_MCAN15_RX_OUT 132
#define TISCI_DEV_BOARD0_MCAN16_RX_OUT 133
#define TISCI_DEV_BOARD0_MCAN17_RX_OUT 134
#define TISCI_DEV_BOARD0_MCAN1_RX_OUT 135
#define TISCI_DEV_BOARD0_MCAN2_RX_OUT 136
#define TISCI_DEV_BOARD0_MCAN3_RX_OUT 137
#define TISCI_DEV_BOARD0_MCAN4_RX_OUT 138
#define TISCI_DEV_BOARD0_MCAN5_RX_OUT 139
#define TISCI_DEV_BOARD0_MCAN6_RX_OUT 140
#define TISCI_DEV_BOARD0_MCAN7_RX_OUT 141
#define TISCI_DEV_BOARD0_MCAN8_RX_OUT 142
#define TISCI_DEV_BOARD0_MCAN9_RX_OUT 143
#define TISCI_DEV_BOARD0_MCASP0_ACLKR_IN 144
#define TISCI_DEV_BOARD0_MCASP0_ACLKR_OUT 145
#define TISCI_DEV_BOARD0_MCASP0_ACLKX_IN 146
#define TISCI_DEV_BOARD0_MCASP0_ACLKX_OUT 147
#define TISCI_DEV_BOARD0_MCASP0_AFSR_OUT 148
#define TISCI_DEV_BOARD0_MCASP0_AFSX_OUT 149
#define TISCI_DEV_BOARD0_MCASP1_ACLKR_IN 150
#define TISCI_DEV_BOARD0_MCASP1_ACLKR_OUT 151
#define TISCI_DEV_BOARD0_MCASP1_ACLKX_IN 152
#define TISCI_DEV_BOARD0_MCASP1_ACLKX_OUT 153
#define TISCI_DEV_BOARD0_MCASP1_AFSR_OUT 154
#define TISCI_DEV_BOARD0_MCASP1_AFSX_OUT 155
#define TISCI_DEV_BOARD0_MCASP2_ACLKR_IN 156
#define TISCI_DEV_BOARD0_MCASP2_ACLKR_OUT 157
#define TISCI_DEV_BOARD0_MCASP2_ACLKX_IN 158
#define TISCI_DEV_BOARD0_MCASP2_ACLKX_OUT 159
#define TISCI_DEV_BOARD0_MCASP2_AFSR_OUT 160
#define TISCI_DEV_BOARD0_MCASP2_AFSX_OUT 161
#define TISCI_DEV_BOARD0_MCASP3_ACLKR_IN 162
#define TISCI_DEV_BOARD0_MCASP3_ACLKR_OUT 163
#define TISCI_DEV_BOARD0_MCASP3_ACLKX_IN 164
#define TISCI_DEV_BOARD0_MCASP3_ACLKX_OUT 165
#define TISCI_DEV_BOARD0_MCASP3_AFSR_OUT 166
#define TISCI_DEV_BOARD0_MCASP3_AFSX_OUT 167
#define TISCI_DEV_BOARD0_MCASP4_ACLKR_IN 168
#define TISCI_DEV_BOARD0_MCASP4_ACLKR_OUT 169
#define TISCI_DEV_BOARD0_MCASP4_ACLKX_IN 170
#define TISCI_DEV_BOARD0_MCASP4_ACLKX_OUT 171
#define TISCI_DEV_BOARD0_MCASP4_AFSR_OUT 172
#define TISCI_DEV_BOARD0_MCASP4_AFSX_OUT 173
#define TISCI_DEV_BOARD0_MCU_CLKOUT0_IN 174
#define TISCI_DEV_BOARD0_MCU_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK5 175
#define TISCI_DEV_BOARD0_MCU_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK10 176
#define TISCI_DEV_BOARD0_MCU_CPTS0_RFT_CLK_OUT 177
#define TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT 178
#define TISCI_DEV_BOARD0_MCU_HYPERBUS0_CK_IN 179
#define TISCI_DEV_BOARD0_MCU_HYPERBUS0_CKN_IN 180
#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_IN 181
#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT 182
#define TISCI_DEV_BOARD0_MCU_I2C1_SCL_IN 183
#define TISCI_DEV_BOARD0_MCU_I2C1_SCL_OUT 184
#define TISCI_DEV_BOARD0_MCU_I3C0_SCL_IN 185
#define TISCI_DEV_BOARD0_MCU_I3C0_SCL_OUT 186
#define TISCI_DEV_BOARD0_MCU_I3C0_SDA_OUT 187
#define TISCI_DEV_BOARD0_MCU_MCAN0_RX_OUT 188
#define TISCI_DEV_BOARD0_MCU_MCAN1_RX_OUT 189
#define TISCI_DEV_BOARD0_MCU_MDIO0_MDC_IN 190
#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN 191
#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0 192
#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 193
#define TISCI_DEV_BOARD0_MCU_OSPI0_CLK_IN 224
#define TISCI_DEV_BOARD0_MCU_OSPI0_DQS_OUT 225
#define TISCI_DEV_BOARD0_MCU_OSPI0_LBCLKO_IN 226
#define TISCI_DEV_BOARD0_MCU_OSPI0_LBCLKO_OUT 227
#define TISCI_DEV_BOARD0_MCU_OSPI1_CLK_IN 228
#define TISCI_DEV_BOARD0_MCU_OSPI1_DQS_OUT 229
#define TISCI_DEV_BOARD0_MCU_OSPI1_LBCLKO_IN 230
#define TISCI_DEV_BOARD0_MCU_OSPI1_LBCLKO_OUT 231
#define TISCI_DEV_BOARD0_MCU_RGMII1_RXC_OUT 232
#define TISCI_DEV_BOARD0_MCU_RGMII1_TXC_IN 233
#define TISCI_DEV_BOARD0_MCU_RMII1_REF_CLK_OUT 234
#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN 235
#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_OUT 236
#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN 237
#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_OUT 238
#define TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN 239
#define TISCI_DEV_BOARD0_MDIO0_MDC_IN 240
#define TISCI_DEV_BOARD0_MDIO1_MDC_IN 241
#define TISCI_DEV_BOARD0_MMC1_CLKLB_IN 243
#define TISCI_DEV_BOARD0_MMC1_CLKLB_OUT 244
#define TISCI_DEV_BOARD0_MMC1_CLK_IN 245
#define TISCI_DEV_BOARD0_MMC1_CLK_OUT 246
#define TISCI_DEV_BOARD0_OBSCLK0_IN 247
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 248
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 249
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK 250
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK 251
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 252
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_5_HSDIVOUT0_CLK 253
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK 254
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_26_HSDIVOUT0_CLK 255
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_27_HSDIVOUT0_CLK 256
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_28_HSDIVOUT0_CLK 257
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK 260
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_OBSCLK1_MUX_OUT0 261
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK 262
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK 264
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK 265
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK 267
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_TX_REF_SYMBOLCLK 268
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_M31_VCO_19P2M_CLK 269
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_M31_VCO_26M_CLK 270
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK 273
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3 274
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 275
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_LPXOSC_CLKOUT 276
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0 277
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_BOARD_0_HFOSC1_CLK_OUT 278
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 279
#define TISCI_DEV_BOARD0_OBSCLK1_IN 280
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 281
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 282
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK 283
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK 284
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 285
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_5_HSDIVOUT0_CLK 286
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK 287
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV0_16FFT_MAIN_26_HSDIVOUT0_CLK 288
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV0_16FFT_MAIN_27_HSDIVOUT0_CLK 289
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV0_16FFT_MAIN_28_HSDIVOUT0_CLK 290
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK 293
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_OBSCLK1_MUX_OUT0 294
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK 295
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK 297
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK 298
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK 300
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_TX_REF_SYMBOLCLK 301
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_M31_VCO_19P2M_CLK 302
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_M31_VCO_26M_CLK 303
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK 306
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3 307
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 308
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_GLUELOGIC_LPXOSC_CLKOUT 309
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0 310
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_BOARD_0_HFOSC1_CLK_OUT 311
#define TISCI_DEV_BOARD0_OBSCLK1_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 312
#define TISCI_DEV_BOARD0_PCIE_REFCLK0_N_OUT_IN 313
#define TISCI_DEV_BOARD0_PCIE_REFCLK0_P_OUT_IN 314
#define TISCI_DEV_BOARD0_PCIE_REFCLK1_N_OUT_IN 315
#define TISCI_DEV_BOARD0_PCIE_REFCLK1_P_OUT_IN 316
#define TISCI_DEV_BOARD0_PCIE_REFCLK2_N_OUT_IN 317
#define TISCI_DEV_BOARD0_PCIE_REFCLK2_P_OUT_IN 318
#define TISCI_DEV_BOARD0_PCIE_REFCLK3_N_OUT_IN 319
#define TISCI_DEV_BOARD0_PCIE_REFCLK3_P_OUT_IN 320
#define TISCI_DEV_BOARD0_RGMII1_RXC_OUT 321
#define TISCI_DEV_BOARD0_RGMII1_TXC_IN 322
#define TISCI_DEV_BOARD0_RMII_REF_CLK_OUT 323
#define TISCI_DEV_BOARD0_SERDES0_REFCLK_N_IN 324
#define TISCI_DEV_BOARD0_SERDES0_REFCLK_N_OUT 325
#define TISCI_DEV_BOARD0_SERDES0_REFCLK_P_IN 326
#define TISCI_DEV_BOARD0_SERDES0_REFCLK_P_OUT 327
#define TISCI_DEV_BOARD0_SERDES1_REFCLK_N_IN 328
#define TISCI_DEV_BOARD0_SERDES1_REFCLK_N_OUT 329
#define TISCI_DEV_BOARD0_SERDES1_REFCLK_P_IN 330
#define TISCI_DEV_BOARD0_SERDES1_REFCLK_P_OUT 331
#define TISCI_DEV_BOARD0_SERDES2_REFCLK_N_IN 332
#define TISCI_DEV_BOARD0_SERDES2_REFCLK_N_OUT 333
#define TISCI_DEV_BOARD0_SERDES2_REFCLK_P_IN 334
#define TISCI_DEV_BOARD0_SERDES2_REFCLK_P_OUT 335
#define TISCI_DEV_BOARD0_SERDES4_REFCLK_N_IN 336
#define TISCI_DEV_BOARD0_SERDES4_REFCLK_N_OUT 337
#define TISCI_DEV_BOARD0_SERDES4_REFCLK_P_IN 338
#define TISCI_DEV_BOARD0_SERDES4_REFCLK_P_OUT 339
#define TISCI_DEV_BOARD0_SPI0_CLK_IN 340
#define TISCI_DEV_BOARD0_SPI0_CLK_OUT 341
#define TISCI_DEV_BOARD0_SPI1_CLK_IN 342
#define TISCI_DEV_BOARD0_SPI1_CLK_OUT 343
#define TISCI_DEV_BOARD0_SPI2_CLK_IN 344
#define TISCI_DEV_BOARD0_SPI2_CLK_OUT 345
#define TISCI_DEV_BOARD0_SPI3_CLK_IN 346
#define TISCI_DEV_BOARD0_SPI3_CLK_OUT 347
#define TISCI_DEV_BOARD0_SPI5_CLK_IN 348
#define TISCI_DEV_BOARD0_SPI5_CLK_OUT 349
#define TISCI_DEV_BOARD0_SPI6_CLK_IN 350
#define TISCI_DEV_BOARD0_SPI6_CLK_OUT 351
#define TISCI_DEV_BOARD0_SPI7_CLK_IN 352
#define TISCI_DEV_BOARD0_SPI7_CLK_OUT 353
#define TISCI_DEV_BOARD0_SYSCLKOUT0_IN 354
#define TISCI_DEV_BOARD0_TCK_OUT 355
#define TISCI_DEV_BOARD0_TRC_CLK_IN 356
#define TISCI_DEV_BOARD0_UFS0_REF_CLK_IN 357
#define TISCI_DEV_BOARD0_VOUT0_EXTPCLKIN_OUT 358
#define TISCI_DEV_BOARD0_VOUT0_PCLK_IN 359
#define TISCI_DEV_BOARD0_WKUP_I2C0_SCL_IN 360
#define TISCI_DEV_BOARD0_WKUP_I2C0_SCL_OUT 361
#define TISCI_DEV_BOARD0_HFOSC1_CLK_OUT 363


#endif /* SOC_J784S4_CLOCKS_H */

/* @} */
