
pdu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014104  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  08014298  08014298  00024298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014774  08014774  00030088  2**0
                  CONTENTS
  4 .ARM          00000008  08014774  08014774  00024774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801477c  0801477c  00030088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000020  0801477c  0801477c  0002477c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0801479c  0801479c  0002479c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  080147a4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030088  2**0
                  CONTENTS
 10 .bss          00007028  20000088  20000088  00030088  2**3
                  ALLOC
 11 ._user_heap_stack 00000c00  200070b0  200070b0  00030088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003ddca  00000000  00000000  000300b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a5ab  00000000  00000000  0006de82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002b60  00000000  00000000  00078430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000027f8  00000000  00000000  0007af90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00030afa  00000000  00000000  0007d788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000381ab  00000000  00000000  000ae282  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fafe6  00000000  00000000  000e642d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001e1413  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000bed0  00000000  00000000  001e1464  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801427c 	.word	0x0801427c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0801427c 	.word	0x0801427c

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_d2uiz>:
 8000af8:	004a      	lsls	r2, r1, #1
 8000afa:	d211      	bcs.n	8000b20 <__aeabi_d2uiz+0x28>
 8000afc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b00:	d211      	bcs.n	8000b26 <__aeabi_d2uiz+0x2e>
 8000b02:	d50d      	bpl.n	8000b20 <__aeabi_d2uiz+0x28>
 8000b04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b0c:	d40e      	bmi.n	8000b2c <__aeabi_d2uiz+0x34>
 8000b0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d102      	bne.n	8000b32 <__aeabi_d2uiz+0x3a>
 8000b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b30:	4770      	bx	lr
 8000b32:	f04f 0000 	mov.w	r0, #0
 8000b36:	4770      	bx	lr

08000b38 <__aeabi_d2f>:
 8000b38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b40:	bf24      	itt	cs
 8000b42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b4a:	d90d      	bls.n	8000b68 <__aeabi_d2f+0x30>
 8000b4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b60:	bf08      	it	eq
 8000b62:	f020 0001 	biceq.w	r0, r0, #1
 8000b66:	4770      	bx	lr
 8000b68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b6c:	d121      	bne.n	8000bb2 <__aeabi_d2f+0x7a>
 8000b6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b72:	bfbc      	itt	lt
 8000b74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b78:	4770      	bxlt	lr
 8000b7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b82:	f1c2 0218 	rsb	r2, r2, #24
 8000b86:	f1c2 0c20 	rsb	ip, r2, #32
 8000b8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b92:	bf18      	it	ne
 8000b94:	f040 0001 	orrne.w	r0, r0, #1
 8000b98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ba4:	ea40 000c 	orr.w	r0, r0, ip
 8000ba8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb0:	e7cc      	b.n	8000b4c <__aeabi_d2f+0x14>
 8000bb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bb6:	d107      	bne.n	8000bc8 <__aeabi_d2f+0x90>
 8000bb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bbc:	bf1e      	ittt	ne
 8000bbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bc6:	4770      	bxne	lr
 8000bc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bcc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b974 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468e      	mov	lr, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14d      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4694      	mov	ip, r2
 8000c1a:	d969      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b152      	cbz	r2, 8000c38 <__udivmoddi4+0x30>
 8000c22:	fa01 f302 	lsl.w	r3, r1, r2
 8000c26:	f1c2 0120 	rsb	r1, r2, #32
 8000c2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c32:	ea41 0e03 	orr.w	lr, r1, r3
 8000c36:	4094      	lsls	r4, r2
 8000c38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c3c:	0c21      	lsrs	r1, r4, #16
 8000c3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c42:	fa1f f78c 	uxth.w	r7, ip
 8000c46:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c4e:	fb06 f107 	mul.w	r1, r6, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c5e:	f080 811f 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 811c 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 f707 	mul.w	r7, r0, r7
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x92>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8c:	f080 810a 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	f240 8107 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9e:	1be4      	subs	r4, r4, r7
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa4>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80ef 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80f9 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	469e      	mov	lr, r3
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa4>
 8000cea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa4>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8092 	bne.w	8000e22 <__udivmoddi4+0x21a>
 8000cfe:	eba1 010c 	sub.w	r1, r1, ip
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2601      	movs	r6, #1
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d12:	fb07 1113 	mls	r1, r7, r3, r1
 8000d16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	4288      	cmp	r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79c      	b.n	8000ca2 <__udivmoddi4+0x9a>
 8000d68:	f1c6 0720 	rsb	r7, r6, #32
 8000d6c:	40b3      	lsls	r3, r6
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	40f9      	lsrs	r1, r7
 8000d82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d86:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d8e:	0c20      	lsrs	r0, r4, #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fb09 1118 	mls	r1, r9, r8, r1
 8000d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000da0:	4288      	cmp	r0, r1
 8000da2:	fa02 f206 	lsl.w	r2, r2, r6
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	4288      	cmp	r0, r1
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dcc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd4:	458e      	cmp	lr, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	458e      	cmp	lr, r1
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9402 	umull	r9, r4, r0, r2
 8000df2:	eba1 010e 	sub.w	r1, r1, lr
 8000df6:	42a1      	cmp	r1, r4
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46a6      	mov	lr, r4
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x212>
 8000e02:	ebb3 0208 	subs.w	r2, r3, r8
 8000e06:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e12:	40f1      	lsrs	r1, r6
 8000e14:	431f      	orrs	r7, r3
 8000e16:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1a:	2600      	movs	r6, #0
 8000e1c:	4631      	mov	r1, r6
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	f1c2 0320 	rsb	r3, r2, #32
 8000e26:	40d8      	lsrs	r0, r3
 8000e28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	4091      	lsls	r1, r2
 8000e32:	4301      	orrs	r1, r0
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e40:	fb07 3610 	mls	r6, r7, r0, r3
 8000e44:	0c0b      	lsrs	r3, r1, #16
 8000e46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	b289      	uxth	r1, r1
 8000e6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e70:	fb07 3316 	mls	r3, r7, r6, r3
 8000e74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e78:	fb06 f30e 	mul.w	r3, r6, lr
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0101 	adds.w	r1, ip, r1
 8000e84:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3e02      	subs	r6, #2
 8000e90:	4461      	add	r1, ip
 8000e92:	1ac9      	subs	r1, r1, r3
 8000e94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e705      	b.n	8000cac <__udivmoddi4+0xa4>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e3      	b.n	8000c6c <__udivmoddi4+0x64>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f8      	b.n	8000c9a <__udivmoddi4+0x92>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4646      	mov	r6, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	3b02      	subs	r3, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ece:	4630      	mov	r0, r6
 8000ed0:	e709      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x156>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <_ZN3can11MessageBaseC1Emhb>:
        uint8_t dlc;
        const bool isExtendedId;
        uint64_t intel;
        uint64_t motorola;

        MessageBase(uint32_t _id, uint8_t _dlc, bool _isExt) : id{_id}, dlc{_dlc}, isExtendedId{_isExt}, intel{0}, motorola{0} {}
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60f8      	str	r0, [r7, #12]
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	4611      	mov	r1, r2
 8000ee8:	461a      	mov	r2, r3
 8000eea:	460b      	mov	r3, r1
 8000eec:	71fb      	strb	r3, [r7, #7]
 8000eee:	4613      	mov	r3, r2
 8000ef0:	71bb      	strb	r3, [r7, #6]
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	68ba      	ldr	r2, [r7, #8]
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	79fa      	ldrb	r2, [r7, #7]
 8000efc:	711a      	strb	r2, [r3, #4]
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	79ba      	ldrb	r2, [r7, #6]
 8000f02:	715a      	strb	r2, [r3, #5]
 8000f04:	68f9      	ldr	r1, [r7, #12]
 8000f06:	f04f 0200 	mov.w	r2, #0
 8000f0a:	f04f 0300 	mov.w	r3, #0
 8000f0e:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8000f12:	68f9      	ldr	r1, [r7, #12]
 8000f14:	f04f 0200 	mov.w	r2, #0
 8000f18:	f04f 0300 	mov.w	r3, #0
 8000f1c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	4618      	mov	r0, r3
 8000f24:	3714      	adds	r7, #20
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr

08000f2e <_ZNK3can11MessageBase5toBufER19CAN_TxHeaderTypeDefPhm>:
            txBuf[7] = ((intel >> 56) & 0xFF) | (motorola & 0xFF);
        }


        // Convert message to STM32 CAN_TxHeaderTypeDef and txBuf
        void toBuf(CAN_TxHeaderTypeDef& txHeader, uint8_t txBuf[8], CAN_BusTypeDef bus = buses::ANY) const noexcept {
 8000f2e:	b490      	push	{r4, r7}
 8000f30:	b084      	sub	sp, #16
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	60f8      	str	r0, [r7, #12]
 8000f36:	60b9      	str	r1, [r7, #8]
 8000f38:	607a      	str	r2, [r7, #4]
 8000f3a:	603b      	str	r3, [r7, #0]
            if(isExtendedId) {
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	795b      	ldrb	r3, [r3, #5]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d00a      	beq.n	8000f5a <_ZNK3can11MessageBase5toBufER19CAN_TxHeaderTypeDefPhm+0x2c>
                txHeader.StdId = 0;
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
                txHeader.ExtId = id;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	605a      	str	r2, [r3, #4]
                txHeader.IDE = CAN_ID_EXT;
 8000f52:	68bb      	ldr	r3, [r7, #8]
 8000f54:	2204      	movs	r2, #4
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	e009      	b.n	8000f6e <_ZNK3can11MessageBase5toBufER19CAN_TxHeaderTypeDefPhm+0x40>
            } else {
                txHeader.StdId = id;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	601a      	str	r2, [r3, #0]
                txHeader.ExtId = 0;
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	2200      	movs	r2, #0
 8000f66:	605a      	str	r2, [r3, #4]
                txHeader.IDE = CAN_ID_STD;
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	609a      	str	r2, [r3, #8]
            }
            txHeader.RTR = bus + CAN_RTR_DATA; // Upper 16-bit contain bus. Lower 16-bit contain RTR
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	683a      	ldr	r2, [r7, #0]
 8000f72:	60da      	str	r2, [r3, #12]
            txHeader.DLC = dlc;
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	791b      	ldrb	r3, [r3, #4]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	611a      	str	r2, [r3, #16]
            txHeader.TransmitGlobalTime = DISABLE;
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	2200      	movs	r2, #0
 8000f82:	751a      	strb	r2, [r3, #20]
            txBuf[0] = (intel & 0xFF) | ((motorola >> 56) & 0xFF);
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000f8a:	b2d4      	uxtb	r4, r2
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8000f92:	f04f 0200 	mov.w	r2, #0
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	0e0a      	lsrs	r2, r1, #24
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	b2d3      	uxtb	r3, r2
 8000fa0:	4323      	orrs	r3, r4
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	701a      	strb	r2, [r3, #0]
            txBuf[1] = ((intel >> 8) & 0xFF) | ((motorola >> 48) & 0xFF);
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000fae:	f04f 0200 	mov.w	r2, #0
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	0a02      	lsrs	r2, r0, #8
 8000fb8:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000fbc:	0a0b      	lsrs	r3, r1, #8
 8000fbe:	b2d4      	uxtb	r4, r2
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8000fc6:	f04f 0200 	mov.w	r2, #0
 8000fca:	f04f 0300 	mov.w	r3, #0
 8000fce:	0c0a      	lsrs	r2, r1, #16
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	b2d2      	uxtb	r2, r2
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	4322      	orrs	r2, r4
 8000fda:	b2d2      	uxtb	r2, r2
 8000fdc:	701a      	strb	r2, [r3, #0]
            txBuf[2] = ((intel >> 16) & 0xFF) | ((motorola >> 40) & 0xFF);
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000fe4:	f04f 0200 	mov.w	r2, #0
 8000fe8:	f04f 0300 	mov.w	r3, #0
 8000fec:	0c02      	lsrs	r2, r0, #16
 8000fee:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff2:	0c0b      	lsrs	r3, r1, #16
 8000ff4:	b2d4      	uxtb	r4, r2
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	f04f 0300 	mov.w	r3, #0
 8001004:	0a0a      	lsrs	r2, r1, #8
 8001006:	2300      	movs	r3, #0
 8001008:	b2d2      	uxtb	r2, r2
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	3302      	adds	r3, #2
 800100e:	4322      	orrs	r2, r4
 8001010:	b2d2      	uxtb	r2, r2
 8001012:	701a      	strb	r2, [r3, #0]
            txBuf[3] = ((intel >> 24) & 0xFF) | ((motorola >> 32) & 0xFF);
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800101a:	f04f 0200 	mov.w	r2, #0
 800101e:	f04f 0300 	mov.w	r3, #0
 8001022:	0e02      	lsrs	r2, r0, #24
 8001024:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001028:	0e0b      	lsrs	r3, r1, #24
 800102a:	b2d4      	uxtb	r4, r2
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001032:	f04f 0200 	mov.w	r2, #0
 8001036:	f04f 0300 	mov.w	r3, #0
 800103a:	000a      	movs	r2, r1
 800103c:	2300      	movs	r3, #0
 800103e:	b2d2      	uxtb	r2, r2
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3303      	adds	r3, #3
 8001044:	4322      	orrs	r2, r4
 8001046:	b2d2      	uxtb	r2, r2
 8001048:	701a      	strb	r2, [r3, #0]
            txBuf[4] = ((intel >> 32) & 0xFF) | ((motorola >> 24) & 0xFF);
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001050:	f04f 0200 	mov.w	r2, #0
 8001054:	f04f 0300 	mov.w	r3, #0
 8001058:	000a      	movs	r2, r1
 800105a:	2300      	movs	r3, #0
 800105c:	b2d4      	uxtb	r4, r2
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001064:	f04f 0200 	mov.w	r2, #0
 8001068:	f04f 0300 	mov.w	r3, #0
 800106c:	0e02      	lsrs	r2, r0, #24
 800106e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001072:	0e0b      	lsrs	r3, r1, #24
 8001074:	b2d2      	uxtb	r2, r2
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	3304      	adds	r3, #4
 800107a:	4322      	orrs	r2, r4
 800107c:	b2d2      	uxtb	r2, r2
 800107e:	701a      	strb	r2, [r3, #0]
            txBuf[5] = ((intel >> 40) & 0xFF) | ((motorola >> 16) & 0xFF);
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001086:	f04f 0200 	mov.w	r2, #0
 800108a:	f04f 0300 	mov.w	r3, #0
 800108e:	0a0a      	lsrs	r2, r1, #8
 8001090:	2300      	movs	r3, #0
 8001092:	b2d4      	uxtb	r4, r2
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800109a:	f04f 0200 	mov.w	r2, #0
 800109e:	f04f 0300 	mov.w	r3, #0
 80010a2:	0c02      	lsrs	r2, r0, #16
 80010a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010a8:	0c0b      	lsrs	r3, r1, #16
 80010aa:	b2d2      	uxtb	r2, r2
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	3305      	adds	r3, #5
 80010b0:	4322      	orrs	r2, r4
 80010b2:	b2d2      	uxtb	r2, r2
 80010b4:	701a      	strb	r2, [r3, #0]
            txBuf[6] = ((intel >> 48) & 0xFF) | ((motorola >> 8) & 0xFF);
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	f04f 0300 	mov.w	r3, #0
 80010c4:	0c0a      	lsrs	r2, r1, #16
 80010c6:	2300      	movs	r3, #0
 80010c8:	b2d4      	uxtb	r4, r2
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80010d0:	f04f 0200 	mov.w	r2, #0
 80010d4:	f04f 0300 	mov.w	r3, #0
 80010d8:	0a02      	lsrs	r2, r0, #8
 80010da:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80010de:	0a0b      	lsrs	r3, r1, #8
 80010e0:	b2d2      	uxtb	r2, r2
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	3306      	adds	r3, #6
 80010e6:	4322      	orrs	r2, r4
 80010e8:	b2d2      	uxtb	r2, r2
 80010ea:	701a      	strb	r2, [r3, #0]
            txBuf[7] = ((intel >> 56) & 0xFF) | (motorola & 0xFF);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80010f2:	f04f 0200 	mov.w	r2, #0
 80010f6:	f04f 0300 	mov.w	r3, #0
 80010fa:	0e0a      	lsrs	r2, r1, #24
 80010fc:	2300      	movs	r3, #0
 80010fe:	b2d1      	uxtb	r1, r2
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001106:	b2d2      	uxtb	r2, r2
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	3307      	adds	r3, #7
 800110c:	430a      	orrs	r2, r1
 800110e:	b2d2      	uxtb	r2, r2
 8001110:	701a      	strb	r2, [r3, #0]
        }
 8001112:	bf00      	nop
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bc90      	pop	{r4, r7}
 800111a:	4770      	bx	lr

0800111c <_ZN9TxMessageC1Ev>:
struct RxMessage {
	CAN_RxHeaderTypeDef rxHeader;
	uint8_t rxBuf[8];
};

struct TxMessage {
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	461a      	mov	r2, r3
 8001128:	2300      	movs	r3, #0
 800112a:	6013      	str	r3, [r2, #0]
 800112c:	6053      	str	r3, [r2, #4]
 800112e:	6093      	str	r3, [r2, #8]
 8001130:	60d3      	str	r3, [r2, #12]
 8001132:	6113      	str	r3, [r2, #16]
 8001134:	6153      	str	r3, [r2, #20]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4618      	mov	r0, r3
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <_ZNK3can11MessageBase12getTxMessageEm>:
        void toBuf(TxMessage& txMsg, CAN_BusTypeDef bus = buses::ANY) const noexcept {
            toBuf(txMsg.txHeader, txMsg.txBuf, bus);
        }

        // Convert message to CANzero TxMessage and return created struct
        TxMessage getTxMessage(CAN_BusTypeDef bus = buses::ANY) const noexcept {
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	607a      	str	r2, [r7, #4]
            TxMessage txMsg;
 8001150:	68f8      	ldr	r0, [r7, #12]
 8001152:	f7ff ffe3 	bl	800111c <_ZN9TxMessageC1Ev>
            toBuf(txMsg.txHeader, txMsg.txBuf, bus);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	f103 0218 	add.w	r2, r3, #24
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	68f9      	ldr	r1, [r7, #12]
 8001160:	68b8      	ldr	r0, [r7, #8]
 8001162:	f7ff fee4 	bl	8000f2e <_ZNK3can11MessageBase5toBufER19CAN_TxHeaderTypeDefPhm>
            return txMsg;
 8001166:	bf00      	nop
        }
 8001168:	68f8      	ldr	r0, [r7, #12]
 800116a:	3710      	adds	r7, #16
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <_ZNK3can11MessageBase4sendEm>:

        // Use this function to send a message over the queue to the CAN bus
        void send(CAN_BusTypeDef bus = buses::ANY) const noexcept {
 8001170:	b580      	push	{r7, lr}
 8001172:	b08a      	sub	sp, #40	; 0x28
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
            TxMessage sendTxMessage = getTxMessage(bus);
 800117a:	f107 0308 	add.w	r3, r7, #8
 800117e:	683a      	ldr	r2, [r7, #0]
 8001180:	6879      	ldr	r1, [r7, #4]
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff ffde 	bl	8001144 <_ZNK3can11MessageBase12getTxMessageEm>
            if(osMessageQueuePut(czSendQueue, &sendTxMessage, 0, 0) != osOK) {
 8001188:	4b0e      	ldr	r3, [pc, #56]	; (80011c4 <_ZNK3can11MessageBase4sendEm+0x54>)
 800118a:	6818      	ldr	r0, [r3, #0]
 800118c:	f107 0108 	add.w	r1, r7, #8
 8001190:	2300      	movs	r3, #0
 8001192:	2200      	movs	r2, #0
 8001194:	f00e fc14 	bl	800f9c0 <osMessageQueuePut>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	bf14      	ite	ne
 800119e:	2301      	movne	r3, #1
 80011a0:	2300      	moveq	r3, #0
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d008      	beq.n	80011ba <_ZNK3can11MessageBase4sendEm+0x4a>
                printDebug("Failed sending message %lu because queue is full!\n", sendTxMessage.txHeader.StdId);
 80011a8:	f012 f884 	bl	80132b4 <vPortEnterCritical>
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	4619      	mov	r1, r3
 80011b0:	4805      	ldr	r0, [pc, #20]	; (80011c8 <_ZNK3can11MessageBase4sendEm+0x58>)
 80011b2:	f00d ffaf 	bl	800f114 <printf_>
 80011b6:	f012 f8ad 	bl	8013314 <vPortExitCritical>
            }
        }
 80011ba:	bf00      	nop
 80011bc:	3728      	adds	r7, #40	; 0x28
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	2000062c 	.word	0x2000062c
 80011c8:	08014298 	.word	0x08014298

080011cc <_ZN3can7MessageINS_8messages11SENSOR_EMCYEEC1Ev>:
    public:

        ~Message() noexcept = default;

        // Constructor for sending a message
        constexpr Message() : MessageBase{MESSAGE_T::id, MESSAGE_T::dlc, MESSAGE_T::isExtendedId} {}
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	2300      	movs	r3, #0
 80011d8:	2204      	movs	r2, #4
 80011da:	2181      	movs	r1, #129	; 0x81
 80011dc:	f7ff fe7e 	bl	8000edc <_ZN3can11MessageBaseC1Emhb>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <_ZN7canzero9emergency14consumer_entryEPv>:
#include <cinttypes>
#include "FreeRTOS.h"
#include "task.h"


void canzero::emergency::consumer_entry(void* argv){
 80011ea:	b5b0      	push	{r4, r5, r7, lr}
 80011ec:	b08c      	sub	sp, #48	; 0x30
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
	// Timeout for waiting for an emergency notification
	constexpr uint32_t EMERGENCY_WAIT_TIMEOUT_MS = 500;
 80011f2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011f6:	62bb      	str	r3, [r7, #40]	; 0x28

	can::Message<can::messages::CANZERO_EMCY> emcyMessage;
 80011f8:	f107 0310 	add.w	r3, r7, #16
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ffe5 	bl	80011cc <_ZN3can7MessageINS_8messages11SENSOR_EMCYEEC1Ev>

	uint32_t emergencyBuffer = 0;
 8001202:	2300      	movs	r3, #0
 8001204:	60fb      	str	r3, [r7, #12]
	uint32_t lastEmergencyBuffer = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	62fb      	str	r3, [r7, #44]	; 0x2c

	while (true) {
		// Wait for notifications with a timeout without clearing flags
		xTaskNotifyWait(0, 0, &emergencyBuffer, pdMS_TO_TICKS(EMERGENCY_WAIT_TIMEOUT_MS));
 800120a:	f107 020c 	add.w	r2, r7, #12
 800120e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001212:	2100      	movs	r1, #0
 8001214:	2000      	movs	r0, #0
 8001216:	f011 fa39 	bl	801268c <xTaskNotifyWait>

		// When there was a change, call the user handler function
		if (emergencyBuffer != lastEmergencyBuffer) {
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800121e:	429a      	cmp	r2, r3
 8001220:	d001      	beq.n	8001226 <_ZN7canzero9emergency14consumer_entryEPv+0x3c>
			//TODO: pass warning parameter.
			canzero::handle_emergency_warning();
 8001222:	f000 ff59 	bl	80020d8 <_ZN7canzero24handle_emergency_warningEv>
			//canzero::handle_emergency_warning(emergencyBuffer, lastEmergencyBuffer);
		}

		// Send CAN message when there was a change or when there is an error / warning present
		if (emergencyBuffer != 0 || emergencyBuffer != lastEmergencyBuffer) {
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d103      	bne.n	8001234 <_ZN7canzero9emergency14consumer_entryEPv+0x4a>
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001230:	429a      	cmp	r2, r3
 8001232:	d00b      	beq.n	800124c <_ZN7canzero9emergency14consumer_entryEPv+0x62>
			emcyMessage.intel = emergencyBuffer;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	2200      	movs	r2, #0
 8001238:	461c      	mov	r4, r3
 800123a:	4615      	mov	r5, r2
 800123c:	e9c7 4506 	strd	r4, r5, [r7, #24]
			emcyMessage.send();
 8001240:	f107 0310 	add.w	r3, r7, #16
 8001244:	2100      	movs	r1, #0
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ff92 	bl	8001170 <_ZNK3can11MessageBase4sendEm>
		}

		lastEmergencyBuffer = emergencyBuffer;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	62fb      	str	r3, [r7, #44]	; 0x2c
		xTaskNotifyWait(0, 0, &emergencyBuffer, pdMS_TO_TICKS(EMERGENCY_WAIT_TIMEOUT_MS));
 8001250:	e7db      	b.n	800120a <_ZN7canzero9emergency14consumer_entryEPv+0x20>
	...

08001254 <_ZN7canzero9heartbeat14producer_entryEPv>:
static constexpr size_t MSG_BUFFER_NUM_MESSAGES = 5;	// Number of messages to store in the message buffer
static constexpr size_t MSG_BUFFER_SIZE = MSG_BUFFER_NUM_MESSAGES * (sizeof(RxMessage) + 4); 	// 4 bytes overhead to store the size_t

static MessageBufferHandle_t heartbeatMessageBuffer = xMessageBufferCreate(MSG_BUFFER_SIZE);

void canzero::heartbeat::producer_entry(void* argv){
 8001254:	b580      	push	{r7, lr}
 8001256:	b08c      	sub	sp, #48	; 0x30
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	//TODO setup callback logic for processRx.

	TxMessage hbTxMessage;
 800125c:	f107 030c 	add.w	r3, r7, #12
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff ff5b 	bl	800111c <_ZN9TxMessageC1Ev>
	hbTxMessage.txHeader.StdId = can::messages::CANZERO_Heartbeat::id;
 8001266:	f240 7301 	movw	r3, #1793	; 0x701
 800126a:	60fb      	str	r3, [r7, #12]
	hbTxMessage.txHeader.DLC = can::messages::CANZERO_Heartbeat::dlc;
 800126c:	2301      	movs	r3, #1
 800126e:	61fb      	str	r3, [r7, #28]
	unsigned int frame = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (1) {
		hbTxMessage.txBuf[0] = (uint8_t) canzero::getStatus();
 8001274:	f000 fe50 	bl	8001f18 <_ZN7canzero9getStatusEv>
 8001278:	4603      	mov	r3, r0
 800127a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		osMessageQueuePut(czSendQueue, &hbTxMessage, 0, 0);
 800127e:	4b0d      	ldr	r3, [pc, #52]	; (80012b4 <_ZN7canzero9heartbeat14producer_entryEPv+0x60>)
 8001280:	6818      	ldr	r0, [r3, #0]
 8001282:	f107 010c 	add.w	r1, r7, #12
 8001286:	2300      	movs	r3, #0
 8001288:	2200      	movs	r2, #0
 800128a:	f00e fb99 	bl	800f9c0 <osMessageQueuePut>
		osDelay(pdMS_TO_TICKS(canzero::heartbeat::getInterval()));
 800128e:	f000 f841 	bl	8001314 <_ZN7canzero9heartbeat11getIntervalEv>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800129a:	fb02 f303 	mul.w	r3, r2, r3
 800129e:	4a06      	ldr	r2, [pc, #24]	; (80012b8 <_ZN7canzero9heartbeat14producer_entryEPv+0x64>)
 80012a0:	fba2 2303 	umull	r2, r3, r2, r3
 80012a4:	099b      	lsrs	r3, r3, #6
 80012a6:	4618      	mov	r0, r3
 80012a8:	f00e f8ae 	bl	800f408 <osDelay>
		frame ++;
 80012ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ae:	3301      	adds	r3, #1
 80012b0:	62fb      	str	r3, [r7, #44]	; 0x2c
		hbTxMessage.txBuf[0] = (uint8_t) canzero::getStatus();
 80012b2:	e7df      	b.n	8001274 <_ZN7canzero9heartbeat14producer_entryEPv+0x20>
 80012b4:	2000062c 	.word	0x2000062c
 80012b8:	10624dd3 	.word	0x10624dd3

080012bc <_ZN7canzero9heartbeat14consumer_entryEPv>:
	}
}

void canzero::heartbeat::consumer_entry(void* argv){
 80012bc:	b590      	push	{r4, r7, lr}
 80012be:	b08d      	sub	sp, #52	; 0x34
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	RxMessage message;
	while (true) {
		if (xMessageBufferReceive( heartbeatMessageBuffer, &message, sizeof(message),
 80012c4:	4b11      	ldr	r3, [pc, #68]	; (800130c <_ZN7canzero9heartbeat14consumer_entryEPv+0x50>)
 80012c6:	681c      	ldr	r4, [r3, #0]
 80012c8:	f000 f824 	bl	8001314 <_ZN7canzero9heartbeat11getIntervalEv>
 80012cc:	4603      	mov	r3, r0
 80012ce:	3305      	adds	r3, #5
 80012d0:	461a      	mov	r2, r3
 80012d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d6:	fb02 f303 	mul.w	r3, r2, r3
 80012da:	4a0d      	ldr	r2, [pc, #52]	; (8001310 <_ZN7canzero9heartbeat14consumer_entryEPv+0x54>)
 80012dc:	fba2 2303 	umull	r2, r3, r2, r3
 80012e0:	099b      	lsrs	r3, r3, #6
 80012e2:	f107 010c 	add.w	r1, r7, #12
 80012e6:	2224      	movs	r2, #36	; 0x24
 80012e8:	4620      	mov	r0, r4
 80012ea:	f00f ff8f 	bl	801120c <xStreamBufferReceive>
 80012ee:	4603      	mov	r3, r0
				pdMS_TO_TICKS(canzero::heartbeat::getInterval() + 5)) != 0) {
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	bf14      	ite	ne
 80012f4:	2301      	movne	r3, #1
 80012f6:	2300      	moveq	r3, #0
 80012f8:	b2db      	uxtb	r3, r3
		if (xMessageBufferReceive( heartbeatMessageBuffer, &message, sizeof(message),
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d0e2      	beq.n	80012c4 <_ZN7canzero9heartbeat14consumer_entryEPv+0x8>
			canzero::setStatus((cz_status)message.rxBuf[0]);
 80012fe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001302:	4618      	mov	r0, r3
 8001304:	f000 fdec 	bl	8001ee0 <_ZN7canzero9setStatusE9cz_status>
		if (xMessageBufferReceive( heartbeatMessageBuffer, &message, sizeof(message),
 8001308:	e7dc      	b.n	80012c4 <_ZN7canzero9heartbeat14consumer_entryEPv+0x8>
 800130a:	bf00      	nop
 800130c:	200000a4 	.word	0x200000a4
 8001310:	10624dd3 	.word	0x10624dd3

08001314 <_ZN7canzero9heartbeat11getIntervalEv>:

void canzero::heartbeat::setInterval(uint16_t value){
	OD_HeartbeatInterval_set(value);
}

uint16_t canzero::heartbeat::getInterval(){
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
	return OD_HeartbeatInterval_get();
 8001318:	f003 fc14 	bl	8004b44 <_Z24OD_HeartbeatInterval_getv>
 800131c:	4603      	mov	r3, r0
}
 800131e:	4618      	mov	r0, r3
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <_Z41__static_initialization_and_destruction_0ii>:
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d10c      	bne.n	800134e <_Z41__static_initialization_and_destruction_0ii+0x2a>
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800133a:	4293      	cmp	r3, r2
 800133c:	d107      	bne.n	800134e <_Z41__static_initialization_and_destruction_0ii+0x2a>
static MessageBufferHandle_t heartbeatMessageBuffer = xMessageBufferCreate(MSG_BUFFER_SIZE);
 800133e:	2201      	movs	r2, #1
 8001340:	2100      	movs	r1, #0
 8001342:	20c8      	movs	r0, #200	; 0xc8
 8001344:	f00f fde2 	bl	8010f0c <xStreamBufferGenericCreate>
 8001348:	4603      	mov	r3, r0
 800134a:	4a03      	ldr	r2, [pc, #12]	; (8001358 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 800134c:	6013      	str	r3, [r2, #0]
}
 800134e:	bf00      	nop
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	200000a4 	.word	0x200000a4

0800135c <_GLOBAL__sub_I__ZN7canzero9heartbeat14producer_entryEPv>:
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
 8001360:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001364:	2001      	movs	r0, #1
 8001366:	f7ff ffdd 	bl	8001324 <_Z41__static_initialization_and_destruction_0ii>
 800136a:	bd80      	pop	{r7, pc}

0800136c <_ZNSt14_Function_baseC1Ev>:
	static void
	_M_init_functor(_Any_data& __functor, _Functor&& __f, false_type)
	{ __functor._M_access<_Functor*>() = new _Functor(std::move(__f)); }
      };

    _Function_base() : _M_manager(nullptr) { }
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2200      	movs	r2, #0
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4618      	mov	r0, r3
 800137e:	370c      	adds	r7, #12
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr

08001388 <_ZNSt14_Function_baseD1Ev>:

    ~_Function_base()
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
    {
      if (_M_manager)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d005      	beq.n	80013a4 <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	6879      	ldr	r1, [r7, #4]
 80013a0:	2203      	movs	r2, #3
 80013a2:	4798      	blx	r3
    }
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	4618      	mov	r0, r3
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <_ZNKSt14_Function_base8_M_emptyEv>:

    bool _M_empty() const { return !_M_manager; }
 80013ae:	b480      	push	{r7}
 80013b0:	b083      	sub	sp, #12
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	bf0c      	ite	eq
 80013be:	2301      	moveq	r3, #1
 80013c0:	2300      	movne	r3, #0
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	4618      	mov	r0, r3
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <_ZNSt8functionIFvR9RxMessageEED1Ev>:
   *  @ingroup functors
   *
   *  Polymorphic function wrapper.
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff ffd4 	bl	8001388 <_ZNSt14_Function_baseD1Ev>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	4618      	mov	r0, r3
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <_ZN7canzero10receiver_tC1Ev>:

namespace canzero {

static unsigned int receiverIdAcc = 0;

struct receiver_t {
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b082      	sub	sp, #8
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f000 f887 	bl	8001508 <_ZNSt8functionIFvR9RxMessageEEC1Ev>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4618      	mov	r0, r3
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <_ZN7canzero10receiver_tD1Ev>:
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff ffde 	bl	80013d0 <_ZNSt8functionIFvR9RxMessageEED1Ev>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4618      	mov	r0, r3
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <_ZN7canzero24processRxMessageReceiverER9RxMessage>:
	g_receivers[g_size++] = recv;
	taskEXIT_CRITICAL();
	return id;
}

bool processRxMessageReceiver(RxMessage& message){
 8001420:	b580      	push	{r7, lr}
 8001422:	b086      	sub	sp, #24
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	bool foundReceiver = false;
 8001428:	2300      	movs	r3, #0
 800142a:	75fb      	strb	r3, [r7, #23]
	if(message.rxHeader.IDE == CAN_ID_STD){
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d12f      	bne.n	8001494 <_ZN7canzero24processRxMessageReceiverER9RxMessage+0x74>
		for(uint32_t i = 0;i<g_size;i++){
 8001434:	2300      	movs	r3, #0
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	4b31      	ldr	r3, [pc, #196]	; (8001500 <_ZN7canzero24processRxMessageReceiverER9RxMessage+0xe0>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	429a      	cmp	r2, r3
 8001440:	d258      	bcs.n	80014f4 <_ZN7canzero24processRxMessageReceiverER9RxMessage+0xd4>
			if((g_receivers[i].m_extendedId == false) && (message.rxHeader.StdId == g_receivers[i].m_id)){
 8001442:	4930      	ldr	r1, [pc, #192]	; (8001504 <_ZN7canzero24processRxMessageReceiverER9RxMessage+0xe4>)
 8001444:	693a      	ldr	r2, [r7, #16]
 8001446:	4613      	mov	r3, r2
 8001448:	00db      	lsls	r3, r3, #3
 800144a:	1a9b      	subs	r3, r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	440b      	add	r3, r1
 8001450:	3314      	adds	r3, #20
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d119      	bne.n	800148c <_ZN7canzero24processRxMessageReceiverER9RxMessage+0x6c>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6819      	ldr	r1, [r3, #0]
 800145c:	4829      	ldr	r0, [pc, #164]	; (8001504 <_ZN7canzero24processRxMessageReceiverER9RxMessage+0xe4>)
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	4613      	mov	r3, r2
 8001462:	00db      	lsls	r3, r3, #3
 8001464:	1a9b      	subs	r3, r3, r2
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	4403      	add	r3, r0
 800146a:	3310      	adds	r3, #16
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4299      	cmp	r1, r3
 8001470:	d10c      	bne.n	800148c <_ZN7canzero24processRxMessageReceiverER9RxMessage+0x6c>
				g_receivers[i].m_callback(message);
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	4613      	mov	r3, r2
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	1a9b      	subs	r3, r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	4a21      	ldr	r2, [pc, #132]	; (8001504 <_ZN7canzero24processRxMessageReceiverER9RxMessage+0xe4>)
 800147e:	4413      	add	r3, r2
 8001480:	6879      	ldr	r1, [r7, #4]
 8001482:	4618      	mov	r0, r3
 8001484:	f000 f84d 	bl	8001522 <_ZNKSt8functionIFvR9RxMessageEEclES1_>
				foundReceiver = true;
 8001488:	2301      	movs	r3, #1
 800148a:	75fb      	strb	r3, [r7, #23]
		for(uint32_t i = 0;i<g_size;i++){
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	3301      	adds	r3, #1
 8001490:	613b      	str	r3, [r7, #16]
 8001492:	e7d1      	b.n	8001438 <_ZN7canzero24processRxMessageReceiverER9RxMessage+0x18>
			}
		}
	}else{
		for(uint32_t i = 0;i<g_size;i++){
 8001494:	2300      	movs	r3, #0
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	4b19      	ldr	r3, [pc, #100]	; (8001500 <_ZN7canzero24processRxMessageReceiverER9RxMessage+0xe0>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	68fa      	ldr	r2, [r7, #12]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d228      	bcs.n	80014f4 <_ZN7canzero24processRxMessageReceiverER9RxMessage+0xd4>
			if((g_receivers[i].m_extendedId == true) && (message.rxHeader.ExtId == g_receivers[i].m_id)){
 80014a2:	4918      	ldr	r1, [pc, #96]	; (8001504 <_ZN7canzero24processRxMessageReceiverER9RxMessage+0xe4>)
 80014a4:	68fa      	ldr	r2, [r7, #12]
 80014a6:	4613      	mov	r3, r2
 80014a8:	00db      	lsls	r3, r3, #3
 80014aa:	1a9b      	subs	r3, r3, r2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	440b      	add	r3, r1
 80014b0:	3314      	adds	r3, #20
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d119      	bne.n	80014ec <_ZN7canzero24processRxMessageReceiverER9RxMessage+0xcc>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6859      	ldr	r1, [r3, #4]
 80014bc:	4811      	ldr	r0, [pc, #68]	; (8001504 <_ZN7canzero24processRxMessageReceiverER9RxMessage+0xe4>)
 80014be:	68fa      	ldr	r2, [r7, #12]
 80014c0:	4613      	mov	r3, r2
 80014c2:	00db      	lsls	r3, r3, #3
 80014c4:	1a9b      	subs	r3, r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	4403      	add	r3, r0
 80014ca:	3310      	adds	r3, #16
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4299      	cmp	r1, r3
 80014d0:	d10c      	bne.n	80014ec <_ZN7canzero24processRxMessageReceiverER9RxMessage+0xcc>
				g_receivers[i].m_callback(message);
 80014d2:	68fa      	ldr	r2, [r7, #12]
 80014d4:	4613      	mov	r3, r2
 80014d6:	00db      	lsls	r3, r3, #3
 80014d8:	1a9b      	subs	r3, r3, r2
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	4a09      	ldr	r2, [pc, #36]	; (8001504 <_ZN7canzero24processRxMessageReceiverER9RxMessage+0xe4>)
 80014de:	4413      	add	r3, r2
 80014e0:	6879      	ldr	r1, [r7, #4]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f000 f81d 	bl	8001522 <_ZNKSt8functionIFvR9RxMessageEEclES1_>
				foundReceiver = true;
 80014e8:	2301      	movs	r3, #1
 80014ea:	75fb      	strb	r3, [r7, #23]
		for(uint32_t i = 0;i<g_size;i++){
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	3301      	adds	r3, #1
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	e7d1      	b.n	8001498 <_ZN7canzero24processRxMessageReceiverER9RxMessage+0x78>
			}
		}
	}
	return foundReceiver;
 80014f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3718      	adds	r7, #24
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000620 	.word	0x20000620
 8001504:	200000a8 	.word	0x200000a8

08001508 <_ZNSt8functionIFvR9RxMessageEEC1Ev>:

      /**
       *  @brief Default construct creates an empty function call wrapper.
       *  @post @c !(bool)*this
       */
      function() noexcept
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
      : _Function_base() { }
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff ff2a 	bl	800136c <_ZNSt14_Function_baseC1Ev>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	4618      	mov	r0, r3
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <_ZNKSt8functionIFvR9RxMessageEEclES1_>:
	  }
      }

  template<typename _Res, typename... _ArgTypes>
    _Res
    function<_Res(_ArgTypes...)>::
 8001522:	b5b0      	push	{r4, r5, r7, lr}
 8001524:	b082      	sub	sp, #8
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	6039      	str	r1, [r7, #0]
    operator()(_ArgTypes... __args) const
    {
      if (_M_empty())
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff ff3d 	bl	80013ae <_ZNKSt14_Function_base8_M_emptyEv>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <_ZNKSt8functionIFvR9RxMessageEEclES1_+0x1c>
	__throw_bad_function_call();
 800153a:	f012 f9ea 	bl	8013912 <_ZSt25__throw_bad_function_callv>
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	68dc      	ldr	r4, [r3, #12]
 8001542:	687d      	ldr	r5, [r7, #4]
 8001544:	6838      	ldr	r0, [r7, #0]
 8001546:	f000 f808 	bl	800155a <_ZSt7forwardIR9RxMessageEOT_RNSt16remove_referenceIS2_E4typeE>
 800154a:	4603      	mov	r3, r0
 800154c:	4619      	mov	r1, r3
 800154e:	4628      	mov	r0, r5
 8001550:	47a0      	blx	r4
 8001552:	bf00      	nop
    }
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bdb0      	pop	{r4, r5, r7, pc}

0800155a <_ZSt7forwardIR9RxMessageEOT_RNSt16remove_referenceIS2_E4typeE>:
   *
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800155a:	b480      	push	{r7}
 800155c:	b083      	sub	sp, #12
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4618      	mov	r0, r3
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr

08001570 <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	4618      	mov	r0, r3
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>:
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
#else
    void
#endif
    swap(_Tp& __a, _Tp& __b)
 8001586:	b580      	push	{r7, lr}
 8001588:	b084      	sub	sp, #16
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
 800158e:	6039      	str	r1, [r7, #0]
    {
#if __cplusplus < 201103L
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)
#endif
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff ffed 	bl	8001570 <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 8001596:	4602      	mov	r2, r0
 8001598:	f107 0308 	add.w	r3, r7, #8
 800159c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015a0:	e883 0003 	stmia.w	r3, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
 80015a4:	6838      	ldr	r0, [r7, #0]
 80015a6:	f7ff ffe3 	bl	8001570 <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 80015aa:	4602      	mov	r2, r0
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015b2:	e883 0003 	stmia.w	r3, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
 80015b6:	f107 0308 	add.w	r3, r7, #8
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff ffd8 	bl	8001570 <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 80015c0:	4602      	mov	r2, r0
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015c8:	e883 0003 	stmia.w	r3, {r0, r1}
    }
 80015cc:	bf00      	nop
 80015ce:	3710      	adds	r7, #16
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>:
    move(_Tp&& __t) noexcept
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4618      	mov	r0, r3
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISB_ESt18is_move_assignableISB_EEE5valueEvE4typeERSB_SL_>:
    swap(_Tp& __a, _Tp& __b)
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b084      	sub	sp, #16
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
 80015f2:	6039      	str	r1, [r7, #0]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7ff ffed 	bl	80015d4 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 80015fa:	4603      	mov	r3, r0
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 8001600:	6838      	ldr	r0, [r7, #0]
 8001602:	f7ff ffe7 	bl	80015d4 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 8001606:	4603      	mov	r3, r0
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 800160e:	f107 030c 	add.w	r3, r7, #12
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff ffde 	bl	80015d4 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 8001618:	4603      	mov	r3, r0
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	601a      	str	r2, [r3, #0]
    }
 8001620:	bf00      	nop
 8001622:	3710      	adds	r7, #16
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <_Z41__static_initialization_and_destruction_0ii>:
		}
	}
	taskEXIT_CRITICAL();
}

}
 8001628:	b5b0      	push	{r4, r5, r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d10f      	bne.n	8001658 <_Z41__static_initialization_and_destruction_0ii+0x30>
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800163e:	4293      	cmp	r3, r2
 8001640:	d10a      	bne.n	8001658 <_Z41__static_initialization_and_destruction_0ii+0x30>
static receiver_t g_receivers[MAX_REGISTERD_RECEIVERS];
 8001642:	4b10      	ldr	r3, [pc, #64]	; (8001684 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001644:	2431      	movs	r4, #49	; 0x31
 8001646:	461d      	mov	r5, r3
 8001648:	2c00      	cmp	r4, #0
 800164a:	db05      	blt.n	8001658 <_Z41__static_initialization_and_destruction_0ii+0x30>
 800164c:	4628      	mov	r0, r5
 800164e:	f7ff fecc 	bl	80013ea <_ZN7canzero10receiver_tC1Ev>
 8001652:	351c      	adds	r5, #28
 8001654:	3c01      	subs	r4, #1
 8001656:	e7f7      	b.n	8001648 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d10d      	bne.n	800167a <_Z41__static_initialization_and_destruction_0ii+0x52>
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001664:	4293      	cmp	r3, r2
 8001666:	d108      	bne.n	800167a <_Z41__static_initialization_and_destruction_0ii+0x52>
 8001668:	4c07      	ldr	r4, [pc, #28]	; (8001688 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 800166a:	4b06      	ldr	r3, [pc, #24]	; (8001684 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800166c:	429c      	cmp	r4, r3
 800166e:	d004      	beq.n	800167a <_Z41__static_initialization_and_destruction_0ii+0x52>
 8001670:	3c1c      	subs	r4, #28
 8001672:	4620      	mov	r0, r4
 8001674:	f7ff fec6 	bl	8001404 <_ZN7canzero10receiver_tD1Ev>
 8001678:	e7f7      	b.n	800166a <_Z41__static_initialization_and_destruction_0ii+0x42>
}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bdb0      	pop	{r4, r5, r7, pc}
 8001682:	bf00      	nop
 8001684:	200000a8 	.word	0x200000a8
 8001688:	20000620 	.word	0x20000620

0800168c <_GLOBAL__sub_I__ZN7canzero6g_sizeE>:
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
 8001690:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001694:	2001      	movs	r0, #1
 8001696:	f7ff ffc7 	bl	8001628 <_Z41__static_initialization_and_destruction_0ii>
 800169a:	bd80      	pop	{r7, pc}

0800169c <_GLOBAL__sub_D__ZN7canzero6g_sizeE>:
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
 80016a0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80016a4:	2000      	movs	r0, #0
 80016a6:	f7ff ffbf 	bl	8001628 <_Z41__static_initialization_and_destruction_0ii>
 80016aa:	bd80      	pop	{r7, pc}

080016ac <_Z9processRX9RxMessage>:
/**
 * @brief function that process all node specific messages
 *
 * @param message
 */
void processRX(RxMessage message) {
 80016ac:	b084      	sub	sp, #16
 80016ae:	b580      	push	{r7, lr}
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	f107 0c08 	add.w	ip, r7, #8
 80016b6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if (can::checkRxMessage<can::messages::CANZERO_RX_PDO1>(message)) {
 80016ba:	f107 0008 	add.w	r0, r7, #8
 80016be:	f000 f835 	bl	800172c <_ZN3can14checkRxMessageINS_8messages14SENSOR_RX_PDO1EEEbRK9RxMessage>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d008      	beq.n	80016da <_Z9processRX9RxMessage+0x2e>
		xMessageBufferSend(handlePDO1MessageBuffer, &message, sizeof(message),
 80016c8:	4b15      	ldr	r3, [pc, #84]	; (8001720 <_Z9processRX9RxMessage+0x74>)
 80016ca:	6818      	ldr	r0, [r3, #0]
 80016cc:	230a      	movs	r3, #10
 80016ce:	2224      	movs	r2, #36	; 0x24
 80016d0:	f107 0108 	add.w	r1, r7, #8
 80016d4:	f00f fca8 	bl	8011028 <xStreamBufferSend>
	 else {
	 printDebug("unknown/unhandled CAN Ext-ID: %lu\n", message.rxHeader.ExtId);
	 }
	 }
	 */
}
 80016d8:	e01c      	b.n	8001714 <_Z9processRX9RxMessage+0x68>
	} else if (canzero::processRxMessageReceiver(message)) {
 80016da:	f107 0008 	add.w	r0, r7, #8
 80016de:	f7ff fe9f 	bl	8001420 <_ZN7canzero24processRxMessageReceiverER9RxMessage>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d115      	bne.n	8001714 <_Z9processRX9RxMessage+0x68>
		if (message.rxHeader.IDE == CAN_ID_STD) {
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d109      	bne.n	8001702 <_Z9processRX9RxMessage+0x56>
			printDebug("unknown/unhandled CAN Std-ID: %lu\n",
 80016ee:	f011 fde1 	bl	80132b4 <vPortEnterCritical>
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	4619      	mov	r1, r3
 80016f6:	480b      	ldr	r0, [pc, #44]	; (8001724 <_Z9processRX9RxMessage+0x78>)
 80016f8:	f00d fd0c 	bl	800f114 <printf_>
 80016fc:	f011 fe0a 	bl	8013314 <vPortExitCritical>
}
 8001700:	e008      	b.n	8001714 <_Z9processRX9RxMessage+0x68>
			printDebug("unknown/unhandled CAN Ext-ID: %lu\n",
 8001702:	f011 fdd7 	bl	80132b4 <vPortEnterCritical>
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	4619      	mov	r1, r3
 800170a:	4807      	ldr	r0, [pc, #28]	; (8001728 <_Z9processRX9RxMessage+0x7c>)
 800170c:	f00d fd02 	bl	800f114 <printf_>
 8001710:	f011 fe00 	bl	8013314 <vPortExitCritical>
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800171c:	b004      	add	sp, #16
 800171e:	4770      	bx	lr
 8001720:	20000624 	.word	0x20000624
 8001724:	080142cc 	.word	0x080142cc
 8001728:	080142f0 	.word	0x080142f0

0800172c <_ZN3can14checkRxMessageINS_8messages14SENSOR_RX_PDO1EEEbRK9RxMessage>:
    inline bool checkRxMessage(const RxMessage& message) {
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
        if (message.rxHeader.IDE == CAN_ID_STD) {
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d109      	bne.n	8001750 <_ZN3can14checkRxMessageINS_8messages14SENSOR_RX_PDO1EEEbRK9RxMessage+0x24>
            return (MESSAGE::isExtendedId == false) && (message.rxHeader.StdId == MESSAGE::id);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f240 12c1 	movw	r2, #449	; 0x1c1
 8001744:	4293      	cmp	r3, r2
 8001746:	bf0c      	ite	eq
 8001748:	2301      	moveq	r3, #1
 800174a:	2300      	movne	r3, #0
 800174c:	b2db      	uxtb	r3, r3
 800174e:	e000      	b.n	8001752 <_ZN3can14checkRxMessageINS_8messages14SENSOR_RX_PDO1EEEbRK9RxMessage+0x26>
            return (MESSAGE::isExtendedId == true) && (message.rxHeader.ExtId == MESSAGE::id);
 8001750:	2300      	movs	r3, #0
    }
 8001752:	4618      	mov	r0, r3
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
	...

08001760 <_Z41__static_initialization_and_destruction_0ii>:
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6039      	str	r1, [r7, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2b01      	cmp	r3, #1
 800176e:	d10c      	bne.n	800178a <_Z41__static_initialization_and_destruction_0ii+0x2a>
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001776:	4293      	cmp	r3, r2
 8001778:	d107      	bne.n	800178a <_Z41__static_initialization_and_destruction_0ii+0x2a>
MessageBufferHandle_t handlePDO1MessageBuffer = xMessageBufferCreate(
 800177a:	2201      	movs	r2, #1
 800177c:	2100      	movs	r1, #0
 800177e:	20c8      	movs	r0, #200	; 0xc8
 8001780:	f00f fbc4 	bl	8010f0c <xStreamBufferGenericCreate>
 8001784:	4603      	mov	r3, r0
 8001786:	4a03      	ldr	r2, [pc, #12]	; (8001794 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8001788:	6013      	str	r3, [r2, #0]
}
 800178a:	bf00      	nop
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000624 	.word	0x20000624

08001798 <_GLOBAL__sub_I_handlePDO1MessageBuffer>:
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
 800179c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80017a0:	2001      	movs	r0, #1
 80017a2:	f7ff ffdd 	bl	8001760 <_Z41__static_initialization_and_destruction_0ii>
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <_Z41__static_initialization_and_destruction_0ii>:
 */
#include "cz_receive_queue.hpp"
#include "cz_typedefinitions.hpp"

static const osMessageQueueAttr_t czReceiveQueueAttr = {"czReceiveQueue",0,NULL,0,NULL,0};
osMessageQueueId_t czReceiveQueue = osMessageQueueNew(16, sizeof(RxMessage), &czReceiveQueueAttr);
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d10c      	bne.n	80017d2 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017be:	4293      	cmp	r3, r2
 80017c0:	d107      	bne.n	80017d2 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 80017c2:	4a06      	ldr	r2, [pc, #24]	; (80017dc <_Z41__static_initialization_and_destruction_0ii+0x34>)
 80017c4:	2124      	movs	r1, #36	; 0x24
 80017c6:	2010      	movs	r0, #16
 80017c8:	f00e f886 	bl	800f8d8 <osMessageQueueNew>
 80017cc:	4603      	mov	r3, r0
 80017ce:	4a04      	ldr	r2, [pc, #16]	; (80017e0 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 80017d0:	6013      	str	r3, [r2, #0]
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	08014530 	.word	0x08014530
 80017e0:	20000628 	.word	0x20000628

080017e4 <_GLOBAL__sub_I_czReceiveQueue>:
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80017ec:	2001      	movs	r0, #1
 80017ee:	f7ff ffdb 	bl	80017a8 <_Z41__static_initialization_and_destruction_0ii>
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80017f8:	f3bf 8f4f 	dsb	sy
}
 80017fc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80017fe:	4b06      	ldr	r3, [pc, #24]	; (8001818 <__NVIC_SystemReset+0x24>)
 8001800:	68db      	ldr	r3, [r3, #12]
 8001802:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001806:	4904      	ldr	r1, [pc, #16]	; (8001818 <__NVIC_SystemReset+0x24>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001808:	4b04      	ldr	r3, [pc, #16]	; (800181c <__NVIC_SystemReset+0x28>)
 800180a:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800180c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800180e:	f3bf 8f4f 	dsb	sy
}
 8001812:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001814:	bf00      	nop
 8001816:	e7fd      	b.n	8001814 <__NVIC_SystemReset+0x20>
 8001818:	e000ed00 	.word	0xe000ed00
 800181c:	05fa0004 	.word	0x05fa0004

08001820 <_Z15cz_receive_taskPv>:

#include "FreeRTOS.h"
#include "message_buffer.h"


void cz_receive_task(void* argv) {
 8001820:	b5b0      	push	{r4, r5, r7, lr}
 8001822:	b092      	sub	sp, #72	; 0x48
 8001824:	af06      	add	r7, sp, #24
 8001826:	6078      	str	r0, [r7, #4]
	RxMessage message;
	while (1) {
		osMessageQueueGet(czReceiveQueue, (void*) &message, NULL, osWaitForever);
 8001828:	4b26      	ldr	r3, [pc, #152]	; (80018c4 <_Z15cz_receive_taskPv+0xa4>)
 800182a:	6818      	ldr	r0, [r3, #0]
 800182c:	f107 010c 	add.w	r1, r7, #12
 8001830:	f04f 33ff 	mov.w	r3, #4294967295
 8001834:	2200      	movs	r2, #0
 8001836:	f00e f923 	bl	800fa80 <osMessageQueueGet>

		if (message.rxHeader.RTR == CAN_RTR_DATA) {
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d136      	bne.n	80018ae <_Z15cz_receive_taskPv+0x8e>
 			if(can::checkRxMessage<can::messages::CANZERO_BTL_RX>(message)) {
 8001840:	f107 030c 	add.w	r3, r7, #12
 8001844:	4618      	mov	r0, r3
 8001846:	f000 f8e3 	bl	8001a10 <_ZN3can14checkRxMessageINS_8messages13SENSOR_BTL_RXEEEbRK9RxMessage>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d005      	beq.n	800185c <_Z15cz_receive_taskPv+0x3c>
				if(message.rxBuf[0]==0xff) {
 8001850:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001854:	2bff      	cmp	r3, #255	; 0xff
 8001856:	d1e7      	bne.n	8001828 <_Z15cz_receive_taskPv+0x8>
					NVIC_SystemReset();
 8001858:	f7ff ffcc 	bl	80017f4 <__NVIC_SystemReset>
				}
			} else if(can::checkRxMessage<can::messages::CANZERO_SDO_Req_Up>(message)) {
 800185c:	f107 030c 	add.w	r3, r7, #12
 8001860:	4618      	mov	r0, r3
 8001862:	f000 f8ee 	bl	8001a42 <_ZN3can14checkRxMessageINS_8messages17SENSOR_SDO_Req_UpEEEbRK9RxMessage>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d005      	beq.n	8001878 <_Z15cz_receive_taskPv+0x58>
				handleSDORequestUpload(message);
 800186c:	f107 030c 	add.w	r3, r7, #12
 8001870:	4618      	mov	r0, r3
 8001872:	f002 fcb3 	bl	80041dc <_Z22handleSDORequestUploadRK9RxMessage>
 8001876:	e7d7      	b.n	8001828 <_Z15cz_receive_taskPv+0x8>
			} else if(can::checkRxMessage<can::messages::CANZERO_SDO_Req_Down>(message)) {
 8001878:	f107 030c 	add.w	r3, r7, #12
 800187c:	4618      	mov	r0, r3
 800187e:	f000 f8f9 	bl	8001a74 <_ZN3can14checkRxMessageINS_8messages19SENSOR_SDO_Req_DownEEEbRK9RxMessage>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d005      	beq.n	8001894 <_Z15cz_receive_taskPv+0x74>
				handleSDORequestDownload(message);
 8001888:	f107 030c 	add.w	r3, r7, #12
 800188c:	4618      	mov	r0, r3
 800188e:	f002 f8ac 	bl	80039ea <_Z24handleSDORequestDownloadRK9RxMessage>
 8001892:	e7c9      	b.n	8001828 <_Z15cz_receive_taskPv+0x8>
			} else {
				processRX(message);
 8001894:	466d      	mov	r5, sp
 8001896:	f107 041c 	add.w	r4, r7, #28
 800189a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800189c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800189e:	6823      	ldr	r3, [r4, #0]
 80018a0:	602b      	str	r3, [r5, #0]
 80018a2:	f107 030c 	add.w	r3, r7, #12
 80018a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018a8:	f7ff ff00 	bl	80016ac <_Z9processRX9RxMessage>
 80018ac:	e7bc      	b.n	8001828 <_Z15cz_receive_taskPv+0x8>
			}
		}
		else if (message.rxHeader.RTR == CAN_RTR_REMOTE) {
 80018ae:	69bb      	ldr	r3, [r7, #24]
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d1b9      	bne.n	8001828 <_Z15cz_receive_taskPv+0x8>
			printDebug("RTR must not be used!\n");
 80018b4:	f011 fcfe 	bl	80132b4 <vPortEnterCritical>
 80018b8:	4803      	ldr	r0, [pc, #12]	; (80018c8 <_Z15cz_receive_taskPv+0xa8>)
 80018ba:	f00d fc2b 	bl	800f114 <printf_>
 80018be:	f011 fd29 	bl	8013314 <vPortExitCritical>
		osMessageQueueGet(czReceiveQueue, (void*) &message, NULL, osWaitForever);
 80018c2:	e7b1      	b.n	8001828 <_Z15cz_receive_taskPv+0x8>
 80018c4:	20000628 	.word	0x20000628
 80018c8:	08014324 	.word	0x08014324

080018cc <HAL_CAN_RxFifo0MsgPendingCallback>:
		}
	}
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80018cc:	b5b0      	push	{r4, r5, r7, lr}
 80018ce:	b096      	sub	sp, #88	; 0x58
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
	uint8_t RxData[8];
	CAN_RxHeaderTypeDef RxHeader;

	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 80018d4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80018d8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80018dc:	2100      	movs	r1, #0
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f008 f8fe 	bl	8009ae0 <HAL_CAN_GetRxMessage>
	RxMessage m;
	m.rxHeader = RxHeader;
 80018e4:	f107 040c 	add.w	r4, r7, #12
 80018e8:	f107 0530 	add.w	r5, r7, #48	; 0x30
 80018ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80018f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	for(int i = 0; i<8;i++)
 80018f8:	2300      	movs	r3, #0
 80018fa:	657b      	str	r3, [r7, #84]	; 0x54
 80018fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018fe:	2b07      	cmp	r3, #7
 8001900:	dc0e      	bgt.n	8001920 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>
		m.rxBuf[i] = RxData[i];
 8001902:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001906:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001908:	4413      	add	r3, r2
 800190a:	7819      	ldrb	r1, [r3, #0]
 800190c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001910:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001912:	4413      	add	r3, r2
 8001914:	460a      	mov	r2, r1
 8001916:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<8;i++)
 8001918:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800191a:	3301      	adds	r3, #1
 800191c:	657b      	str	r3, [r7, #84]	; 0x54
 800191e:	e7ed      	b.n	80018fc <HAL_CAN_RxFifo0MsgPendingCallback+0x30>
	//if the function hangs/does not return it might because the interrupts have invalid priorities.
	//They have to be greater or equal to the max interrupt priority (default: 5) set in the FreeRTOS config Parameters
	//Interrupt priority is set in HAL_CAN_MspInit in can.c
	if(osMessageQueuePut(czReceiveQueue, &m, 0, 0) != osOK){
 8001920:	4b06      	ldr	r3, [pc, #24]	; (800193c <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8001922:	6818      	ldr	r0, [r3, #0]
 8001924:	f107 010c 	add.w	r1, r7, #12
 8001928:	2300      	movs	r3, #0
 800192a:	2200      	movs	r2, #0
 800192c:	f00e f848 	bl	800f9c0 <osMessageQueuePut>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0

	}
}
 8001934:	bf00      	nop
 8001936:	3758      	adds	r7, #88	; 0x58
 8001938:	46bd      	mov	sp, r7
 800193a:	bdb0      	pop	{r4, r5, r7, pc}
 800193c:	20000628 	.word	0x20000628

08001940 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001940:	b5b0      	push	{r4, r5, r7, lr}
 8001942:	b096      	sub	sp, #88	; 0x58
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
	uint8_t RxData[8];
	CAN_RxHeaderTypeDef RxHeader;

	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &RxHeader, RxData);
 8001948:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800194c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001950:	2101      	movs	r1, #1
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f008 f8c4 	bl	8009ae0 <HAL_CAN_GetRxMessage>
	RxMessage m;
	m.rxHeader = RxHeader;
 8001958:	f107 040c 	add.w	r4, r7, #12
 800195c:	f107 0530 	add.w	r5, r7, #48	; 0x30
 8001960:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001962:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001964:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001968:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	for(int i = 0; i<8;i++)
 800196c:	2300      	movs	r3, #0
 800196e:	657b      	str	r3, [r7, #84]	; 0x54
 8001970:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001972:	2b07      	cmp	r3, #7
 8001974:	dc0e      	bgt.n	8001994 <HAL_CAN_RxFifo1MsgPendingCallback+0x54>
		m.rxBuf[i] = RxData[i];
 8001976:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800197a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800197c:	4413      	add	r3, r2
 800197e:	7819      	ldrb	r1, [r3, #0]
 8001980:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001984:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001986:	4413      	add	r3, r2
 8001988:	460a      	mov	r2, r1
 800198a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<8;i++)
 800198c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800198e:	3301      	adds	r3, #1
 8001990:	657b      	str	r3, [r7, #84]	; 0x54
 8001992:	e7ed      	b.n	8001970 <HAL_CAN_RxFifo1MsgPendingCallback+0x30>
	//if the function hangs/does not return it might because the interrupts have invalid priorities.
	//They have to be greater or equal to the max interrupt priority (default: 5) set in the FreeRTOS config Parameters
	//Interrupt priority is set in HAL_CAN_MspInit in can.c
	if(osMessageQueuePut(czReceiveQueue, &m, 0, 0) != osOK){
 8001994:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_CAN_RxFifo1MsgPendingCallback+0x70>)
 8001996:	6818      	ldr	r0, [r3, #0]
 8001998:	f107 010c 	add.w	r1, r7, #12
 800199c:	2300      	movs	r3, #0
 800199e:	2200      	movs	r2, #0
 80019a0:	f00e f80e 	bl	800f9c0 <osMessageQueuePut>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0

	}
}
 80019a8:	bf00      	nop
 80019aa:	3758      	adds	r7, #88	; 0x58
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bdb0      	pop	{r4, r5, r7, pc}
 80019b0:	20000628 	.word	0x20000628

080019b4 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan){
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b086      	sub	sp, #24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
	HAL_CAN_ResetError(hcan);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f008 fbd8 	bl	800a172 <HAL_CAN_ResetError>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80019c2:	f3ef 8211 	mrs	r2, BASEPRI
 80019c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019ca:	f383 8811 	msr	BASEPRI, r3
 80019ce:	f3bf 8f6f 	isb	sy
 80019d2:	f3bf 8f4f 	dsb	sy
 80019d6:	60fa      	str	r2, [r7, #12]
 80019d8:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80019da:	68fb      	ldr	r3, [r7, #12]
	printDebugISR("CAN Errors got reseted!\n");
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	4806      	ldr	r0, [pc, #24]	; (80019f8 <HAL_CAN_ErrorCallback+0x44>)
 80019e0:	f00d fb98 	bl	800f114 <printf_>
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80019ee:	bf00      	nop
}
 80019f0:	bf00      	nop
 80019f2:	3718      	adds	r7, #24
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	0801433c 	.word	0x0801433c

080019fc <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
	//LED_RGB_Write(100, 0, 0);
}
 8001a04:	bf00      	nop
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <_ZN3can14checkRxMessageINS_8messages13SENSOR_BTL_RXEEEbRK9RxMessage>:
    inline bool checkRxMessage(const RxMessage& message) {
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
        if (message.rxHeader.IDE == CAN_ID_STD) {
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d109      	bne.n	8001a34 <_ZN3can14checkRxMessageINS_8messages13SENSOR_BTL_RXEEEbRK9RxMessage+0x24>
            return (MESSAGE::isExtendedId == false) && (message.rxHeader.StdId == MESSAGE::id);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f240 7281 	movw	r2, #1921	; 0x781
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	bf0c      	ite	eq
 8001a2c:	2301      	moveq	r3, #1
 8001a2e:	2300      	movne	r3, #0
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	e000      	b.n	8001a36 <_ZN3can14checkRxMessageINS_8messages13SENSOR_BTL_RXEEEbRK9RxMessage+0x26>
            return (MESSAGE::isExtendedId == true) && (message.rxHeader.ExtId == MESSAGE::id);
 8001a34:	2300      	movs	r3, #0
    }
 8001a36:	4618      	mov	r0, r3
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr

08001a42 <_ZN3can14checkRxMessageINS_8messages17SENSOR_SDO_Req_UpEEEbRK9RxMessage>:
    inline bool checkRxMessage(const RxMessage& message) {
 8001a42:	b480      	push	{r7}
 8001a44:	b083      	sub	sp, #12
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
        if (message.rxHeader.IDE == CAN_ID_STD) {
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d109      	bne.n	8001a66 <_ZN3can14checkRxMessageINS_8messages17SENSOR_SDO_Req_UpEEEbRK9RxMessage+0x24>
            return (MESSAGE::isExtendedId == false) && (message.rxHeader.StdId == MESSAGE::id);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f240 52c1 	movw	r2, #1473	; 0x5c1
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	bf0c      	ite	eq
 8001a5e:	2301      	moveq	r3, #1
 8001a60:	2300      	movne	r3, #0
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	e000      	b.n	8001a68 <_ZN3can14checkRxMessageINS_8messages17SENSOR_SDO_Req_UpEEEbRK9RxMessage+0x26>
            return (MESSAGE::isExtendedId == true) && (message.rxHeader.ExtId == MESSAGE::id);
 8001a66:	2300      	movs	r3, #0
    }
 8001a68:	4618      	mov	r0, r3
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <_ZN3can14checkRxMessageINS_8messages19SENSOR_SDO_Req_DownEEEbRK9RxMessage>:
    inline bool checkRxMessage(const RxMessage& message) {
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
        if (message.rxHeader.IDE == CAN_ID_STD) {
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d109      	bne.n	8001a98 <_ZN3can14checkRxMessageINS_8messages19SENSOR_SDO_Req_DownEEEbRK9RxMessage+0x24>
            return (MESSAGE::isExtendedId == false) && (message.rxHeader.StdId == MESSAGE::id);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f240 6201 	movw	r2, #1537	; 0x601
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	bf0c      	ite	eq
 8001a90:	2301      	moveq	r3, #1
 8001a92:	2300      	movne	r3, #0
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	e000      	b.n	8001a9a <_ZN3can14checkRxMessageINS_8messages19SENSOR_SDO_Req_DownEEEbRK9RxMessage+0x26>
            return (MESSAGE::isExtendedId == true) && (message.rxHeader.ExtId == MESSAGE::id);
 8001a98:	2300      	movs	r3, #0
    }
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
	...

08001aa8 <_Z41__static_initialization_and_destruction_0ii>:
#include "cz_typedefinitions.hpp"


static const osMessageQueueAttr_t czSendQueueAttr = {"czSendQueue",0,NULL,0,NULL,0};

osMessageQueueId_t czSendQueue = osMessageQueueNew(16, sizeof(TxMessage), &czSendQueueAttr);
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d10c      	bne.n	8001ad2 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d107      	bne.n	8001ad2 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 8001ac2:	4a06      	ldr	r2, [pc, #24]	; (8001adc <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8001ac4:	2120      	movs	r1, #32
 8001ac6:	2010      	movs	r0, #16
 8001ac8:	f00d ff06 	bl	800f8d8 <osMessageQueueNew>
 8001acc:	4603      	mov	r3, r0
 8001ace:	4a04      	ldr	r2, [pc, #16]	; (8001ae0 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8001ad0:	6013      	str	r3, [r2, #0]
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	08014548 	.word	0x08014548
 8001ae0:	2000062c 	.word	0x2000062c

08001ae4 <_GLOBAL__sub_I_czSendQueue>:
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001aec:	2001      	movs	r0, #1
 8001aee:	f7ff ffdb 	bl	8001aa8 <_Z41__static_initialization_and_destruction_0ii>
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <_Z13cz_send_entryPv>:
#include "FreeRTOS.h"
#include "message_buffer.h"
#include "cmsis_os.h"


void cz_send_entry(void* argv){
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08e      	sub	sp, #56	; 0x38
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
	TxMessage sendMessage;
 8001afc:	f107 030c 	add.w	r3, r7, #12
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff fb0b 	bl	800111c <_ZN9TxMessageC1Ev>
	uint32_t TxMailbox;
	CAN_HandleTypeDef* hcanModule;

	unsigned int frame = 0;
 8001b06:	2300      	movs	r3, #0
 8001b08:	633b      	str	r3, [r7, #48]	; 0x30
	while(true){
		if(osMessageQueueGet(czSendQueue,&sendMessage,NULL,osWaitForever) != osOK){
 8001b0a:	4b5a      	ldr	r3, [pc, #360]	; (8001c74 <_Z13cz_send_entryPv+0x180>)
 8001b0c:	6818      	ldr	r0, [r3, #0]
 8001b0e:	f107 010c 	add.w	r1, r7, #12
 8001b12:	f04f 33ff 	mov.w	r3, #4294967295
 8001b16:	2200      	movs	r2, #0
 8001b18:	f00d ffb2 	bl	800fa80 <osMessageQueueGet>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	bf14      	ite	ne
 8001b22:	2301      	movne	r3, #1
 8001b24:	2300      	moveq	r3, #0
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <_Z13cz_send_entryPv+0x3c>
			Error_Handler();
 8001b2c:	f005 ffe6 	bl	8007afc <Error_Handler>
		}

		//uint32_t* buf = reinterpret_cast<uint32_t*>(&(sendMessage.txBuf[0]));
		//printf("%u\n", *buf);

		if(sendMessage.txHeader.DLC>8){
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	2b08      	cmp	r3, #8
 8001b34:	d901      	bls.n	8001b3a <_Z13cz_send_entryPv+0x46>
			Error_Handler();
 8001b36:	f005 ffe1 	bl	8007afc <Error_Handler>
		}

		// Extract the bus flag from the RTR field and then clear the flag bits
		can::CAN_BusTypeDef canBus = sendMessage.txHeader.RTR & can::buses::mask;
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	0c1b      	lsrs	r3, r3, #16
 8001b3e:	041b      	lsls	r3, r3, #16
 8001b40:	62fb      	str	r3, [r7, #44]	; 0x2c
		sendMessage.txHeader.RTR &= ~(can::buses::mask);
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	61bb      	str	r3, [r7, #24]

		if(canBus == can::buses::BUS1) {
 8001b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b4e:	d102      	bne.n	8001b56 <_Z13cz_send_entryPv+0x62>
			hcanModule = &hcan1;
 8001b50:	4b49      	ldr	r3, [pc, #292]	; (8001c78 <_Z13cz_send_entryPv+0x184>)
 8001b52:	637b      	str	r3, [r7, #52]	; 0x34
 8001b54:	e010      	b.n	8001b78 <_Z13cz_send_entryPv+0x84>
		} else if(canBus == can::buses::BUS2) {
 8001b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001b5c:	d102      	bne.n	8001b64 <_Z13cz_send_entryPv+0x70>
			hcanModule = &hcan2;
 8001b5e:	4b47      	ldr	r3, [pc, #284]	; (8001c7c <_Z13cz_send_entryPv+0x188>)
 8001b60:	637b      	str	r3, [r7, #52]	; 0x34
 8001b62:	e009      	b.n	8001b78 <_Z13cz_send_entryPv+0x84>
		} else {
			// Decide on the ID
			if (sendMessage.txHeader.StdId % 2 == 0){
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f003 0301 	and.w	r3, r3, #1
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d102      	bne.n	8001b74 <_Z13cz_send_entryPv+0x80>
				hcanModule = &hcan1;
 8001b6e:	4b42      	ldr	r3, [pc, #264]	; (8001c78 <_Z13cz_send_entryPv+0x184>)
 8001b70:	637b      	str	r3, [r7, #52]	; 0x34
 8001b72:	e001      	b.n	8001b78 <_Z13cz_send_entryPv+0x84>
			} else{
				hcanModule = &hcan2;
 8001b74:	4b41      	ldr	r3, [pc, #260]	; (8001c7c <_Z13cz_send_entryPv+0x188>)
 8001b76:	637b      	str	r3, [r7, #52]	; 0x34
			}
		}

		// If there is a mailbox free on the requested CAN, just send the message
		if(HAL_CAN_GetTxMailboxesFreeLevel(hcanModule) > 0) {
 8001b78:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001b7a:	f007 ff7c 	bl	8009a76 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	bf14      	ite	ne
 8001b84:	2301      	movne	r3, #1
 8001b86:	2300      	moveq	r3, #0
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d016      	beq.n	8001bbc <_Z13cz_send_entryPv+0xc8>
			if (HAL_CAN_AddTxMessage(hcanModule, &sendMessage.txHeader, sendMessage.txBuf, &TxMailbox) != HAL_OK) {
 8001b8e:	f107 0008 	add.w	r0, r7, #8
 8001b92:	f107 030c 	add.w	r3, r7, #12
 8001b96:	f103 0218 	add.w	r2, r3, #24
 8001b9a:	f107 010c 	add.w	r1, r7, #12
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001ba2:	f007 fe8d 	bl	80098c0 <HAL_CAN_AddTxMessage>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	bf14      	ite	ne
 8001bac:	2301      	movne	r3, #1
 8001bae:	2300      	moveq	r3, #0
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d059      	beq.n	8001c6a <_Z13cz_send_entryPv+0x176>
				/* Transmission request Error */
				Error_Handler();
 8001bb6:	f005 ffa1 	bl	8007afc <Error_Handler>
 8001bba:	e056      	b.n	8001c6a <_Z13cz_send_entryPv+0x176>
			}
		} else {	// No mailbox free on requested CAN bus
			// Count delayed messages
			if(hcanModule == &hcan1) {
 8001bbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bbe:	4a2e      	ldr	r2, [pc, #184]	; (8001c78 <_Z13cz_send_entryPv+0x184>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d10c      	bne.n	8001bde <_Z13cz_send_entryPv+0xea>
				OD_CAN1_DelayedTxMessages++;
 8001bc4:	4b2e      	ldr	r3, [pc, #184]	; (8001c80 <_Z13cz_send_entryPv+0x18c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	4a2d      	ldr	r2, [pc, #180]	; (8001c80 <_Z13cz_send_entryPv+0x18c>)
 8001bcc:	6013      	str	r3, [r2, #0]
				printDebug("WARNING :: can1 tx mailbox overflow.\n")
 8001bce:	f011 fb71 	bl	80132b4 <vPortEnterCritical>
 8001bd2:	482c      	ldr	r0, [pc, #176]	; (8001c84 <_Z13cz_send_entryPv+0x190>)
 8001bd4:	f00d fa9e 	bl	800f114 <printf_>
 8001bd8:	f011 fb9c 	bl	8013314 <vPortExitCritical>
 8001bdc:	e00b      	b.n	8001bf6 <_Z13cz_send_entryPv+0x102>
			} else {
				OD_CAN2_DelayedTxMessages++;
 8001bde:	4b2a      	ldr	r3, [pc, #168]	; (8001c88 <_Z13cz_send_entryPv+0x194>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	3301      	adds	r3, #1
 8001be4:	4a28      	ldr	r2, [pc, #160]	; (8001c88 <_Z13cz_send_entryPv+0x194>)
 8001be6:	6013      	str	r3, [r2, #0]
				printDebug("WARNING :: can2 tx mailbox overflow.\n")
 8001be8:	f011 fb64 	bl	80132b4 <vPortEnterCritical>
 8001bec:	4827      	ldr	r0, [pc, #156]	; (8001c8c <_Z13cz_send_entryPv+0x198>)
 8001bee:	f00d fa91 	bl	800f114 <printf_>
 8001bf2:	f011 fb8f 	bl	8013314 <vPortExitCritical>
			}

			osDelay(1);		// Use smallest delay possible
 8001bf6:	2001      	movs	r0, #1
 8001bf8:	f00d fc06 	bl	800f408 <osDelay>

			// Try again
			if(HAL_CAN_GetTxMailboxesFreeLevel(hcanModule) > 0) {
 8001bfc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001bfe:	f007 ff3a 	bl	8009a76 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	bf14      	ite	ne
 8001c08:	2301      	movne	r3, #1
 8001c0a:	2300      	moveq	r3, #0
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d016      	beq.n	8001c40 <_Z13cz_send_entryPv+0x14c>
				if (HAL_CAN_AddTxMessage(hcanModule, &sendMessage.txHeader, sendMessage.txBuf, &TxMailbox) != HAL_OK) {
 8001c12:	f107 0008 	add.w	r0, r7, #8
 8001c16:	f107 030c 	add.w	r3, r7, #12
 8001c1a:	f103 0218 	add.w	r2, r3, #24
 8001c1e:	f107 010c 	add.w	r1, r7, #12
 8001c22:	4603      	mov	r3, r0
 8001c24:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001c26:	f007 fe4b 	bl	80098c0 <HAL_CAN_AddTxMessage>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	bf14      	ite	ne
 8001c30:	2301      	movne	r3, #1
 8001c32:	2300      	moveq	r3, #0
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d017      	beq.n	8001c6a <_Z13cz_send_entryPv+0x176>
					/* Transmission request Error */
					canzero::handle_trasmission_request_error();
 8001c3a:	f000 fa5e 	bl	80020fa <_ZN7canzero32handle_trasmission_request_errorEv>
 8001c3e:	e014      	b.n	8001c6a <_Z13cz_send_entryPv+0x176>
				}
			} else {
				// Discard message
				if(hcanModule == &hcan1) {
 8001c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c42:	4a0d      	ldr	r2, [pc, #52]	; (8001c78 <_Z13cz_send_entryPv+0x184>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d108      	bne.n	8001c5a <_Z13cz_send_entryPv+0x166>
					OD_CAN1_DiscardedTxMessages++;
 8001c48:	4b11      	ldr	r3, [pc, #68]	; (8001c90 <_Z13cz_send_entryPv+0x19c>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	4a10      	ldr	r2, [pc, #64]	; (8001c90 <_Z13cz_send_entryPv+0x19c>)
 8001c50:	6013      	str	r3, [r2, #0]
					canzero::handle_txmailbox_overflow(&hcan1);
 8001c52:	4809      	ldr	r0, [pc, #36]	; (8001c78 <_Z13cz_send_entryPv+0x184>)
 8001c54:	f000 fa47 	bl	80020e6 <_ZN7canzero25handle_txmailbox_overflowEP19__CAN_HandleTypeDef>
 8001c58:	e007      	b.n	8001c6a <_Z13cz_send_entryPv+0x176>
				} else {
					OD_CAN2_DiscardedTxMessages++;
 8001c5a:	4b0e      	ldr	r3, [pc, #56]	; (8001c94 <_Z13cz_send_entryPv+0x1a0>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	4a0c      	ldr	r2, [pc, #48]	; (8001c94 <_Z13cz_send_entryPv+0x1a0>)
 8001c62:	6013      	str	r3, [r2, #0]
					canzero::handle_txmailbox_overflow(&hcan2);
 8001c64:	4805      	ldr	r0, [pc, #20]	; (8001c7c <_Z13cz_send_entryPv+0x188>)
 8001c66:	f000 fa3e 	bl	80020e6 <_ZN7canzero25handle_txmailbox_overflowEP19__CAN_HandleTypeDef>
				}
			}
		}
		frame ++;
 8001c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	633b      	str	r3, [r7, #48]	; 0x30
	}
 8001c70:	e74b      	b.n	8001b0a <_Z13cz_send_entryPv+0x16>
 8001c72:	bf00      	nop
 8001c74:	2000062c 	.word	0x2000062c
 8001c78:	200009ec 	.word	0x200009ec
 8001c7c:	20000a14 	.word	0x20000a14
 8001c80:	20000684 	.word	0x20000684
 8001c84:	08014364 	.word	0x08014364
 8001c88:	2000069c 	.word	0x2000069c
 8001c8c:	0801438c 	.word	0x0801438c
 8001c90:	2000067c 	.word	0x2000067c
 8001c94:	20000694 	.word	0x20000694

08001c98 <_ZN7canzero4initEv>:
static const osMutexAttr_t nodeStateMutexAttr = {"nodeStateMutex",(osMutexPrioInherit|osMutexRobust),NULL,0,};
static osMutexId_t nodeStateMutex = osMutexNew(&nodeStateMutexAttr);

static cz_status nodeStatus;

void canzero::init(){
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08c      	sub	sp, #48	; 0x30
 8001c9c:	af00      	add	r7, sp, #0
	setStatus(cz_status::reset);
 8001c9e:	2080      	movs	r0, #128	; 0x80
 8001ca0:	f000 f91e 	bl	8001ee0 <_ZN7canzero9setStatusE9cz_status>
	static_assert(can::filters::num_std <= 28, "Number of CAN Std-ID filter generated by dbc2cpp exceeds 28!");
	static_assert(can::filters::num_ext * 2 + can::filters::num_std <= 28, "Too many CAN filters configured by dbc2cpp!");
	static_assert(can::filters::num_ext != 0 || can::filters::num_std != 0, "No CAN filters were generated by dbc2cpp!");

	// Configure filters in 32-bit mode to receive Extended IDs (29-bit)
	for(int i = 0; i < can::filters::num_ext; i++) {
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ca8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	da4f      	bge.n	8001d4e <_ZN7canzero4initEv+0xb6>
		CAN_FilterTypeDef sFilterConfig;
		sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61bb      	str	r3, [r7, #24]
		sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	61fb      	str	r3, [r7, #28]

		// A 29-bit ID consists of the 11-bit Base-ID (MSB) and 18-bit Sub-ID (LSB)
		// So STID[10:0] == EXID[28:18]

		// ID high consists of: STID[10:3] STID[2:0] EXID[17:13]  =>  so for us: id_ext[28:13]
		sFilterConfig.FilterIdHigh = ((can::filters::id_ext[i] & 0x1FFFE000ul) >> 13);
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	0b5b      	lsrs	r3, r3, #13
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	603b      	str	r3, [r7, #0]

		// ID low consists of: EXID[12:5] EXID[4:0] IDE RTR 0  =>  so for us: id[23:11] 1 0 0
		sFilterConfig.FilterIdLow = ((can::filters::id_ext[i] & 0x1FFF) << 3) | 4;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	00db      	lsls	r3, r3, #3
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	f043 0304 	orr.w	r3, r3, #4
 8001cc8:	607b      	str	r3, [r7, #4]

		// Mask high consists of: STID[10:3] STID[2:0] EXID[17:13]  =>  so for us: mask_ext[28:13]
		sFilterConfig.FilterMaskIdHigh = ((can::filters::mask_ext[i] & 0x1FFFE000ul) >> 13);
 8001cca:	2300      	movs	r3, #0
 8001ccc:	0b5b      	lsrs	r3, r3, #13
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	60bb      	str	r3, [r7, #8]

		// Mask low consists of: EXID[12:5] EXID[4:0] IDE RTR 0  =>  so for us: mask[23:11] 1 1 0
		sFilterConfig.FilterMaskIdLow = ((can::filters::mask_ext[i] & 0x1FFF) << 3) | 6;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	00db      	lsls	r3, r3, #3
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	f043 0306 	orr.w	r3, r3, #6
 8001cdc:	60fb      	str	r3, [r7, #12]


		// Alternate between receive FIFO0 and FIFO1 to fill both buffers.
		if ((i / 2) % 2 == 0) {
 8001cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ce0:	0fda      	lsrs	r2, r3, #31
 8001ce2:	4413      	add	r3, r2
 8001ce4:	105b      	asrs	r3, r3, #1
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d102      	bne.n	8001cf4 <_ZN7canzero4initEv+0x5c>
			sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	e001      	b.n	8001cf8 <_ZN7canzero4initEv+0x60>
		} else {
			sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	613b      	str	r3, [r7, #16]
		}

		sFilterConfig.FilterActivation = ENABLE;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	623b      	str	r3, [r7, #32]
		sFilterConfig.SlaveStartFilterBank = 14;	// Filter 0-13 for CAN1, 14-27 for CAN2.
 8001cfc:	230e      	movs	r3, #14
 8001cfe:	627b      	str	r3, [r7, #36]	; 0x24

		// Configure the filter for both CAN1 and CAN2
		sFilterConfig.FilterBank = i;
 8001d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d02:	617b      	str	r3, [r7, #20]
		if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) {
 8001d04:	463b      	mov	r3, r7
 8001d06:	4619      	mov	r1, r3
 8001d08:	4871      	ldr	r0, [pc, #452]	; (8001ed0 <_ZN7canzero4initEv+0x238>)
 8001d0a:	f007 fcb5 	bl	8009678 <HAL_CAN_ConfigFilter>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	bf14      	ite	ne
 8001d14:	2301      	movne	r3, #1
 8001d16:	2300      	moveq	r3, #0
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <_ZN7canzero4initEv+0x8a>
			Error_Handler(); /* Filter configuration Error */
 8001d1e:	f005 feed 	bl	8007afc <Error_Handler>
		}

		sFilterConfig.FilterBank = 14 + i;
 8001d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d24:	330e      	adds	r3, #14
 8001d26:	617b      	str	r3, [r7, #20]
		if (HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig) != HAL_OK) {
 8001d28:	463b      	mov	r3, r7
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4869      	ldr	r0, [pc, #420]	; (8001ed4 <_ZN7canzero4initEv+0x23c>)
 8001d2e:	f007 fca3 	bl	8009678 <HAL_CAN_ConfigFilter>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	bf14      	ite	ne
 8001d38:	2301      	movne	r3, #1
 8001d3a:	2300      	moveq	r3, #0
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <_ZN7canzero4initEv+0xae>
			Error_Handler(); /* Filter configuration Error */
 8001d42:	f005 fedb 	bl	8007afc <Error_Handler>
	for(int i = 0; i < can::filters::num_ext; i++) {
 8001d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d48:	3301      	adds	r3, #1
 8001d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d4c:	e7ac      	b.n	8001ca8 <_ZN7canzero4initEv+0x10>
		}
	}


	// Configure filters in 16-bit mode to receive Standard IDs (11-bit)
	for(int i = 0; i < can::filters::num_std; i+=2) {
 8001d4e:	2300      	movs	r3, #0
 8001d50:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d54:	2b09      	cmp	r3, #9
 8001d56:	dc69      	bgt.n	8001e2c <_ZN7canzero4initEv+0x194>
		CAN_FilterTypeDef sFilterConfig;
		sFilterConfig.FilterBank = can::filters::num_ext + i / 2;	// Each STM32 filterbank has two filters in 16-bit mode, so divide by 2.
 8001d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d5a:	0fda      	lsrs	r2, r3, #31
 8001d5c:	4413      	add	r3, r2
 8001d5e:	105b      	asrs	r3, r3, #1
 8001d60:	617b      	str	r3, [r7, #20]
		sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61bb      	str	r3, [r7, #24]

		// All values are shifted by 5 bits, because the internal layout is: STDID[10:0], RTR, IDE, EXID[17:15] for a 16-bit filter.
		sFilterConfig.FilterIdHigh = can::filters::id_std[i] << 5;
 8001d66:	4a5c      	ldr	r2, [pc, #368]	; (8001ed8 <_ZN7canzero4initEv+0x240>)
 8001d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d6e:	015b      	lsls	r3, r3, #5
 8001d70:	603b      	str	r3, [r7, #0]
		sFilterConfig.FilterMaskIdHigh = (can::filters::mask_std[i] << 5) | 0x18;  // Set bit 3 and 4, so no remote frame and 11-bit ID.
 8001d72:	4a5a      	ldr	r2, [pc, #360]	; (8001edc <_ZN7canzero4initEv+0x244>)
 8001d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d7a:	015b      	lsls	r3, r3, #5
 8001d7c:	f043 0318 	orr.w	r3, r3, #24
 8001d80:	60bb      	str	r3, [r7, #8]

		// If number of filters is odd, configure last filter in 32-bit mode.
		if (i == can::filters::num_std - 1) {
 8001d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d84:	2b09      	cmp	r3, #9
 8001d86:	d106      	bne.n	8001d96 <_ZN7canzero4initEv+0xfe>
			// Odd number of filters and last filter.
			sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	61fb      	str	r3, [r7, #28]

			sFilterConfig.FilterIdLow = 0;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	607b      	str	r3, [r7, #4]
			sFilterConfig.FilterMaskIdLow = 0x6; // Set bit 1 and 2, so ignore remote frames and only receive standard-ID frames
 8001d90:	2306      	movs	r3, #6
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	e011      	b.n	8001dba <_ZN7canzero4initEv+0x122>
		} else {
			// Even number of filters or odd number and not last filter.
			sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8001d96:	2300      	movs	r3, #0
 8001d98:	61fb      	str	r3, [r7, #28]

			sFilterConfig.FilterIdLow = can::filters::id_std[i+1] << 5;
 8001d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	4a4e      	ldr	r2, [pc, #312]	; (8001ed8 <_ZN7canzero4initEv+0x240>)
 8001da0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001da4:	015b      	lsls	r3, r3, #5
 8001da6:	607b      	str	r3, [r7, #4]
			sFilterConfig.FilterMaskIdLow = (can::filters::mask_std[i+1] << 5) | 0x18;  // Set bit 3 and 4, so only receive standard-ID frames and ignore remote frames
 8001da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001daa:	3301      	adds	r3, #1
 8001dac:	4a4b      	ldr	r2, [pc, #300]	; (8001edc <_ZN7canzero4initEv+0x244>)
 8001dae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001db2:	015b      	lsls	r3, r3, #5
 8001db4:	f043 0318 	orr.w	r3, r3, #24
 8001db8:	60fb      	str	r3, [r7, #12]
		}

		// Alternate between receive FIFO0 and FIFO1 to fill both buffers.
		if ((i / 2) % 2 == 0) {
 8001dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dbc:	0fda      	lsrs	r2, r3, #31
 8001dbe:	4413      	add	r3, r2
 8001dc0:	105b      	asrs	r3, r3, #1
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d102      	bne.n	8001dd0 <_ZN7canzero4initEv+0x138>
			sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	613b      	str	r3, [r7, #16]
 8001dce:	e001      	b.n	8001dd4 <_ZN7canzero4initEv+0x13c>
		} else {
			sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	613b      	str	r3, [r7, #16]
		}

		sFilterConfig.FilterActivation = ENABLE;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	623b      	str	r3, [r7, #32]
		sFilterConfig.SlaveStartFilterBank = 14;	// Filter 0-13 for CAN1, 14-27 for CAN2.
 8001dd8:	230e      	movs	r3, #14
 8001dda:	627b      	str	r3, [r7, #36]	; 0x24

		// Configure the filter for both CAN1 and CAN2
		if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) {
 8001ddc:	463b      	mov	r3, r7
 8001dde:	4619      	mov	r1, r3
 8001de0:	483b      	ldr	r0, [pc, #236]	; (8001ed0 <_ZN7canzero4initEv+0x238>)
 8001de2:	f007 fc49 	bl	8009678 <HAL_CAN_ConfigFilter>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	bf14      	ite	ne
 8001dec:	2301      	movne	r3, #1
 8001dee:	2300      	moveq	r3, #0
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <_ZN7canzero4initEv+0x162>
			Error_Handler(); /* Filter configuration Error */
 8001df6:	f005 fe81 	bl	8007afc <Error_Handler>
		}

		sFilterConfig.FilterBank = 14 + can::filters::num_ext + i / 2;
 8001dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dfc:	0fda      	lsrs	r2, r3, #31
 8001dfe:	4413      	add	r3, r2
 8001e00:	105b      	asrs	r3, r3, #1
 8001e02:	330e      	adds	r3, #14
 8001e04:	617b      	str	r3, [r7, #20]
		if (HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig) != HAL_OK) {
 8001e06:	463b      	mov	r3, r7
 8001e08:	4619      	mov	r1, r3
 8001e0a:	4832      	ldr	r0, [pc, #200]	; (8001ed4 <_ZN7canzero4initEv+0x23c>)
 8001e0c:	f007 fc34 	bl	8009678 <HAL_CAN_ConfigFilter>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	bf14      	ite	ne
 8001e16:	2301      	movne	r3, #1
 8001e18:	2300      	moveq	r3, #0
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <_ZN7canzero4initEv+0x18c>
			Error_Handler(); /* Filter configuration Error */
 8001e20:	f005 fe6c 	bl	8007afc <Error_Handler>
	for(int i = 0; i < can::filters::num_std; i+=2) {
 8001e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e26:	3302      	adds	r3, #2
 8001e28:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e2a:	e792      	b.n	8001d52 <_ZN7canzero4initEv+0xba>
		}
	}

	if (HAL_CAN_Start(&hcan1) != HAL_OK || HAL_CAN_Start(&hcan2) != HAL_OK) {
 8001e2c:	4828      	ldr	r0, [pc, #160]	; (8001ed0 <_ZN7canzero4initEv+0x238>)
 8001e2e:	f007 fd03 	bl	8009838 <HAL_CAN_Start>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d105      	bne.n	8001e44 <_ZN7canzero4initEv+0x1ac>
 8001e38:	4826      	ldr	r0, [pc, #152]	; (8001ed4 <_ZN7canzero4initEv+0x23c>)
 8001e3a:	f007 fcfd 	bl	8009838 <HAL_CAN_Start>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <_ZN7canzero4initEv+0x1b0>
 8001e44:	2301      	movs	r3, #1
 8001e46:	e000      	b.n	8001e4a <_ZN7canzero4initEv+0x1b2>
 8001e48:	2300      	movs	r3, #0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <_ZN7canzero4initEv+0x1ba>
		Error_Handler(); /* Start Error */
 8001e4e:	f005 fe55 	bl	8007afc <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK
 8001e52:	2102      	movs	r1, #2
 8001e54:	481e      	ldr	r0, [pc, #120]	; (8001ed0 <_ZN7canzero4initEv+0x238>)
 8001e56:	f007 ff55 	bl	8009d04 <HAL_CAN_ActivateNotification>
 8001e5a:	4603      	mov	r3, r0
			|| HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_MSG_PENDING)!= HAL_OK
			|| HAL_CAN_ActivateNotification(&hcan1, CAN_IT_ERROR_PASSIVE)!=HAL_OK) {
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d10e      	bne.n	8001e7e <_ZN7canzero4initEv+0x1e6>
			|| HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_MSG_PENDING)!= HAL_OK
 8001e60:	2110      	movs	r1, #16
 8001e62:	481b      	ldr	r0, [pc, #108]	; (8001ed0 <_ZN7canzero4initEv+0x238>)
 8001e64:	f007 ff4e 	bl	8009d04 <HAL_CAN_ActivateNotification>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d107      	bne.n	8001e7e <_ZN7canzero4initEv+0x1e6>
			|| HAL_CAN_ActivateNotification(&hcan1, CAN_IT_ERROR_PASSIVE)!=HAL_OK) {
 8001e6e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e72:	4817      	ldr	r0, [pc, #92]	; (8001ed0 <_ZN7canzero4initEv+0x238>)
 8001e74:	f007 ff46 	bl	8009d04 <HAL_CAN_ActivateNotification>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <_ZN7canzero4initEv+0x1ea>
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e000      	b.n	8001e84 <_ZN7canzero4initEv+0x1ec>
 8001e82:	2300      	movs	r3, #0
	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <_ZN7canzero4initEv+0x1f4>
		Error_Handler();
 8001e88:	f005 fe38 	bl	8007afc <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK
 8001e8c:	2102      	movs	r1, #2
 8001e8e:	4811      	ldr	r0, [pc, #68]	; (8001ed4 <_ZN7canzero4initEv+0x23c>)
 8001e90:	f007 ff38 	bl	8009d04 <HAL_CAN_ActivateNotification>
 8001e94:	4603      	mov	r3, r0
			|| HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO1_MSG_PENDING)!= HAL_OK
			|| HAL_CAN_ActivateNotification(&hcan2, CAN_IT_ERROR_PASSIVE)!=HAL_OK) {
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d10e      	bne.n	8001eb8 <_ZN7canzero4initEv+0x220>
			|| HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO1_MSG_PENDING)!= HAL_OK
 8001e9a:	2110      	movs	r1, #16
 8001e9c:	480d      	ldr	r0, [pc, #52]	; (8001ed4 <_ZN7canzero4initEv+0x23c>)
 8001e9e:	f007 ff31 	bl	8009d04 <HAL_CAN_ActivateNotification>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d107      	bne.n	8001eb8 <_ZN7canzero4initEv+0x220>
			|| HAL_CAN_ActivateNotification(&hcan2, CAN_IT_ERROR_PASSIVE)!=HAL_OK) {
 8001ea8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001eac:	4809      	ldr	r0, [pc, #36]	; (8001ed4 <_ZN7canzero4initEv+0x23c>)
 8001eae:	f007 ff29 	bl	8009d04 <HAL_CAN_ActivateNotification>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <_ZN7canzero4initEv+0x224>
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e000      	b.n	8001ebe <_ZN7canzero4initEv+0x226>
 8001ebc:	2300      	movs	r3, #0
	if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <_ZN7canzero4initEv+0x22e>
		Error_Handler();
 8001ec2:	f005 fe1b 	bl	8007afc <Error_Handler>
	}
}
 8001ec6:	bf00      	nop
 8001ec8:	3730      	adds	r7, #48	; 0x30
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	200009ec 	.word	0x200009ec
 8001ed4:	20000a14 	.word	0x20000a14
 8001ed8:	08014588 	.word	0x08014588
 8001edc:	08014560 	.word	0x08014560

08001ee0 <_ZN7canzero9setStatusE9cz_status>:

void canzero::setStatus(cz_status new_status){
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	71fb      	strb	r3, [r7, #7]
	osMutexAcquire(nodeStateMutex, osWaitForever);
 8001eea:	4b09      	ldr	r3, [pc, #36]	; (8001f10 <_ZN7canzero9setStatusE9cz_status+0x30>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f00d fb29 	bl	800f54a <osMutexAcquire>
	nodeStatus = new_status;
 8001ef8:	4a06      	ldr	r2, [pc, #24]	; (8001f14 <_ZN7canzero9setStatusE9cz_status+0x34>)
 8001efa:	79fb      	ldrb	r3, [r7, #7]
 8001efc:	7013      	strb	r3, [r2, #0]
	osMutexRelease(nodeStateMutex);
 8001efe:	4b04      	ldr	r3, [pc, #16]	; (8001f10 <_ZN7canzero9setStatusE9cz_status+0x30>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f00d fb6c 	bl	800f5e0 <osMutexRelease>
}
 8001f08:	bf00      	nop
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	20000630 	.word	0x20000630
 8001f14:	20000634 	.word	0x20000634

08001f18 <_ZN7canzero9getStatusEv>:


cz_status canzero::getStatus(){
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
	osMutexAcquire(nodeStateMutex, osWaitForever);
 8001f1e:	4b0a      	ldr	r3, [pc, #40]	; (8001f48 <_ZN7canzero9getStatusEv+0x30>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f04f 31ff 	mov.w	r1, #4294967295
 8001f26:	4618      	mov	r0, r3
 8001f28:	f00d fb0f 	bl	800f54a <osMutexAcquire>
	cz_status returnValue = (cz_status) nodeStatus;
 8001f2c:	4b07      	ldr	r3, [pc, #28]	; (8001f4c <_ZN7canzero9getStatusEv+0x34>)
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	71fb      	strb	r3, [r7, #7]
	osMutexRelease(nodeStateMutex);
 8001f32:	4b05      	ldr	r3, [pc, #20]	; (8001f48 <_ZN7canzero9getStatusEv+0x30>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4618      	mov	r0, r3
 8001f38:	f00d fb52 	bl	800f5e0 <osMutexRelease>
	return returnValue;
 8001f3c:	79fb      	ldrb	r3, [r7, #7]
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20000630 	.word	0x20000630
 8001f4c:	20000634 	.word	0x20000634

08001f50 <_Z41__static_initialization_and_destruction_0ii>:
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d10a      	bne.n	8001f76 <_Z41__static_initialization_and_destruction_0ii+0x26>
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d105      	bne.n	8001f76 <_Z41__static_initialization_and_destruction_0ii+0x26>
static osMutexId_t nodeStateMutex = osMutexNew(&nodeStateMutexAttr);
 8001f6a:	4805      	ldr	r0, [pc, #20]	; (8001f80 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8001f6c:	f00d fa67 	bl	800f43e <osMutexNew>
 8001f70:	4603      	mov	r3, r0
 8001f72:	4a04      	ldr	r2, [pc, #16]	; (8001f84 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8001f74:	6013      	str	r3, [r2, #0]
}
 8001f76:	bf00      	nop
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	080145b0 	.word	0x080145b0
 8001f84:	20000630 	.word	0x20000630

08001f88 <_GLOBAL__sub_I__ZN7canzero4initEv>:
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001f90:	2001      	movs	r0, #1
 8001f92:	f7ff ffdd 	bl	8001f50 <_Z41__static_initialization_and_destruction_0ii>
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <canzero_start>:

#ifdef __cplusplus
extern "C" {
#endif

void canzero_start(void *argv) {
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b08e      	sub	sp, #56	; 0x38
 8001f9c:	af02      	add	r7, sp, #8
 8001f9e:	6078      	str	r0, [r7, #4]
	canzero::init();
 8001fa0:	f7ff fe7a 	bl	8001c98 <_ZN7canzero4initEv>

	TaskHandle_t sendTaskHandle = nullptr;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	61bb      	str	r3, [r7, #24]
	BaseType_t sendStatus = xTaskCreate(cz_send_entry, "cz_send", 256, NULL,
 8001fa8:	f107 0318 	add.w	r3, r7, #24
 8001fac:	9301      	str	r3, [sp, #4]
 8001fae:	2318      	movs	r3, #24
 8001fb0:	9300      	str	r3, [sp, #0]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fb8:	4939      	ldr	r1, [pc, #228]	; (80020a0 <canzero_start+0x108>)
 8001fba:	483a      	ldr	r0, [pc, #232]	; (80020a4 <canzero_start+0x10c>)
 8001fbc:	f00f fb89 	bl	80116d2 <xTaskCreate>
 8001fc0:	62f8      	str	r0, [r7, #44]	; 0x2c
			osPriorityNormal, &sendTaskHandle);
	if (sendStatus != pdPASS) {
 8001fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d006      	beq.n	8001fd6 <canzero_start+0x3e>
		printDebug("Failed to start canzero send task");
 8001fc8:	f011 f974 	bl	80132b4 <vPortEnterCritical>
 8001fcc:	4836      	ldr	r0, [pc, #216]	; (80020a8 <canzero_start+0x110>)
 8001fce:	f00d f8a1 	bl	800f114 <printf_>
 8001fd2:	f011 f99f 	bl	8013314 <vPortExitCritical>
	}

	TaskHandle_t recvTaskHandle = nullptr;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	617b      	str	r3, [r7, #20]
	BaseType_t recvStatus = xTaskCreate(cz_receive_task, "cz_receive", 256, NULL,
 8001fda:	f107 0314 	add.w	r3, r7, #20
 8001fde:	9301      	str	r3, [sp, #4]
 8001fe0:	2318      	movs	r3, #24
 8001fe2:	9300      	str	r3, [sp, #0]
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fea:	4930      	ldr	r1, [pc, #192]	; (80020ac <canzero_start+0x114>)
 8001fec:	4830      	ldr	r0, [pc, #192]	; (80020b0 <canzero_start+0x118>)
 8001fee:	f00f fb70 	bl	80116d2 <xTaskCreate>
 8001ff2:	62b8      	str	r0, [r7, #40]	; 0x28
			osPriorityNormal, &recvTaskHandle);
	if (recvStatus != pdPASS) {
 8001ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d006      	beq.n	8002008 <canzero_start+0x70>
		printDebug("Failed to start canzero receive task");
 8001ffa:	f011 f95b 	bl	80132b4 <vPortEnterCritical>
 8001ffe:	482d      	ldr	r0, [pc, #180]	; (80020b4 <canzero_start+0x11c>)
 8002000:	f00d f888 	bl	800f114 <printf_>
 8002004:	f011 f986 	bl	8013314 <vPortExitCritical>
	}
	TaskHandle_t heartbeatConsumerTaskHandle = nullptr;
 8002008:	2300      	movs	r3, #0
 800200a:	613b      	str	r3, [r7, #16]
	BaseType_t heartbeatConsumerStatus = xTaskCreate(
 800200c:	f107 0310 	add.w	r3, r7, #16
 8002010:	9301      	str	r3, [sp, #4]
 8002012:	2318      	movs	r3, #24
 8002014:	9300      	str	r3, [sp, #0]
 8002016:	2300      	movs	r3, #0
 8002018:	f44f 7280 	mov.w	r2, #256	; 0x100
 800201c:	4926      	ldr	r1, [pc, #152]	; (80020b8 <canzero_start+0x120>)
 800201e:	4827      	ldr	r0, [pc, #156]	; (80020bc <canzero_start+0x124>)
 8002020:	f00f fb57 	bl	80116d2 <xTaskCreate>
 8002024:	6278      	str	r0, [r7, #36]	; 0x24
			canzero::heartbeat::consumer_entry, "cz_ht_con", 256, NULL,
			osPriorityNormal, &heartbeatConsumerTaskHandle);
	if(heartbeatConsumerStatus != pdPASS){
 8002026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002028:	2b01      	cmp	r3, #1
 800202a:	d006      	beq.n	800203a <canzero_start+0xa2>
		printDebug("Failed to start canzero heartbeat consumer task");
 800202c:	f011 f942 	bl	80132b4 <vPortEnterCritical>
 8002030:	4823      	ldr	r0, [pc, #140]	; (80020c0 <canzero_start+0x128>)
 8002032:	f00d f86f 	bl	800f114 <printf_>
 8002036:	f011 f96d 	bl	8013314 <vPortExitCritical>
	}

	TaskHandle_t heartbeatProducerTaskHandle = nullptr;
 800203a:	2300      	movs	r3, #0
 800203c:	60fb      	str	r3, [r7, #12]
	BaseType_t heartbeatProducerStatus = xTaskCreate(
 800203e:	f107 030c 	add.w	r3, r7, #12
 8002042:	9301      	str	r3, [sp, #4]
 8002044:	2318      	movs	r3, #24
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	2300      	movs	r3, #0
 800204a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800204e:	491d      	ldr	r1, [pc, #116]	; (80020c4 <canzero_start+0x12c>)
 8002050:	481d      	ldr	r0, [pc, #116]	; (80020c8 <canzero_start+0x130>)
 8002052:	f00f fb3e 	bl	80116d2 <xTaskCreate>
 8002056:	6238      	str	r0, [r7, #32]
			canzero::heartbeat::producer_entry, "cz_ht_pro", 256, NULL,
			osPriorityNormal, &heartbeatProducerTaskHandle
			);
	if(heartbeatProducerStatus != pdPASS){
 8002058:	6a3b      	ldr	r3, [r7, #32]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d006      	beq.n	800206c <canzero_start+0xd4>
		printDebug("Failed to start canzero heartbeat producer task");
 800205e:	f011 f929 	bl	80132b4 <vPortEnterCritical>
 8002062:	481a      	ldr	r0, [pc, #104]	; (80020cc <canzero_start+0x134>)
 8002064:	f00d f856 	bl	800f114 <printf_>
 8002068:	f011 f954 	bl	8013314 <vPortExitCritical>
	}

	TaskHandle_t emcyTaskHandle = nullptr;
 800206c:	2300      	movs	r3, #0
 800206e:	60bb      	str	r3, [r7, #8]
	BaseType_t emcyStatus = xTaskCreate(canzero::emergency::consumer_entry, "cz_emcy", 256, NULL,
 8002070:	f107 0308 	add.w	r3, r7, #8
 8002074:	9301      	str	r3, [sp, #4]
 8002076:	2328      	movs	r3, #40	; 0x28
 8002078:	9300      	str	r3, [sp, #0]
 800207a:	2300      	movs	r3, #0
 800207c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002080:	4913      	ldr	r1, [pc, #76]	; (80020d0 <canzero_start+0x138>)
 8002082:	4814      	ldr	r0, [pc, #80]	; (80020d4 <canzero_start+0x13c>)
 8002084:	f00f fb25 	bl	80116d2 <xTaskCreate>
 8002088:	61f8      	str	r0, [r7, #28]
			osPriorityHigh, &emcyTaskHandle);
	if(emcyStatus != pdPASS){
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	2b01      	cmp	r3, #1
 800208e:	d001      	beq.n	8002094 <canzero_start+0xfc>
		Error_Handler();
 8002090:	f005 fd34 	bl	8007afc <Error_Handler>
	}
	*/


	while (true) {
		osDelay(osWaitForever);
 8002094:	f04f 30ff 	mov.w	r0, #4294967295
 8002098:	f00d f9b6 	bl	800f408 <osDelay>
 800209c:	e7fa      	b.n	8002094 <canzero_start+0xfc>
 800209e:	bf00      	nop
 80020a0:	080143c4 	.word	0x080143c4
 80020a4:	08001af5 	.word	0x08001af5
 80020a8:	080143cc 	.word	0x080143cc
 80020ac:	080143f0 	.word	0x080143f0
 80020b0:	08001821 	.word	0x08001821
 80020b4:	080143fc 	.word	0x080143fc
 80020b8:	08014424 	.word	0x08014424
 80020bc:	080012bd 	.word	0x080012bd
 80020c0:	08014430 	.word	0x08014430
 80020c4:	08014460 	.word	0x08014460
 80020c8:	08001255 	.word	0x08001255
 80020cc:	0801446c 	.word	0x0801446c
 80020d0:	0801449c 	.word	0x0801449c
 80020d4:	080011eb 	.word	0x080011eb

080020d8 <_ZN7canzero24handle_emergency_warningEv>:
#define CANZERO_STATIC_SRC_CZ_WEAK_CPP_

#include "cz_weak.hpp"


void __attribute__((weak)) canzero::handle_emergency_warning(){
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
	//TODO missing default implementation.
}
 80020dc:	bf00      	nop
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <_ZN7canzero25handle_txmailbox_overflowEP19__CAN_HandleTypeDef>:

void __attribute__((weak)) canzero::handle_heartbeat_miss(){
	//TODO missing default implementation.
}

void __attribute__((weak)) canzero::handle_txmailbox_overflow(CAN_HandleTypeDef* hcan){
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
	//TODO missing default implementation.
}
 80020ee:	bf00      	nop
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <_ZN7canzero32handle_trasmission_request_errorEv>:

void __attribute__((weak)) canzero::handle_trasmission_request_error(){
 80020fa:	b480      	push	{r7}
 80020fc:	af00      	add	r7, sp, #0
	//TODO missing default implementation.
}
 80020fe:	bf00      	nop
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <_ZSt5roundf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002112:	ed97 0a01 	vldr	s0, [r7, #4]
 8002116:	f011 fc1b 	bl	8013950 <roundf>
 800211a:	eef0 7a40 	vmov.f32	s15, s0
 800211e:	eeb0 0a67 	vmov.f32	s0, s15
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <_ZN3can11MessageBaseC1EmhbPKh>:
        MessageBase(uint32_t _id, uint8_t _dlc, bool _isExt, const uint8_t rxBuf[8]) noexcept : id{_id}, dlc{_dlc}, isExtendedId{_isExt} {
 8002128:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800212c:	b0a2      	sub	sp, #136	; 0x88
 800212e:	af00      	add	r7, sp, #0
 8002130:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
 8002134:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8002138:	4619      	mov	r1, r3
 800213a:	4613      	mov	r3, r2
 800213c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002140:	460b      	mov	r3, r1
 8002142:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 8002146:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800214a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800214e:	6013      	str	r3, [r2, #0]
 8002150:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8002154:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002158:	7113      	strb	r3, [r2, #4]
 800215a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800215e:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8002162:	7153      	strb	r3, [r2, #5]
            intel = static_cast<uint32_t>(rxBuf[0]) + (static_cast<uint32_t>(rxBuf[1]) << 8) + (static_cast<uint32_t>(rxBuf[2]) << 16) + (static_cast<uint32_t>(rxBuf[3]) << 24);
 8002164:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	461a      	mov	r2, r3
 800216c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002170:	3301      	adds	r3, #1
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	021b      	lsls	r3, r3, #8
 8002176:	441a      	add	r2, r3
 8002178:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800217c:	3302      	adds	r3, #2
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	041b      	lsls	r3, r3, #16
 8002182:	441a      	add	r2, r3
 8002184:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002188:	3303      	adds	r3, #3
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	061b      	lsls	r3, r3, #24
 800218e:	4413      	add	r3, r2
 8002190:	2200      	movs	r2, #0
 8002192:	461c      	mov	r4, r3
 8002194:	4615      	mov	r5, r2
 8002196:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800219a:	e9c3 4502 	strd	r4, r5, [r3, #8]
            intel += (static_cast<uint64_t>(rxBuf[4]) << 32) + (static_cast<uint64_t>(rxBuf[5]) << 40);
 800219e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021a2:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80021a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80021aa:	3304      	adds	r3, #4
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2200      	movs	r2, #0
 80021b2:	673b      	str	r3, [r7, #112]	; 0x70
 80021b4:	677a      	str	r2, [r7, #116]	; 0x74
 80021b6:	f04f 0000 	mov.w	r0, #0
 80021ba:	f04f 0100 	mov.w	r1, #0
 80021be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80021c0:	0019      	movs	r1, r3
 80021c2:	2000      	movs	r0, #0
 80021c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80021c8:	3305      	adds	r3, #5
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2200      	movs	r2, #0
 80021d0:	66bb      	str	r3, [r7, #104]	; 0x68
 80021d2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80021d4:	f04f 0200 	mov.w	r2, #0
 80021d8:	f04f 0300 	mov.w	r3, #0
 80021dc:	6ebe      	ldr	r6, [r7, #104]	; 0x68
 80021de:	0233      	lsls	r3, r6, #8
 80021e0:	2200      	movs	r2, #0
 80021e2:	eb10 0802 	adds.w	r8, r0, r2
 80021e6:	eb41 0903 	adc.w	r9, r1, r3
 80021ea:	eb14 0308 	adds.w	r3, r4, r8
 80021ee:	663b      	str	r3, [r7, #96]	; 0x60
 80021f0:	eb45 0309 	adc.w	r3, r5, r9
 80021f4:	667b      	str	r3, [r7, #100]	; 0x64
 80021f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021fa:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 80021fe:	e9c3 1202 	strd	r1, r2, [r3, #8]
            intel += (static_cast<uint64_t>(rxBuf[6]) << 48) + (static_cast<uint64_t>(rxBuf[7]) << 56);
 8002202:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002206:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800220a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800220e:	3306      	adds	r3, #6
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	b2db      	uxtb	r3, r3
 8002214:	2200      	movs	r2, #0
 8002216:	65bb      	str	r3, [r7, #88]	; 0x58
 8002218:	65fa      	str	r2, [r7, #92]	; 0x5c
 800221a:	f04f 0000 	mov.w	r0, #0
 800221e:	f04f 0100 	mov.w	r1, #0
 8002222:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002224:	0419      	lsls	r1, r3, #16
 8002226:	2000      	movs	r0, #0
 8002228:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800222c:	3307      	adds	r3, #7
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2200      	movs	r2, #0
 8002234:	653b      	str	r3, [r7, #80]	; 0x50
 8002236:	657a      	str	r2, [r7, #84]	; 0x54
 8002238:	f04f 0200 	mov.w	r2, #0
 800223c:	f04f 0300 	mov.w	r3, #0
 8002240:	6d3e      	ldr	r6, [r7, #80]	; 0x50
 8002242:	0633      	lsls	r3, r6, #24
 8002244:	2200      	movs	r2, #0
 8002246:	eb10 0a02 	adds.w	sl, r0, r2
 800224a:	eb41 0b03 	adc.w	fp, r1, r3
 800224e:	eb14 030a 	adds.w	r3, r4, sl
 8002252:	64bb      	str	r3, [r7, #72]	; 0x48
 8002254:	eb45 030b 	adc.w	r3, r5, fp
 8002258:	64fb      	str	r3, [r7, #76]	; 0x4c
 800225a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800225e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8002262:	e9c3 1202 	strd	r1, r2, [r3, #8]
            motorola = static_cast<uint32_t>(rxBuf[7]) + (static_cast<uint32_t>(rxBuf[6]) << 8) + (static_cast<uint32_t>(rxBuf[5]) << 16) + (static_cast<uint32_t>(rxBuf[4]) << 24);
 8002266:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800226a:	3307      	adds	r3, #7
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	461a      	mov	r2, r3
 8002270:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002274:	3306      	adds	r3, #6
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	021b      	lsls	r3, r3, #8
 800227a:	441a      	add	r2, r3
 800227c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002280:	3305      	adds	r3, #5
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	041b      	lsls	r3, r3, #16
 8002286:	441a      	add	r2, r3
 8002288:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800228c:	3304      	adds	r3, #4
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	061b      	lsls	r3, r3, #24
 8002292:	4413      	add	r3, r2
 8002294:	2200      	movs	r2, #0
 8002296:	643b      	str	r3, [r7, #64]	; 0x40
 8002298:	647a      	str	r2, [r7, #68]	; 0x44
 800229a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800229e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80022a2:	e9c3 1204 	strd	r1, r2, [r3, #16]
            motorola += (static_cast<uint64_t>(rxBuf[3]) << 32) + (static_cast<uint64_t>(rxBuf[2]) << 40);
 80022a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80022aa:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80022ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80022b2:	3303      	adds	r3, #3
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	2200      	movs	r2, #0
 80022ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80022bc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80022be:	f04f 0000 	mov.w	r0, #0
 80022c2:	f04f 0100 	mov.w	r1, #0
 80022c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022c8:	0019      	movs	r1, r3
 80022ca:	2000      	movs	r0, #0
 80022cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80022d0:	3302      	adds	r3, #2
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	2200      	movs	r2, #0
 80022d8:	633b      	str	r3, [r7, #48]	; 0x30
 80022da:	637a      	str	r2, [r7, #52]	; 0x34
 80022dc:	f04f 0200 	mov.w	r2, #0
 80022e0:	f04f 0300 	mov.w	r3, #0
 80022e4:	6b3e      	ldr	r6, [r7, #48]	; 0x30
 80022e6:	0233      	lsls	r3, r6, #8
 80022e8:	2200      	movs	r2, #0
 80022ea:	1886      	adds	r6, r0, r2
 80022ec:	62be      	str	r6, [r7, #40]	; 0x28
 80022ee:	eb41 0303 	adc.w	r3, r1, r3
 80022f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022f4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 80022f8:	460b      	mov	r3, r1
 80022fa:	18e3      	adds	r3, r4, r3
 80022fc:	623b      	str	r3, [r7, #32]
 80022fe:	4613      	mov	r3, r2
 8002300:	eb45 0303 	adc.w	r3, r5, r3
 8002304:	627b      	str	r3, [r7, #36]	; 0x24
 8002306:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800230a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800230e:	e9c3 1204 	strd	r1, r2, [r3, #16]
            motorola += (static_cast<uint64_t>(rxBuf[1]) << 48) + (static_cast<uint64_t>(rxBuf[0]) << 56);
 8002312:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002316:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800231a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800231e:	3301      	adds	r3, #1
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2200      	movs	r2, #0
 8002326:	61bb      	str	r3, [r7, #24]
 8002328:	61fa      	str	r2, [r7, #28]
 800232a:	f04f 0000 	mov.w	r0, #0
 800232e:	f04f 0100 	mov.w	r1, #0
 8002332:	69bb      	ldr	r3, [r7, #24]
 8002334:	0419      	lsls	r1, r3, #16
 8002336:	2000      	movs	r0, #0
 8002338:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	b2db      	uxtb	r3, r3
 8002340:	2200      	movs	r2, #0
 8002342:	613b      	str	r3, [r7, #16]
 8002344:	617a      	str	r2, [r7, #20]
 8002346:	f04f 0200 	mov.w	r2, #0
 800234a:	f04f 0300 	mov.w	r3, #0
 800234e:	693e      	ldr	r6, [r7, #16]
 8002350:	0633      	lsls	r3, r6, #24
 8002352:	2200      	movs	r2, #0
 8002354:	1886      	adds	r6, r0, r2
 8002356:	60be      	str	r6, [r7, #8]
 8002358:	eb41 0303 	adc.w	r3, r1, r3
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002362:	460b      	mov	r3, r1
 8002364:	18e3      	adds	r3, r4, r3
 8002366:	603b      	str	r3, [r7, #0]
 8002368:	4613      	mov	r3, r2
 800236a:	eb45 0303 	adc.w	r3, r5, r3
 800236e:	607b      	str	r3, [r7, #4]
 8002370:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002374:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002378:	e9c3 1204 	strd	r1, r2, [r3, #16]
        };
 800237c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002380:	4618      	mov	r0, r3
 8002382:	3788      	adds	r7, #136	; 0x88
 8002384:	46bd      	mov	sp, r7
 8002386:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800238a:	4770      	bx	lr

0800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>:
            using dataType = uint16_t;
            constexpr static uint8_t numIds = 3;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1, 0x601 };
            constexpr static uint16_t min = static_cast<uint16_t>(0);
            constexpr static uint16_t max = static_cast<uint16_t>(4095);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint16_t value) noexcept {
 800238c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002390:	b087      	sub	sp, #28
 8002392:	af00      	add	r7, sp, #0
 8002394:	60f8      	str	r0, [r7, #12]
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	607a      	str	r2, [r7, #4]
 800239a:	807b      	strh	r3, [r7, #2]
                if (value > max) {
 800239c:	887b      	ldrh	r3, [r7, #2]
 800239e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023a2:	d302      	bcc.n	80023aa <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht+0x1e>
                    value = max;
 80023a4:	f640 73ff 	movw	r3, #4095	; 0xfff
 80023a8:	807b      	strh	r3, [r7, #2]
                }
                if (value < min) {
                    value = min;
                }
                uint16_t rawValue = (value);
 80023aa:	887b      	ldrh	r3, [r7, #2]
 80023ac:	82fb      	strh	r3, [r7, #22]
                intel |= (static_cast<uint64_t>(rawValue)) & 0xFFFull;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023b4:	8af9      	ldrh	r1, [r7, #22]
 80023b6:	2000      	movs	r0, #0
 80023b8:	468a      	mov	sl, r1
 80023ba:	4683      	mov	fp, r0
 80023bc:	f3ca 040b 	ubfx	r4, sl, #0, #12
 80023c0:	2500      	movs	r5, #0
 80023c2:	ea42 0804 	orr.w	r8, r2, r4
 80023c6:	ea43 0905 	orr.w	r9, r3, r5
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	e9c3 8900 	strd	r8, r9, [r3]
            }
 80023d0:	bf00      	nop
 80023d2:	371c      	adds	r7, #28
 80023d4:	46bd      	mov	sp, r7
 80023d6:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80023da:	4770      	bx	lr

080023dc <_ZN3can7signals13SENSOR_SDO_ID3getERKyS3_>:
            constexpr static inline uint16_t get(const uint64_t& intel, const uint64_t& motorola) noexcept {
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
                uint16_t value = static_cast<uint16_t>((intel & 0xFFFull));
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ec:	b293      	uxth	r3, r2
 80023ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023f2:	81fb      	strh	r3, [r7, #14]
                return value;
 80023f4:	89fb      	ldrh	r3, [r7, #14]
            }
 80023f6:	4618      	mov	r0, r3
 80023f8:	3714      	adds	r7, #20
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <_ZN3can7signals19SENSOR_SDO_RespCode3setERyS2_Rhh>:
        class SENSOR_SDO_RespCode {
            public:
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 1;
            constexpr static uint32_t ids[] = { 0x581 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 8002402:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002406:	b087      	sub	sp, #28
 8002408:	af00      	add	r7, sp, #0
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	60b9      	str	r1, [r7, #8]
 800240e:	607a      	str	r2, [r7, #4]
 8002410:	70fb      	strb	r3, [r7, #3]
                uint8_t rawValue = (value);
 8002412:	78fb      	ldrb	r3, [r7, #3]
 8002414:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 12) & 0xF000ull;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	e9d3 0100 	ldrd	r0, r1, [r3]
 800241c:	7dfb      	ldrb	r3, [r7, #23]
 800241e:	2200      	movs	r2, #0
 8002420:	4698      	mov	r8, r3
 8002422:	4691      	mov	r9, r2
 8002424:	f04f 0200 	mov.w	r2, #0
 8002428:	f04f 0300 	mov.w	r3, #0
 800242c:	ea4f 3309 	mov.w	r3, r9, lsl #12
 8002430:	ea43 5318 	orr.w	r3, r3, r8, lsr #20
 8002434:	ea4f 3208 	mov.w	r2, r8, lsl #12
 8002438:	b294      	uxth	r4, r2
 800243a:	2500      	movs	r5, #0
 800243c:	ea40 0a04 	orr.w	sl, r0, r4
 8002440:	ea41 0b05 	orr.w	fp, r1, r5
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	e9c3 ab00 	strd	sl, fp, [r3]
            }
 800244a:	bf00      	nop
 800244c:	371c      	adds	r7, #28
 800244e:	46bd      	mov	sp, r7
 8002450:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002454:	4770      	bx	lr
	...

08002458 <_ZN3can7signals26SENSOR_OD_IMU3_Temperature3setERyS2_Rhf>:
            using dataType = float;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static float min = static_cast<float>(-100);
            constexpr static float max = static_cast<float>(555.35);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, float value) noexcept {
 8002458:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800245c:	b088      	sub	sp, #32
 800245e:	af00      	add	r7, sp, #0
 8002460:	6178      	str	r0, [r7, #20]
 8002462:	6139      	str	r1, [r7, #16]
 8002464:	60fa      	str	r2, [r7, #12]
 8002466:	ed87 0a02 	vstr	s0, [r7, #8]
                if (value > max) {
 800246a:	edd7 7a02 	vldr	s15, [r7, #8]
 800246e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800250c <_ZN3can7signals26SENSOR_OD_IMU3_Temperature3setERyS2_Rhf+0xb4>
 8002472:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800247a:	dd01      	ble.n	8002480 <_ZN3can7signals26SENSOR_OD_IMU3_Temperature3setERyS2_Rhf+0x28>
                    value = max;
 800247c:	4b24      	ldr	r3, [pc, #144]	; (8002510 <_ZN3can7signals26SENSOR_OD_IMU3_Temperature3setERyS2_Rhf+0xb8>)
 800247e:	60bb      	str	r3, [r7, #8]
                }
                if (value < min) {
 8002480:	edd7 7a02 	vldr	s15, [r7, #8]
 8002484:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002514 <_ZN3can7signals26SENSOR_OD_IMU3_Temperature3setERyS2_Rhf+0xbc>
 8002488:	eef4 7ac7 	vcmpe.f32	s15, s14
 800248c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002490:	d501      	bpl.n	8002496 <_ZN3can7signals26SENSOR_OD_IMU3_Temperature3setERyS2_Rhf+0x3e>
                    value = min;
 8002492:	4b21      	ldr	r3, [pc, #132]	; (8002518 <_ZN3can7signals26SENSOR_OD_IMU3_Temperature3setERyS2_Rhf+0xc0>)
 8002494:	60bb      	str	r3, [r7, #8]
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 2599);
 8002496:	f640 2327 	movw	r3, #2599	; 0xa27
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	6939      	ldr	r1, [r7, #16]
 800249e:	6978      	ldr	r0, [r7, #20]
 80024a0:	f7ff ff74 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint16_t rawValue = static_cast<uint16_t>(STD_ROUND((value - (-100.0f)) / (0.01f)));
 80024a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80024a8:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800251c <_ZN3can7signals26SENSOR_OD_IMU3_Temperature3setERyS2_Rhf+0xc4>
 80024ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024b0:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8002520 <_ZN3can7signals26SENSOR_OD_IMU3_Temperature3setERyS2_Rhf+0xc8>
 80024b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80024b8:	eeb0 0a47 	vmov.f32	s0, s14
 80024bc:	f7ff fe24 	bl	8002108 <_ZSt5roundf>
 80024c0:	eef0 7a40 	vmov.f32	s15, s0
 80024c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024c8:	ee17 3a90 	vmov	r3, s15
 80024cc:	83fb      	strh	r3, [r7, #30]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFF0000ull;
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d4:	8bf9      	ldrh	r1, [r7, #30]
 80024d6:	2000      	movs	r0, #0
 80024d8:	4688      	mov	r8, r1
 80024da:	4681      	mov	r9, r0
 80024dc:	ea4f 4118 	mov.w	r1, r8, lsr #16
 80024e0:	6079      	str	r1, [r7, #4]
 80024e2:	ea4f 4108 	mov.w	r1, r8, lsl #16
 80024e6:	6039      	str	r1, [r7, #0]
 80024e8:	683c      	ldr	r4, [r7, #0]
 80024ea:	2500      	movs	r5, #0
 80024ec:	ea42 0a04 	orr.w	sl, r2, r4
 80024f0:	ea43 0b05 	orr.w	fp, r3, r5
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 4;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2204      	movs	r2, #4
 80024fe:	701a      	strb	r2, [r3, #0]
            }
 8002500:	bf00      	nop
 8002502:	3720      	adds	r7, #32
 8002504:	46bd      	mov	sp, r7
 8002506:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800250a:	bf00      	nop
 800250c:	440ad666 	.word	0x440ad666
 8002510:	440ad666 	.word	0x440ad666
 8002514:	c2c80000 	.word	0xc2c80000
 8002518:	c2c80000 	.word	0xc2c80000
 800251c:	42c80000 	.word	0x42c80000
 8002520:	3c23d70a 	.word	0x3c23d70a

08002524 <_ZN3can7signals26SENSOR_OD_IMU2_Temperature3setERyS2_Rhf>:
            using dataType = float;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static float min = static_cast<float>(-100);
            constexpr static float max = static_cast<float>(555.35);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, float value) noexcept {
 8002524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002528:	b088      	sub	sp, #32
 800252a:	af00      	add	r7, sp, #0
 800252c:	6178      	str	r0, [r7, #20]
 800252e:	6139      	str	r1, [r7, #16]
 8002530:	60fa      	str	r2, [r7, #12]
 8002532:	ed87 0a02 	vstr	s0, [r7, #8]
                if (value > max) {
 8002536:	edd7 7a02 	vldr	s15, [r7, #8]
 800253a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80025d8 <_ZN3can7signals26SENSOR_OD_IMU2_Temperature3setERyS2_Rhf+0xb4>
 800253e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002546:	dd01      	ble.n	800254c <_ZN3can7signals26SENSOR_OD_IMU2_Temperature3setERyS2_Rhf+0x28>
                    value = max;
 8002548:	4b24      	ldr	r3, [pc, #144]	; (80025dc <_ZN3can7signals26SENSOR_OD_IMU2_Temperature3setERyS2_Rhf+0xb8>)
 800254a:	60bb      	str	r3, [r7, #8]
                }
                if (value < min) {
 800254c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002550:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80025e0 <_ZN3can7signals26SENSOR_OD_IMU2_Temperature3setERyS2_Rhf+0xbc>
 8002554:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800255c:	d501      	bpl.n	8002562 <_ZN3can7signals26SENSOR_OD_IMU2_Temperature3setERyS2_Rhf+0x3e>
                    value = min;
 800255e:	4b21      	ldr	r3, [pc, #132]	; (80025e4 <_ZN3can7signals26SENSOR_OD_IMU2_Temperature3setERyS2_Rhf+0xc0>)
 8002560:	60bb      	str	r3, [r7, #8]
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 2598);
 8002562:	f640 2326 	movw	r3, #2598	; 0xa26
 8002566:	68fa      	ldr	r2, [r7, #12]
 8002568:	6939      	ldr	r1, [r7, #16]
 800256a:	6978      	ldr	r0, [r7, #20]
 800256c:	f7ff ff0e 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint16_t rawValue = static_cast<uint16_t>(STD_ROUND((value - (-100.0f)) / (0.01f)));
 8002570:	edd7 7a02 	vldr	s15, [r7, #8]
 8002574:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80025e8 <_ZN3can7signals26SENSOR_OD_IMU2_Temperature3setERyS2_Rhf+0xc4>
 8002578:	ee77 7a87 	vadd.f32	s15, s15, s14
 800257c:	eddf 6a1b 	vldr	s13, [pc, #108]	; 80025ec <_ZN3can7signals26SENSOR_OD_IMU2_Temperature3setERyS2_Rhf+0xc8>
 8002580:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002584:	eeb0 0a47 	vmov.f32	s0, s14
 8002588:	f7ff fdbe 	bl	8002108 <_ZSt5roundf>
 800258c:	eef0 7a40 	vmov.f32	s15, s0
 8002590:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002594:	ee17 3a90 	vmov	r3, s15
 8002598:	83fb      	strh	r3, [r7, #30]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFF0000ull;
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a0:	8bf9      	ldrh	r1, [r7, #30]
 80025a2:	2000      	movs	r0, #0
 80025a4:	4688      	mov	r8, r1
 80025a6:	4681      	mov	r9, r0
 80025a8:	ea4f 4118 	mov.w	r1, r8, lsr #16
 80025ac:	6079      	str	r1, [r7, #4]
 80025ae:	ea4f 4108 	mov.w	r1, r8, lsl #16
 80025b2:	6039      	str	r1, [r7, #0]
 80025b4:	683c      	ldr	r4, [r7, #0]
 80025b6:	2500      	movs	r5, #0
 80025b8:	ea42 0a04 	orr.w	sl, r2, r4
 80025bc:	ea43 0b05 	orr.w	fp, r3, r5
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 4;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2204      	movs	r2, #4
 80025ca:	701a      	strb	r2, [r3, #0]
            }
 80025cc:	bf00      	nop
 80025ce:	3720      	adds	r7, #32
 80025d0:	46bd      	mov	sp, r7
 80025d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025d6:	bf00      	nop
 80025d8:	440ad666 	.word	0x440ad666
 80025dc:	440ad666 	.word	0x440ad666
 80025e0:	c2c80000 	.word	0xc2c80000
 80025e4:	c2c80000 	.word	0xc2c80000
 80025e8:	42c80000 	.word	0x42c80000
 80025ec:	3c23d70a 	.word	0x3c23d70a

080025f0 <_ZN3can7signals26SENSOR_OD_IMU1_Temperature3setERyS2_Rhf>:
            using dataType = float;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static float min = static_cast<float>(-100);
            constexpr static float max = static_cast<float>(555.35);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, float value) noexcept {
 80025f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025f4:	b088      	sub	sp, #32
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6178      	str	r0, [r7, #20]
 80025fa:	6139      	str	r1, [r7, #16]
 80025fc:	60fa      	str	r2, [r7, #12]
 80025fe:	ed87 0a02 	vstr	s0, [r7, #8]
                if (value > max) {
 8002602:	edd7 7a02 	vldr	s15, [r7, #8]
 8002606:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80026a4 <_ZN3can7signals26SENSOR_OD_IMU1_Temperature3setERyS2_Rhf+0xb4>
 800260a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800260e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002612:	dd01      	ble.n	8002618 <_ZN3can7signals26SENSOR_OD_IMU1_Temperature3setERyS2_Rhf+0x28>
                    value = max;
 8002614:	4b24      	ldr	r3, [pc, #144]	; (80026a8 <_ZN3can7signals26SENSOR_OD_IMU1_Temperature3setERyS2_Rhf+0xb8>)
 8002616:	60bb      	str	r3, [r7, #8]
                }
                if (value < min) {
 8002618:	edd7 7a02 	vldr	s15, [r7, #8]
 800261c:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80026ac <_ZN3can7signals26SENSOR_OD_IMU1_Temperature3setERyS2_Rhf+0xbc>
 8002620:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002628:	d501      	bpl.n	800262e <_ZN3can7signals26SENSOR_OD_IMU1_Temperature3setERyS2_Rhf+0x3e>
                    value = min;
 800262a:	4b21      	ldr	r3, [pc, #132]	; (80026b0 <_ZN3can7signals26SENSOR_OD_IMU1_Temperature3setERyS2_Rhf+0xc0>)
 800262c:	60bb      	str	r3, [r7, #8]
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 2597);
 800262e:	f640 2325 	movw	r3, #2597	; 0xa25
 8002632:	68fa      	ldr	r2, [r7, #12]
 8002634:	6939      	ldr	r1, [r7, #16]
 8002636:	6978      	ldr	r0, [r7, #20]
 8002638:	f7ff fea8 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint16_t rawValue = static_cast<uint16_t>(STD_ROUND((value - (-100.0f)) / (0.01f)));
 800263c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002640:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80026b4 <_ZN3can7signals26SENSOR_OD_IMU1_Temperature3setERyS2_Rhf+0xc4>
 8002644:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002648:	eddf 6a1b 	vldr	s13, [pc, #108]	; 80026b8 <_ZN3can7signals26SENSOR_OD_IMU1_Temperature3setERyS2_Rhf+0xc8>
 800264c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002650:	eeb0 0a47 	vmov.f32	s0, s14
 8002654:	f7ff fd58 	bl	8002108 <_ZSt5roundf>
 8002658:	eef0 7a40 	vmov.f32	s15, s0
 800265c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002660:	ee17 3a90 	vmov	r3, s15
 8002664:	83fb      	strh	r3, [r7, #30]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFF0000ull;
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800266c:	8bf9      	ldrh	r1, [r7, #30]
 800266e:	2000      	movs	r0, #0
 8002670:	4688      	mov	r8, r1
 8002672:	4681      	mov	r9, r0
 8002674:	ea4f 4118 	mov.w	r1, r8, lsr #16
 8002678:	6079      	str	r1, [r7, #4]
 800267a:	ea4f 4108 	mov.w	r1, r8, lsl #16
 800267e:	6039      	str	r1, [r7, #0]
 8002680:	683c      	ldr	r4, [r7, #0]
 8002682:	2500      	movs	r5, #0
 8002684:	ea42 0a04 	orr.w	sl, r2, r4
 8002688:	ea43 0b05 	orr.w	fp, r3, r5
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 4;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2204      	movs	r2, #4
 8002696:	701a      	strb	r2, [r3, #0]
            }
 8002698:	bf00      	nop
 800269a:	3720      	adds	r7, #32
 800269c:	46bd      	mov	sp, r7
 800269e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026a2:	bf00      	nop
 80026a4:	440ad666 	.word	0x440ad666
 80026a8:	440ad666 	.word	0x440ad666
 80026ac:	c2c80000 	.word	0xc2c80000
 80026b0:	c2c80000 	.word	0xc2c80000
 80026b4:	42c80000 	.word	0x42c80000
 80026b8:	3c23d70a 	.word	0x3c23d70a

080026bc <_ZN3can7signals20SENSOR_OD_IMU_number3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 2592            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 80026bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026c0:	b086      	sub	sp, #24
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	60f8      	str	r0, [r7, #12]
 80026c6:	60b9      	str	r1, [r7, #8]
 80026c8:	607a      	str	r2, [r7, #4]
 80026ca:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 2592);
 80026cc:	f44f 6322 	mov.w	r3, #2592	; 0xa20
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	68b9      	ldr	r1, [r7, #8]
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f7ff fe59 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 80026da:	78fb      	ldrb	r3, [r7, #3]
 80026dc:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80026e4:	7dfb      	ldrb	r3, [r7, #23]
 80026e6:	2200      	movs	r2, #0
 80026e8:	4698      	mov	r8, r3
 80026ea:	4691      	mov	r9, r2
 80026ec:	f04f 0200 	mov.w	r2, #0
 80026f0:	f04f 0300 	mov.w	r3, #0
 80026f4:	ea4f 4309 	mov.w	r3, r9, lsl #16
 80026f8:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 80026fc:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8002700:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 8002704:	2500      	movs	r5, #0
 8002706:	ea40 0a04 	orr.w	sl, r0, r4
 800270a:	ea41 0b05 	orr.w	fp, r1, r5
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2203      	movs	r2, #3
 8002718:	701a      	strb	r2, [r3, #0]
            }
 800271a:	bf00      	nop
 800271c:	3718      	adds	r7, #24
 800271e:	46bd      	mov	sp, r7
 8002720:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002724 <_ZN3can7signals32SENSOR_OD_CAN2_DelayedTxMessages3setERyS2_Rhm>:
            using dataType = uint32_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static uint32_t min = static_cast<uint32_t>(0);
            constexpr static uint32_t max = static_cast<uint32_t>(16777215);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint32_t value) noexcept {
 8002724:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002728:	b088      	sub	sp, #32
 800272a:	af00      	add	r7, sp, #0
 800272c:	6178      	str	r0, [r7, #20]
 800272e:	6139      	str	r1, [r7, #16]
 8002730:	60fa      	str	r2, [r7, #12]
 8002732:	60bb      	str	r3, [r7, #8]
                if (value > max) {
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800273a:	d302      	bcc.n	8002742 <_ZN3can7signals32SENSOR_OD_CAN2_DelayedTxMessages3setERyS2_Rhm+0x1e>
                    value = max;
 800273c:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8002740:	60bb      	str	r3, [r7, #8]
                }
                if (value < min) {
                    value = min;
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1129);
 8002742:	f240 4369 	movw	r3, #1129	; 0x469
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	6939      	ldr	r1, [r7, #16]
 800274a:	6978      	ldr	r0, [r7, #20]
 800274c:	f7ff fe1e 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint32_t rawValue = (value);
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	61fb      	str	r3, [r7, #28]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFFFF0000ull;
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800275a:	69f9      	ldr	r1, [r7, #28]
 800275c:	2000      	movs	r0, #0
 800275e:	468a      	mov	sl, r1
 8002760:	4683      	mov	fp, r0
 8002762:	ea4f 491a 	mov.w	r9, sl, lsr #16
 8002766:	ea4f 480a 	mov.w	r8, sl, lsl #16
 800276a:	ea4f 4418 	mov.w	r4, r8, lsr #16
 800276e:	0424      	lsls	r4, r4, #16
 8002770:	f009 05ff 	and.w	r5, r9, #255	; 0xff
 8002774:	ea42 0104 	orr.w	r1, r2, r4
 8002778:	6039      	str	r1, [r7, #0]
 800277a:	432b      	orrs	r3, r5
 800277c:	607b      	str	r3, [r7, #4]
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002784:	e9c3 1200 	strd	r1, r2, [r3]
                dlc = 5;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2205      	movs	r2, #5
 800278c:	701a      	strb	r2, [r3, #0]
            }
 800278e:	bf00      	nop
 8002790:	3720      	adds	r7, #32
 8002792:	46bd      	mov	sp, r7
 8002794:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002798 <_ZN3can7signals26SENSOR_OD_CAN2_ErrorStatus3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1128            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 8002798:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800279c:	b086      	sub	sp, #24
 800279e:	af00      	add	r7, sp, #0
 80027a0:	60f8      	str	r0, [r7, #12]
 80027a2:	60b9      	str	r1, [r7, #8]
 80027a4:	607a      	str	r2, [r7, #4]
 80027a6:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1128);
 80027a8:	f44f 638d 	mov.w	r3, #1128	; 0x468
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	68b9      	ldr	r1, [r7, #8]
 80027b0:	68f8      	ldr	r0, [r7, #12]
 80027b2:	f7ff fdeb 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 80027b6:	78fb      	ldrb	r3, [r7, #3]
 80027b8:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027c0:	7dfb      	ldrb	r3, [r7, #23]
 80027c2:	2200      	movs	r2, #0
 80027c4:	4698      	mov	r8, r3
 80027c6:	4691      	mov	r9, r2
 80027c8:	f04f 0200 	mov.w	r2, #0
 80027cc:	f04f 0300 	mov.w	r3, #0
 80027d0:	ea4f 4309 	mov.w	r3, r9, lsl #16
 80027d4:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 80027d8:	ea4f 4208 	mov.w	r2, r8, lsl #16
 80027dc:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 80027e0:	2500      	movs	r5, #0
 80027e2:	ea40 0a04 	orr.w	sl, r0, r4
 80027e6:	ea41 0b05 	orr.w	fp, r1, r5
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2203      	movs	r2, #3
 80027f4:	701a      	strb	r2, [r3, #0]
            }
 80027f6:	bf00      	nop
 80027f8:	3718      	adds	r7, #24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002800 <_ZN3can7signals34SENSOR_OD_CAN2_DiscardedTxMessages3setERyS2_Rhm>:
            using dataType = uint32_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static uint32_t min = static_cast<uint32_t>(0);
            constexpr static uint32_t max = static_cast<uint32_t>(16777215);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint32_t value) noexcept {
 8002800:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002804:	b088      	sub	sp, #32
 8002806:	af00      	add	r7, sp, #0
 8002808:	6178      	str	r0, [r7, #20]
 800280a:	6139      	str	r1, [r7, #16]
 800280c:	60fa      	str	r2, [r7, #12]
 800280e:	60bb      	str	r3, [r7, #8]
                if (value > max) {
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002816:	d302      	bcc.n	800281e <_ZN3can7signals34SENSOR_OD_CAN2_DiscardedTxMessages3setERyS2_Rhm+0x1e>
                    value = max;
 8002818:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800281c:	60bb      	str	r3, [r7, #8]
                }
                if (value < min) {
                    value = min;
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1127);
 800281e:	f240 4367 	movw	r3, #1127	; 0x467
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	6939      	ldr	r1, [r7, #16]
 8002826:	6978      	ldr	r0, [r7, #20]
 8002828:	f7ff fdb0 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint32_t rawValue = (value);
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	61fb      	str	r3, [r7, #28]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFFFF0000ull;
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002836:	69f9      	ldr	r1, [r7, #28]
 8002838:	2000      	movs	r0, #0
 800283a:	468a      	mov	sl, r1
 800283c:	4683      	mov	fp, r0
 800283e:	ea4f 491a 	mov.w	r9, sl, lsr #16
 8002842:	ea4f 480a 	mov.w	r8, sl, lsl #16
 8002846:	ea4f 4418 	mov.w	r4, r8, lsr #16
 800284a:	0424      	lsls	r4, r4, #16
 800284c:	f009 05ff 	and.w	r5, r9, #255	; 0xff
 8002850:	ea42 0104 	orr.w	r1, r2, r4
 8002854:	6039      	str	r1, [r7, #0]
 8002856:	432b      	orrs	r3, r5
 8002858:	607b      	str	r3, [r7, #4]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002860:	e9c3 1200 	strd	r1, r2, [r3]
                dlc = 5;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2205      	movs	r2, #5
 8002868:	701a      	strb	r2, [r3, #0]
            }
 800286a:	bf00      	nop
 800286c:	3720      	adds	r7, #32
 800286e:	46bd      	mov	sp, r7
 8002870:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002874 <_ZN3can7signals21SENSOR_OD_CAN2_Status3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1126            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 8002874:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002878:	b086      	sub	sp, #24
 800287a:	af00      	add	r7, sp, #0
 800287c:	60f8      	str	r0, [r7, #12]
 800287e:	60b9      	str	r1, [r7, #8]
 8002880:	607a      	str	r2, [r7, #4]
 8002882:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1126);
 8002884:	f240 4366 	movw	r3, #1126	; 0x466
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	68b9      	ldr	r1, [r7, #8]
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f7ff fd7d 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 8002892:	78fb      	ldrb	r3, [r7, #3]
 8002894:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	e9d3 0100 	ldrd	r0, r1, [r3]
 800289c:	7dfb      	ldrb	r3, [r7, #23]
 800289e:	2200      	movs	r2, #0
 80028a0:	4698      	mov	r8, r3
 80028a2:	4691      	mov	r9, r2
 80028a4:	f04f 0200 	mov.w	r2, #0
 80028a8:	f04f 0300 	mov.w	r3, #0
 80028ac:	ea4f 4309 	mov.w	r3, r9, lsl #16
 80028b0:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 80028b4:	ea4f 4208 	mov.w	r2, r8, lsl #16
 80028b8:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 80028bc:	2500      	movs	r5, #0
 80028be:	ea40 0a04 	orr.w	sl, r0, r4
 80028c2:	ea41 0b05 	orr.w	fp, r1, r5
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2203      	movs	r2, #3
 80028d0:	701a      	strb	r2, [r3, #0]
            }
 80028d2:	bf00      	nop
 80028d4:	3718      	adds	r7, #24
 80028d6:	46bd      	mov	sp, r7
 80028d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080028dc <_ZN3can7signals23SENSOR_OD_CAN2_Baudrate3setERyS2_Rht>:
            using dataType = uint16_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static uint16_t min = static_cast<uint16_t>(125);
            constexpr static uint16_t max = static_cast<uint16_t>(1000);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint16_t value) noexcept {
 80028dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028e0:	b088      	sub	sp, #32
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6178      	str	r0, [r7, #20]
 80028e6:	6139      	str	r1, [r7, #16]
 80028e8:	60fa      	str	r2, [r7, #12]
 80028ea:	817b      	strh	r3, [r7, #10]
                if (value > max) {
 80028ec:	897b      	ldrh	r3, [r7, #10]
 80028ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028f2:	d902      	bls.n	80028fa <_ZN3can7signals23SENSOR_OD_CAN2_Baudrate3setERyS2_Rht+0x1e>
                    value = max;
 80028f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028f8:	817b      	strh	r3, [r7, #10]
                }
                if (value < min) {
 80028fa:	897b      	ldrh	r3, [r7, #10]
 80028fc:	2b7c      	cmp	r3, #124	; 0x7c
 80028fe:	d801      	bhi.n	8002904 <_ZN3can7signals23SENSOR_OD_CAN2_Baudrate3setERyS2_Rht+0x28>
                    value = min;
 8002900:	237d      	movs	r3, #125	; 0x7d
 8002902:	817b      	strh	r3, [r7, #10]
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1124);
 8002904:	f240 4364 	movw	r3, #1124	; 0x464
 8002908:	68fa      	ldr	r2, [r7, #12]
 800290a:	6939      	ldr	r1, [r7, #16]
 800290c:	6978      	ldr	r0, [r7, #20]
 800290e:	f7ff fd3d 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint16_t rawValue = (value);
 8002912:	897b      	ldrh	r3, [r7, #10]
 8002914:	83fb      	strh	r3, [r7, #30]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFF0000ull;
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800291c:	8bf9      	ldrh	r1, [r7, #30]
 800291e:	2000      	movs	r0, #0
 8002920:	4688      	mov	r8, r1
 8002922:	4681      	mov	r9, r0
 8002924:	ea4f 4118 	mov.w	r1, r8, lsr #16
 8002928:	6079      	str	r1, [r7, #4]
 800292a:	ea4f 4108 	mov.w	r1, r8, lsl #16
 800292e:	6039      	str	r1, [r7, #0]
 8002930:	683c      	ldr	r4, [r7, #0]
 8002932:	2500      	movs	r5, #0
 8002934:	ea42 0a04 	orr.w	sl, r2, r4
 8002938:	ea43 0b05 	orr.w	fp, r3, r5
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 4;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2204      	movs	r2, #4
 8002946:	701a      	strb	r2, [r3, #0]
            }
 8002948:	bf00      	nop
 800294a:	3720      	adds	r7, #32
 800294c:	46bd      	mov	sp, r7
 800294e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002952 <_ZN3can7signals23SENSOR_OD_CAN2_Baudrate3getERKyS3_>:
            constexpr static inline uint16_t get(const uint64_t& intel, const uint64_t& motorola) noexcept {
 8002952:	b580      	push	{r7, lr}
 8002954:	b084      	sub	sp, #16
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
 800295a:	6039      	str	r1, [r7, #0]
                if (SENSOR_SDO_ID::get(intel, motorola) != 1124) {
 800295c:	6839      	ldr	r1, [r7, #0]
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7ff fd3c 	bl	80023dc <_ZN3can7signals13SENSOR_SDO_ID3getERKyS3_>
 8002964:	4603      	mov	r3, r0
 8002966:	461a      	mov	r2, r3
 8002968:	f240 4364 	movw	r3, #1124	; 0x464
 800296c:	429a      	cmp	r2, r3
 800296e:	bf14      	ite	ne
 8002970:	2301      	movne	r3, #1
 8002972:	2300      	moveq	r3, #0
 8002974:	b2db      	uxtb	r3, r3
 8002976:	2b00      	cmp	r3, #0
 8002978:	d000      	beq.n	800297c <_ZN3can7signals23SENSOR_OD_CAN2_Baudrate3getERKyS3_+0x2a>
                    while(1);
 800297a:	e7fe      	b.n	800297a <_ZN3can7signals23SENSOR_OD_CAN2_Baudrate3getERKyS3_+0x28>
                }
                uint16_t value = static_cast<uint16_t>((intel & 0xFFFF0000ull) >> 16);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002982:	f04f 0200 	mov.w	r2, #0
 8002986:	f04f 0300 	mov.w	r3, #0
 800298a:	0c02      	lsrs	r2, r0, #16
 800298c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002990:	0c0b      	lsrs	r3, r1, #16
 8002992:	4613      	mov	r3, r2
 8002994:	81fb      	strh	r3, [r7, #14]
                return value;
 8002996:	89fb      	ldrh	r3, [r7, #14]
            }
 8002998:	4618      	mov	r0, r3
 800299a:	3710      	adds	r7, #16
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <_ZN3can7signals29SENSOR_OD_CAN2_autoErrorReset3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1123            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 80029a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029a4:	b086      	sub	sp, #24
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	60f8      	str	r0, [r7, #12]
 80029aa:	60b9      	str	r1, [r7, #8]
 80029ac:	607a      	str	r2, [r7, #4]
 80029ae:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1123);
 80029b0:	f240 4363 	movw	r3, #1123	; 0x463
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	68b9      	ldr	r1, [r7, #8]
 80029b8:	68f8      	ldr	r0, [r7, #12]
 80029ba:	f7ff fce7 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 80029be:	78fb      	ldrb	r3, [r7, #3]
 80029c0:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029c8:	7dfb      	ldrb	r3, [r7, #23]
 80029ca:	2200      	movs	r2, #0
 80029cc:	4698      	mov	r8, r3
 80029ce:	4691      	mov	r9, r2
 80029d0:	f04f 0200 	mov.w	r2, #0
 80029d4:	f04f 0300 	mov.w	r3, #0
 80029d8:	ea4f 4309 	mov.w	r3, r9, lsl #16
 80029dc:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 80029e0:	ea4f 4208 	mov.w	r2, r8, lsl #16
 80029e4:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 80029e8:	2500      	movs	r5, #0
 80029ea:	ea40 0a04 	orr.w	sl, r0, r4
 80029ee:	ea41 0b05 	orr.w	fp, r1, r5
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2203      	movs	r2, #3
 80029fc:	701a      	strb	r2, [r3, #0]
            }
 80029fe:	bf00      	nop
 8002a00:	3718      	adds	r7, #24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002a08 <_ZN3can7signals29SENSOR_OD_CAN2_autoErrorReset3getERKyS3_>:
            constexpr static inline uint8_t get(const uint64_t& intel, const uint64_t& motorola) noexcept {
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
                if (SENSOR_SDO_ID::get(intel, motorola) != 1123) {
 8002a12:	6839      	ldr	r1, [r7, #0]
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f7ff fce1 	bl	80023dc <_ZN3can7signals13SENSOR_SDO_ID3getERKyS3_>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	f240 4363 	movw	r3, #1123	; 0x463
 8002a22:	429a      	cmp	r2, r3
 8002a24:	bf14      	ite	ne
 8002a26:	2301      	movne	r3, #1
 8002a28:	2300      	moveq	r3, #0
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d000      	beq.n	8002a32 <_ZN3can7signals29SENSOR_OD_CAN2_autoErrorReset3getERKyS3_+0x2a>
                    while(1);
 8002a30:	e7fe      	b.n	8002a30 <_ZN3can7signals29SENSOR_OD_CAN2_autoErrorReset3getERKyS3_+0x28>
                }
                uint8_t value = static_cast<uint8_t>((intel & 0xFF0000ull) >> 16);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a38:	f04f 0200 	mov.w	r2, #0
 8002a3c:	f04f 0300 	mov.w	r3, #0
 8002a40:	0c02      	lsrs	r2, r0, #16
 8002a42:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002a46:	0c0b      	lsrs	r3, r1, #16
 8002a48:	4613      	mov	r3, r2
 8002a4a:	73fb      	strb	r3, [r7, #15]
                return value;
 8002a4c:	7bfb      	ldrb	r3, [r7, #15]
            }
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <_ZN3can7signals28SENSOR_OD_CAN2_lastErrorCode3setERyS2_Rhm>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1122            
            using dataType = uint32_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint32_t value) noexcept {
 8002a58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a5c:	b088      	sub	sp, #32
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6178      	str	r0, [r7, #20]
 8002a62:	6139      	str	r1, [r7, #16]
 8002a64:	60fa      	str	r2, [r7, #12]
 8002a66:	60bb      	str	r3, [r7, #8]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1122);
 8002a68:	f240 4362 	movw	r3, #1122	; 0x462
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	6939      	ldr	r1, [r7, #16]
 8002a70:	6978      	ldr	r0, [r7, #20]
 8002a72:	f7ff fc8b 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint32_t rawValue = (value);
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	61fb      	str	r3, [r7, #28]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFFFFFF0000ull;
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a80:	69f9      	ldr	r1, [r7, #28]
 8002a82:	2000      	movs	r0, #0
 8002a84:	468a      	mov	sl, r1
 8002a86:	4683      	mov	fp, r0
 8002a88:	ea4f 491a 	mov.w	r9, sl, lsr #16
 8002a8c:	ea4f 480a 	mov.w	r8, sl, lsl #16
 8002a90:	480c      	ldr	r0, [pc, #48]	; (8002ac4 <_ZN3can7signals28SENSOR_OD_CAN2_lastErrorCode3setERyS2_Rhm+0x6c>)
 8002a92:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002a96:	ea08 0400 	and.w	r4, r8, r0
 8002a9a:	ea09 0501 	and.w	r5, r9, r1
 8002a9e:	ea42 0104 	orr.w	r1, r2, r4
 8002aa2:	6039      	str	r1, [r7, #0]
 8002aa4:	432b      	orrs	r3, r5
 8002aa6:	607b      	str	r3, [r7, #4]
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002aae:	e9c3 1200 	strd	r1, r2, [r3]
                dlc = 6;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2206      	movs	r2, #6
 8002ab6:	701a      	strb	r2, [r3, #0]
            }
 8002ab8:	bf00      	nop
 8002aba:	3720      	adds	r7, #32
 8002abc:	46bd      	mov	sp, r7
 8002abe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ac2:	bf00      	nop
 8002ac4:	ffff0000 	.word	0xffff0000

08002ac8 <_ZN3can7signals23SENSOR_OD_CAN2_RxErrCnt3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1121            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 8002ac8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002acc:	b086      	sub	sp, #24
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	60f8      	str	r0, [r7, #12]
 8002ad2:	60b9      	str	r1, [r7, #8]
 8002ad4:	607a      	str	r2, [r7, #4]
 8002ad6:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1121);
 8002ad8:	f240 4361 	movw	r3, #1121	; 0x461
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	68b9      	ldr	r1, [r7, #8]
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f7ff fc53 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 8002ae6:	78fb      	ldrb	r3, [r7, #3]
 8002ae8:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002af0:	7dfb      	ldrb	r3, [r7, #23]
 8002af2:	2200      	movs	r2, #0
 8002af4:	4698      	mov	r8, r3
 8002af6:	4691      	mov	r9, r2
 8002af8:	f04f 0200 	mov.w	r2, #0
 8002afc:	f04f 0300 	mov.w	r3, #0
 8002b00:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8002b04:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8002b08:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8002b0c:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 8002b10:	2500      	movs	r5, #0
 8002b12:	ea40 0a04 	orr.w	sl, r0, r4
 8002b16:	ea41 0b05 	orr.w	fp, r1, r5
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2203      	movs	r2, #3
 8002b24:	701a      	strb	r2, [r3, #0]
            }
 8002b26:	bf00      	nop
 8002b28:	3718      	adds	r7, #24
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002b30 <_ZN3can7signals23SENSOR_OD_CAN2_TxErrCnt3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1120            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 8002b30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b34:	b086      	sub	sp, #24
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	60f8      	str	r0, [r7, #12]
 8002b3a:	60b9      	str	r1, [r7, #8]
 8002b3c:	607a      	str	r2, [r7, #4]
 8002b3e:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1120);
 8002b40:	f44f 638c 	mov.w	r3, #1120	; 0x460
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	68b9      	ldr	r1, [r7, #8]
 8002b48:	68f8      	ldr	r0, [r7, #12]
 8002b4a:	f7ff fc1f 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 8002b4e:	78fb      	ldrb	r3, [r7, #3]
 8002b50:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b58:	7dfb      	ldrb	r3, [r7, #23]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	4698      	mov	r8, r3
 8002b5e:	4691      	mov	r9, r2
 8002b60:	f04f 0200 	mov.w	r2, #0
 8002b64:	f04f 0300 	mov.w	r3, #0
 8002b68:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8002b6c:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8002b70:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8002b74:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 8002b78:	2500      	movs	r5, #0
 8002b7a:	ea40 0a04 	orr.w	sl, r0, r4
 8002b7e:	ea41 0b05 	orr.w	fp, r1, r5
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2203      	movs	r2, #3
 8002b8c:	701a      	strb	r2, [r3, #0]
            }
 8002b8e:	bf00      	nop
 8002b90:	3718      	adds	r7, #24
 8002b92:	46bd      	mov	sp, r7
 8002b94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002b98 <_ZN3can7signals32SENSOR_OD_CAN1_DelayedTxMessages3setERyS2_Rhm>:
            using dataType = uint32_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static uint32_t min = static_cast<uint32_t>(0);
            constexpr static uint32_t max = static_cast<uint32_t>(16777215);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint32_t value) noexcept {
 8002b98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b9c:	b088      	sub	sp, #32
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6178      	str	r0, [r7, #20]
 8002ba2:	6139      	str	r1, [r7, #16]
 8002ba4:	60fa      	str	r2, [r7, #12]
 8002ba6:	60bb      	str	r3, [r7, #8]
                if (value > max) {
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bae:	d302      	bcc.n	8002bb6 <_ZN3can7signals32SENSOR_OD_CAN1_DelayedTxMessages3setERyS2_Rhm+0x1e>
                    value = max;
 8002bb0:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8002bb4:	60bb      	str	r3, [r7, #8]
                }
                if (value < min) {
                    value = min;
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1113);
 8002bb6:	f240 4359 	movw	r3, #1113	; 0x459
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	6939      	ldr	r1, [r7, #16]
 8002bbe:	6978      	ldr	r0, [r7, #20]
 8002bc0:	f7ff fbe4 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint32_t rawValue = (value);
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	61fb      	str	r3, [r7, #28]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFFFF0000ull;
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bce:	69f9      	ldr	r1, [r7, #28]
 8002bd0:	2000      	movs	r0, #0
 8002bd2:	468a      	mov	sl, r1
 8002bd4:	4683      	mov	fp, r0
 8002bd6:	ea4f 491a 	mov.w	r9, sl, lsr #16
 8002bda:	ea4f 480a 	mov.w	r8, sl, lsl #16
 8002bde:	ea4f 4418 	mov.w	r4, r8, lsr #16
 8002be2:	0424      	lsls	r4, r4, #16
 8002be4:	f009 05ff 	and.w	r5, r9, #255	; 0xff
 8002be8:	ea42 0104 	orr.w	r1, r2, r4
 8002bec:	6039      	str	r1, [r7, #0]
 8002bee:	432b      	orrs	r3, r5
 8002bf0:	607b      	str	r3, [r7, #4]
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002bf8:	e9c3 1200 	strd	r1, r2, [r3]
                dlc = 5;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2205      	movs	r2, #5
 8002c00:	701a      	strb	r2, [r3, #0]
            }
 8002c02:	bf00      	nop
 8002c04:	3720      	adds	r7, #32
 8002c06:	46bd      	mov	sp, r7
 8002c08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002c0c <_ZN3can7signals26SENSOR_OD_CAN1_ErrorStatus3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1112            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 8002c0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c10:	b086      	sub	sp, #24
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	60f8      	str	r0, [r7, #12]
 8002c16:	60b9      	str	r1, [r7, #8]
 8002c18:	607a      	str	r2, [r7, #4]
 8002c1a:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1112);
 8002c1c:	f44f 638b 	mov.w	r3, #1112	; 0x458
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	68b9      	ldr	r1, [r7, #8]
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	f7ff fbb1 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 8002c2a:	78fb      	ldrb	r3, [r7, #3]
 8002c2c:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c34:	7dfb      	ldrb	r3, [r7, #23]
 8002c36:	2200      	movs	r2, #0
 8002c38:	4698      	mov	r8, r3
 8002c3a:	4691      	mov	r9, r2
 8002c3c:	f04f 0200 	mov.w	r2, #0
 8002c40:	f04f 0300 	mov.w	r3, #0
 8002c44:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8002c48:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8002c4c:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8002c50:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 8002c54:	2500      	movs	r5, #0
 8002c56:	ea40 0a04 	orr.w	sl, r0, r4
 8002c5a:	ea41 0b05 	orr.w	fp, r1, r5
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2203      	movs	r2, #3
 8002c68:	701a      	strb	r2, [r3, #0]
            }
 8002c6a:	bf00      	nop
 8002c6c:	3718      	adds	r7, #24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002c74 <_ZN3can7signals34SENSOR_OD_CAN1_DiscardedTxMessages3setERyS2_Rhm>:
            using dataType = uint32_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static uint32_t min = static_cast<uint32_t>(0);
            constexpr static uint32_t max = static_cast<uint32_t>(16777215);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint32_t value) noexcept {
 8002c74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c78:	b088      	sub	sp, #32
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6178      	str	r0, [r7, #20]
 8002c7e:	6139      	str	r1, [r7, #16]
 8002c80:	60fa      	str	r2, [r7, #12]
 8002c82:	60bb      	str	r3, [r7, #8]
                if (value > max) {
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c8a:	d302      	bcc.n	8002c92 <_ZN3can7signals34SENSOR_OD_CAN1_DiscardedTxMessages3setERyS2_Rhm+0x1e>
                    value = max;
 8002c8c:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8002c90:	60bb      	str	r3, [r7, #8]
                }
                if (value < min) {
                    value = min;
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1111);
 8002c92:	f240 4357 	movw	r3, #1111	; 0x457
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	6939      	ldr	r1, [r7, #16]
 8002c9a:	6978      	ldr	r0, [r7, #20]
 8002c9c:	f7ff fb76 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint32_t rawValue = (value);
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	61fb      	str	r3, [r7, #28]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFFFF0000ull;
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002caa:	69f9      	ldr	r1, [r7, #28]
 8002cac:	2000      	movs	r0, #0
 8002cae:	468a      	mov	sl, r1
 8002cb0:	4683      	mov	fp, r0
 8002cb2:	ea4f 491a 	mov.w	r9, sl, lsr #16
 8002cb6:	ea4f 480a 	mov.w	r8, sl, lsl #16
 8002cba:	ea4f 4418 	mov.w	r4, r8, lsr #16
 8002cbe:	0424      	lsls	r4, r4, #16
 8002cc0:	f009 05ff 	and.w	r5, r9, #255	; 0xff
 8002cc4:	ea42 0104 	orr.w	r1, r2, r4
 8002cc8:	6039      	str	r1, [r7, #0]
 8002cca:	432b      	orrs	r3, r5
 8002ccc:	607b      	str	r3, [r7, #4]
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002cd4:	e9c3 1200 	strd	r1, r2, [r3]
                dlc = 5;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2205      	movs	r2, #5
 8002cdc:	701a      	strb	r2, [r3, #0]
            }
 8002cde:	bf00      	nop
 8002ce0:	3720      	adds	r7, #32
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002ce8 <_ZN3can7signals21SENSOR_OD_CAN1_Status3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1110            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 8002ce8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cec:	b086      	sub	sp, #24
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	60f8      	str	r0, [r7, #12]
 8002cf2:	60b9      	str	r1, [r7, #8]
 8002cf4:	607a      	str	r2, [r7, #4]
 8002cf6:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1110);
 8002cf8:	f240 4356 	movw	r3, #1110	; 0x456
 8002cfc:	687a      	ldr	r2, [r7, #4]
 8002cfe:	68b9      	ldr	r1, [r7, #8]
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f7ff fb43 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 8002d06:	78fb      	ldrb	r3, [r7, #3]
 8002d08:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d10:	7dfb      	ldrb	r3, [r7, #23]
 8002d12:	2200      	movs	r2, #0
 8002d14:	4698      	mov	r8, r3
 8002d16:	4691      	mov	r9, r2
 8002d18:	f04f 0200 	mov.w	r2, #0
 8002d1c:	f04f 0300 	mov.w	r3, #0
 8002d20:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8002d24:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8002d28:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8002d2c:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 8002d30:	2500      	movs	r5, #0
 8002d32:	ea40 0a04 	orr.w	sl, r0, r4
 8002d36:	ea41 0b05 	orr.w	fp, r1, r5
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2203      	movs	r2, #3
 8002d44:	701a      	strb	r2, [r3, #0]
            }
 8002d46:	bf00      	nop
 8002d48:	3718      	adds	r7, #24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002d50 <_ZN3can7signals23SENSOR_OD_CAN1_Baudrate3setERyS2_Rht>:
            using dataType = uint16_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static uint16_t min = static_cast<uint16_t>(125);
            constexpr static uint16_t max = static_cast<uint16_t>(1000);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint16_t value) noexcept {
 8002d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d54:	b088      	sub	sp, #32
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6178      	str	r0, [r7, #20]
 8002d5a:	6139      	str	r1, [r7, #16]
 8002d5c:	60fa      	str	r2, [r7, #12]
 8002d5e:	817b      	strh	r3, [r7, #10]
                if (value > max) {
 8002d60:	897b      	ldrh	r3, [r7, #10]
 8002d62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d66:	d902      	bls.n	8002d6e <_ZN3can7signals23SENSOR_OD_CAN1_Baudrate3setERyS2_Rht+0x1e>
                    value = max;
 8002d68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d6c:	817b      	strh	r3, [r7, #10]
                }
                if (value < min) {
 8002d6e:	897b      	ldrh	r3, [r7, #10]
 8002d70:	2b7c      	cmp	r3, #124	; 0x7c
 8002d72:	d801      	bhi.n	8002d78 <_ZN3can7signals23SENSOR_OD_CAN1_Baudrate3setERyS2_Rht+0x28>
                    value = min;
 8002d74:	237d      	movs	r3, #125	; 0x7d
 8002d76:	817b      	strh	r3, [r7, #10]
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1108);
 8002d78:	f240 4354 	movw	r3, #1108	; 0x454
 8002d7c:	68fa      	ldr	r2, [r7, #12]
 8002d7e:	6939      	ldr	r1, [r7, #16]
 8002d80:	6978      	ldr	r0, [r7, #20]
 8002d82:	f7ff fb03 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint16_t rawValue = (value);
 8002d86:	897b      	ldrh	r3, [r7, #10]
 8002d88:	83fb      	strh	r3, [r7, #30]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFF0000ull;
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d90:	8bf9      	ldrh	r1, [r7, #30]
 8002d92:	2000      	movs	r0, #0
 8002d94:	4688      	mov	r8, r1
 8002d96:	4681      	mov	r9, r0
 8002d98:	ea4f 4118 	mov.w	r1, r8, lsr #16
 8002d9c:	6079      	str	r1, [r7, #4]
 8002d9e:	ea4f 4108 	mov.w	r1, r8, lsl #16
 8002da2:	6039      	str	r1, [r7, #0]
 8002da4:	683c      	ldr	r4, [r7, #0]
 8002da6:	2500      	movs	r5, #0
 8002da8:	ea42 0a04 	orr.w	sl, r2, r4
 8002dac:	ea43 0b05 	orr.w	fp, r3, r5
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 4;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2204      	movs	r2, #4
 8002dba:	701a      	strb	r2, [r3, #0]
            }
 8002dbc:	bf00      	nop
 8002dbe:	3720      	adds	r7, #32
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002dc6 <_ZN3can7signals23SENSOR_OD_CAN1_Baudrate3getERKyS3_>:
            constexpr static inline uint16_t get(const uint64_t& intel, const uint64_t& motorola) noexcept {
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b084      	sub	sp, #16
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
 8002dce:	6039      	str	r1, [r7, #0]
                if (SENSOR_SDO_ID::get(intel, motorola) != 1108) {
 8002dd0:	6839      	ldr	r1, [r7, #0]
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f7ff fb02 	bl	80023dc <_ZN3can7signals13SENSOR_SDO_ID3getERKyS3_>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	461a      	mov	r2, r3
 8002ddc:	f240 4354 	movw	r3, #1108	; 0x454
 8002de0:	429a      	cmp	r2, r3
 8002de2:	bf14      	ite	ne
 8002de4:	2301      	movne	r3, #1
 8002de6:	2300      	moveq	r3, #0
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d000      	beq.n	8002df0 <_ZN3can7signals23SENSOR_OD_CAN1_Baudrate3getERKyS3_+0x2a>
                    while(1);
 8002dee:	e7fe      	b.n	8002dee <_ZN3can7signals23SENSOR_OD_CAN1_Baudrate3getERKyS3_+0x28>
                }
                uint16_t value = static_cast<uint16_t>((intel & 0xFFFF0000ull) >> 16);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002df6:	f04f 0200 	mov.w	r2, #0
 8002dfa:	f04f 0300 	mov.w	r3, #0
 8002dfe:	0c02      	lsrs	r2, r0, #16
 8002e00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002e04:	0c0b      	lsrs	r3, r1, #16
 8002e06:	4613      	mov	r3, r2
 8002e08:	81fb      	strh	r3, [r7, #14]
                return value;
 8002e0a:	89fb      	ldrh	r3, [r7, #14]
            }
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3710      	adds	r7, #16
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <_ZN3can7signals29SENSOR_OD_CAN1_autoErrorReset3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1107            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 8002e14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e18:	b086      	sub	sp, #24
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	60f8      	str	r0, [r7, #12]
 8002e1e:	60b9      	str	r1, [r7, #8]
 8002e20:	607a      	str	r2, [r7, #4]
 8002e22:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1107);
 8002e24:	f240 4353 	movw	r3, #1107	; 0x453
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	68b9      	ldr	r1, [r7, #8]
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f7ff faad 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 8002e32:	78fb      	ldrb	r3, [r7, #3]
 8002e34:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e3c:	7dfb      	ldrb	r3, [r7, #23]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	4698      	mov	r8, r3
 8002e42:	4691      	mov	r9, r2
 8002e44:	f04f 0200 	mov.w	r2, #0
 8002e48:	f04f 0300 	mov.w	r3, #0
 8002e4c:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8002e50:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8002e54:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8002e58:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 8002e5c:	2500      	movs	r5, #0
 8002e5e:	ea40 0a04 	orr.w	sl, r0, r4
 8002e62:	ea41 0b05 	orr.w	fp, r1, r5
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2203      	movs	r2, #3
 8002e70:	701a      	strb	r2, [r3, #0]
            }
 8002e72:	bf00      	nop
 8002e74:	3718      	adds	r7, #24
 8002e76:	46bd      	mov	sp, r7
 8002e78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002e7c <_ZN3can7signals29SENSOR_OD_CAN1_autoErrorReset3getERKyS3_>:
            constexpr static inline uint8_t get(const uint64_t& intel, const uint64_t& motorola) noexcept {
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
                if (SENSOR_SDO_ID::get(intel, motorola) != 1107) {
 8002e86:	6839      	ldr	r1, [r7, #0]
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f7ff faa7 	bl	80023dc <_ZN3can7signals13SENSOR_SDO_ID3getERKyS3_>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	461a      	mov	r2, r3
 8002e92:	f240 4353 	movw	r3, #1107	; 0x453
 8002e96:	429a      	cmp	r2, r3
 8002e98:	bf14      	ite	ne
 8002e9a:	2301      	movne	r3, #1
 8002e9c:	2300      	moveq	r3, #0
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d000      	beq.n	8002ea6 <_ZN3can7signals29SENSOR_OD_CAN1_autoErrorReset3getERKyS3_+0x2a>
                    while(1);
 8002ea4:	e7fe      	b.n	8002ea4 <_ZN3can7signals29SENSOR_OD_CAN1_autoErrorReset3getERKyS3_+0x28>
                }
                uint8_t value = static_cast<uint8_t>((intel & 0xFF0000ull) >> 16);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002eac:	f04f 0200 	mov.w	r2, #0
 8002eb0:	f04f 0300 	mov.w	r3, #0
 8002eb4:	0c02      	lsrs	r2, r0, #16
 8002eb6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002eba:	0c0b      	lsrs	r3, r1, #16
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	73fb      	strb	r3, [r7, #15]
                return value;
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
            }
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <_ZN3can7signals28SENSOR_OD_CAN1_lastErrorCode3setERyS2_Rhm>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1106            
            using dataType = uint32_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint32_t value) noexcept {
 8002ecc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ed0:	b088      	sub	sp, #32
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6178      	str	r0, [r7, #20]
 8002ed6:	6139      	str	r1, [r7, #16]
 8002ed8:	60fa      	str	r2, [r7, #12]
 8002eda:	60bb      	str	r3, [r7, #8]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1106);
 8002edc:	f240 4352 	movw	r3, #1106	; 0x452
 8002ee0:	68fa      	ldr	r2, [r7, #12]
 8002ee2:	6939      	ldr	r1, [r7, #16]
 8002ee4:	6978      	ldr	r0, [r7, #20]
 8002ee6:	f7ff fa51 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint32_t rawValue = (value);
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	61fb      	str	r3, [r7, #28]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFFFFFF0000ull;
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ef4:	69f9      	ldr	r1, [r7, #28]
 8002ef6:	2000      	movs	r0, #0
 8002ef8:	468a      	mov	sl, r1
 8002efa:	4683      	mov	fp, r0
 8002efc:	ea4f 491a 	mov.w	r9, sl, lsr #16
 8002f00:	ea4f 480a 	mov.w	r8, sl, lsl #16
 8002f04:	480c      	ldr	r0, [pc, #48]	; (8002f38 <_ZN3can7signals28SENSOR_OD_CAN1_lastErrorCode3setERyS2_Rhm+0x6c>)
 8002f06:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002f0a:	ea08 0400 	and.w	r4, r8, r0
 8002f0e:	ea09 0501 	and.w	r5, r9, r1
 8002f12:	ea42 0104 	orr.w	r1, r2, r4
 8002f16:	6039      	str	r1, [r7, #0]
 8002f18:	432b      	orrs	r3, r5
 8002f1a:	607b      	str	r3, [r7, #4]
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002f22:	e9c3 1200 	strd	r1, r2, [r3]
                dlc = 6;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2206      	movs	r2, #6
 8002f2a:	701a      	strb	r2, [r3, #0]
            }
 8002f2c:	bf00      	nop
 8002f2e:	3720      	adds	r7, #32
 8002f30:	46bd      	mov	sp, r7
 8002f32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f36:	bf00      	nop
 8002f38:	ffff0000 	.word	0xffff0000

08002f3c <_ZN3can7signals23SENSOR_OD_CAN1_RxErrCnt3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1105            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 8002f3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f40:	b086      	sub	sp, #24
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	60f8      	str	r0, [r7, #12]
 8002f46:	60b9      	str	r1, [r7, #8]
 8002f48:	607a      	str	r2, [r7, #4]
 8002f4a:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1105);
 8002f4c:	f240 4351 	movw	r3, #1105	; 0x451
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	68b9      	ldr	r1, [r7, #8]
 8002f54:	68f8      	ldr	r0, [r7, #12]
 8002f56:	f7ff fa19 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 8002f5a:	78fb      	ldrb	r3, [r7, #3]
 8002f5c:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f64:	7dfb      	ldrb	r3, [r7, #23]
 8002f66:	2200      	movs	r2, #0
 8002f68:	4698      	mov	r8, r3
 8002f6a:	4691      	mov	r9, r2
 8002f6c:	f04f 0200 	mov.w	r2, #0
 8002f70:	f04f 0300 	mov.w	r3, #0
 8002f74:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8002f78:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8002f7c:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8002f80:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 8002f84:	2500      	movs	r5, #0
 8002f86:	ea40 0a04 	orr.w	sl, r0, r4
 8002f8a:	ea41 0b05 	orr.w	fp, r1, r5
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2203      	movs	r2, #3
 8002f98:	701a      	strb	r2, [r3, #0]
            }
 8002f9a:	bf00      	nop
 8002f9c:	3718      	adds	r7, #24
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002fa4 <_ZN3can7signals23SENSOR_OD_CAN1_TxErrCnt3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1104            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 8002fa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fa8:	b086      	sub	sp, #24
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	60f8      	str	r0, [r7, #12]
 8002fae:	60b9      	str	r1, [r7, #8]
 8002fb0:	607a      	str	r2, [r7, #4]
 8002fb2:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1104);
 8002fb4:	f44f 638a 	mov.w	r3, #1104	; 0x450
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	68b9      	ldr	r1, [r7, #8]
 8002fbc:	68f8      	ldr	r0, [r7, #12]
 8002fbe:	f7ff f9e5 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 8002fc2:	78fb      	ldrb	r3, [r7, #3]
 8002fc4:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002fcc:	7dfb      	ldrb	r3, [r7, #23]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	4698      	mov	r8, r3
 8002fd2:	4691      	mov	r9, r2
 8002fd4:	f04f 0200 	mov.w	r2, #0
 8002fd8:	f04f 0300 	mov.w	r3, #0
 8002fdc:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8002fe0:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8002fe4:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8002fe8:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 8002fec:	2500      	movs	r5, #0
 8002fee:	ea40 0a04 	orr.w	sl, r0, r4
 8002ff2:	ea41 0b05 	orr.w	fp, r1, r5
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2203      	movs	r2, #3
 8003000:	701a      	strb	r2, [r3, #0]
            }
 8003002:	bf00      	nop
 8003004:	3718      	adds	r7, #24
 8003006:	46bd      	mov	sp, r7
 8003008:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800300c <_ZN3can7signals19SENSOR_OD_BuildTime3setERyS2_Rhm>:
            using dataType = uint32_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static uint32_t min = static_cast<uint32_t>(0);
            constexpr static uint32_t max = static_cast<uint32_t>(16777215);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint32_t value) noexcept {
 800300c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003010:	b088      	sub	sp, #32
 8003012:	af00      	add	r7, sp, #0
 8003014:	6178      	str	r0, [r7, #20]
 8003016:	6139      	str	r1, [r7, #16]
 8003018:	60fa      	str	r2, [r7, #12]
 800301a:	60bb      	str	r3, [r7, #8]
                if (value > max) {
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003022:	d302      	bcc.n	800302a <_ZN3can7signals19SENSOR_OD_BuildTime3setERyS2_Rhm+0x1e>
                    value = max;
 8003024:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8003028:	60bb      	str	r3, [r7, #8]
                }
                if (value < min) {
                    value = min;
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1073);
 800302a:	f240 4331 	movw	r3, #1073	; 0x431
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	6939      	ldr	r1, [r7, #16]
 8003032:	6978      	ldr	r0, [r7, #20]
 8003034:	f7ff f9aa 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint32_t rawValue = (value);
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	61fb      	str	r3, [r7, #28]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFFFF0000ull;
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003042:	69f9      	ldr	r1, [r7, #28]
 8003044:	2000      	movs	r0, #0
 8003046:	468a      	mov	sl, r1
 8003048:	4683      	mov	fp, r0
 800304a:	ea4f 491a 	mov.w	r9, sl, lsr #16
 800304e:	ea4f 480a 	mov.w	r8, sl, lsl #16
 8003052:	ea4f 4418 	mov.w	r4, r8, lsr #16
 8003056:	0424      	lsls	r4, r4, #16
 8003058:	f009 05ff 	and.w	r5, r9, #255	; 0xff
 800305c:	ea42 0104 	orr.w	r1, r2, r4
 8003060:	6039      	str	r1, [r7, #0]
 8003062:	432b      	orrs	r3, r5
 8003064:	607b      	str	r3, [r7, #4]
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	e9d7 1200 	ldrd	r1, r2, [r7]
 800306c:	e9c3 1200 	strd	r1, r2, [r3]
                dlc = 5;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2205      	movs	r2, #5
 8003074:	701a      	strb	r2, [r3, #0]
            }
 8003076:	bf00      	nop
 8003078:	3720      	adds	r7, #32
 800307a:	46bd      	mov	sp, r7
 800307c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003080 <_ZN3can7signals19SENSOR_OD_BuildDate3setERyS2_Rhm>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1072            
            using dataType = uint32_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint32_t value) noexcept {
 8003080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003084:	b088      	sub	sp, #32
 8003086:	af00      	add	r7, sp, #0
 8003088:	6178      	str	r0, [r7, #20]
 800308a:	6139      	str	r1, [r7, #16]
 800308c:	60fa      	str	r2, [r7, #12]
 800308e:	60bb      	str	r3, [r7, #8]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1072);
 8003090:	f44f 6386 	mov.w	r3, #1072	; 0x430
 8003094:	68fa      	ldr	r2, [r7, #12]
 8003096:	6939      	ldr	r1, [r7, #16]
 8003098:	6978      	ldr	r0, [r7, #20]
 800309a:	f7ff f977 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint32_t rawValue = (value);
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	61fb      	str	r3, [r7, #28]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFFFFFF0000ull;
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a8:	69f9      	ldr	r1, [r7, #28]
 80030aa:	2000      	movs	r0, #0
 80030ac:	468a      	mov	sl, r1
 80030ae:	4683      	mov	fp, r0
 80030b0:	ea4f 491a 	mov.w	r9, sl, lsr #16
 80030b4:	ea4f 480a 	mov.w	r8, sl, lsl #16
 80030b8:	480c      	ldr	r0, [pc, #48]	; (80030ec <_ZN3can7signals19SENSOR_OD_BuildDate3setERyS2_Rhm+0x6c>)
 80030ba:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80030be:	ea08 0400 	and.w	r4, r8, r0
 80030c2:	ea09 0501 	and.w	r5, r9, r1
 80030c6:	ea42 0104 	orr.w	r1, r2, r4
 80030ca:	6039      	str	r1, [r7, #0]
 80030cc:	432b      	orrs	r3, r5
 80030ce:	607b      	str	r3, [r7, #4]
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80030d6:	e9c3 1200 	strd	r1, r2, [r3]
                dlc = 6;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2206      	movs	r2, #6
 80030de:	701a      	strb	r2, [r3, #0]
            }
 80030e0:	bf00      	nop
 80030e2:	3720      	adds	r7, #32
 80030e4:	46bd      	mov	sp, r7
 80030e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030ea:	bf00      	nop
 80030ec:	ffff0000 	.word	0xffff0000

080030f0 <_ZN3can7signals18SENSOR_OD_ChipUID23setERyS2_Rhy>:
            using dataType = uint64_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static uint64_t min = static_cast<uint64_t>(0);
            constexpr static uint64_t max = static_cast<uint64_t>(281474976710655);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint64_t value) noexcept {
 80030f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80030f4:	b086      	sub	sp, #24
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	60f8      	str	r0, [r7, #12]
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	607a      	str	r2, [r7, #4]
                if (value > max) {
 80030fe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003102:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003106:	d305      	bcc.n	8003114 <_ZN3can7signals18SENSOR_OD_ChipUID23setERyS2_Rhy+0x24>
                    value = max;
 8003108:	f04f 32ff 	mov.w	r2, #4294967295
 800310c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003110:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
                }
                if (value < min) {
                    value = min;
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1057);
 8003114:	f240 4321 	movw	r3, #1057	; 0x421
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	68b9      	ldr	r1, [r7, #8]
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f7ff f935 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint64_t rawValue = (value);
 8003122:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003126:	e9c7 2304 	strd	r2, r3, [r7, #16]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFFFFFFFFFF0000ull;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003130:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003134:	f04f 0200 	mov.w	r2, #0
 8003138:	f04f 0300 	mov.w	r3, #0
 800313c:	040b      	lsls	r3, r1, #16
 800313e:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 8003142:	0402      	lsls	r2, r0, #16
 8003144:	ea48 0402 	orr.w	r4, r8, r2
 8003148:	ea49 0503 	orr.w	r5, r9, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	e9c3 4500 	strd	r4, r5, [r3]
                dlc = 8;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2208      	movs	r2, #8
 8003156:	701a      	strb	r2, [r3, #0]
            }
 8003158:	bf00      	nop
 800315a:	3718      	adds	r7, #24
 800315c:	46bd      	mov	sp, r7
 800315e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08003162 <_ZN3can7signals18SENSOR_OD_ChipUID13setERyS2_Rhy>:
            using dataType = uint64_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static uint64_t min = static_cast<uint64_t>(0);
            constexpr static uint64_t max = static_cast<uint64_t>(281474976710655);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint64_t value) noexcept {
 8003162:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003166:	b086      	sub	sp, #24
 8003168:	af00      	add	r7, sp, #0
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	607a      	str	r2, [r7, #4]
                if (value > max) {
 8003170:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003178:	d305      	bcc.n	8003186 <_ZN3can7signals18SENSOR_OD_ChipUID13setERyS2_Rhy+0x24>
                    value = max;
 800317a:	f04f 32ff 	mov.w	r2, #4294967295
 800317e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003182:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
                }
                if (value < min) {
                    value = min;
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1056);
 8003186:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	68b9      	ldr	r1, [r7, #8]
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f7ff f8fc 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint64_t rawValue = (value);
 8003194:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003198:	e9c7 2304 	strd	r2, r3, [r7, #16]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFFFFFFFFFF0000ull;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80031a2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80031a6:	f04f 0200 	mov.w	r2, #0
 80031aa:	f04f 0300 	mov.w	r3, #0
 80031ae:	040b      	lsls	r3, r1, #16
 80031b0:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 80031b4:	0402      	lsls	r2, r0, #16
 80031b6:	ea48 0402 	orr.w	r4, r8, r2
 80031ba:	ea49 0503 	orr.w	r5, r9, r3
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	e9c3 4500 	strd	r4, r5, [r3]
                dlc = 8;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2208      	movs	r2, #8
 80031c8:	701a      	strb	r2, [r3, #0]
            }
 80031ca:	bf00      	nop
 80031cc:	3718      	adds	r7, #24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080031d4 <_ZN3can7signals16SENSOR_OD_SdcOut3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1046            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 80031d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031d8:	b086      	sub	sp, #24
 80031da:	af00      	add	r7, sp, #0
 80031dc:	60f8      	str	r0, [r7, #12]
 80031de:	60b9      	str	r1, [r7, #8]
 80031e0:	607a      	str	r2, [r7, #4]
 80031e2:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1046);
 80031e4:	f240 4316 	movw	r3, #1046	; 0x416
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	68b9      	ldr	r1, [r7, #8]
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	f7ff f8cd 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 80031f2:	78fb      	ldrb	r3, [r7, #3]
 80031f4:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031fc:	7dfb      	ldrb	r3, [r7, #23]
 80031fe:	2200      	movs	r2, #0
 8003200:	4698      	mov	r8, r3
 8003202:	4691      	mov	r9, r2
 8003204:	f04f 0200 	mov.w	r2, #0
 8003208:	f04f 0300 	mov.w	r3, #0
 800320c:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8003210:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8003214:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8003218:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 800321c:	2500      	movs	r5, #0
 800321e:	ea40 0a04 	orr.w	sl, r0, r4
 8003222:	ea41 0b05 	orr.w	fp, r1, r5
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2203      	movs	r2, #3
 8003230:	701a      	strb	r2, [r3, #0]
            }
 8003232:	bf00      	nop
 8003234:	3718      	adds	r7, #24
 8003236:	46bd      	mov	sp, r7
 8003238:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800323c <_ZN3can7signals15SENSOR_OD_SdcIn3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1045            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 800323c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003240:	b086      	sub	sp, #24
 8003242:	af00      	add	r7, sp, #0
 8003244:	60f8      	str	r0, [r7, #12]
 8003246:	60b9      	str	r1, [r7, #8]
 8003248:	607a      	str	r2, [r7, #4]
 800324a:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1045);
 800324c:	f240 4315 	movw	r3, #1045	; 0x415
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	68b9      	ldr	r1, [r7, #8]
 8003254:	68f8      	ldr	r0, [r7, #12]
 8003256:	f7ff f899 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 800325a:	78fb      	ldrb	r3, [r7, #3]
 800325c:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003264:	7dfb      	ldrb	r3, [r7, #23]
 8003266:	2200      	movs	r2, #0
 8003268:	4698      	mov	r8, r3
 800326a:	4691      	mov	r9, r2
 800326c:	f04f 0200 	mov.w	r2, #0
 8003270:	f04f 0300 	mov.w	r3, #0
 8003274:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8003278:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 800327c:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8003280:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 8003284:	2500      	movs	r5, #0
 8003286:	ea40 0a04 	orr.w	sl, r0, r4
 800328a:	ea41 0b05 	orr.w	fp, r1, r5
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2203      	movs	r2, #3
 8003298:	701a      	strb	r2, [r3, #0]
            }
 800329a:	bf00      	nop
 800329c:	3718      	adds	r7, #24
 800329e:	46bd      	mov	sp, r7
 80032a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080032a4 <_ZN3can7signals17SENSOR_OD_runtime3setERyS2_Rhm>:
            using dataType = uint32_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static uint32_t min = static_cast<uint32_t>(0);
            constexpr static uint32_t max = static_cast<uint32_t>(16777215);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint32_t value) noexcept {
 80032a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032a8:	b088      	sub	sp, #32
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6178      	str	r0, [r7, #20]
 80032ae:	6139      	str	r1, [r7, #16]
 80032b0:	60fa      	str	r2, [r7, #12]
 80032b2:	60bb      	str	r3, [r7, #8]
                if (value > max) {
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032ba:	d302      	bcc.n	80032c2 <_ZN3can7signals17SENSOR_OD_runtime3setERyS2_Rhm+0x1e>
                    value = max;
 80032bc:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80032c0:	60bb      	str	r3, [r7, #8]
                }
                if (value < min) {
                    value = min;
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1044);
 80032c2:	f240 4314 	movw	r3, #1044	; 0x414
 80032c6:	68fa      	ldr	r2, [r7, #12]
 80032c8:	6939      	ldr	r1, [r7, #16]
 80032ca:	6978      	ldr	r0, [r7, #20]
 80032cc:	f7ff f85e 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint32_t rawValue = (value);
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	61fb      	str	r3, [r7, #28]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFFFF0000ull;
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032da:	69f9      	ldr	r1, [r7, #28]
 80032dc:	2000      	movs	r0, #0
 80032de:	468a      	mov	sl, r1
 80032e0:	4683      	mov	fp, r0
 80032e2:	ea4f 491a 	mov.w	r9, sl, lsr #16
 80032e6:	ea4f 480a 	mov.w	r8, sl, lsl #16
 80032ea:	ea4f 4418 	mov.w	r4, r8, lsr #16
 80032ee:	0424      	lsls	r4, r4, #16
 80032f0:	f009 05ff 	and.w	r5, r9, #255	; 0xff
 80032f4:	ea42 0104 	orr.w	r1, r2, r4
 80032f8:	6039      	str	r1, [r7, #0]
 80032fa:	432b      	orrs	r3, r5
 80032fc:	607b      	str	r3, [r7, #4]
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003304:	e9c3 1200 	strd	r1, r2, [r3]
                dlc = 5;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2205      	movs	r2, #5
 800330c:	701a      	strb	r2, [r3, #0]
            }
 800330e:	bf00      	nop
 8003310:	3720      	adds	r7, #32
 8003312:	46bd      	mov	sp, r7
 8003314:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003318 <_ZN3can7signals22SENSOR_OD_InputVoltage3setERyS2_Rhf>:
            using dataType = float;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static float min = static_cast<float>(0);
            constexpr static float max = static_cast<float>(65.535);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, float value) noexcept {
 8003318:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800331c:	b088      	sub	sp, #32
 800331e:	af00      	add	r7, sp, #0
 8003320:	6178      	str	r0, [r7, #20]
 8003322:	6139      	str	r1, [r7, #16]
 8003324:	60fa      	str	r2, [r7, #12]
 8003326:	ed87 0a02 	vstr	s0, [r7, #8]
                if (value > max) {
 800332a:	edd7 7a02 	vldr	s15, [r7, #8]
 800332e:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80033c0 <_ZN3can7signals22SENSOR_OD_InputVoltage3setERyS2_Rhf+0xa8>
 8003332:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333a:	dd01      	ble.n	8003340 <_ZN3can7signals22SENSOR_OD_InputVoltage3setERyS2_Rhf+0x28>
                    value = max;
 800333c:	4b21      	ldr	r3, [pc, #132]	; (80033c4 <_ZN3can7signals22SENSOR_OD_InputVoltage3setERyS2_Rhf+0xac>)
 800333e:	60bb      	str	r3, [r7, #8]
                }
                if (value < min) {
 8003340:	edd7 7a02 	vldr	s15, [r7, #8]
 8003344:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800334c:	d502      	bpl.n	8003354 <_ZN3can7signals22SENSOR_OD_InputVoltage3setERyS2_Rhf+0x3c>
                    value = min;
 800334e:	f04f 0300 	mov.w	r3, #0
 8003352:	60bb      	str	r3, [r7, #8]
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1043);
 8003354:	f240 4313 	movw	r3, #1043	; 0x413
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	6939      	ldr	r1, [r7, #16]
 800335c:	6978      	ldr	r0, [r7, #20]
 800335e:	f7ff f815 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint16_t rawValue = static_cast<uint16_t>(STD_ROUND((value) / (0.001f)));
 8003362:	edd7 7a02 	vldr	s15, [r7, #8]
 8003366:	eddf 6a18 	vldr	s13, [pc, #96]	; 80033c8 <_ZN3can7signals22SENSOR_OD_InputVoltage3setERyS2_Rhf+0xb0>
 800336a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800336e:	eeb0 0a47 	vmov.f32	s0, s14
 8003372:	f7fe fec9 	bl	8002108 <_ZSt5roundf>
 8003376:	eef0 7a40 	vmov.f32	s15, s0
 800337a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800337e:	ee17 3a90 	vmov	r3, s15
 8003382:	83fb      	strh	r3, [r7, #30]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFF0000ull;
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800338a:	8bf9      	ldrh	r1, [r7, #30]
 800338c:	2000      	movs	r0, #0
 800338e:	4688      	mov	r8, r1
 8003390:	4681      	mov	r9, r0
 8003392:	ea4f 4118 	mov.w	r1, r8, lsr #16
 8003396:	6079      	str	r1, [r7, #4]
 8003398:	ea4f 4108 	mov.w	r1, r8, lsl #16
 800339c:	6039      	str	r1, [r7, #0]
 800339e:	683c      	ldr	r4, [r7, #0]
 80033a0:	2500      	movs	r5, #0
 80033a2:	ea42 0a04 	orr.w	sl, r2, r4
 80033a6:	ea43 0b05 	orr.w	fp, r3, r5
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 4;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2204      	movs	r2, #4
 80033b4:	701a      	strb	r2, [r3, #0]
            }
 80033b6:	bf00      	nop
 80033b8:	3720      	adds	r7, #32
 80033ba:	46bd      	mov	sp, r7
 80033bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033c0:	428311ec 	.word	0x428311ec
 80033c4:	428311ec 	.word	0x428311ec
 80033c8:	3a83126f 	.word	0x3a83126f

080033cc <_ZN3can7signals19SENSOR_OD_BoardTemp3setERyS2_Rhf>:
            using dataType = float;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static float min = static_cast<float>(-30);
            constexpr static float max = static_cast<float>(625.35);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, float value) noexcept {
 80033cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033d0:	b088      	sub	sp, #32
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6178      	str	r0, [r7, #20]
 80033d6:	6139      	str	r1, [r7, #16]
 80033d8:	60fa      	str	r2, [r7, #12]
 80033da:	ed87 0a02 	vstr	s0, [r7, #8]
                if (value > max) {
 80033de:	edd7 7a02 	vldr	s15, [r7, #8]
 80033e2:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8003480 <_ZN3can7signals19SENSOR_OD_BoardTemp3setERyS2_Rhf+0xb4>
 80033e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ee:	dd01      	ble.n	80033f4 <_ZN3can7signals19SENSOR_OD_BoardTemp3setERyS2_Rhf+0x28>
                    value = max;
 80033f0:	4b24      	ldr	r3, [pc, #144]	; (8003484 <_ZN3can7signals19SENSOR_OD_BoardTemp3setERyS2_Rhf+0xb8>)
 80033f2:	60bb      	str	r3, [r7, #8]
                }
                if (value < min) {
 80033f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80033f8:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 80033fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003404:	d501      	bpl.n	800340a <_ZN3can7signals19SENSOR_OD_BoardTemp3setERyS2_Rhf+0x3e>
                    value = min;
 8003406:	4b20      	ldr	r3, [pc, #128]	; (8003488 <_ZN3can7signals19SENSOR_OD_BoardTemp3setERyS2_Rhf+0xbc>)
 8003408:	60bb      	str	r3, [r7, #8]
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1042);
 800340a:	f240 4312 	movw	r3, #1042	; 0x412
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	6939      	ldr	r1, [r7, #16]
 8003412:	6978      	ldr	r0, [r7, #20]
 8003414:	f7fe ffba 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint16_t rawValue = static_cast<uint16_t>(STD_ROUND((value - (-30.0f)) / (0.01f)));
 8003418:	edd7 7a02 	vldr	s15, [r7, #8]
 800341c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003420:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003424:	eddf 6a19 	vldr	s13, [pc, #100]	; 800348c <_ZN3can7signals19SENSOR_OD_BoardTemp3setERyS2_Rhf+0xc0>
 8003428:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800342c:	eeb0 0a47 	vmov.f32	s0, s14
 8003430:	f7fe fe6a 	bl	8002108 <_ZSt5roundf>
 8003434:	eef0 7a40 	vmov.f32	s15, s0
 8003438:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800343c:	ee17 3a90 	vmov	r3, s15
 8003440:	83fb      	strh	r3, [r7, #30]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFF0000ull;
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003448:	8bf9      	ldrh	r1, [r7, #30]
 800344a:	2000      	movs	r0, #0
 800344c:	4688      	mov	r8, r1
 800344e:	4681      	mov	r9, r0
 8003450:	ea4f 4118 	mov.w	r1, r8, lsr #16
 8003454:	6079      	str	r1, [r7, #4]
 8003456:	ea4f 4108 	mov.w	r1, r8, lsl #16
 800345a:	6039      	str	r1, [r7, #0]
 800345c:	683c      	ldr	r4, [r7, #0]
 800345e:	2500      	movs	r5, #0
 8003460:	ea42 0a04 	orr.w	sl, r2, r4
 8003464:	ea43 0b05 	orr.w	fp, r3, r5
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 4;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2204      	movs	r2, #4
 8003472:	701a      	strb	r2, [r3, #0]
            }
 8003474:	bf00      	nop
 8003476:	3720      	adds	r7, #32
 8003478:	46bd      	mov	sp, r7
 800347a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800347e:	bf00      	nop
 8003480:	441c5666 	.word	0x441c5666
 8003484:	441c5666 	.word	0x441c5666
 8003488:	c1f00000 	.word	0xc1f00000
 800348c:	3c23d70a 	.word	0x3c23d70a

08003490 <_ZN3can7signals17SENSOR_OD_MemFree3setERyS2_Rhm>:
            using dataType = uint32_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static uint32_t min = static_cast<uint32_t>(0);
            constexpr static uint32_t max = static_cast<uint32_t>(262140);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint32_t value) noexcept {
 8003490:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003494:	b088      	sub	sp, #32
 8003496:	af00      	add	r7, sp, #0
 8003498:	6178      	str	r0, [r7, #20]
 800349a:	6139      	str	r1, [r7, #16]
 800349c:	60fa      	str	r2, [r7, #12]
 800349e:	60bb      	str	r3, [r7, #8]
                if (value > max) {
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	4a16      	ldr	r2, [pc, #88]	; (80034fc <_ZN3can7signals17SENSOR_OD_MemFree3setERyS2_Rhm+0x6c>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d901      	bls.n	80034ac <_ZN3can7signals17SENSOR_OD_MemFree3setERyS2_Rhm+0x1c>
                    value = max;
 80034a8:	4b14      	ldr	r3, [pc, #80]	; (80034fc <_ZN3can7signals17SENSOR_OD_MemFree3setERyS2_Rhm+0x6c>)
 80034aa:	60bb      	str	r3, [r7, #8]
                }
                if (value < min) {
                    value = min;
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1041);
 80034ac:	f240 4311 	movw	r3, #1041	; 0x411
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	6939      	ldr	r1, [r7, #16]
 80034b4:	6978      	ldr	r0, [r7, #20]
 80034b6:	f7fe ff69 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint32_t rawValue = static_cast<uint32_t>((value) / (4));
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	089b      	lsrs	r3, r3, #2
 80034be:	61fb      	str	r3, [r7, #28]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFF0000ull;
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c6:	69f9      	ldr	r1, [r7, #28]
 80034c8:	2000      	movs	r0, #0
 80034ca:	4688      	mov	r8, r1
 80034cc:	4681      	mov	r9, r0
 80034ce:	ea4f 4118 	mov.w	r1, r8, lsr #16
 80034d2:	6079      	str	r1, [r7, #4]
 80034d4:	ea4f 4108 	mov.w	r1, r8, lsl #16
 80034d8:	6039      	str	r1, [r7, #0]
 80034da:	683c      	ldr	r4, [r7, #0]
 80034dc:	2500      	movs	r5, #0
 80034de:	ea42 0a04 	orr.w	sl, r2, r4
 80034e2:	ea43 0b05 	orr.w	fp, r3, r5
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 4;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2204      	movs	r2, #4
 80034f0:	701a      	strb	r2, [r3, #0]
            }
 80034f2:	bf00      	nop
 80034f4:	3720      	adds	r7, #32
 80034f6:	46bd      	mov	sp, r7
 80034f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034fc:	0003fffc 	.word	0x0003fffc

08003500 <_ZN3can7signals18SENSOR_OD_CpuUsage3setERyS2_Rhf>:
            using dataType = float;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static float min = static_cast<float>(0);
            constexpr static float max = static_cast<float>(100);
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, float value) noexcept {
 8003500:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003504:	b088      	sub	sp, #32
 8003506:	af00      	add	r7, sp, #0
 8003508:	6178      	str	r0, [r7, #20]
 800350a:	6139      	str	r1, [r7, #16]
 800350c:	60fa      	str	r2, [r7, #12]
 800350e:	ed87 0a02 	vstr	s0, [r7, #8]
                if (value > max) {
 8003512:	edd7 7a02 	vldr	s15, [r7, #8]
 8003516:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80035b4 <_ZN3can7signals18SENSOR_OD_CpuUsage3setERyS2_Rhf+0xb4>
 800351a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800351e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003522:	dd01      	ble.n	8003528 <_ZN3can7signals18SENSOR_OD_CpuUsage3setERyS2_Rhf+0x28>
                    value = max;
 8003524:	4b24      	ldr	r3, [pc, #144]	; (80035b8 <_ZN3can7signals18SENSOR_OD_CpuUsage3setERyS2_Rhf+0xb8>)
 8003526:	60bb      	str	r3, [r7, #8]
                }
                if (value < min) {
 8003528:	edd7 7a02 	vldr	s15, [r7, #8]
 800352c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003530:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003534:	d502      	bpl.n	800353c <_ZN3can7signals18SENSOR_OD_CpuUsage3setERyS2_Rhf+0x3c>
                    value = min;
 8003536:	f04f 0300 	mov.w	r3, #0
 800353a:	60bb      	str	r3, [r7, #8]
                }
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1040);
 800353c:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8003540:	68fa      	ldr	r2, [r7, #12]
 8003542:	6939      	ldr	r1, [r7, #16]
 8003544:	6978      	ldr	r0, [r7, #20]
 8003546:	f7fe ff21 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = static_cast<uint8_t>(STD_ROUND((value) / (0.5f)));
 800354a:	edd7 7a02 	vldr	s15, [r7, #8]
 800354e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8003552:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003556:	eeb0 0a47 	vmov.f32	s0, s14
 800355a:	f7fe fdd5 	bl	8002108 <_ZSt5roundf>
 800355e:	eef0 7a40 	vmov.f32	s15, s0
 8003562:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003566:	edc7 7a01 	vstr	s15, [r7, #4]
 800356a:	793b      	ldrb	r3, [r7, #4]
 800356c:	77fb      	strb	r3, [r7, #31]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003574:	7ffb      	ldrb	r3, [r7, #31]
 8003576:	2200      	movs	r2, #0
 8003578:	4698      	mov	r8, r3
 800357a:	4691      	mov	r9, r2
 800357c:	f04f 0200 	mov.w	r2, #0
 8003580:	f04f 0300 	mov.w	r3, #0
 8003584:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8003588:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 800358c:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8003590:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 8003594:	2500      	movs	r5, #0
 8003596:	ea40 0a04 	orr.w	sl, r0, r4
 800359a:	ea41 0b05 	orr.w	fp, r1, r5
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2203      	movs	r2, #3
 80035a8:	701a      	strb	r2, [r3, #0]
            }
 80035aa:	bf00      	nop
 80035ac:	3720      	adds	r7, #32
 80035ae:	46bd      	mov	sp, r7
 80035b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035b4:	42c80000 	.word	0x42c80000
 80035b8:	42c80000 	.word	0x42c80000

080035bc <_ZN3can7signals29SENSOR_OD_OdEntrySendInterval3setERyS2_Rht>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 33            
            using dataType = uint16_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint16_t value) noexcept {
 80035bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035c0:	b088      	sub	sp, #32
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6178      	str	r0, [r7, #20]
 80035c6:	6139      	str	r1, [r7, #16]
 80035c8:	60fa      	str	r2, [r7, #12]
 80035ca:	817b      	strh	r3, [r7, #10]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 33);
 80035cc:	2321      	movs	r3, #33	; 0x21
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	6939      	ldr	r1, [r7, #16]
 80035d2:	6978      	ldr	r0, [r7, #20]
 80035d4:	f7fe feda 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint16_t rawValue = (value);
 80035d8:	897b      	ldrh	r3, [r7, #10]
 80035da:	83fb      	strh	r3, [r7, #30]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFF0000ull;
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e2:	8bf9      	ldrh	r1, [r7, #30]
 80035e4:	2000      	movs	r0, #0
 80035e6:	4688      	mov	r8, r1
 80035e8:	4681      	mov	r9, r0
 80035ea:	ea4f 4118 	mov.w	r1, r8, lsr #16
 80035ee:	6079      	str	r1, [r7, #4]
 80035f0:	ea4f 4108 	mov.w	r1, r8, lsl #16
 80035f4:	6039      	str	r1, [r7, #0]
 80035f6:	683c      	ldr	r4, [r7, #0]
 80035f8:	2500      	movs	r5, #0
 80035fa:	ea42 0a04 	orr.w	sl, r2, r4
 80035fe:	ea43 0b05 	orr.w	fp, r3, r5
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 4;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2204      	movs	r2, #4
 800360c:	701a      	strb	r2, [r3, #0]
            }
 800360e:	bf00      	nop
 8003610:	3720      	adds	r7, #32
 8003612:	46bd      	mov	sp, r7
 8003614:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003618 <_ZN3can7signals29SENSOR_OD_OdEntrySendInterval3getERKyS3_>:
            constexpr static inline uint16_t get(const uint64_t& intel, const uint64_t& motorola) noexcept {
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
                if (SENSOR_SDO_ID::get(intel, motorola) != 33) {
 8003622:	6839      	ldr	r1, [r7, #0]
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f7fe fed9 	bl	80023dc <_ZN3can7signals13SENSOR_SDO_ID3getERKyS3_>
 800362a:	4603      	mov	r3, r0
 800362c:	2b21      	cmp	r3, #33	; 0x21
 800362e:	bf14      	ite	ne
 8003630:	2301      	movne	r3, #1
 8003632:	2300      	moveq	r3, #0
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d000      	beq.n	800363c <_ZN3can7signals29SENSOR_OD_OdEntrySendInterval3getERKyS3_+0x24>
                    while(1);
 800363a:	e7fe      	b.n	800363a <_ZN3can7signals29SENSOR_OD_OdEntrySendInterval3getERKyS3_+0x22>
                }
                uint16_t value = static_cast<uint16_t>((intel & 0xFFFF0000ull) >> 16);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003642:	f04f 0200 	mov.w	r2, #0
 8003646:	f04f 0300 	mov.w	r3, #0
 800364a:	0c02      	lsrs	r2, r0, #16
 800364c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003650:	0c0b      	lsrs	r3, r1, #16
 8003652:	4613      	mov	r3, r2
 8003654:	81fb      	strh	r3, [r7, #14]
                return value;
 8003656:	89fb      	ldrh	r3, [r7, #14]
            }
 8003658:	4618      	mov	r0, r3
 800365a:	3710      	adds	r7, #16
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}

08003660 <_ZN3can7signals24SENSOR_OD_SendOdOnBootup3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 32            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 8003660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003664:	b086      	sub	sp, #24
 8003666:	af00      	add	r7, sp, #0
 8003668:	60f8      	str	r0, [r7, #12]
 800366a:	60b9      	str	r1, [r7, #8]
 800366c:	607a      	str	r2, [r7, #4]
 800366e:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 32);
 8003670:	2320      	movs	r3, #32
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	68b9      	ldr	r1, [r7, #8]
 8003676:	68f8      	ldr	r0, [r7, #12]
 8003678:	f7fe fe88 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 800367c:	78fb      	ldrb	r3, [r7, #3]
 800367e:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003686:	7dfb      	ldrb	r3, [r7, #23]
 8003688:	2200      	movs	r2, #0
 800368a:	4698      	mov	r8, r3
 800368c:	4691      	mov	r9, r2
 800368e:	f04f 0200 	mov.w	r2, #0
 8003692:	f04f 0300 	mov.w	r3, #0
 8003696:	ea4f 4309 	mov.w	r3, r9, lsl #16
 800369a:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 800369e:	ea4f 4208 	mov.w	r2, r8, lsl #16
 80036a2:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 80036a6:	2500      	movs	r5, #0
 80036a8:	ea40 0a04 	orr.w	sl, r0, r4
 80036ac:	ea41 0b05 	orr.w	fp, r1, r5
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2203      	movs	r2, #3
 80036ba:	701a      	strb	r2, [r3, #0]
            }
 80036bc:	bf00      	nop
 80036be:	3718      	adds	r7, #24
 80036c0:	46bd      	mov	sp, r7
 80036c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080036c6 <_ZN3can7signals24SENSOR_OD_SendOdOnBootup3getERKyS3_>:
            constexpr static inline uint8_t get(const uint64_t& intel, const uint64_t& motorola) noexcept {
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b084      	sub	sp, #16
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
 80036ce:	6039      	str	r1, [r7, #0]
                if (SENSOR_SDO_ID::get(intel, motorola) != 32) {
 80036d0:	6839      	ldr	r1, [r7, #0]
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f7fe fe82 	bl	80023dc <_ZN3can7signals13SENSOR_SDO_ID3getERKyS3_>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b20      	cmp	r3, #32
 80036dc:	bf14      	ite	ne
 80036de:	2301      	movne	r3, #1
 80036e0:	2300      	moveq	r3, #0
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d000      	beq.n	80036ea <_ZN3can7signals24SENSOR_OD_SendOdOnBootup3getERKyS3_+0x24>
                    while(1);
 80036e8:	e7fe      	b.n	80036e8 <_ZN3can7signals24SENSOR_OD_SendOdOnBootup3getERKyS3_+0x22>
                }
                uint8_t value = static_cast<uint8_t>((intel & 0xFF0000ull) >> 16);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036f0:	f04f 0200 	mov.w	r2, #0
 80036f4:	f04f 0300 	mov.w	r3, #0
 80036f8:	0c02      	lsrs	r2, r0, #16
 80036fa:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80036fe:	0c0b      	lsrs	r3, r1, #16
 8003700:	4613      	mov	r3, r2
 8003702:	73fb      	strb	r3, [r7, #15]
                return value;
 8003704:	7bfb      	ldrb	r3, [r7, #15]
            }
 8003706:	4618      	mov	r0, r3
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <_ZN3can7signals27SENSOR_OD_HeartbeatInterval3setERyS2_Rht>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 16            
            using dataType = uint16_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint16_t value) noexcept {
 800370e:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003712:	b088      	sub	sp, #32
 8003714:	af00      	add	r7, sp, #0
 8003716:	6178      	str	r0, [r7, #20]
 8003718:	6139      	str	r1, [r7, #16]
 800371a:	60fa      	str	r2, [r7, #12]
 800371c:	817b      	strh	r3, [r7, #10]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 16);
 800371e:	2310      	movs	r3, #16
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	6939      	ldr	r1, [r7, #16]
 8003724:	6978      	ldr	r0, [r7, #20]
 8003726:	f7fe fe31 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint16_t rawValue = (value);
 800372a:	897b      	ldrh	r3, [r7, #10]
 800372c:	83fb      	strh	r3, [r7, #30]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFF0000ull;
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003734:	8bf9      	ldrh	r1, [r7, #30]
 8003736:	2000      	movs	r0, #0
 8003738:	4688      	mov	r8, r1
 800373a:	4681      	mov	r9, r0
 800373c:	ea4f 4118 	mov.w	r1, r8, lsr #16
 8003740:	6079      	str	r1, [r7, #4]
 8003742:	ea4f 4108 	mov.w	r1, r8, lsl #16
 8003746:	6039      	str	r1, [r7, #0]
 8003748:	683c      	ldr	r4, [r7, #0]
 800374a:	2500      	movs	r5, #0
 800374c:	ea42 0a04 	orr.w	sl, r2, r4
 8003750:	ea43 0b05 	orr.w	fp, r3, r5
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 4;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2204      	movs	r2, #4
 800375e:	701a      	strb	r2, [r3, #0]
            }
 8003760:	bf00      	nop
 8003762:	3720      	adds	r7, #32
 8003764:	46bd      	mov	sp, r7
 8003766:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800376a <_ZN3can7signals27SENSOR_OD_HeartbeatInterval3getERKyS3_>:
            constexpr static inline uint16_t get(const uint64_t& intel, const uint64_t& motorola) noexcept {
 800376a:	b580      	push	{r7, lr}
 800376c:	b084      	sub	sp, #16
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
 8003772:	6039      	str	r1, [r7, #0]
                if (SENSOR_SDO_ID::get(intel, motorola) != 16) {
 8003774:	6839      	ldr	r1, [r7, #0]
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f7fe fe30 	bl	80023dc <_ZN3can7signals13SENSOR_SDO_ID3getERKyS3_>
 800377c:	4603      	mov	r3, r0
 800377e:	2b10      	cmp	r3, #16
 8003780:	bf14      	ite	ne
 8003782:	2301      	movne	r3, #1
 8003784:	2300      	moveq	r3, #0
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	d000      	beq.n	800378e <_ZN3can7signals27SENSOR_OD_HeartbeatInterval3getERKyS3_+0x24>
                    while(1);
 800378c:	e7fe      	b.n	800378c <_ZN3can7signals27SENSOR_OD_HeartbeatInterval3getERKyS3_+0x22>
                }
                uint16_t value = static_cast<uint16_t>((intel & 0xFFFF0000ull) >> 16);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003794:	f04f 0200 	mov.w	r2, #0
 8003798:	f04f 0300 	mov.w	r3, #0
 800379c:	0c02      	lsrs	r2, r0, #16
 800379e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80037a2:	0c0b      	lsrs	r3, r1, #16
 80037a4:	4613      	mov	r3, r2
 80037a6:	81fb      	strh	r3, [r7, #14]
                return value;
 80037a8:	89fb      	ldrh	r3, [r7, #14]
            }
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <_ZN3can7signals20SENSOR_OD_DbcVersion3setERyS2_Rht>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 5            
            using dataType = uint16_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint16_t value) noexcept {
 80037b2:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037b6:	b088      	sub	sp, #32
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6178      	str	r0, [r7, #20]
 80037bc:	6139      	str	r1, [r7, #16]
 80037be:	60fa      	str	r2, [r7, #12]
 80037c0:	817b      	strh	r3, [r7, #10]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 5);
 80037c2:	2305      	movs	r3, #5
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	6939      	ldr	r1, [r7, #16]
 80037c8:	6978      	ldr	r0, [r7, #20]
 80037ca:	f7fe fddf 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint16_t rawValue = (value);
 80037ce:	897b      	ldrh	r3, [r7, #10]
 80037d0:	83fb      	strh	r3, [r7, #30]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFF0000ull;
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d8:	8bf9      	ldrh	r1, [r7, #30]
 80037da:	2000      	movs	r0, #0
 80037dc:	4688      	mov	r8, r1
 80037de:	4681      	mov	r9, r0
 80037e0:	ea4f 4118 	mov.w	r1, r8, lsr #16
 80037e4:	6079      	str	r1, [r7, #4]
 80037e6:	ea4f 4108 	mov.w	r1, r8, lsl #16
 80037ea:	6039      	str	r1, [r7, #0]
 80037ec:	683c      	ldr	r4, [r7, #0]
 80037ee:	2500      	movs	r5, #0
 80037f0:	ea42 0a04 	orr.w	sl, r2, r4
 80037f4:	ea43 0b05 	orr.w	fp, r3, r5
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 4;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2204      	movs	r2, #4
 8003802:	701a      	strb	r2, [r3, #0]
            }
 8003804:	bf00      	nop
 8003806:	3720      	adds	r7, #32
 8003808:	46bd      	mov	sp, r7
 800380a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800380e <_ZN3can7signals22SENSOR_OD_StackVersion3setERyS2_Rht>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 4            
            using dataType = uint16_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint16_t value) noexcept {
 800380e:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003812:	b088      	sub	sp, #32
 8003814:	af00      	add	r7, sp, #0
 8003816:	6178      	str	r0, [r7, #20]
 8003818:	6139      	str	r1, [r7, #16]
 800381a:	60fa      	str	r2, [r7, #12]
 800381c:	817b      	strh	r3, [r7, #10]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 4);
 800381e:	2304      	movs	r3, #4
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	6939      	ldr	r1, [r7, #16]
 8003824:	6978      	ldr	r0, [r7, #20]
 8003826:	f7fe fdb1 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint16_t rawValue = (value);
 800382a:	897b      	ldrh	r3, [r7, #10]
 800382c:	83fb      	strh	r3, [r7, #30]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFF0000ull;
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003834:	8bf9      	ldrh	r1, [r7, #30]
 8003836:	2000      	movs	r0, #0
 8003838:	4688      	mov	r8, r1
 800383a:	4681      	mov	r9, r0
 800383c:	ea4f 4118 	mov.w	r1, r8, lsr #16
 8003840:	6079      	str	r1, [r7, #4]
 8003842:	ea4f 4108 	mov.w	r1, r8, lsl #16
 8003846:	6039      	str	r1, [r7, #0]
 8003848:	683c      	ldr	r4, [r7, #0]
 800384a:	2500      	movs	r5, #0
 800384c:	ea42 0a04 	orr.w	sl, r2, r4
 8003850:	ea43 0b05 	orr.w	fp, r3, r5
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 4;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2204      	movs	r2, #4
 800385e:	701a      	strb	r2, [r3, #0]
            }
 8003860:	bf00      	nop
 8003862:	3720      	adds	r7, #32
 8003864:	46bd      	mov	sp, r7
 8003866:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800386a <_ZN3can7signals25SENSOR_OD_ProtocolVersion3setERyS2_Rht>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 3            
            using dataType = uint16_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint16_t value) noexcept {
 800386a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800386e:	b088      	sub	sp, #32
 8003870:	af00      	add	r7, sp, #0
 8003872:	6178      	str	r0, [r7, #20]
 8003874:	6139      	str	r1, [r7, #16]
 8003876:	60fa      	str	r2, [r7, #12]
 8003878:	817b      	strh	r3, [r7, #10]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 3);
 800387a:	2303      	movs	r3, #3
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	6939      	ldr	r1, [r7, #16]
 8003880:	6978      	ldr	r0, [r7, #20]
 8003882:	f7fe fd83 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint16_t rawValue = (value);
 8003886:	897b      	ldrh	r3, [r7, #10]
 8003888:	83fb      	strh	r3, [r7, #30]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFFFF0000ull;
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003890:	8bf9      	ldrh	r1, [r7, #30]
 8003892:	2000      	movs	r0, #0
 8003894:	4688      	mov	r8, r1
 8003896:	4681      	mov	r9, r0
 8003898:	ea4f 4118 	mov.w	r1, r8, lsr #16
 800389c:	6079      	str	r1, [r7, #4]
 800389e:	ea4f 4108 	mov.w	r1, r8, lsl #16
 80038a2:	6039      	str	r1, [r7, #0]
 80038a4:	683c      	ldr	r4, [r7, #0]
 80038a6:	2500      	movs	r5, #0
 80038a8:	ea42 0a04 	orr.w	sl, r2, r4
 80038ac:	ea43 0b05 	orr.w	fp, r3, r5
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 4;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2204      	movs	r2, #4
 80038ba:	701a      	strb	r2, [r3, #0]
            }
 80038bc:	bf00      	nop
 80038be:	3720      	adds	r7, #32
 80038c0:	46bd      	mov	sp, r7
 80038c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080038c6 <_ZN3can7signals20SENSOR_OD_NodeStatus3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 2            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 80038c6:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038ca:	b086      	sub	sp, #24
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	60b9      	str	r1, [r7, #8]
 80038d2:	607a      	str	r2, [r7, #4]
 80038d4:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 2);
 80038d6:	2302      	movs	r3, #2
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	68b9      	ldr	r1, [r7, #8]
 80038dc:	68f8      	ldr	r0, [r7, #12]
 80038de:	f7fe fd55 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 80038e2:	78fb      	ldrb	r3, [r7, #3]
 80038e4:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80038ec:	7dfb      	ldrb	r3, [r7, #23]
 80038ee:	2200      	movs	r2, #0
 80038f0:	4698      	mov	r8, r3
 80038f2:	4691      	mov	r9, r2
 80038f4:	f04f 0200 	mov.w	r2, #0
 80038f8:	f04f 0300 	mov.w	r3, #0
 80038fc:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8003900:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8003904:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8003908:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 800390c:	2500      	movs	r5, #0
 800390e:	ea40 0a04 	orr.w	sl, r0, r4
 8003912:	ea41 0b05 	orr.w	fp, r1, r5
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2203      	movs	r2, #3
 8003920:	701a      	strb	r2, [r3, #0]
            }
 8003922:	bf00      	nop
 8003924:	3718      	adds	r7, #24
 8003926:	46bd      	mov	sp, r7
 8003928:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800392c <_ZN3can7signals16SENSOR_OD_NodeID3setERyS2_Rhh>:
            public:
            // This signal is multiplexed by SENSOR_SDO_ID == 1            
            using dataType = uint8_t;
            constexpr static uint8_t numIds = 2;
            constexpr static uint32_t ids[] = { 0x581, 0x5C1 };
            constexpr static inline void set(uint64_t& intel, uint64_t& motorola, uint8_t& dlc, uint8_t value) noexcept {
 800392c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003930:	b086      	sub	sp, #24
 8003932:	af00      	add	r7, sp, #0
 8003934:	60f8      	str	r0, [r7, #12]
 8003936:	60b9      	str	r1, [r7, #8]
 8003938:	607a      	str	r2, [r7, #4]
 800393a:	70fb      	strb	r3, [r7, #3]
                SENSOR_SDO_ID::set(intel, motorola, dlc, 1);
 800393c:	2301      	movs	r3, #1
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	68b9      	ldr	r1, [r7, #8]
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f7fe fd22 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
                uint8_t rawValue = (value);
 8003948:	78fb      	ldrb	r3, [r7, #3]
 800394a:	75fb      	strb	r3, [r7, #23]
                intel |= (static_cast<uint64_t>(rawValue) << 16) & 0xFF0000ull;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003952:	7dfb      	ldrb	r3, [r7, #23]
 8003954:	2200      	movs	r2, #0
 8003956:	4698      	mov	r8, r3
 8003958:	4691      	mov	r9, r2
 800395a:	f04f 0200 	mov.w	r2, #0
 800395e:	f04f 0300 	mov.w	r3, #0
 8003962:	ea4f 4309 	mov.w	r3, r9, lsl #16
 8003966:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 800396a:	ea4f 4208 	mov.w	r2, r8, lsl #16
 800396e:	f402 047f 	and.w	r4, r2, #16711680	; 0xff0000
 8003972:	2500      	movs	r5, #0
 8003974:	ea40 0a04 	orr.w	sl, r0, r4
 8003978:	ea41 0b05 	orr.w	fp, r1, r5
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	e9c3 ab00 	strd	sl, fp, [r3]
                dlc = 3;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2203      	movs	r2, #3
 8003986:	701a      	strb	r2, [r3, #0]
            }
 8003988:	bf00      	nop
 800398a:	3718      	adds	r7, #24
 800398c:	46bd      	mov	sp, r7
 800398e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003992 <_ZN3can7MessageINS_8messages19SENSOR_SDO_Req_DownEEC1ERK19CAN_RxHeaderTypeDefPKh>:
        constexpr Message(const CAN_RxHeaderTypeDef& rxHeader, const uint8_t rxBuf[8]) noexcept : MessageBase{MESSAGE_T::id, MESSAGE_T::dlc, MESSAGE_T::isExtendedId, rxBuf} {
 8003992:	b580      	push	{r7, lr}
 8003994:	b086      	sub	sp, #24
 8003996:	af02      	add	r7, sp, #8
 8003998:	60f8      	str	r0, [r7, #12]
 800399a:	60b9      	str	r1, [r7, #8]
 800399c:	607a      	str	r2, [r7, #4]
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	9300      	str	r3, [sp, #0]
 80039a4:	2300      	movs	r3, #0
 80039a6:	2202      	movs	r2, #2
 80039a8:	f240 6101 	movw	r1, #1537	; 0x601
 80039ac:	f7fe fbbc 	bl	8002128 <_ZN3can11MessageBaseC1EmhbPKh>
                if (rxHeader.StdId != MESSAGE_T::id) {
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	681b      	ldr	r3, [r3, #0]
            if(MESSAGE_T::isExtendedId) {
 80039b4:	f240 6201 	movw	r2, #1537	; 0x601
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d000      	beq.n	80039be <_ZN3can7MessageINS_8messages19SENSOR_SDO_Req_DownEEC1ERK19CAN_RxHeaderTypeDefPKh+0x2c>
                    while(1);
 80039bc:	e7fe      	b.n	80039bc <_ZN3can7MessageINS_8messages19SENSOR_SDO_Req_DownEEC1ERK19CAN_RxHeaderTypeDefPKh+0x2a>
        };
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	4618      	mov	r0, r3
 80039c2:	3710      	adds	r7, #16
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <_ZN3can7MessageINS_8messages19SENSOR_SDO_Req_DownEEC1ERK9RxMessage>:
        constexpr Message(const RxMessage& rxMsg) noexcept : Message{rxMsg.rxHeader, rxMsg.rxBuf} {}
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
 80039d2:	6839      	ldr	r1, [r7, #0]
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	331c      	adds	r3, #28
 80039d8:	461a      	mov	r2, r3
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f7ff ffd9 	bl	8003992 <_ZN3can7MessageINS_8messages19SENSOR_SDO_Req_DownEEC1ERK19CAN_RxHeaderTypeDefPKh>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4618      	mov	r0, r3
 80039e4:	3708      	adds	r7, #8
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}

080039ea <_Z24handleSDORequestDownloadRK9RxMessage>:


/**************************************************************************
* Functions to handle a SDO download and upload request.                  *
***************************************************************************/
void handleSDORequestDownload(const RxMessage& rxMsgSdoReq) {
 80039ea:	b580      	push	{r7, lr}
 80039ec:	b08a      	sub	sp, #40	; 0x28
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
    can::Message<can::messages::SENSOR_SDO_Req_Down> msgSdoReq(rxMsgSdoReq);
 80039f2:	f107 0308 	add.w	r3, r7, #8
 80039f6:	6879      	ldr	r1, [r7, #4]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7ff ffe5 	bl	80039c8 <_ZN3can7MessageINS_8messages19SENSOR_SDO_Req_DownEEC1ERK9RxMessage>
    uint16_t sdoId = msgSdoReq.get<can::signals::SENSOR_SDO_ID>();
 80039fe:	f107 0308 	add.w	r3, r7, #8
 8003a02:	4618      	mov	r0, r3
 8003a04:	f001 fdd6 	bl	80055b4 <_ZN3can7MessageINS_8messages19SENSOR_SDO_Req_DownEE3getINS_7signals13SENSOR_SDO_IDEEENT_8dataTypeEv>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	84fb      	strh	r3, [r7, #38]	; 0x26
    handleSDORequestDownloadBySDOID(sdoId);
 8003a0c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f000 f814 	bl	8003a3c <_Z31handleSDORequestDownloadBySDOIDt>
}
 8003a14:	bf00      	nop
 8003a16:	3728      	adds	r7, #40	; 0x28
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEEC1Ev>:
        constexpr Message() : MessageBase{MESSAGE_T::id, MESSAGE_T::dlc, MESSAGE_T::isExtendedId} {}
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	2300      	movs	r3, #0
 8003a28:	2208      	movs	r2, #8
 8003a2a:	f240 5181 	movw	r1, #1409	; 0x581
 8003a2e:	f7fd fa55 	bl	8000edc <_ZN3can11MessageBaseC1Emhb>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4618      	mov	r0, r3
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <_Z31handleSDORequestDownloadBySDOIDt>:
void handleSDORequestDownloadBySDOID(const uint16_t sdoId) {    
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b092      	sub	sp, #72	; 0x48
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	4603      	mov	r3, r0
 8003a44:	80fb      	strh	r3, [r7, #6]
    can::Message<can::messages::SENSOR_SDO_Resp> msgSdoResp;
 8003a46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7ff ffe6 	bl	8003a1c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEEC1Ev>
    uint8_t respCode = can::signals::SENSOR_SDO_RespCode::ERR_NON_EXISTING_OBJECT;
 8003a50:	2301      	movs	r3, #1
 8003a52:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    switch (sdoId) {
 8003a56:	88fb      	ldrh	r3, [r7, #6]
 8003a58:	f640 2227 	movw	r2, #2599	; 0xa27
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	f300 836b 	bgt.w	8004138 <_Z31handleSDORequestDownloadBySDOIDt+0x6fc>
 8003a62:	f5b3 6f22 	cmp.w	r3, #2592	; 0xa20
 8003a66:	da06      	bge.n	8003a76 <_Z31handleSDORequestDownloadBySDOIDt+0x3a>
 8003a68:	2b21      	cmp	r3, #33	; 0x21
 8003a6a:	f300 8123 	bgt.w	8003cb4 <_Z31handleSDORequestDownloadBySDOIDt+0x278>
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	f300 80d6 	bgt.w	8003c20 <_Z31handleSDORequestDownloadBySDOIDt+0x1e4>
 8003a74:	e360      	b.n	8004138 <_Z31handleSDORequestDownloadBySDOIDt+0x6fc>
 8003a76:	f5a3 6322 	sub.w	r3, r3, #2592	; 0xa20
 8003a7a:	2b07      	cmp	r3, #7
 8003a7c:	f200 835c 	bhi.w	8004138 <_Z31handleSDORequestDownloadBySDOIDt+0x6fc>
 8003a80:	a201      	add	r2, pc, #4	; (adr r2, 8003a88 <_Z31handleSDORequestDownloadBySDOIDt+0x4c>)
 8003a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a86:	bf00      	nop
 8003a88:	080040c3 	.word	0x080040c3
 8003a8c:	08004139 	.word	0x08004139
 8003a90:	08004139 	.word	0x08004139
 8003a94:	08004139 	.word	0x08004139
 8003a98:	08004139 	.word	0x08004139
 8003a9c:	080040df 	.word	0x080040df
 8003aa0:	080040fd 	.word	0x080040fd
 8003aa4:	0800411b 	.word	0x0800411b
 8003aa8:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 8003aac:	2b59      	cmp	r3, #89	; 0x59
 8003aae:	f200 8343 	bhi.w	8004138 <_Z31handleSDORequestDownloadBySDOIDt+0x6fc>
 8003ab2:	a201      	add	r2, pc, #4	; (adr r2, 8003ab8 <_Z31handleSDORequestDownloadBySDOIDt+0x7c>)
 8003ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab8:	08003da9 	.word	0x08003da9
 8003abc:	08003dc7 	.word	0x08003dc7
 8003ac0:	08003de1 	.word	0x08003de1
 8003ac4:	08003dff 	.word	0x08003dff
 8003ac8:	08003e1d 	.word	0x08003e1d
 8003acc:	08003e37 	.word	0x08003e37
 8003ad0:	08003e53 	.word	0x08003e53
 8003ad4:	08004139 	.word	0x08004139
 8003ad8:	08004139 	.word	0x08004139
 8003adc:	08004139 	.word	0x08004139
 8003ae0:	08004139 	.word	0x08004139
 8003ae4:	08004139 	.word	0x08004139
 8003ae8:	08004139 	.word	0x08004139
 8003aec:	08004139 	.word	0x08004139
 8003af0:	08004139 	.word	0x08004139
 8003af4:	08004139 	.word	0x08004139
 8003af8:	08003e6f 	.word	0x08003e6f
 8003afc:	08003e89 	.word	0x08003e89
 8003b00:	08004139 	.word	0x08004139
 8003b04:	08004139 	.word	0x08004139
 8003b08:	08004139 	.word	0x08004139
 8003b0c:	08004139 	.word	0x08004139
 8003b10:	08004139 	.word	0x08004139
 8003b14:	08004139 	.word	0x08004139
 8003b18:	08004139 	.word	0x08004139
 8003b1c:	08004139 	.word	0x08004139
 8003b20:	08004139 	.word	0x08004139
 8003b24:	08004139 	.word	0x08004139
 8003b28:	08004139 	.word	0x08004139
 8003b2c:	08004139 	.word	0x08004139
 8003b30:	08004139 	.word	0x08004139
 8003b34:	08004139 	.word	0x08004139
 8003b38:	08003ea3 	.word	0x08003ea3
 8003b3c:	08003ebd 	.word	0x08003ebd
 8003b40:	08004139 	.word	0x08004139
 8003b44:	08004139 	.word	0x08004139
 8003b48:	08004139 	.word	0x08004139
 8003b4c:	08004139 	.word	0x08004139
 8003b50:	08004139 	.word	0x08004139
 8003b54:	08004139 	.word	0x08004139
 8003b58:	08004139 	.word	0x08004139
 8003b5c:	08004139 	.word	0x08004139
 8003b60:	08004139 	.word	0x08004139
 8003b64:	08004139 	.word	0x08004139
 8003b68:	08004139 	.word	0x08004139
 8003b6c:	08004139 	.word	0x08004139
 8003b70:	08004139 	.word	0x08004139
 8003b74:	08004139 	.word	0x08004139
 8003b78:	08004139 	.word	0x08004139
 8003b7c:	08004139 	.word	0x08004139
 8003b80:	08004139 	.word	0x08004139
 8003b84:	08004139 	.word	0x08004139
 8003b88:	08004139 	.word	0x08004139
 8003b8c:	08004139 	.word	0x08004139
 8003b90:	08004139 	.word	0x08004139
 8003b94:	08004139 	.word	0x08004139
 8003b98:	08004139 	.word	0x08004139
 8003b9c:	08004139 	.word	0x08004139
 8003ba0:	08004139 	.word	0x08004139
 8003ba4:	08004139 	.word	0x08004139
 8003ba8:	08004139 	.word	0x08004139
 8003bac:	08004139 	.word	0x08004139
 8003bb0:	08004139 	.word	0x08004139
 8003bb4:	08004139 	.word	0x08004139
 8003bb8:	08003ed7 	.word	0x08003ed7
 8003bbc:	08003ef3 	.word	0x08003ef3
 8003bc0:	08003f0f 	.word	0x08003f0f
 8003bc4:	08003f29 	.word	0x08003f29
 8003bc8:	08003f45 	.word	0x08003f45
 8003bcc:	08004139 	.word	0x08004139
 8003bd0:	08003f61 	.word	0x08003f61
 8003bd4:	08003f7d 	.word	0x08003f7d
 8003bd8:	08003f97 	.word	0x08003f97
 8003bdc:	08003fb3 	.word	0x08003fb3
 8003be0:	08004139 	.word	0x08004139
 8003be4:	08004139 	.word	0x08004139
 8003be8:	08004139 	.word	0x08004139
 8003bec:	08004139 	.word	0x08004139
 8003bf0:	08004139 	.word	0x08004139
 8003bf4:	08004139 	.word	0x08004139
 8003bf8:	08003fcd 	.word	0x08003fcd
 8003bfc:	08003fe9 	.word	0x08003fe9
 8003c00:	08004005 	.word	0x08004005
 8003c04:	0800401f 	.word	0x0800401f
 8003c08:	0800403b 	.word	0x0800403b
 8003c0c:	08004139 	.word	0x08004139
 8003c10:	08004057 	.word	0x08004057
 8003c14:	08004073 	.word	0x08004073
 8003c18:	0800408d 	.word	0x0800408d
 8003c1c:	080040a9 	.word	0x080040a9
 8003c20:	3b01      	subs	r3, #1
 8003c22:	2b20      	cmp	r3, #32
 8003c24:	f200 8288 	bhi.w	8004138 <_Z31handleSDORequestDownloadBySDOIDt+0x6fc>
 8003c28:	a201      	add	r2, pc, #4	; (adr r2, 8003c30 <_Z31handleSDORequestDownloadBySDOIDt+0x1f4>)
 8003c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2e:	bf00      	nop
 8003c30:	08003cc9 	.word	0x08003cc9
 8003c34:	08003ce5 	.word	0x08003ce5
 8003c38:	08003d01 	.word	0x08003d01
 8003c3c:	08003d1d 	.word	0x08003d1d
 8003c40:	08003d39 	.word	0x08003d39
 8003c44:	08004139 	.word	0x08004139
 8003c48:	08004139 	.word	0x08004139
 8003c4c:	08004139 	.word	0x08004139
 8003c50:	08004139 	.word	0x08004139
 8003c54:	08004139 	.word	0x08004139
 8003c58:	08004139 	.word	0x08004139
 8003c5c:	08004139 	.word	0x08004139
 8003c60:	08004139 	.word	0x08004139
 8003c64:	08004139 	.word	0x08004139
 8003c68:	08004139 	.word	0x08004139
 8003c6c:	08003d55 	.word	0x08003d55
 8003c70:	08004139 	.word	0x08004139
 8003c74:	08004139 	.word	0x08004139
 8003c78:	08004139 	.word	0x08004139
 8003c7c:	08004139 	.word	0x08004139
 8003c80:	08004139 	.word	0x08004139
 8003c84:	08004139 	.word	0x08004139
 8003c88:	08004139 	.word	0x08004139
 8003c8c:	08004139 	.word	0x08004139
 8003c90:	08004139 	.word	0x08004139
 8003c94:	08004139 	.word	0x08004139
 8003c98:	08004139 	.word	0x08004139
 8003c9c:	08004139 	.word	0x08004139
 8003ca0:	08004139 	.word	0x08004139
 8003ca4:	08004139 	.word	0x08004139
 8003ca8:	08004139 	.word	0x08004139
 8003cac:	08003d71 	.word	0x08003d71
 8003cb0:	08003d8d 	.word	0x08003d8d
 8003cb4:	f240 4269 	movw	r2, #1129	; 0x469
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	f300 823d 	bgt.w	8004138 <_Z31handleSDORequestDownloadBySDOIDt+0x6fc>
 8003cbe:	f5b3 6f82 	cmp.w	r3, #1040	; 0x410
 8003cc2:	f6bf aef1 	bge.w	8003aa8 <_Z31handleSDORequestDownloadBySDOIDt+0x6c>
 8003cc6:	e237      	b.n	8004138 <_Z31handleSDORequestDownloadBySDOIDt+0x6fc>
        case 0x1:    // OD_NodeID
            msgSdoResp.set<can::signals::SENSOR_OD_NodeID>(OD_NodeID_get());
 8003cc8:	f000 feb0 	bl	8004a2c <_Z13OD_NodeID_getv>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	461a      	mov	r2, r3
 8003cd0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003cd4:	4611      	mov	r1, r2
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f001 fc7e 	bl	80055d8 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals16SENSOR_OD_NodeIDEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003ce2:	e231      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x2:    // OD_NodeStatus
            msgSdoResp.set<can::signals::SENSOR_OD_NodeStatus>(OD_NodeStatus_get());
 8003ce4:	f000 febe 	bl	8004a64 <_Z17OD_NodeStatus_getv>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	461a      	mov	r2, r3
 8003cec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003cf0:	4611      	mov	r1, r2
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f001 fc85 	bl	8005602 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals20SENSOR_OD_NodeStatusEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003cfe:	e223      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x3:    // OD_ProtocolVersion
            msgSdoResp.set<can::signals::SENSOR_OD_ProtocolVersion>(OD_ProtocolVersion_get());
 8003d00:	f000 fecc 	bl	8004a9c <_Z22OD_ProtocolVersion_getv>
 8003d04:	4603      	mov	r3, r0
 8003d06:	461a      	mov	r2, r3
 8003d08:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d0c:	4611      	mov	r1, r2
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f001 fc8c 	bl	800562c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals25SENSOR_OD_ProtocolVersionEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003d14:	2300      	movs	r3, #0
 8003d16:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003d1a:	e215      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x4:    // OD_StackVersion
            msgSdoResp.set<can::signals::SENSOR_OD_StackVersion>(OD_StackVersion_get());
 8003d1c:	f000 feda 	bl	8004ad4 <_Z19OD_StackVersion_getv>
 8003d20:	4603      	mov	r3, r0
 8003d22:	461a      	mov	r2, r3
 8003d24:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d28:	4611      	mov	r1, r2
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f001 fc93 	bl	8005656 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals22SENSOR_OD_StackVersionEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003d30:	2300      	movs	r3, #0
 8003d32:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003d36:	e207      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x5:    // OD_DbcVersion
            msgSdoResp.set<can::signals::SENSOR_OD_DbcVersion>(OD_DbcVersion_get());
 8003d38:	f000 fee8 	bl	8004b0c <_Z17OD_DbcVersion_getv>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	461a      	mov	r2, r3
 8003d40:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d44:	4611      	mov	r1, r2
 8003d46:	4618      	mov	r0, r3
 8003d48:	f001 fc9a 	bl	8005680 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals20SENSOR_OD_DbcVersionEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003d52:	e1f9      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x10:    // OD_HeartbeatInterval
            msgSdoResp.set<can::signals::SENSOR_OD_HeartbeatInterval>(OD_HeartbeatInterval_get());
 8003d54:	f000 fef6 	bl	8004b44 <_Z24OD_HeartbeatInterval_getv>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d60:	4611      	mov	r1, r2
 8003d62:	4618      	mov	r0, r3
 8003d64:	f001 fca1 	bl	80056aa <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals27SENSOR_OD_HeartbeatIntervalEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003d6e:	e1eb      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x20:    // OD_SendOdOnBootup
            msgSdoResp.set<can::signals::SENSOR_OD_SendOdOnBootup>(OD_SendOdOnBootup_get());
 8003d70:	f000 ff20 	bl	8004bb4 <_Z21OD_SendOdOnBootup_getv>
 8003d74:	4603      	mov	r3, r0
 8003d76:	461a      	mov	r2, r3
 8003d78:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d7c:	4611      	mov	r1, r2
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f001 fca8 	bl	80056d4 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals24SENSOR_OD_SendOdOnBootupEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003d84:	2300      	movs	r3, #0
 8003d86:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003d8a:	e1dd      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x21:    // OD_OdEntrySendInterval
            msgSdoResp.set<can::signals::SENSOR_OD_OdEntrySendInterval>(OD_OdEntrySendInterval_get());
 8003d8c:	f000 ff4a 	bl	8004c24 <_Z26OD_OdEntrySendInterval_getv>
 8003d90:	4603      	mov	r3, r0
 8003d92:	461a      	mov	r2, r3
 8003d94:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d98:	4611      	mov	r1, r2
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f001 fcaf 	bl	80056fe <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals29SENSOR_OD_OdEntrySendIntervalEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003da0:	2300      	movs	r3, #0
 8003da2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003da6:	e1cf      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x410:    // OD_CpuUsage
            msgSdoResp.set<can::signals::SENSOR_OD_CpuUsage>(OD_CpuUsage_get());
 8003da8:	f000 ff74 	bl	8004c94 <_Z15OD_CpuUsage_getv>
 8003dac:	eef0 7a40 	vmov.f32	s15, s0
 8003db0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003db4:	eeb0 0a67 	vmov.f32	s0, s15
 8003db8:	4618      	mov	r0, r3
 8003dba:	f001 fcb5 	bl	8005728 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals18SENSOR_OD_CpuUsageEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003dc4:	e1c0      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x411:    // OD_MemFree
            msgSdoResp.set<can::signals::SENSOR_OD_MemFree>(OD_MemFree_get());
 8003dc6:	f000 ff9f 	bl	8004d08 <_Z14OD_MemFree_getv>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003dd0:	4611      	mov	r1, r2
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f001 fcbf 	bl	8005756 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals17SENSOR_OD_MemFreeEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003dde:	e1b3      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x412:    // OD_BoardTemp
            msgSdoResp.set<can::signals::SENSOR_OD_BoardTemp>(OD_BoardTemp_get());
 8003de0:	f000 ffca 	bl	8004d78 <_Z16OD_BoardTemp_getv>
 8003de4:	eef0 7a40 	vmov.f32	s15, s0
 8003de8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003dec:	eeb0 0a67 	vmov.f32	s0, s15
 8003df0:	4618      	mov	r0, r3
 8003df2:	f001 fcc4 	bl	800577e <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals19SENSOR_OD_BoardTempEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003df6:	2300      	movs	r3, #0
 8003df8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003dfc:	e1a4      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x413:    // OD_InputVoltage
            msgSdoResp.set<can::signals::SENSOR_OD_InputVoltage>(OD_InputVoltage_get());
 8003dfe:	f000 fff5 	bl	8004dec <_Z19OD_InputVoltage_getv>
 8003e02:	eef0 7a40 	vmov.f32	s15, s0
 8003e06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e0a:	eeb0 0a67 	vmov.f32	s0, s15
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f001 fccc 	bl	80057ac <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals22SENSOR_OD_InputVoltageEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003e14:	2300      	movs	r3, #0
 8003e16:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003e1a:	e195      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x414:    // OD_runtime
            msgSdoResp.set<can::signals::SENSOR_OD_runtime>(OD_runtime_get());
 8003e1c:	f001 f820 	bl	8004e60 <_Z14OD_runtime_getv>
 8003e20:	4602      	mov	r2, r0
 8003e22:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e26:	4611      	mov	r1, r2
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f001 fcd6 	bl	80057da <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals17SENSOR_OD_runtimeEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003e34:	e188      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x415:    // OD_SdcIn
            msgSdoResp.set<can::signals::SENSOR_OD_SdcIn>(OD_SdcIn_get());
 8003e36:	f001 f82f 	bl	8004e98 <_Z12OD_SdcIn_getv>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e42:	4611      	mov	r1, r2
 8003e44:	4618      	mov	r0, r3
 8003e46:	f001 fcdc 	bl	8005802 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals15SENSOR_OD_SdcInEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003e50:	e17a      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x416:    // OD_SdcOut
            msgSdoResp.set<can::signals::SENSOR_OD_SdcOut>(OD_SdcOut_get());
 8003e52:	f001 f83d 	bl	8004ed0 <_Z13OD_SdcOut_getv>
 8003e56:	4603      	mov	r3, r0
 8003e58:	461a      	mov	r2, r3
 8003e5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e5e:	4611      	mov	r1, r2
 8003e60:	4618      	mov	r0, r3
 8003e62:	f001 fce3 	bl	800582c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals16SENSOR_OD_SdcOutEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003e66:	2300      	movs	r3, #0
 8003e68:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003e6c:	e16c      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x420:    // OD_ChipUID1
            msgSdoResp.set<can::signals::SENSOR_OD_ChipUID1>(OD_ChipUID1_get());
 8003e6e:	f001 f84b 	bl	8004f08 <_Z15OD_ChipUID1_getv>
 8003e72:	4602      	mov	r2, r0
 8003e74:	460b      	mov	r3, r1
 8003e76:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003e7a:	4608      	mov	r0, r1
 8003e7c:	f001 fceb 	bl	8005856 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals18SENSOR_OD_ChipUID1EEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003e80:	2300      	movs	r3, #0
 8003e82:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003e86:	e15f      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x421:    // OD_ChipUID2
            msgSdoResp.set<can::signals::SENSOR_OD_ChipUID2>(OD_ChipUID2_get());
 8003e88:	f001 f85e 	bl	8004f48 <_Z15OD_ChipUID2_getv>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	460b      	mov	r3, r1
 8003e90:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003e94:	4608      	mov	r0, r1
 8003e96:	f001 fcf7 	bl	8005888 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals18SENSOR_OD_ChipUID2EEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003ea0:	e152      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x430:    // OD_BuildDate
            msgSdoResp.set<can::signals::SENSOR_OD_BuildDate>(OD_BuildDate_get());
 8003ea2:	f001 f871 	bl	8004f88 <_Z16OD_BuildDate_getv>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003eac:	4611      	mov	r1, r2
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f001 fd03 	bl	80058ba <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals19SENSOR_OD_BuildDateEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003eba:	e145      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x431:    // OD_BuildTime
            msgSdoResp.set<can::signals::SENSOR_OD_BuildTime>(OD_BuildTime_get());
 8003ebc:	f001 f880 	bl	8004fc0 <_Z16OD_BuildTime_getv>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ec6:	4611      	mov	r1, r2
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f001 fd0a 	bl	80058e2 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals19SENSOR_OD_BuildTimeEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003ed4:	e138      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x450:    // OD_CAN1_TxErrCnt
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_TxErrCnt>(OD_CAN1_TxErrCnt_get());
 8003ed6:	f001 f88f 	bl	8004ff8 <_Z20OD_CAN1_TxErrCnt_getv>
 8003eda:	4603      	mov	r3, r0
 8003edc:	461a      	mov	r2, r3
 8003ede:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ee2:	4611      	mov	r1, r2
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f001 fd10 	bl	800590a <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN1_TxErrCntEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003eea:	2300      	movs	r3, #0
 8003eec:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003ef0:	e12a      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x451:    // OD_CAN1_RxErrCnt
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_RxErrCnt>(OD_CAN1_RxErrCnt_get());
 8003ef2:	f001 f89d 	bl	8005030 <_Z20OD_CAN1_RxErrCnt_getv>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	461a      	mov	r2, r3
 8003efa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003efe:	4611      	mov	r1, r2
 8003f00:	4618      	mov	r0, r3
 8003f02:	f001 fd17 	bl	8005934 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN1_RxErrCntEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003f06:	2300      	movs	r3, #0
 8003f08:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003f0c:	e11c      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x452:    // OD_CAN1_lastErrorCode
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_lastErrorCode>(OD_CAN1_lastErrorCode_get());
 8003f0e:	f001 f8ab 	bl	8005068 <_Z25OD_CAN1_lastErrorCode_getv>
 8003f12:	4602      	mov	r2, r0
 8003f14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f18:	4611      	mov	r1, r2
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f001 fd1f 	bl	800595e <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals28SENSOR_OD_CAN1_lastErrorCodeEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003f20:	2300      	movs	r3, #0
 8003f22:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003f26:	e10f      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x453:    // OD_CAN1_autoErrorReset
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_autoErrorReset>(OD_CAN1_autoErrorReset_get());
 8003f28:	f001 f8ba 	bl	80050a0 <_Z26OD_CAN1_autoErrorReset_getv>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	461a      	mov	r2, r3
 8003f30:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f34:	4611      	mov	r1, r2
 8003f36:	4618      	mov	r0, r3
 8003f38:	f001 fd25 	bl	8005986 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals29SENSOR_OD_CAN1_autoErrorResetEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003f42:	e101      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x454:    // OD_CAN1_Baudrate
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_Baudrate>(OD_CAN1_Baudrate_get());
 8003f44:	f001 f8e4 	bl	8005110 <_Z20OD_CAN1_Baudrate_getv>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f50:	4611      	mov	r1, r2
 8003f52:	4618      	mov	r0, r3
 8003f54:	f001 fd2c 	bl	80059b0 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN1_BaudrateEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003f5e:	e0f3      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x456:    // OD_CAN1_Status
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_Status>(OD_CAN1_Status_get());
 8003f60:	f001 f90e 	bl	8005180 <_Z18OD_CAN1_Status_getv>
 8003f64:	4603      	mov	r3, r0
 8003f66:	461a      	mov	r2, r3
 8003f68:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f6c:	4611      	mov	r1, r2
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f001 fd33 	bl	80059da <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals21SENSOR_OD_CAN1_StatusEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003f74:	2300      	movs	r3, #0
 8003f76:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003f7a:	e0e5      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x457:    // OD_CAN1_DiscardedTxMessages
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_DiscardedTxMessages>(OD_CAN1_DiscardedTxMessages_get());
 8003f7c:	f001 f91c 	bl	80051b8 <_Z31OD_CAN1_DiscardedTxMessages_getv>
 8003f80:	4602      	mov	r2, r0
 8003f82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f86:	4611      	mov	r1, r2
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f001 fd3b 	bl	8005a04 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals34SENSOR_OD_CAN1_DiscardedTxMessagesEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003f94:	e0d8      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x458:    // OD_CAN1_ErrorStatus
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_ErrorStatus>(OD_CAN1_ErrorStatus_get());
 8003f96:	f001 f92b 	bl	80051f0 <_Z23OD_CAN1_ErrorStatus_getv>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003fa2:	4611      	mov	r1, r2
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f001 fd41 	bl	8005a2c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_CAN1_ErrorStatusEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003faa:	2300      	movs	r3, #0
 8003fac:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003fb0:	e0ca      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x459:    // OD_CAN1_DelayedTxMessages
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_DelayedTxMessages>(OD_CAN1_DelayedTxMessages_get());
 8003fb2:	f001 f939 	bl	8005228 <_Z29OD_CAN1_DelayedTxMessages_getv>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003fbc:	4611      	mov	r1, r2
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f001 fd49 	bl	8005a56 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals32SENSOR_OD_CAN1_DelayedTxMessagesEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003fca:	e0bd      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x460:    // OD_CAN2_TxErrCnt
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_TxErrCnt>(OD_CAN2_TxErrCnt_get());
 8003fcc:	f001 f948 	bl	8005260 <_Z20OD_CAN2_TxErrCnt_getv>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003fd8:	4611      	mov	r1, r2
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f001 fd4f 	bl	8005a7e <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN2_TxErrCntEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8003fe6:	e0af      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x461:    // OD_CAN2_RxErrCnt
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_RxErrCnt>(OD_CAN2_RxErrCnt_get());
 8003fe8:	f001 f956 	bl	8005298 <_Z20OD_CAN2_RxErrCnt_getv>
 8003fec:	4603      	mov	r3, r0
 8003fee:	461a      	mov	r2, r3
 8003ff0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ff4:	4611      	mov	r1, r2
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f001 fd56 	bl	8005aa8 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN2_RxErrCntEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8004002:	e0a1      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x462:    // OD_CAN2_lastErrorCode
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_lastErrorCode>(OD_CAN2_lastErrorCode_get());
 8004004:	f001 f964 	bl	80052d0 <_Z25OD_CAN2_lastErrorCode_getv>
 8004008:	4602      	mov	r2, r0
 800400a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800400e:	4611      	mov	r1, r2
 8004010:	4618      	mov	r0, r3
 8004012:	f001 fd5e 	bl	8005ad2 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals28SENSOR_OD_CAN2_lastErrorCodeEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8004016:	2300      	movs	r3, #0
 8004018:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 800401c:	e094      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x463:    // OD_CAN2_autoErrorReset
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_autoErrorReset>(OD_CAN2_autoErrorReset_get());
 800401e:	f001 f973 	bl	8005308 <_Z26OD_CAN2_autoErrorReset_getv>
 8004022:	4603      	mov	r3, r0
 8004024:	461a      	mov	r2, r3
 8004026:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800402a:	4611      	mov	r1, r2
 800402c:	4618      	mov	r0, r3
 800402e:	f001 fd64 	bl	8005afa <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals29SENSOR_OD_CAN2_autoErrorResetEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8004032:	2300      	movs	r3, #0
 8004034:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8004038:	e086      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x464:    // OD_CAN2_Baudrate
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_Baudrate>(OD_CAN2_Baudrate_get());
 800403a:	f001 f99d 	bl	8005378 <_Z20OD_CAN2_Baudrate_getv>
 800403e:	4603      	mov	r3, r0
 8004040:	461a      	mov	r2, r3
 8004042:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004046:	4611      	mov	r1, r2
 8004048:	4618      	mov	r0, r3
 800404a:	f001 fd6b 	bl	8005b24 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN2_BaudrateEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 800404e:	2300      	movs	r3, #0
 8004050:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8004054:	e078      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x466:    // OD_CAN2_Status
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_Status>(OD_CAN2_Status_get());
 8004056:	f001 f9c7 	bl	80053e8 <_Z18OD_CAN2_Status_getv>
 800405a:	4603      	mov	r3, r0
 800405c:	461a      	mov	r2, r3
 800405e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004062:	4611      	mov	r1, r2
 8004064:	4618      	mov	r0, r3
 8004066:	f001 fd72 	bl	8005b4e <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals21SENSOR_OD_CAN2_StatusEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 800406a:	2300      	movs	r3, #0
 800406c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8004070:	e06a      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x467:    // OD_CAN2_DiscardedTxMessages
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_DiscardedTxMessages>(OD_CAN2_DiscardedTxMessages_get());
 8004072:	f001 f9d5 	bl	8005420 <_Z31OD_CAN2_DiscardedTxMessages_getv>
 8004076:	4602      	mov	r2, r0
 8004078:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800407c:	4611      	mov	r1, r2
 800407e:	4618      	mov	r0, r3
 8004080:	f001 fd7a 	bl	8005b78 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals34SENSOR_OD_CAN2_DiscardedTxMessagesEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8004084:	2300      	movs	r3, #0
 8004086:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 800408a:	e05d      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x468:    // OD_CAN2_ErrorStatus
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_ErrorStatus>(OD_CAN2_ErrorStatus_get());
 800408c:	f001 f9e4 	bl	8005458 <_Z23OD_CAN2_ErrorStatus_getv>
 8004090:	4603      	mov	r3, r0
 8004092:	461a      	mov	r2, r3
 8004094:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004098:	4611      	mov	r1, r2
 800409a:	4618      	mov	r0, r3
 800409c:	f001 fd80 	bl	8005ba0 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_CAN2_ErrorStatusEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 80040a0:	2300      	movs	r3, #0
 80040a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 80040a6:	e04f      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0x469:    // OD_CAN2_DelayedTxMessages
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_DelayedTxMessages>(OD_CAN2_DelayedTxMessages_get());
 80040a8:	f001 f9f2 	bl	8005490 <_Z29OD_CAN2_DelayedTxMessages_getv>
 80040ac:	4602      	mov	r2, r0
 80040ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80040b2:	4611      	mov	r1, r2
 80040b4:	4618      	mov	r0, r3
 80040b6:	f001 fd88 	bl	8005bca <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals32SENSOR_OD_CAN2_DelayedTxMessagesEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 80040ba:	2300      	movs	r3, #0
 80040bc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 80040c0:	e042      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0xA20:    // OD_IMU_number
            msgSdoResp.set<can::signals::SENSOR_OD_IMU_number>(OD_IMU_number_get());
 80040c2:	f001 fa01 	bl	80054c8 <_Z17OD_IMU_number_getv>
 80040c6:	4603      	mov	r3, r0
 80040c8:	461a      	mov	r2, r3
 80040ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80040ce:	4611      	mov	r1, r2
 80040d0:	4618      	mov	r0, r3
 80040d2:	f001 fd8e 	bl	8005bf2 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals20SENSOR_OD_IMU_numberEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 80040d6:	2300      	movs	r3, #0
 80040d8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 80040dc:	e034      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0xA25:    // OD_IMU1_Temperature
            msgSdoResp.set<can::signals::SENSOR_OD_IMU1_Temperature>(OD_IMU1_Temperature_get());
 80040de:	f001 fa0f 	bl	8005500 <_Z23OD_IMU1_Temperature_getv>
 80040e2:	eef0 7a40 	vmov.f32	s15, s0
 80040e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80040ea:	eeb0 0a67 	vmov.f32	s0, s15
 80040ee:	4618      	mov	r0, r3
 80040f0:	f001 fd94 	bl	8005c1c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_IMU1_TemperatureEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 80040f4:	2300      	movs	r3, #0
 80040f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 80040fa:	e025      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0xA26:    // OD_IMU2_Temperature
            msgSdoResp.set<can::signals::SENSOR_OD_IMU2_Temperature>(OD_IMU2_Temperature_get());
 80040fc:	f001 fa1e 	bl	800553c <_Z23OD_IMU2_Temperature_getv>
 8004100:	eef0 7a40 	vmov.f32	s15, s0
 8004104:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004108:	eeb0 0a67 	vmov.f32	s0, s15
 800410c:	4618      	mov	r0, r3
 800410e:	f001 fd9c 	bl	8005c4a <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_IMU2_TemperatureEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8004112:	2300      	movs	r3, #0
 8004114:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8004118:	e016      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        case 0xA27:    // OD_IMU3_Temperature
            msgSdoResp.set<can::signals::SENSOR_OD_IMU3_Temperature>(OD_IMU3_Temperature_get());
 800411a:	f001 fa2d 	bl	8005578 <_Z23OD_IMU3_Temperature_getv>
 800411e:	eef0 7a40 	vmov.f32	s15, s0
 8004122:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004126:	eeb0 0a67 	vmov.f32	s0, s15
 800412a:	4618      	mov	r0, r3
 800412c:	f001 fda4 	bl	8005c78 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_IMU3_TemperatureEEEvNT_8dataTypeE>
            respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8004130:	2300      	movs	r3, #0
 8004132:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8004136:	e007      	b.n	8004148 <_Z31handleSDORequestDownloadBySDOIDt+0x70c>
        default:
            // Unknown SDO-ID, just reply unknown ID
            msgSdoResp.set<can::signals::SENSOR_SDO_ID>(sdoId);
 8004138:	88fa      	ldrh	r2, [r7, #6]
 800413a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800413e:	4611      	mov	r1, r2
 8004140:	4618      	mov	r0, r3
 8004142:	f001 fdb0 	bl	8005ca6 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals13SENSOR_SDO_IDEEEvNT_8dataTypeE>
            break;
 8004146:	bf00      	nop
    }

    msgSdoResp.set<can::signals::SENSOR_SDO_RespCode>(respCode);
 8004148:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800414c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004150:	4611      	mov	r1, r2
 8004152:	4618      	mov	r0, r3
 8004154:	f001 fdbc 	bl	8005cd0 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals19SENSOR_SDO_RespCodeEEEvNT_8dataTypeE>

    // Send response message
    extern osMessageQueueId_t czSendQueue;
    TxMessage sendTxMessage = msgSdoResp.getTxMessage();
 8004158:	f107 0308 	add.w	r3, r7, #8
 800415c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8004160:	2200      	movs	r2, #0
 8004162:	4618      	mov	r0, r3
 8004164:	f7fc ffee 	bl	8001144 <_ZNK3can11MessageBase12getTxMessageEm>
    osMessageQueuePut(czSendQueue, &sendTxMessage, 0, 0);
 8004168:	4b05      	ldr	r3, [pc, #20]	; (8004180 <_Z31handleSDORequestDownloadBySDOIDt+0x744>)
 800416a:	6818      	ldr	r0, [r3, #0]
 800416c:	f107 0108 	add.w	r1, r7, #8
 8004170:	2300      	movs	r3, #0
 8004172:	2200      	movs	r2, #0
 8004174:	f00b fc24 	bl	800f9c0 <osMessageQueuePut>
}
 8004178:	bf00      	nop
 800417a:	3748      	adds	r7, #72	; 0x48
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	2000062c 	.word	0x2000062c

08004184 <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEEC1ERK19CAN_RxHeaderTypeDefPKh>:
        constexpr Message(const CAN_RxHeaderTypeDef& rxHeader, const uint8_t rxBuf[8]) noexcept : MessageBase{MESSAGE_T::id, MESSAGE_T::dlc, MESSAGE_T::isExtendedId, rxBuf} {
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af02      	add	r7, sp, #8
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	607a      	str	r2, [r7, #4]
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	2300      	movs	r3, #0
 8004198:	2208      	movs	r2, #8
 800419a:	f240 51c1 	movw	r1, #1473	; 0x5c1
 800419e:	f7fd ffc3 	bl	8002128 <_ZN3can11MessageBaseC1EmhbPKh>
                if (rxHeader.StdId != MESSAGE_T::id) {
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	681b      	ldr	r3, [r3, #0]
            if(MESSAGE_T::isExtendedId) {
 80041a6:	f240 52c1 	movw	r2, #1473	; 0x5c1
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d000      	beq.n	80041b0 <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEEC1ERK19CAN_RxHeaderTypeDefPKh+0x2c>
                    while(1);
 80041ae:	e7fe      	b.n	80041ae <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEEC1ERK19CAN_RxHeaderTypeDefPKh+0x2a>
        };
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	4618      	mov	r0, r3
 80041b4:	3710      	adds	r7, #16
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}

080041ba <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEEC1ERK9RxMessage>:
        constexpr Message(const RxMessage& rxMsg) noexcept : Message{rxMsg.rxHeader, rxMsg.rxBuf} {}
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b082      	sub	sp, #8
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
 80041c2:	6039      	str	r1, [r7, #0]
 80041c4:	6839      	ldr	r1, [r7, #0]
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	331c      	adds	r3, #28
 80041ca:	461a      	mov	r2, r3
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f7ff ffd9 	bl	8004184 <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEEC1ERK19CAN_RxHeaderTypeDefPKh>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4618      	mov	r0, r3
 80041d6:	3708      	adds	r7, #8
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <_Z22handleSDORequestUploadRK9RxMessage>:

void handleSDORequestUpload(const RxMessage& rxMsgSdoReq) {
 80041dc:	b580      	push	{r7, lr}
 80041de:	b09c      	sub	sp, #112	; 0x70
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
    can::Message<can::messages::SENSOR_SDO_Req_Up> msgSdoReq(rxMsgSdoReq);
 80041e4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80041e8:	6879      	ldr	r1, [r7, #4]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7ff ffe5 	bl	80041ba <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEEC1ERK9RxMessage>
    can::Message<can::messages::SENSOR_SDO_Resp> msgSdoResp;
 80041f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80041f4:	4618      	mov	r0, r3
 80041f6:	f7ff fc11 	bl	8003a1c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEEC1Ev>
    uint8_t respCode = can::signals::SENSOR_SDO_RespCode::ERR_NON_EXISTING_OBJECT;
 80041fa:	2301      	movs	r3, #1
 80041fc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    uint16_t sdoId = msgSdoReq.get<can::signals::SENSOR_SDO_ID>();
 8004200:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004204:	4618      	mov	r0, r3
 8004206:	f001 fd78 	bl	8005cfa <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals13SENSOR_SDO_IDEEENT_8dataTypeEv>
 800420a:	4603      	mov	r3, r0
 800420c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

    switch (sdoId) {
 8004210:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8004214:	f640 2227 	movw	r2, #2599	; 0xa27
 8004218:	4293      	cmp	r3, r2
 800421a:	f300 83e0 	bgt.w	80049de <_Z22handleSDORequestUploadRK9RxMessage+0x802>
 800421e:	f5b3 6f22 	cmp.w	r3, #2592	; 0xa20
 8004222:	da06      	bge.n	8004232 <_Z22handleSDORequestUploadRK9RxMessage+0x56>
 8004224:	2b21      	cmp	r3, #33	; 0x21
 8004226:	f300 8123 	bgt.w	8004470 <_Z22handleSDORequestUploadRK9RxMessage+0x294>
 800422a:	2b00      	cmp	r3, #0
 800422c:	f300 80d6 	bgt.w	80043dc <_Z22handleSDORequestUploadRK9RxMessage+0x200>
 8004230:	e3d5      	b.n	80049de <_Z22handleSDORequestUploadRK9RxMessage+0x802>
 8004232:	f5a3 6322 	sub.w	r3, r3, #2592	; 0xa20
 8004236:	2b07      	cmp	r3, #7
 8004238:	f200 83d1 	bhi.w	80049de <_Z22handleSDORequestUploadRK9RxMessage+0x802>
 800423c:	a201      	add	r2, pc, #4	; (adr r2, 8004244 <_Z22handleSDORequestUploadRK9RxMessage+0x68>)
 800423e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004242:	bf00      	nop
 8004244:	08004969 	.word	0x08004969
 8004248:	080049df 	.word	0x080049df
 800424c:	080049df 	.word	0x080049df
 8004250:	080049df 	.word	0x080049df
 8004254:	080049df 	.word	0x080049df
 8004258:	08004985 	.word	0x08004985
 800425c:	080049a3 	.word	0x080049a3
 8004260:	080049c1 	.word	0x080049c1
 8004264:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 8004268:	2b59      	cmp	r3, #89	; 0x59
 800426a:	f200 83b8 	bhi.w	80049de <_Z22handleSDORequestUploadRK9RxMessage+0x802>
 800426e:	a201      	add	r2, pc, #4	; (adr r2, 8004274 <_Z22handleSDORequestUploadRK9RxMessage+0x98>)
 8004270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004274:	080045b3 	.word	0x080045b3
 8004278:	080045d1 	.word	0x080045d1
 800427c:	080045eb 	.word	0x080045eb
 8004280:	08004609 	.word	0x08004609
 8004284:	08004627 	.word	0x08004627
 8004288:	08004641 	.word	0x08004641
 800428c:	0800465d 	.word	0x0800465d
 8004290:	080049df 	.word	0x080049df
 8004294:	080049df 	.word	0x080049df
 8004298:	080049df 	.word	0x080049df
 800429c:	080049df 	.word	0x080049df
 80042a0:	080049df 	.word	0x080049df
 80042a4:	080049df 	.word	0x080049df
 80042a8:	080049df 	.word	0x080049df
 80042ac:	080049df 	.word	0x080049df
 80042b0:	080049df 	.word	0x080049df
 80042b4:	08004679 	.word	0x08004679
 80042b8:	08004693 	.word	0x08004693
 80042bc:	080049df 	.word	0x080049df
 80042c0:	080049df 	.word	0x080049df
 80042c4:	080049df 	.word	0x080049df
 80042c8:	080049df 	.word	0x080049df
 80042cc:	080049df 	.word	0x080049df
 80042d0:	080049df 	.word	0x080049df
 80042d4:	080049df 	.word	0x080049df
 80042d8:	080049df 	.word	0x080049df
 80042dc:	080049df 	.word	0x080049df
 80042e0:	080049df 	.word	0x080049df
 80042e4:	080049df 	.word	0x080049df
 80042e8:	080049df 	.word	0x080049df
 80042ec:	080049df 	.word	0x080049df
 80042f0:	080049df 	.word	0x080049df
 80042f4:	080046ad 	.word	0x080046ad
 80042f8:	080046c7 	.word	0x080046c7
 80042fc:	080049df 	.word	0x080049df
 8004300:	080049df 	.word	0x080049df
 8004304:	080049df 	.word	0x080049df
 8004308:	080049df 	.word	0x080049df
 800430c:	080049df 	.word	0x080049df
 8004310:	080049df 	.word	0x080049df
 8004314:	080049df 	.word	0x080049df
 8004318:	080049df 	.word	0x080049df
 800431c:	080049df 	.word	0x080049df
 8004320:	080049df 	.word	0x080049df
 8004324:	080049df 	.word	0x080049df
 8004328:	080049df 	.word	0x080049df
 800432c:	080049df 	.word	0x080049df
 8004330:	080049df 	.word	0x080049df
 8004334:	080049df 	.word	0x080049df
 8004338:	080049df 	.word	0x080049df
 800433c:	080049df 	.word	0x080049df
 8004340:	080049df 	.word	0x080049df
 8004344:	080049df 	.word	0x080049df
 8004348:	080049df 	.word	0x080049df
 800434c:	080049df 	.word	0x080049df
 8004350:	080049df 	.word	0x080049df
 8004354:	080049df 	.word	0x080049df
 8004358:	080049df 	.word	0x080049df
 800435c:	080049df 	.word	0x080049df
 8004360:	080049df 	.word	0x080049df
 8004364:	080049df 	.word	0x080049df
 8004368:	080049df 	.word	0x080049df
 800436c:	080049df 	.word	0x080049df
 8004370:	080049df 	.word	0x080049df
 8004374:	080046e1 	.word	0x080046e1
 8004378:	080046fd 	.word	0x080046fd
 800437c:	08004719 	.word	0x08004719
 8004380:	08004733 	.word	0x08004733
 8004384:	08004769 	.word	0x08004769
 8004388:	080049df 	.word	0x080049df
 800438c:	080047b9 	.word	0x080047b9
 8004390:	080047d5 	.word	0x080047d5
 8004394:	080047ef 	.word	0x080047ef
 8004398:	0800480b 	.word	0x0800480b
 800439c:	080049df 	.word	0x080049df
 80043a0:	080049df 	.word	0x080049df
 80043a4:	080049df 	.word	0x080049df
 80043a8:	080049df 	.word	0x080049df
 80043ac:	080049df 	.word	0x080049df
 80043b0:	080049df 	.word	0x080049df
 80043b4:	08004825 	.word	0x08004825
 80043b8:	08004841 	.word	0x08004841
 80043bc:	0800485d 	.word	0x0800485d
 80043c0:	08004877 	.word	0x08004877
 80043c4:	080048ad 	.word	0x080048ad
 80043c8:	080049df 	.word	0x080049df
 80043cc:	080048fd 	.word	0x080048fd
 80043d0:	08004919 	.word	0x08004919
 80043d4:	08004933 	.word	0x08004933
 80043d8:	0800494f 	.word	0x0800494f
 80043dc:	3b01      	subs	r3, #1
 80043de:	2b20      	cmp	r3, #32
 80043e0:	f200 82fd 	bhi.w	80049de <_Z22handleSDORequestUploadRK9RxMessage+0x802>
 80043e4:	a201      	add	r2, pc, #4	; (adr r2, 80043ec <_Z22handleSDORequestUploadRK9RxMessage+0x210>)
 80043e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043ea:	bf00      	nop
 80043ec:	08004485 	.word	0x08004485
 80043f0:	080044a1 	.word	0x080044a1
 80043f4:	080044bd 	.word	0x080044bd
 80043f8:	080044d9 	.word	0x080044d9
 80043fc:	080044f5 	.word	0x080044f5
 8004400:	080049df 	.word	0x080049df
 8004404:	080049df 	.word	0x080049df
 8004408:	080049df 	.word	0x080049df
 800440c:	080049df 	.word	0x080049df
 8004410:	080049df 	.word	0x080049df
 8004414:	080049df 	.word	0x080049df
 8004418:	080049df 	.word	0x080049df
 800441c:	080049df 	.word	0x080049df
 8004420:	080049df 	.word	0x080049df
 8004424:	080049df 	.word	0x080049df
 8004428:	08004511 	.word	0x08004511
 800442c:	080049df 	.word	0x080049df
 8004430:	080049df 	.word	0x080049df
 8004434:	080049df 	.word	0x080049df
 8004438:	080049df 	.word	0x080049df
 800443c:	080049df 	.word	0x080049df
 8004440:	080049df 	.word	0x080049df
 8004444:	080049df 	.word	0x080049df
 8004448:	080049df 	.word	0x080049df
 800444c:	080049df 	.word	0x080049df
 8004450:	080049df 	.word	0x080049df
 8004454:	080049df 	.word	0x080049df
 8004458:	080049df 	.word	0x080049df
 800445c:	080049df 	.word	0x080049df
 8004460:	080049df 	.word	0x080049df
 8004464:	080049df 	.word	0x080049df
 8004468:	08004547 	.word	0x08004547
 800446c:	0800457d 	.word	0x0800457d
 8004470:	f240 4269 	movw	r2, #1129	; 0x469
 8004474:	4293      	cmp	r3, r2
 8004476:	f300 82b2 	bgt.w	80049de <_Z22handleSDORequestUploadRK9RxMessage+0x802>
 800447a:	f5b3 6f82 	cmp.w	r3, #1040	; 0x410
 800447e:	f6bf aef1 	bge.w	8004264 <_Z22handleSDORequestUploadRK9RxMessage+0x88>
 8004482:	e2ac      	b.n	80049de <_Z22handleSDORequestUploadRK9RxMessage+0x802>
        case 0x1: {   // OD_NodeID
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 8004484:	2303      	movs	r3, #3
 8004486:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_NodeID>(OD_NodeID_get());
 800448a:	f000 facf 	bl	8004a2c <_Z13OD_NodeID_getv>
 800448e:	4603      	mov	r3, r0
 8004490:	461a      	mov	r2, r3
 8004492:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004496:	4611      	mov	r1, r2
 8004498:	4618      	mov	r0, r3
 800449a:	f001 f89d 	bl	80055d8 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals16SENSOR_OD_NodeIDEEEvNT_8dataTypeE>
            break;
 800449e:	e2a7      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x2: {   // OD_NodeStatus
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_NodeStatus>(OD_NodeStatus_get());
 80044a6:	f000 fadd 	bl	8004a64 <_Z17OD_NodeStatus_getv>
 80044aa:	4603      	mov	r3, r0
 80044ac:	461a      	mov	r2, r3
 80044ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80044b2:	4611      	mov	r1, r2
 80044b4:	4618      	mov	r0, r3
 80044b6:	f001 f8a4 	bl	8005602 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals20SENSOR_OD_NodeStatusEEEvNT_8dataTypeE>
            break;
 80044ba:	e299      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x3: {   // OD_ProtocolVersion
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80044bc:	2303      	movs	r3, #3
 80044be:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_ProtocolVersion>(OD_ProtocolVersion_get());
 80044c2:	f000 faeb 	bl	8004a9c <_Z22OD_ProtocolVersion_getv>
 80044c6:	4603      	mov	r3, r0
 80044c8:	461a      	mov	r2, r3
 80044ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80044ce:	4611      	mov	r1, r2
 80044d0:	4618      	mov	r0, r3
 80044d2:	f001 f8ab 	bl	800562c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals25SENSOR_OD_ProtocolVersionEEEvNT_8dataTypeE>
            break;
 80044d6:	e28b      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x4: {   // OD_StackVersion
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80044d8:	2303      	movs	r3, #3
 80044da:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_StackVersion>(OD_StackVersion_get());
 80044de:	f000 faf9 	bl	8004ad4 <_Z19OD_StackVersion_getv>
 80044e2:	4603      	mov	r3, r0
 80044e4:	461a      	mov	r2, r3
 80044e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80044ea:	4611      	mov	r1, r2
 80044ec:	4618      	mov	r0, r3
 80044ee:	f001 f8b2 	bl	8005656 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals22SENSOR_OD_StackVersionEEEvNT_8dataTypeE>
            break;
 80044f2:	e27d      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x5: {   // OD_DbcVersion
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_DbcVersion>(OD_DbcVersion_get());
 80044fa:	f000 fb07 	bl	8004b0c <_Z17OD_DbcVersion_getv>
 80044fe:	4603      	mov	r3, r0
 8004500:	461a      	mov	r2, r3
 8004502:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004506:	4611      	mov	r1, r2
 8004508:	4618      	mov	r0, r3
 800450a:	f001 f8b9 	bl	8005680 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals20SENSOR_OD_DbcVersionEEEvNT_8dataTypeE>
            break;
 800450e:	e26f      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x10: {   // OD_HeartbeatInterval
            uint16_t value = msgSdoReq.get<can::signals::SENSOR_OD_HeartbeatInterval>();
 8004510:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004514:	4618      	mov	r0, r3
 8004516:	f001 fc02 	bl	8005d1e <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals27SENSOR_OD_HeartbeatIntervalEEENT_8dataTypeEv>
 800451a:	4603      	mov	r3, r0
 800451c:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
                OD_HeartbeatInterval_set(value);
 8004520:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8004524:	4618      	mov	r0, r3
 8004526:	f000 fb29 	bl	8004b7c <_Z24OD_HeartbeatInterval_sett>
                respCode = can::signals::SENSOR_SDO_RespCode::OK;
 800452a:	2300      	movs	r3, #0
 800452c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_HeartbeatInterval>(OD_HeartbeatInterval_get());
 8004530:	f000 fb08 	bl	8004b44 <_Z24OD_HeartbeatInterval_getv>
 8004534:	4603      	mov	r3, r0
 8004536:	461a      	mov	r2, r3
 8004538:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800453c:	4611      	mov	r1, r2
 800453e:	4618      	mov	r0, r3
 8004540:	f001 f8b3 	bl	80056aa <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals27SENSOR_OD_HeartbeatIntervalEEEvNT_8dataTypeE>
            break;
 8004544:	e254      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x20: {   // OD_SendOdOnBootup
            uint8_t value = msgSdoReq.get<can::signals::SENSOR_OD_SendOdOnBootup>();
 8004546:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800454a:	4618      	mov	r0, r3
 800454c:	f001 fbf9 	bl	8005d42 <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals24SENSOR_OD_SendOdOnBootupEEENT_8dataTypeEv>
 8004550:	4603      	mov	r3, r0
 8004552:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                OD_SendOdOnBootup_set(value);
 8004556:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 800455a:	4618      	mov	r0, r3
 800455c:	f000 fb46 	bl	8004bec <_Z21OD_SendOdOnBootup_seth>
                respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8004560:	2300      	movs	r3, #0
 8004562:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_SendOdOnBootup>(OD_SendOdOnBootup_get());
 8004566:	f000 fb25 	bl	8004bb4 <_Z21OD_SendOdOnBootup_getv>
 800456a:	4603      	mov	r3, r0
 800456c:	461a      	mov	r2, r3
 800456e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004572:	4611      	mov	r1, r2
 8004574:	4618      	mov	r0, r3
 8004576:	f001 f8ad 	bl	80056d4 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals24SENSOR_OD_SendOdOnBootupEEEvNT_8dataTypeE>
            break;
 800457a:	e239      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x21: {   // OD_OdEntrySendInterval
            uint16_t value = msgSdoReq.get<can::signals::SENSOR_OD_OdEntrySendInterval>();
 800457c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004580:	4618      	mov	r0, r3
 8004582:	f001 fbf0 	bl	8005d66 <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals29SENSOR_OD_OdEntrySendIntervalEEENT_8dataTypeEv>
 8004586:	4603      	mov	r3, r0
 8004588:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
                OD_OdEntrySendInterval_set(value);
 800458c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8004590:	4618      	mov	r0, r3
 8004592:	f000 fb63 	bl	8004c5c <_Z26OD_OdEntrySendInterval_sett>
                respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8004596:	2300      	movs	r3, #0
 8004598:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_OdEntrySendInterval>(OD_OdEntrySendInterval_get());
 800459c:	f000 fb42 	bl	8004c24 <_Z26OD_OdEntrySendInterval_getv>
 80045a0:	4603      	mov	r3, r0
 80045a2:	461a      	mov	r2, r3
 80045a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80045a8:	4611      	mov	r1, r2
 80045aa:	4618      	mov	r0, r3
 80045ac:	f001 f8a7 	bl	80056fe <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals29SENSOR_OD_OdEntrySendIntervalEEEvNT_8dataTypeE>
            break;
 80045b0:	e21e      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x410: {   // OD_CpuUsage
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CpuUsage>(OD_CpuUsage_get());
 80045b8:	f000 fb6c 	bl	8004c94 <_Z15OD_CpuUsage_getv>
 80045bc:	eef0 7a40 	vmov.f32	s15, s0
 80045c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80045c4:	eeb0 0a67 	vmov.f32	s0, s15
 80045c8:	4618      	mov	r0, r3
 80045ca:	f001 f8ad 	bl	8005728 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals18SENSOR_OD_CpuUsageEEEvNT_8dataTypeE>
            break;
 80045ce:	e20f      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x411: {   // OD_MemFree
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_MemFree>(OD_MemFree_get());
 80045d6:	f000 fb97 	bl	8004d08 <_Z14OD_MemFree_getv>
 80045da:	4602      	mov	r2, r0
 80045dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80045e0:	4611      	mov	r1, r2
 80045e2:	4618      	mov	r0, r3
 80045e4:	f001 f8b7 	bl	8005756 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals17SENSOR_OD_MemFreeEEEvNT_8dataTypeE>
            break;
 80045e8:	e202      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x412: {   // OD_BoardTemp
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_BoardTemp>(OD_BoardTemp_get());
 80045f0:	f000 fbc2 	bl	8004d78 <_Z16OD_BoardTemp_getv>
 80045f4:	eef0 7a40 	vmov.f32	s15, s0
 80045f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80045fc:	eeb0 0a67 	vmov.f32	s0, s15
 8004600:	4618      	mov	r0, r3
 8004602:	f001 f8bc 	bl	800577e <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals19SENSOR_OD_BoardTempEEEvNT_8dataTypeE>
            break;
 8004606:	e1f3      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x413: {   // OD_InputVoltage
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 8004608:	2303      	movs	r3, #3
 800460a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_InputVoltage>(OD_InputVoltage_get());
 800460e:	f000 fbed 	bl	8004dec <_Z19OD_InputVoltage_getv>
 8004612:	eef0 7a40 	vmov.f32	s15, s0
 8004616:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800461a:	eeb0 0a67 	vmov.f32	s0, s15
 800461e:	4618      	mov	r0, r3
 8004620:	f001 f8c4 	bl	80057ac <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals22SENSOR_OD_InputVoltageEEEvNT_8dataTypeE>
            break;
 8004624:	e1e4      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x414: {   // OD_runtime
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 8004626:	2303      	movs	r3, #3
 8004628:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_runtime>(OD_runtime_get());
 800462c:	f000 fc18 	bl	8004e60 <_Z14OD_runtime_getv>
 8004630:	4602      	mov	r2, r0
 8004632:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004636:	4611      	mov	r1, r2
 8004638:	4618      	mov	r0, r3
 800463a:	f001 f8ce 	bl	80057da <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals17SENSOR_OD_runtimeEEEvNT_8dataTypeE>
            break;
 800463e:	e1d7      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x415: {   // OD_SdcIn
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 8004640:	2303      	movs	r3, #3
 8004642:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_SdcIn>(OD_SdcIn_get());
 8004646:	f000 fc27 	bl	8004e98 <_Z12OD_SdcIn_getv>
 800464a:	4603      	mov	r3, r0
 800464c:	461a      	mov	r2, r3
 800464e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004652:	4611      	mov	r1, r2
 8004654:	4618      	mov	r0, r3
 8004656:	f001 f8d4 	bl	8005802 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals15SENSOR_OD_SdcInEEEvNT_8dataTypeE>
            break;
 800465a:	e1c9      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x416: {   // OD_SdcOut
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 800465c:	2303      	movs	r3, #3
 800465e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_SdcOut>(OD_SdcOut_get());
 8004662:	f000 fc35 	bl	8004ed0 <_Z13OD_SdcOut_getv>
 8004666:	4603      	mov	r3, r0
 8004668:	461a      	mov	r2, r3
 800466a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800466e:	4611      	mov	r1, r2
 8004670:	4618      	mov	r0, r3
 8004672:	f001 f8db 	bl	800582c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals16SENSOR_OD_SdcOutEEEvNT_8dataTypeE>
            break;
 8004676:	e1bb      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x420: {   // OD_ChipUID1
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 8004678:	2303      	movs	r3, #3
 800467a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_ChipUID1>(OD_ChipUID1_get());
 800467e:	f000 fc43 	bl	8004f08 <_Z15OD_ChipUID1_getv>
 8004682:	4602      	mov	r2, r0
 8004684:	460b      	mov	r3, r1
 8004686:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800468a:	4608      	mov	r0, r1
 800468c:	f001 f8e3 	bl	8005856 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals18SENSOR_OD_ChipUID1EEEvNT_8dataTypeE>
            break;
 8004690:	e1ae      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x421: {   // OD_ChipUID2
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 8004692:	2303      	movs	r3, #3
 8004694:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_ChipUID2>(OD_ChipUID2_get());
 8004698:	f000 fc56 	bl	8004f48 <_Z15OD_ChipUID2_getv>
 800469c:	4602      	mov	r2, r0
 800469e:	460b      	mov	r3, r1
 80046a0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80046a4:	4608      	mov	r0, r1
 80046a6:	f001 f8ef 	bl	8005888 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals18SENSOR_OD_ChipUID2EEEvNT_8dataTypeE>
            break;
 80046aa:	e1a1      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x430: {   // OD_BuildDate
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_BuildDate>(OD_BuildDate_get());
 80046b2:	f000 fc69 	bl	8004f88 <_Z16OD_BuildDate_getv>
 80046b6:	4602      	mov	r2, r0
 80046b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80046bc:	4611      	mov	r1, r2
 80046be:	4618      	mov	r0, r3
 80046c0:	f001 f8fb 	bl	80058ba <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals19SENSOR_OD_BuildDateEEEvNT_8dataTypeE>
            break;
 80046c4:	e194      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x431: {   // OD_BuildTime
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_BuildTime>(OD_BuildTime_get());
 80046cc:	f000 fc78 	bl	8004fc0 <_Z16OD_BuildTime_getv>
 80046d0:	4602      	mov	r2, r0
 80046d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80046d6:	4611      	mov	r1, r2
 80046d8:	4618      	mov	r0, r3
 80046da:	f001 f902 	bl	80058e2 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals19SENSOR_OD_BuildTimeEEEvNT_8dataTypeE>
            break;
 80046de:	e187      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x450: {   // OD_CAN1_TxErrCnt
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_TxErrCnt>(OD_CAN1_TxErrCnt_get());
 80046e6:	f000 fc87 	bl	8004ff8 <_Z20OD_CAN1_TxErrCnt_getv>
 80046ea:	4603      	mov	r3, r0
 80046ec:	461a      	mov	r2, r3
 80046ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80046f2:	4611      	mov	r1, r2
 80046f4:	4618      	mov	r0, r3
 80046f6:	f001 f908 	bl	800590a <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN1_TxErrCntEEEvNT_8dataTypeE>
            break;
 80046fa:	e179      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x451: {   // OD_CAN1_RxErrCnt
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80046fc:	2303      	movs	r3, #3
 80046fe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_RxErrCnt>(OD_CAN1_RxErrCnt_get());
 8004702:	f000 fc95 	bl	8005030 <_Z20OD_CAN1_RxErrCnt_getv>
 8004706:	4603      	mov	r3, r0
 8004708:	461a      	mov	r2, r3
 800470a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800470e:	4611      	mov	r1, r2
 8004710:	4618      	mov	r0, r3
 8004712:	f001 f90f 	bl	8005934 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN1_RxErrCntEEEvNT_8dataTypeE>
            break;
 8004716:	e16b      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x452: {   // OD_CAN1_lastErrorCode
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 8004718:	2303      	movs	r3, #3
 800471a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_lastErrorCode>(OD_CAN1_lastErrorCode_get());
 800471e:	f000 fca3 	bl	8005068 <_Z25OD_CAN1_lastErrorCode_getv>
 8004722:	4602      	mov	r2, r0
 8004724:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004728:	4611      	mov	r1, r2
 800472a:	4618      	mov	r0, r3
 800472c:	f001 f917 	bl	800595e <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals28SENSOR_OD_CAN1_lastErrorCodeEEEvNT_8dataTypeE>
            break;
 8004730:	e15e      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x453: {   // OD_CAN1_autoErrorReset
            uint8_t value = msgSdoReq.get<can::signals::SENSOR_OD_CAN1_autoErrorReset>();
 8004732:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004736:	4618      	mov	r0, r3
 8004738:	f001 fb27 	bl	8005d8a <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals29SENSOR_OD_CAN1_autoErrorResetEEENT_8dataTypeEv>
 800473c:	4603      	mov	r3, r0
 800473e:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                OD_CAN1_autoErrorReset_set(value);
 8004742:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8004746:	4618      	mov	r0, r3
 8004748:	f000 fcc6 	bl	80050d8 <_Z26OD_CAN1_autoErrorReset_seth>
                respCode = can::signals::SENSOR_SDO_RespCode::OK;
 800474c:	2300      	movs	r3, #0
 800474e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_autoErrorReset>(OD_CAN1_autoErrorReset_get());
 8004752:	f000 fca5 	bl	80050a0 <_Z26OD_CAN1_autoErrorReset_getv>
 8004756:	4603      	mov	r3, r0
 8004758:	461a      	mov	r2, r3
 800475a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800475e:	4611      	mov	r1, r2
 8004760:	4618      	mov	r0, r3
 8004762:	f001 f910 	bl	8005986 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals29SENSOR_OD_CAN1_autoErrorResetEEEvNT_8dataTypeE>
            break;
 8004766:	e143      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x454: {   // OD_CAN1_Baudrate
            uint16_t value = msgSdoReq.get<can::signals::SENSOR_OD_CAN1_Baudrate>();
 8004768:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800476c:	4618      	mov	r0, r3
 800476e:	f001 fb1e 	bl	8005dae <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals23SENSOR_OD_CAN1_BaudrateEEENT_8dataTypeEv>
 8004772:	4603      	mov	r3, r0
 8004774:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
if (value < 125 || value > 1000) {
 8004778:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800477c:	2b7c      	cmp	r3, #124	; 0x7c
 800477e:	d904      	bls.n	800478a <_Z22handleSDORequestUploadRK9RxMessage+0x5ae>
 8004780:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8004784:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004788:	d903      	bls.n	8004792 <_Z22handleSDORequestUploadRK9RxMessage+0x5b6>
                respCode = can::signals::SENSOR_SDO_RespCode::ERR_OUT_OF_RANGE;
 800478a:	2305      	movs	r3, #5
 800478c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8004790:	e007      	b.n	80047a2 <_Z22handleSDORequestUploadRK9RxMessage+0x5c6>
            }
            else {
                OD_CAN1_Baudrate_set(value);
 8004792:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8004796:	4618      	mov	r0, r3
 8004798:	f000 fcd6 	bl	8005148 <_Z20OD_CAN1_Baudrate_sett>
                respCode = can::signals::SENSOR_SDO_RespCode::OK;
 800479c:	2300      	movs	r3, #0
 800479e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            }
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_Baudrate>(OD_CAN1_Baudrate_get());
 80047a2:	f000 fcb5 	bl	8005110 <_Z20OD_CAN1_Baudrate_getv>
 80047a6:	4603      	mov	r3, r0
 80047a8:	461a      	mov	r2, r3
 80047aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80047ae:	4611      	mov	r1, r2
 80047b0:	4618      	mov	r0, r3
 80047b2:	f001 f8fd 	bl	80059b0 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN1_BaudrateEEEvNT_8dataTypeE>
            break;
 80047b6:	e11b      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x456: {   // OD_CAN1_Status
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_Status>(OD_CAN1_Status_get());
 80047be:	f000 fcdf 	bl	8005180 <_Z18OD_CAN1_Status_getv>
 80047c2:	4603      	mov	r3, r0
 80047c4:	461a      	mov	r2, r3
 80047c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80047ca:	4611      	mov	r1, r2
 80047cc:	4618      	mov	r0, r3
 80047ce:	f001 f904 	bl	80059da <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals21SENSOR_OD_CAN1_StatusEEEvNT_8dataTypeE>
            break;
 80047d2:	e10d      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x457: {   // OD_CAN1_DiscardedTxMessages
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_DiscardedTxMessages>(OD_CAN1_DiscardedTxMessages_get());
 80047da:	f000 fced 	bl	80051b8 <_Z31OD_CAN1_DiscardedTxMessages_getv>
 80047de:	4602      	mov	r2, r0
 80047e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80047e4:	4611      	mov	r1, r2
 80047e6:	4618      	mov	r0, r3
 80047e8:	f001 f90c 	bl	8005a04 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals34SENSOR_OD_CAN1_DiscardedTxMessagesEEEvNT_8dataTypeE>
            break;
 80047ec:	e100      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x458: {   // OD_CAN1_ErrorStatus
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_ErrorStatus>(OD_CAN1_ErrorStatus_get());
 80047f4:	f000 fcfc 	bl	80051f0 <_Z23OD_CAN1_ErrorStatus_getv>
 80047f8:	4603      	mov	r3, r0
 80047fa:	461a      	mov	r2, r3
 80047fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004800:	4611      	mov	r1, r2
 8004802:	4618      	mov	r0, r3
 8004804:	f001 f912 	bl	8005a2c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_CAN1_ErrorStatusEEEvNT_8dataTypeE>
            break;
 8004808:	e0f2      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x459: {   // OD_CAN1_DelayedTxMessages
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 800480a:	2303      	movs	r3, #3
 800480c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN1_DelayedTxMessages>(OD_CAN1_DelayedTxMessages_get());
 8004810:	f000 fd0a 	bl	8005228 <_Z29OD_CAN1_DelayedTxMessages_getv>
 8004814:	4602      	mov	r2, r0
 8004816:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800481a:	4611      	mov	r1, r2
 800481c:	4618      	mov	r0, r3
 800481e:	f001 f91a 	bl	8005a56 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals32SENSOR_OD_CAN1_DelayedTxMessagesEEEvNT_8dataTypeE>
            break;
 8004822:	e0e5      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x460: {   // OD_CAN2_TxErrCnt
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 8004824:	2303      	movs	r3, #3
 8004826:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_TxErrCnt>(OD_CAN2_TxErrCnt_get());
 800482a:	f000 fd19 	bl	8005260 <_Z20OD_CAN2_TxErrCnt_getv>
 800482e:	4603      	mov	r3, r0
 8004830:	461a      	mov	r2, r3
 8004832:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004836:	4611      	mov	r1, r2
 8004838:	4618      	mov	r0, r3
 800483a:	f001 f920 	bl	8005a7e <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN2_TxErrCntEEEvNT_8dataTypeE>
            break;
 800483e:	e0d7      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x461: {   // OD_CAN2_RxErrCnt
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 8004840:	2303      	movs	r3, #3
 8004842:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_RxErrCnt>(OD_CAN2_RxErrCnt_get());
 8004846:	f000 fd27 	bl	8005298 <_Z20OD_CAN2_RxErrCnt_getv>
 800484a:	4603      	mov	r3, r0
 800484c:	461a      	mov	r2, r3
 800484e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004852:	4611      	mov	r1, r2
 8004854:	4618      	mov	r0, r3
 8004856:	f001 f927 	bl	8005aa8 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN2_RxErrCntEEEvNT_8dataTypeE>
            break;
 800485a:	e0c9      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x462: {   // OD_CAN2_lastErrorCode
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 800485c:	2303      	movs	r3, #3
 800485e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_lastErrorCode>(OD_CAN2_lastErrorCode_get());
 8004862:	f000 fd35 	bl	80052d0 <_Z25OD_CAN2_lastErrorCode_getv>
 8004866:	4602      	mov	r2, r0
 8004868:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800486c:	4611      	mov	r1, r2
 800486e:	4618      	mov	r0, r3
 8004870:	f001 f92f 	bl	8005ad2 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals28SENSOR_OD_CAN2_lastErrorCodeEEEvNT_8dataTypeE>
            break;
 8004874:	e0bc      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x463: {   // OD_CAN2_autoErrorReset
            uint8_t value = msgSdoReq.get<can::signals::SENSOR_OD_CAN2_autoErrorReset>();
 8004876:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800487a:	4618      	mov	r0, r3
 800487c:	f001 faa9 	bl	8005dd2 <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals29SENSOR_OD_CAN2_autoErrorResetEEENT_8dataTypeEv>
 8004880:	4603      	mov	r3, r0
 8004882:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                OD_CAN2_autoErrorReset_set(value);
 8004886:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 800488a:	4618      	mov	r0, r3
 800488c:	f000 fd58 	bl	8005340 <_Z26OD_CAN2_autoErrorReset_seth>
                respCode = can::signals::SENSOR_SDO_RespCode::OK;
 8004890:	2300      	movs	r3, #0
 8004892:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_autoErrorReset>(OD_CAN2_autoErrorReset_get());
 8004896:	f000 fd37 	bl	8005308 <_Z26OD_CAN2_autoErrorReset_getv>
 800489a:	4603      	mov	r3, r0
 800489c:	461a      	mov	r2, r3
 800489e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80048a2:	4611      	mov	r1, r2
 80048a4:	4618      	mov	r0, r3
 80048a6:	f001 f928 	bl	8005afa <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals29SENSOR_OD_CAN2_autoErrorResetEEEvNT_8dataTypeE>
            break;
 80048aa:	e0a1      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x464: {   // OD_CAN2_Baudrate
            uint16_t value = msgSdoReq.get<can::signals::SENSOR_OD_CAN2_Baudrate>();
 80048ac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80048b0:	4618      	mov	r0, r3
 80048b2:	f001 faa0 	bl	8005df6 <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals23SENSOR_OD_CAN2_BaudrateEEENT_8dataTypeEv>
 80048b6:	4603      	mov	r3, r0
 80048b8:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
if (value < 125 || value > 1000) {
 80048bc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 80048c0:	2b7c      	cmp	r3, #124	; 0x7c
 80048c2:	d904      	bls.n	80048ce <_Z22handleSDORequestUploadRK9RxMessage+0x6f2>
 80048c4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 80048c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80048cc:	d903      	bls.n	80048d6 <_Z22handleSDORequestUploadRK9RxMessage+0x6fa>
                respCode = can::signals::SENSOR_SDO_RespCode::ERR_OUT_OF_RANGE;
 80048ce:	2305      	movs	r3, #5
 80048d0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 80048d4:	e007      	b.n	80048e6 <_Z22handleSDORequestUploadRK9RxMessage+0x70a>
            }
            else {
                OD_CAN2_Baudrate_set(value);
 80048d6:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 80048da:	4618      	mov	r0, r3
 80048dc:	f000 fd68 	bl	80053b0 <_Z20OD_CAN2_Baudrate_sett>
                respCode = can::signals::SENSOR_SDO_RespCode::OK;
 80048e0:	2300      	movs	r3, #0
 80048e2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            }
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_Baudrate>(OD_CAN2_Baudrate_get());
 80048e6:	f000 fd47 	bl	8005378 <_Z20OD_CAN2_Baudrate_getv>
 80048ea:	4603      	mov	r3, r0
 80048ec:	461a      	mov	r2, r3
 80048ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80048f2:	4611      	mov	r1, r2
 80048f4:	4618      	mov	r0, r3
 80048f6:	f001 f915 	bl	8005b24 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN2_BaudrateEEEvNT_8dataTypeE>
            break;
 80048fa:	e079      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x466: {   // OD_CAN2_Status
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80048fc:	2303      	movs	r3, #3
 80048fe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_Status>(OD_CAN2_Status_get());
 8004902:	f000 fd71 	bl	80053e8 <_Z18OD_CAN2_Status_getv>
 8004906:	4603      	mov	r3, r0
 8004908:	461a      	mov	r2, r3
 800490a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800490e:	4611      	mov	r1, r2
 8004910:	4618      	mov	r0, r3
 8004912:	f001 f91c 	bl	8005b4e <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals21SENSOR_OD_CAN2_StatusEEEvNT_8dataTypeE>
            break;
 8004916:	e06b      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x467: {   // OD_CAN2_DiscardedTxMessages
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 8004918:	2303      	movs	r3, #3
 800491a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_DiscardedTxMessages>(OD_CAN2_DiscardedTxMessages_get());
 800491e:	f000 fd7f 	bl	8005420 <_Z31OD_CAN2_DiscardedTxMessages_getv>
 8004922:	4602      	mov	r2, r0
 8004924:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004928:	4611      	mov	r1, r2
 800492a:	4618      	mov	r0, r3
 800492c:	f001 f924 	bl	8005b78 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals34SENSOR_OD_CAN2_DiscardedTxMessagesEEEvNT_8dataTypeE>
            break;
 8004930:	e05e      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x468: {   // OD_CAN2_ErrorStatus
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 8004932:	2303      	movs	r3, #3
 8004934:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_ErrorStatus>(OD_CAN2_ErrorStatus_get());
 8004938:	f000 fd8e 	bl	8005458 <_Z23OD_CAN2_ErrorStatus_getv>
 800493c:	4603      	mov	r3, r0
 800493e:	461a      	mov	r2, r3
 8004940:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004944:	4611      	mov	r1, r2
 8004946:	4618      	mov	r0, r3
 8004948:	f001 f92a 	bl	8005ba0 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_CAN2_ErrorStatusEEEvNT_8dataTypeE>
            break;
 800494c:	e050      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0x469: {   // OD_CAN2_DelayedTxMessages
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 800494e:	2303      	movs	r3, #3
 8004950:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_CAN2_DelayedTxMessages>(OD_CAN2_DelayedTxMessages_get());
 8004954:	f000 fd9c 	bl	8005490 <_Z29OD_CAN2_DelayedTxMessages_getv>
 8004958:	4602      	mov	r2, r0
 800495a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800495e:	4611      	mov	r1, r2
 8004960:	4618      	mov	r0, r3
 8004962:	f001 f932 	bl	8005bca <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals32SENSOR_OD_CAN2_DelayedTxMessagesEEEvNT_8dataTypeE>
            break;
 8004966:	e043      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0xA20: {   // OD_IMU_number
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 8004968:	2303      	movs	r3, #3
 800496a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_IMU_number>(OD_IMU_number_get());
 800496e:	f000 fdab 	bl	80054c8 <_Z17OD_IMU_number_getv>
 8004972:	4603      	mov	r3, r0
 8004974:	461a      	mov	r2, r3
 8004976:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800497a:	4611      	mov	r1, r2
 800497c:	4618      	mov	r0, r3
 800497e:	f001 f938 	bl	8005bf2 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals20SENSOR_OD_IMU_numberEEEvNT_8dataTypeE>
            break;
 8004982:	e035      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0xA25: {   // OD_IMU1_Temperature
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 8004984:	2303      	movs	r3, #3
 8004986:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_IMU1_Temperature>(OD_IMU1_Temperature_get());
 800498a:	f000 fdb9 	bl	8005500 <_Z23OD_IMU1_Temperature_getv>
 800498e:	eef0 7a40 	vmov.f32	s15, s0
 8004992:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004996:	eeb0 0a67 	vmov.f32	s0, s15
 800499a:	4618      	mov	r0, r3
 800499c:	f001 f93e 	bl	8005c1c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_IMU1_TemperatureEEEvNT_8dataTypeE>
            break;
 80049a0:	e026      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0xA26: {   // OD_IMU2_Temperature
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_IMU2_Temperature>(OD_IMU2_Temperature_get());
 80049a8:	f000 fdc8 	bl	800553c <_Z23OD_IMU2_Temperature_getv>
 80049ac:	eef0 7a40 	vmov.f32	s15, s0
 80049b0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80049b4:	eeb0 0a67 	vmov.f32	s0, s15
 80049b8:	4618      	mov	r0, r3
 80049ba:	f001 f946 	bl	8005c4a <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_IMU2_TemperatureEEEvNT_8dataTypeE>
            break;
 80049be:	e017      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        case 0xA27: {   // OD_IMU3_Temperature
            respCode = can::signals::SENSOR_SDO_RespCode::ERR_READ_ONLY_OBJECT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
            msgSdoResp.set<can::signals::SENSOR_OD_IMU3_Temperature>(OD_IMU3_Temperature_get());
 80049c6:	f000 fdd7 	bl	8005578 <_Z23OD_IMU3_Temperature_getv>
 80049ca:	eef0 7a40 	vmov.f32	s15, s0
 80049ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80049d2:	eeb0 0a67 	vmov.f32	s0, s15
 80049d6:	4618      	mov	r0, r3
 80049d8:	f001 f94e 	bl	8005c78 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_IMU3_TemperatureEEEvNT_8dataTypeE>
            break;
 80049dc:	e008      	b.n	80049f0 <_Z22handleSDORequestUploadRK9RxMessage+0x814>
        }
        default:
            // Unknown SDO-ID, just reply unknown ID
            msgSdoResp.set<can::signals::SENSOR_SDO_ID>(sdoId);
 80049de:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80049e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80049e6:	4611      	mov	r1, r2
 80049e8:	4618      	mov	r0, r3
 80049ea:	f001 f95c 	bl	8005ca6 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals13SENSOR_SDO_IDEEEvNT_8dataTypeE>
            break;
 80049ee:	bf00      	nop
    }

    msgSdoResp.set<can::signals::SENSOR_SDO_RespCode>(respCode);
 80049f0:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 80049f4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80049f8:	4611      	mov	r1, r2
 80049fa:	4618      	mov	r0, r3
 80049fc:	f001 f968 	bl	8005cd0 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals19SENSOR_SDO_RespCodeEEEvNT_8dataTypeE>

    // Send response message
    extern osMessageQueueId_t czSendQueue;
    TxMessage sendTxMessage = msgSdoResp.getTxMessage();
 8004a00:	f107 0308 	add.w	r3, r7, #8
 8004a04:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8004a08:	2200      	movs	r2, #0
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7fc fb9a 	bl	8001144 <_ZNK3can11MessageBase12getTxMessageEm>
    osMessageQueuePut(czSendQueue, &sendTxMessage, 0, 0);
 8004a10:	4b05      	ldr	r3, [pc, #20]	; (8004a28 <_Z22handleSDORequestUploadRK9RxMessage+0x84c>)
 8004a12:	6818      	ldr	r0, [r3, #0]
 8004a14:	f107 0108 	add.w	r1, r7, #8
 8004a18:	2300      	movs	r3, #0
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f00a ffd0 	bl	800f9c0 <osMessageQueuePut>
}
 8004a20:	bf00      	nop
 8004a22:	3770      	adds	r7, #112	; 0x70
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	2000062c 	.word	0x2000062c

08004a2c <_Z13OD_NodeID_getv>:
* or to trigger another function (e.g. enter debug mode).                 *
* ATTENTION: Then the threadsafe access has to be handled by the user,    *
* e.g with using the provided mutex.                                      *
***************************************************************************/
#ifndef OD_NodeID_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_NodeID_get() {
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_NodeID, portMAX_DELAY);
 8004a32:	4b0a      	ldr	r3, [pc, #40]	; (8004a5c <_Z13OD_NodeID_getv+0x30>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f04f 31ff 	mov.w	r1, #4294967295
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f00a fd85 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_NodeID;
 8004a40:	4b07      	ldr	r3, [pc, #28]	; (8004a60 <_Z13OD_NodeID_getv+0x34>)
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_NodeID);
 8004a46:	4b05      	ldr	r3, [pc, #20]	; (8004a5c <_Z13OD_NodeID_getv+0x30>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f00a fdc8 	bl	800f5e0 <osMutexRelease>
    return value;
 8004a50:	79fb      	ldrb	r3, [r7, #7]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3708      	adds	r7, #8
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	200006b0 	.word	0x200006b0
 8004a60:	20000635 	.word	0x20000635

08004a64 <_Z17OD_NodeStatus_getv>:
    osMutexRelease(mutex_OD_NodeID);
}
#endif

#ifndef OD_NodeStatus_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_NodeStatus_get() {
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_NodeStatus, portMAX_DELAY);
 8004a6a:	4b0a      	ldr	r3, [pc, #40]	; (8004a94 <_Z17OD_NodeStatus_getv+0x30>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f04f 31ff 	mov.w	r1, #4294967295
 8004a72:	4618      	mov	r0, r3
 8004a74:	f00a fd69 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_NodeStatus;
 8004a78:	4b07      	ldr	r3, [pc, #28]	; (8004a98 <_Z17OD_NodeStatus_getv+0x34>)
 8004a7a:	781b      	ldrb	r3, [r3, #0]
 8004a7c:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_NodeStatus);
 8004a7e:	4b05      	ldr	r3, [pc, #20]	; (8004a94 <_Z17OD_NodeStatus_getv+0x30>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4618      	mov	r0, r3
 8004a84:	f00a fdac 	bl	800f5e0 <osMutexRelease>
    return value;
 8004a88:	79fb      	ldrb	r3, [r7, #7]
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3708      	adds	r7, #8
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	200006b4 	.word	0x200006b4
 8004a98:	20000636 	.word	0x20000636

08004a9c <_Z22OD_ProtocolVersion_getv>:
    osMutexRelease(mutex_OD_NodeStatus);
}
#endif

#ifndef OD_ProtocolVersion_GET_OVERWRITE
uint16_t WEAK_SYMBOL OD_ProtocolVersion_get() {
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b082      	sub	sp, #8
 8004aa0:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_ProtocolVersion, portMAX_DELAY);
 8004aa2:	4b0a      	ldr	r3, [pc, #40]	; (8004acc <_Z22OD_ProtocolVersion_getv+0x30>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f04f 31ff 	mov.w	r1, #4294967295
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f00a fd4d 	bl	800f54a <osMutexAcquire>
    uint16_t value = OD_ProtocolVersion;
 8004ab0:	4b07      	ldr	r3, [pc, #28]	; (8004ad0 <_Z22OD_ProtocolVersion_getv+0x34>)
 8004ab2:	881b      	ldrh	r3, [r3, #0]
 8004ab4:	80fb      	strh	r3, [r7, #6]
    osMutexRelease(mutex_OD_ProtocolVersion);
 8004ab6:	4b05      	ldr	r3, [pc, #20]	; (8004acc <_Z22OD_ProtocolVersion_getv+0x30>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4618      	mov	r0, r3
 8004abc:	f00a fd90 	bl	800f5e0 <osMutexRelease>
    return value;
 8004ac0:	88fb      	ldrh	r3, [r7, #6]
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3708      	adds	r7, #8
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	200006b8 	.word	0x200006b8
 8004ad0:	20000000 	.word	0x20000000

08004ad4 <_Z19OD_StackVersion_getv>:
    osMutexRelease(mutex_OD_ProtocolVersion);
}
#endif

#ifndef OD_StackVersion_GET_OVERWRITE
uint16_t WEAK_SYMBOL OD_StackVersion_get() {
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_StackVersion, portMAX_DELAY);
 8004ada:	4b0a      	ldr	r3, [pc, #40]	; (8004b04 <_Z19OD_StackVersion_getv+0x30>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f04f 31ff 	mov.w	r1, #4294967295
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f00a fd31 	bl	800f54a <osMutexAcquire>
    uint16_t value = OD_StackVersion;
 8004ae8:	4b07      	ldr	r3, [pc, #28]	; (8004b08 <_Z19OD_StackVersion_getv+0x34>)
 8004aea:	881b      	ldrh	r3, [r3, #0]
 8004aec:	80fb      	strh	r3, [r7, #6]
    osMutexRelease(mutex_OD_StackVersion);
 8004aee:	4b05      	ldr	r3, [pc, #20]	; (8004b04 <_Z19OD_StackVersion_getv+0x30>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f00a fd74 	bl	800f5e0 <osMutexRelease>
    return value;
 8004af8:	88fb      	ldrh	r3, [r7, #6]
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3708      	adds	r7, #8
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	200006bc 	.word	0x200006bc
 8004b08:	20000638 	.word	0x20000638

08004b0c <_Z17OD_DbcVersion_getv>:
    osMutexRelease(mutex_OD_StackVersion);
}
#endif

#ifndef OD_DbcVersion_GET_OVERWRITE
uint16_t WEAK_SYMBOL OD_DbcVersion_get() {
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_DbcVersion, portMAX_DELAY);
 8004b12:	4b0a      	ldr	r3, [pc, #40]	; (8004b3c <_Z17OD_DbcVersion_getv+0x30>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f04f 31ff 	mov.w	r1, #4294967295
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f00a fd15 	bl	800f54a <osMutexAcquire>
    uint16_t value = OD_DbcVersion;
 8004b20:	4b07      	ldr	r3, [pc, #28]	; (8004b40 <_Z17OD_DbcVersion_getv+0x34>)
 8004b22:	881b      	ldrh	r3, [r3, #0]
 8004b24:	80fb      	strh	r3, [r7, #6]
    osMutexRelease(mutex_OD_DbcVersion);
 8004b26:	4b05      	ldr	r3, [pc, #20]	; (8004b3c <_Z17OD_DbcVersion_getv+0x30>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f00a fd58 	bl	800f5e0 <osMutexRelease>
    return value;
 8004b30:	88fb      	ldrh	r3, [r7, #6]
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3708      	adds	r7, #8
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	200006c0 	.word	0x200006c0
 8004b40:	2000063a 	.word	0x2000063a

08004b44 <_Z24OD_HeartbeatInterval_getv>:
    osMutexRelease(mutex_OD_DbcVersion);
}
#endif

#ifndef OD_HeartbeatInterval_GET_OVERWRITE
uint16_t WEAK_SYMBOL OD_HeartbeatInterval_get() {
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b082      	sub	sp, #8
 8004b48:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_HeartbeatInterval, portMAX_DELAY);
 8004b4a:	4b0a      	ldr	r3, [pc, #40]	; (8004b74 <_Z24OD_HeartbeatInterval_getv+0x30>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f04f 31ff 	mov.w	r1, #4294967295
 8004b52:	4618      	mov	r0, r3
 8004b54:	f00a fcf9 	bl	800f54a <osMutexAcquire>
    uint16_t value = OD_HeartbeatInterval;
 8004b58:	4b07      	ldr	r3, [pc, #28]	; (8004b78 <_Z24OD_HeartbeatInterval_getv+0x34>)
 8004b5a:	881b      	ldrh	r3, [r3, #0]
 8004b5c:	80fb      	strh	r3, [r7, #6]
    osMutexRelease(mutex_OD_HeartbeatInterval);
 8004b5e:	4b05      	ldr	r3, [pc, #20]	; (8004b74 <_Z24OD_HeartbeatInterval_getv+0x30>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4618      	mov	r0, r3
 8004b64:	f00a fd3c 	bl	800f5e0 <osMutexRelease>
    return value;
 8004b68:	88fb      	ldrh	r3, [r7, #6]
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3708      	adds	r7, #8
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	200006c4 	.word	0x200006c4
 8004b78:	20000002 	.word	0x20000002

08004b7c <_Z24OD_HeartbeatInterval_sett>:
#endif
#ifndef OD_HeartbeatInterval_SET_OVERWRITE
void WEAK_SYMBOL OD_HeartbeatInterval_set(const uint16_t value) {
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	4603      	mov	r3, r0
 8004b84:	80fb      	strh	r3, [r7, #6]
    osMutexAcquire(mutex_OD_HeartbeatInterval, portMAX_DELAY);
 8004b86:	4b09      	ldr	r3, [pc, #36]	; (8004bac <_Z24OD_HeartbeatInterval_sett+0x30>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f04f 31ff 	mov.w	r1, #4294967295
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f00a fcdb 	bl	800f54a <osMutexAcquire>
    OD_HeartbeatInterval = value;
 8004b94:	4a06      	ldr	r2, [pc, #24]	; (8004bb0 <_Z24OD_HeartbeatInterval_sett+0x34>)
 8004b96:	88fb      	ldrh	r3, [r7, #6]
 8004b98:	8013      	strh	r3, [r2, #0]
    osMutexRelease(mutex_OD_HeartbeatInterval);
 8004b9a:	4b04      	ldr	r3, [pc, #16]	; (8004bac <_Z24OD_HeartbeatInterval_sett+0x30>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f00a fd1e 	bl	800f5e0 <osMutexRelease>
}
 8004ba4:	bf00      	nop
 8004ba6:	3708      	adds	r7, #8
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	200006c4 	.word	0x200006c4
 8004bb0:	20000002 	.word	0x20000002

08004bb4 <_Z21OD_SendOdOnBootup_getv>:
#endif

#ifndef OD_SendOdOnBootup_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_SendOdOnBootup_get() {
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b082      	sub	sp, #8
 8004bb8:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_SendOdOnBootup, portMAX_DELAY);
 8004bba:	4b0a      	ldr	r3, [pc, #40]	; (8004be4 <_Z21OD_SendOdOnBootup_getv+0x30>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f04f 31ff 	mov.w	r1, #4294967295
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f00a fcc1 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_SendOdOnBootup;
 8004bc8:	4b07      	ldr	r3, [pc, #28]	; (8004be8 <_Z21OD_SendOdOnBootup_getv+0x34>)
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_SendOdOnBootup);
 8004bce:	4b05      	ldr	r3, [pc, #20]	; (8004be4 <_Z21OD_SendOdOnBootup_getv+0x30>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f00a fd04 	bl	800f5e0 <osMutexRelease>
    return value;
 8004bd8:	79fb      	ldrb	r3, [r7, #7]
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3708      	adds	r7, #8
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	200006c8 	.word	0x200006c8
 8004be8:	2000063c 	.word	0x2000063c

08004bec <_Z21OD_SendOdOnBootup_seth>:
#endif
#ifndef OD_SendOdOnBootup_SET_OVERWRITE
void WEAK_SYMBOL OD_SendOdOnBootup_set(const uint8_t value) {
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	71fb      	strb	r3, [r7, #7]
    osMutexAcquire(mutex_OD_SendOdOnBootup, portMAX_DELAY);
 8004bf6:	4b09      	ldr	r3, [pc, #36]	; (8004c1c <_Z21OD_SendOdOnBootup_seth+0x30>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f04f 31ff 	mov.w	r1, #4294967295
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f00a fca3 	bl	800f54a <osMutexAcquire>
    OD_SendOdOnBootup = value;
 8004c04:	4a06      	ldr	r2, [pc, #24]	; (8004c20 <_Z21OD_SendOdOnBootup_seth+0x34>)
 8004c06:	79fb      	ldrb	r3, [r7, #7]
 8004c08:	7013      	strb	r3, [r2, #0]
    osMutexRelease(mutex_OD_SendOdOnBootup);
 8004c0a:	4b04      	ldr	r3, [pc, #16]	; (8004c1c <_Z21OD_SendOdOnBootup_seth+0x30>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f00a fce6 	bl	800f5e0 <osMutexRelease>
}
 8004c14:	bf00      	nop
 8004c16:	3708      	adds	r7, #8
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	200006c8 	.word	0x200006c8
 8004c20:	2000063c 	.word	0x2000063c

08004c24 <_Z26OD_OdEntrySendInterval_getv>:
#endif

#ifndef OD_OdEntrySendInterval_GET_OVERWRITE
uint16_t WEAK_SYMBOL OD_OdEntrySendInterval_get() {
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b082      	sub	sp, #8
 8004c28:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_OdEntrySendInterval, portMAX_DELAY);
 8004c2a:	4b0a      	ldr	r3, [pc, #40]	; (8004c54 <_Z26OD_OdEntrySendInterval_getv+0x30>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f04f 31ff 	mov.w	r1, #4294967295
 8004c32:	4618      	mov	r0, r3
 8004c34:	f00a fc89 	bl	800f54a <osMutexAcquire>
    uint16_t value = OD_OdEntrySendInterval;
 8004c38:	4b07      	ldr	r3, [pc, #28]	; (8004c58 <_Z26OD_OdEntrySendInterval_getv+0x34>)
 8004c3a:	881b      	ldrh	r3, [r3, #0]
 8004c3c:	80fb      	strh	r3, [r7, #6]
    osMutexRelease(mutex_OD_OdEntrySendInterval);
 8004c3e:	4b05      	ldr	r3, [pc, #20]	; (8004c54 <_Z26OD_OdEntrySendInterval_getv+0x30>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4618      	mov	r0, r3
 8004c44:	f00a fccc 	bl	800f5e0 <osMutexRelease>
    return value;
 8004c48:	88fb      	ldrh	r3, [r7, #6]
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3708      	adds	r7, #8
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	200006cc 	.word	0x200006cc
 8004c58:	20000004 	.word	0x20000004

08004c5c <_Z26OD_OdEntrySendInterval_sett>:
#endif
#ifndef OD_OdEntrySendInterval_SET_OVERWRITE
void WEAK_SYMBOL OD_OdEntrySendInterval_set(const uint16_t value) {
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b082      	sub	sp, #8
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	4603      	mov	r3, r0
 8004c64:	80fb      	strh	r3, [r7, #6]
    osMutexAcquire(mutex_OD_OdEntrySendInterval, portMAX_DELAY);
 8004c66:	4b09      	ldr	r3, [pc, #36]	; (8004c8c <_Z26OD_OdEntrySendInterval_sett+0x30>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f04f 31ff 	mov.w	r1, #4294967295
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f00a fc6b 	bl	800f54a <osMutexAcquire>
    OD_OdEntrySendInterval = value;
 8004c74:	4a06      	ldr	r2, [pc, #24]	; (8004c90 <_Z26OD_OdEntrySendInterval_sett+0x34>)
 8004c76:	88fb      	ldrh	r3, [r7, #6]
 8004c78:	8013      	strh	r3, [r2, #0]
    osMutexRelease(mutex_OD_OdEntrySendInterval);
 8004c7a:	4b04      	ldr	r3, [pc, #16]	; (8004c8c <_Z26OD_OdEntrySendInterval_sett+0x30>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f00a fcae 	bl	800f5e0 <osMutexRelease>
}
 8004c84:	bf00      	nop
 8004c86:	3708      	adds	r7, #8
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	200006cc 	.word	0x200006cc
 8004c90:	20000004 	.word	0x20000004

08004c94 <_Z15OD_CpuUsage_getv>:
#endif

#ifndef OD_CpuUsage_GET_OVERWRITE
float WEAK_SYMBOL OD_CpuUsage_get() {
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b082      	sub	sp, #8
 8004c98:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CpuUsage, portMAX_DELAY);
 8004c9a:	4b0b      	ldr	r3, [pc, #44]	; (8004cc8 <_Z15OD_CpuUsage_getv+0x34>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f04f 31ff 	mov.w	r1, #4294967295
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f00a fc51 	bl	800f54a <osMutexAcquire>
    float value = OD_CpuUsage;
 8004ca8:	4b08      	ldr	r3, [pc, #32]	; (8004ccc <_Z15OD_CpuUsage_getv+0x38>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_CpuUsage);
 8004cae:	4b06      	ldr	r3, [pc, #24]	; (8004cc8 <_Z15OD_CpuUsage_getv+0x34>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f00a fc94 	bl	800f5e0 <osMutexRelease>
    return value;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	ee07 3a90 	vmov	s15, r3
}
 8004cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8004cc2:	3708      	adds	r7, #8
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}
 8004cc8:	200006d0 	.word	0x200006d0
 8004ccc:	20000640 	.word	0x20000640

08004cd0 <_Z15OD_CpuUsage_setf>:
#endif
#ifndef OD_CpuUsage_SET_OVERWRITE
void WEAK_SYMBOL OD_CpuUsage_set(const float value) {
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	ed87 0a01 	vstr	s0, [r7, #4]
    osMutexAcquire(mutex_OD_CpuUsage, portMAX_DELAY);
 8004cda:	4b09      	ldr	r3, [pc, #36]	; (8004d00 <_Z15OD_CpuUsage_setf+0x30>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f04f 31ff 	mov.w	r1, #4294967295
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f00a fc31 	bl	800f54a <osMutexAcquire>
    OD_CpuUsage = value;
 8004ce8:	4a06      	ldr	r2, [pc, #24]	; (8004d04 <_Z15OD_CpuUsage_setf+0x34>)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6013      	str	r3, [r2, #0]
    osMutexRelease(mutex_OD_CpuUsage);
 8004cee:	4b04      	ldr	r3, [pc, #16]	; (8004d00 <_Z15OD_CpuUsage_setf+0x30>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f00a fc74 	bl	800f5e0 <osMutexRelease>
}
 8004cf8:	bf00      	nop
 8004cfa:	3708      	adds	r7, #8
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	200006d0 	.word	0x200006d0
 8004d04:	20000640 	.word	0x20000640

08004d08 <_Z14OD_MemFree_getv>:
#endif

#ifndef OD_MemFree_GET_OVERWRITE
uint32_t WEAK_SYMBOL OD_MemFree_get() {
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b082      	sub	sp, #8
 8004d0c:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_MemFree, portMAX_DELAY);
 8004d0e:	4b0a      	ldr	r3, [pc, #40]	; (8004d38 <_Z14OD_MemFree_getv+0x30>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f04f 31ff 	mov.w	r1, #4294967295
 8004d16:	4618      	mov	r0, r3
 8004d18:	f00a fc17 	bl	800f54a <osMutexAcquire>
    uint32_t value = OD_MemFree;
 8004d1c:	4b07      	ldr	r3, [pc, #28]	; (8004d3c <_Z14OD_MemFree_getv+0x34>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_MemFree);
 8004d22:	4b05      	ldr	r3, [pc, #20]	; (8004d38 <_Z14OD_MemFree_getv+0x30>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4618      	mov	r0, r3
 8004d28:	f00a fc5a 	bl	800f5e0 <osMutexRelease>
    return value;
 8004d2c:	687b      	ldr	r3, [r7, #4]
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3708      	adds	r7, #8
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	200006d4 	.word	0x200006d4
 8004d3c:	20000644 	.word	0x20000644

08004d40 <_Z14OD_MemFree_setm>:
#endif
#ifndef OD_MemFree_SET_OVERWRITE
void WEAK_SYMBOL OD_MemFree_set(const uint32_t value) {
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
    osMutexAcquire(mutex_OD_MemFree, portMAX_DELAY);
 8004d48:	4b09      	ldr	r3, [pc, #36]	; (8004d70 <_Z14OD_MemFree_setm+0x30>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f04f 31ff 	mov.w	r1, #4294967295
 8004d50:	4618      	mov	r0, r3
 8004d52:	f00a fbfa 	bl	800f54a <osMutexAcquire>
    OD_MemFree = value;
 8004d56:	4a07      	ldr	r2, [pc, #28]	; (8004d74 <_Z14OD_MemFree_setm+0x34>)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6013      	str	r3, [r2, #0]
    osMutexRelease(mutex_OD_MemFree);
 8004d5c:	4b04      	ldr	r3, [pc, #16]	; (8004d70 <_Z14OD_MemFree_setm+0x30>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4618      	mov	r0, r3
 8004d62:	f00a fc3d 	bl	800f5e0 <osMutexRelease>
}
 8004d66:	bf00      	nop
 8004d68:	3708      	adds	r7, #8
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	200006d4 	.word	0x200006d4
 8004d74:	20000644 	.word	0x20000644

08004d78 <_Z16OD_BoardTemp_getv>:
#endif

#ifndef OD_BoardTemp_GET_OVERWRITE
float WEAK_SYMBOL OD_BoardTemp_get() {
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_BoardTemp, portMAX_DELAY);
 8004d7e:	4b0b      	ldr	r3, [pc, #44]	; (8004dac <_Z16OD_BoardTemp_getv+0x34>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f04f 31ff 	mov.w	r1, #4294967295
 8004d86:	4618      	mov	r0, r3
 8004d88:	f00a fbdf 	bl	800f54a <osMutexAcquire>
    float value = OD_BoardTemp;
 8004d8c:	4b08      	ldr	r3, [pc, #32]	; (8004db0 <_Z16OD_BoardTemp_getv+0x38>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_BoardTemp);
 8004d92:	4b06      	ldr	r3, [pc, #24]	; (8004dac <_Z16OD_BoardTemp_getv+0x34>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4618      	mov	r0, r3
 8004d98:	f00a fc22 	bl	800f5e0 <osMutexRelease>
    return value;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	ee07 3a90 	vmov	s15, r3
}
 8004da2:	eeb0 0a67 	vmov.f32	s0, s15
 8004da6:	3708      	adds	r7, #8
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	200006d8 	.word	0x200006d8
 8004db0:	20000648 	.word	0x20000648

08004db4 <_Z16OD_BoardTemp_setf>:
#endif
#ifndef OD_BoardTemp_SET_OVERWRITE
void WEAK_SYMBOL OD_BoardTemp_set(const float value) {
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b082      	sub	sp, #8
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	ed87 0a01 	vstr	s0, [r7, #4]
    osMutexAcquire(mutex_OD_BoardTemp, portMAX_DELAY);
 8004dbe:	4b09      	ldr	r3, [pc, #36]	; (8004de4 <_Z16OD_BoardTemp_setf+0x30>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f04f 31ff 	mov.w	r1, #4294967295
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f00a fbbf 	bl	800f54a <osMutexAcquire>
    OD_BoardTemp = value;
 8004dcc:	4a06      	ldr	r2, [pc, #24]	; (8004de8 <_Z16OD_BoardTemp_setf+0x34>)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6013      	str	r3, [r2, #0]
    osMutexRelease(mutex_OD_BoardTemp);
 8004dd2:	4b04      	ldr	r3, [pc, #16]	; (8004de4 <_Z16OD_BoardTemp_setf+0x30>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f00a fc02 	bl	800f5e0 <osMutexRelease>
}
 8004ddc:	bf00      	nop
 8004dde:	3708      	adds	r7, #8
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	200006d8 	.word	0x200006d8
 8004de8:	20000648 	.word	0x20000648

08004dec <_Z19OD_InputVoltage_getv>:
#endif

#ifndef OD_InputVoltage_GET_OVERWRITE
float WEAK_SYMBOL OD_InputVoltage_get() {
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_InputVoltage, portMAX_DELAY);
 8004df2:	4b0b      	ldr	r3, [pc, #44]	; (8004e20 <_Z19OD_InputVoltage_getv+0x34>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f04f 31ff 	mov.w	r1, #4294967295
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f00a fba5 	bl	800f54a <osMutexAcquire>
    float value = OD_InputVoltage;
 8004e00:	4b08      	ldr	r3, [pc, #32]	; (8004e24 <_Z19OD_InputVoltage_getv+0x38>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_InputVoltage);
 8004e06:	4b06      	ldr	r3, [pc, #24]	; (8004e20 <_Z19OD_InputVoltage_getv+0x34>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f00a fbe8 	bl	800f5e0 <osMutexRelease>
    return value;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	ee07 3a90 	vmov	s15, r3
}
 8004e16:	eeb0 0a67 	vmov.f32	s0, s15
 8004e1a:	3708      	adds	r7, #8
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}
 8004e20:	200006dc 	.word	0x200006dc
 8004e24:	2000064c 	.word	0x2000064c

08004e28 <_Z19OD_InputVoltage_setf>:
#endif
#ifndef OD_InputVoltage_SET_OVERWRITE
void WEAK_SYMBOL OD_InputVoltage_set(const float value) {
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	ed87 0a01 	vstr	s0, [r7, #4]
    osMutexAcquire(mutex_OD_InputVoltage, portMAX_DELAY);
 8004e32:	4b09      	ldr	r3, [pc, #36]	; (8004e58 <_Z19OD_InputVoltage_setf+0x30>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f04f 31ff 	mov.w	r1, #4294967295
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f00a fb85 	bl	800f54a <osMutexAcquire>
    OD_InputVoltage = value;
 8004e40:	4a06      	ldr	r2, [pc, #24]	; (8004e5c <_Z19OD_InputVoltage_setf+0x34>)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6013      	str	r3, [r2, #0]
    osMutexRelease(mutex_OD_InputVoltage);
 8004e46:	4b04      	ldr	r3, [pc, #16]	; (8004e58 <_Z19OD_InputVoltage_setf+0x30>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f00a fbc8 	bl	800f5e0 <osMutexRelease>
}
 8004e50:	bf00      	nop
 8004e52:	3708      	adds	r7, #8
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	200006dc 	.word	0x200006dc
 8004e5c:	2000064c 	.word	0x2000064c

08004e60 <_Z14OD_runtime_getv>:
#endif

#ifndef OD_runtime_GET_OVERWRITE
uint32_t WEAK_SYMBOL OD_runtime_get() {
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_runtime, portMAX_DELAY);
 8004e66:	4b0a      	ldr	r3, [pc, #40]	; (8004e90 <_Z14OD_runtime_getv+0x30>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f04f 31ff 	mov.w	r1, #4294967295
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f00a fb6b 	bl	800f54a <osMutexAcquire>
    uint32_t value = OD_runtime;
 8004e74:	4b07      	ldr	r3, [pc, #28]	; (8004e94 <_Z14OD_runtime_getv+0x34>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_runtime);
 8004e7a:	4b05      	ldr	r3, [pc, #20]	; (8004e90 <_Z14OD_runtime_getv+0x30>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f00a fbae 	bl	800f5e0 <osMutexRelease>
    return value;
 8004e84:	687b      	ldr	r3, [r7, #4]
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3708      	adds	r7, #8
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	200006e0 	.word	0x200006e0
 8004e94:	20000650 	.word	0x20000650

08004e98 <_Z12OD_SdcIn_getv>:
    osMutexRelease(mutex_OD_runtime);
}
#endif

#ifndef OD_SdcIn_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_SdcIn_get() {
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_SdcIn, portMAX_DELAY);
 8004e9e:	4b0a      	ldr	r3, [pc, #40]	; (8004ec8 <_Z12OD_SdcIn_getv+0x30>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f04f 31ff 	mov.w	r1, #4294967295
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f00a fb4f 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_SdcIn;
 8004eac:	4b07      	ldr	r3, [pc, #28]	; (8004ecc <_Z12OD_SdcIn_getv+0x34>)
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_SdcIn);
 8004eb2:	4b05      	ldr	r3, [pc, #20]	; (8004ec8 <_Z12OD_SdcIn_getv+0x30>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f00a fb92 	bl	800f5e0 <osMutexRelease>
    return value;
 8004ebc:	79fb      	ldrb	r3, [r7, #7]
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3708      	adds	r7, #8
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	200006e4 	.word	0x200006e4
 8004ecc:	20000654 	.word	0x20000654

08004ed0 <_Z13OD_SdcOut_getv>:
    osMutexRelease(mutex_OD_SdcIn);
}
#endif

#ifndef OD_SdcOut_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_SdcOut_get() {
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b082      	sub	sp, #8
 8004ed4:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_SdcOut, portMAX_DELAY);
 8004ed6:	4b0a      	ldr	r3, [pc, #40]	; (8004f00 <_Z13OD_SdcOut_getv+0x30>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f04f 31ff 	mov.w	r1, #4294967295
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f00a fb33 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_SdcOut;
 8004ee4:	4b07      	ldr	r3, [pc, #28]	; (8004f04 <_Z13OD_SdcOut_getv+0x34>)
 8004ee6:	781b      	ldrb	r3, [r3, #0]
 8004ee8:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_SdcOut);
 8004eea:	4b05      	ldr	r3, [pc, #20]	; (8004f00 <_Z13OD_SdcOut_getv+0x30>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f00a fb76 	bl	800f5e0 <osMutexRelease>
    return value;
 8004ef4:	79fb      	ldrb	r3, [r7, #7]
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3708      	adds	r7, #8
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	200006e8 	.word	0x200006e8
 8004f04:	20000655 	.word	0x20000655

08004f08 <_Z15OD_ChipUID1_getv>:
    osMutexRelease(mutex_OD_SdcOut);
}
#endif

#ifndef OD_ChipUID1_GET_OVERWRITE
uint64_t WEAK_SYMBOL OD_ChipUID1_get() {
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_ChipUID1, portMAX_DELAY);
 8004f0e:	4b0c      	ldr	r3, [pc, #48]	; (8004f40 <_Z15OD_ChipUID1_getv+0x38>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f04f 31ff 	mov.w	r1, #4294967295
 8004f16:	4618      	mov	r0, r3
 8004f18:	f00a fb17 	bl	800f54a <osMutexAcquire>
    uint64_t value = OD_ChipUID1;
 8004f1c:	4b09      	ldr	r3, [pc, #36]	; (8004f44 <_Z15OD_ChipUID1_getv+0x3c>)
 8004f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f22:	e9c7 2300 	strd	r2, r3, [r7]
    osMutexRelease(mutex_OD_ChipUID1);
 8004f26:	4b06      	ldr	r3, [pc, #24]	; (8004f40 <_Z15OD_ChipUID1_getv+0x38>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f00a fb58 	bl	800f5e0 <osMutexRelease>
    return value;
 8004f30:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004f34:	4610      	mov	r0, r2
 8004f36:	4619      	mov	r1, r3
 8004f38:	3708      	adds	r7, #8
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	200006ec 	.word	0x200006ec
 8004f44:	20000658 	.word	0x20000658

08004f48 <_Z15OD_ChipUID2_getv>:
    osMutexRelease(mutex_OD_ChipUID1);
}
#endif

#ifndef OD_ChipUID2_GET_OVERWRITE
uint64_t WEAK_SYMBOL OD_ChipUID2_get() {
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_ChipUID2, portMAX_DELAY);
 8004f4e:	4b0c      	ldr	r3, [pc, #48]	; (8004f80 <_Z15OD_ChipUID2_getv+0x38>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f04f 31ff 	mov.w	r1, #4294967295
 8004f56:	4618      	mov	r0, r3
 8004f58:	f00a faf7 	bl	800f54a <osMutexAcquire>
    uint64_t value = OD_ChipUID2;
 8004f5c:	4b09      	ldr	r3, [pc, #36]	; (8004f84 <_Z15OD_ChipUID2_getv+0x3c>)
 8004f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f62:	e9c7 2300 	strd	r2, r3, [r7]
    osMutexRelease(mutex_OD_ChipUID2);
 8004f66:	4b06      	ldr	r3, [pc, #24]	; (8004f80 <_Z15OD_ChipUID2_getv+0x38>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f00a fb38 	bl	800f5e0 <osMutexRelease>
    return value;
 8004f70:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004f74:	4610      	mov	r0, r2
 8004f76:	4619      	mov	r1, r3
 8004f78:	3708      	adds	r7, #8
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	200006f0 	.word	0x200006f0
 8004f84:	20000660 	.word	0x20000660

08004f88 <_Z16OD_BuildDate_getv>:
    osMutexRelease(mutex_OD_ChipUID2);
}
#endif

#ifndef OD_BuildDate_GET_OVERWRITE
uint32_t WEAK_SYMBOL OD_BuildDate_get() {
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_BuildDate, portMAX_DELAY);
 8004f8e:	4b0a      	ldr	r3, [pc, #40]	; (8004fb8 <_Z16OD_BuildDate_getv+0x30>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f04f 31ff 	mov.w	r1, #4294967295
 8004f96:	4618      	mov	r0, r3
 8004f98:	f00a fad7 	bl	800f54a <osMutexAcquire>
    uint32_t value = OD_BuildDate;
 8004f9c:	4b07      	ldr	r3, [pc, #28]	; (8004fbc <_Z16OD_BuildDate_getv+0x34>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_BuildDate);
 8004fa2:	4b05      	ldr	r3, [pc, #20]	; (8004fb8 <_Z16OD_BuildDate_getv+0x30>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f00a fb1a 	bl	800f5e0 <osMutexRelease>
    return value;
 8004fac:	687b      	ldr	r3, [r7, #4]
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3708      	adds	r7, #8
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	200006f4 	.word	0x200006f4
 8004fbc:	20000668 	.word	0x20000668

08004fc0 <_Z16OD_BuildTime_getv>:
    osMutexRelease(mutex_OD_BuildDate);
}
#endif

#ifndef OD_BuildTime_GET_OVERWRITE
uint32_t WEAK_SYMBOL OD_BuildTime_get() {
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_BuildTime, portMAX_DELAY);
 8004fc6:	4b0a      	ldr	r3, [pc, #40]	; (8004ff0 <_Z16OD_BuildTime_getv+0x30>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f04f 31ff 	mov.w	r1, #4294967295
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f00a fabb 	bl	800f54a <osMutexAcquire>
    uint32_t value = OD_BuildTime;
 8004fd4:	4b07      	ldr	r3, [pc, #28]	; (8004ff4 <_Z16OD_BuildTime_getv+0x34>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_BuildTime);
 8004fda:	4b05      	ldr	r3, [pc, #20]	; (8004ff0 <_Z16OD_BuildTime_getv+0x30>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f00a fafe 	bl	800f5e0 <osMutexRelease>
    return value;
 8004fe4:	687b      	ldr	r3, [r7, #4]
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3708      	adds	r7, #8
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	200006f8 	.word	0x200006f8
 8004ff4:	2000066c 	.word	0x2000066c

08004ff8 <_Z20OD_CAN1_TxErrCnt_getv>:
    osMutexRelease(mutex_OD_BuildTime);
}
#endif

#ifndef OD_CAN1_TxErrCnt_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_CAN1_TxErrCnt_get() {
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN1_TxErrCnt, portMAX_DELAY);
 8004ffe:	4b0a      	ldr	r3, [pc, #40]	; (8005028 <_Z20OD_CAN1_TxErrCnt_getv+0x30>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f04f 31ff 	mov.w	r1, #4294967295
 8005006:	4618      	mov	r0, r3
 8005008:	f00a fa9f 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_CAN1_TxErrCnt;
 800500c:	4b07      	ldr	r3, [pc, #28]	; (800502c <_Z20OD_CAN1_TxErrCnt_getv+0x34>)
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_CAN1_TxErrCnt);
 8005012:	4b05      	ldr	r3, [pc, #20]	; (8005028 <_Z20OD_CAN1_TxErrCnt_getv+0x30>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4618      	mov	r0, r3
 8005018:	f00a fae2 	bl	800f5e0 <osMutexRelease>
    return value;
 800501c:	79fb      	ldrb	r3, [r7, #7]
}
 800501e:	4618      	mov	r0, r3
 8005020:	3708      	adds	r7, #8
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	200006fc 	.word	0x200006fc
 800502c:	20000670 	.word	0x20000670

08005030 <_Z20OD_CAN1_RxErrCnt_getv>:
    osMutexRelease(mutex_OD_CAN1_TxErrCnt);
}
#endif

#ifndef OD_CAN1_RxErrCnt_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_CAN1_RxErrCnt_get() {
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN1_RxErrCnt, portMAX_DELAY);
 8005036:	4b0a      	ldr	r3, [pc, #40]	; (8005060 <_Z20OD_CAN1_RxErrCnt_getv+0x30>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f04f 31ff 	mov.w	r1, #4294967295
 800503e:	4618      	mov	r0, r3
 8005040:	f00a fa83 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_CAN1_RxErrCnt;
 8005044:	4b07      	ldr	r3, [pc, #28]	; (8005064 <_Z20OD_CAN1_RxErrCnt_getv+0x34>)
 8005046:	781b      	ldrb	r3, [r3, #0]
 8005048:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_CAN1_RxErrCnt);
 800504a:	4b05      	ldr	r3, [pc, #20]	; (8005060 <_Z20OD_CAN1_RxErrCnt_getv+0x30>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4618      	mov	r0, r3
 8005050:	f00a fac6 	bl	800f5e0 <osMutexRelease>
    return value;
 8005054:	79fb      	ldrb	r3, [r7, #7]
}
 8005056:	4618      	mov	r0, r3
 8005058:	3708      	adds	r7, #8
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	20000700 	.word	0x20000700
 8005064:	20000671 	.word	0x20000671

08005068 <_Z25OD_CAN1_lastErrorCode_getv>:
    osMutexRelease(mutex_OD_CAN1_RxErrCnt);
}
#endif

#ifndef OD_CAN1_lastErrorCode_GET_OVERWRITE
uint32_t WEAK_SYMBOL OD_CAN1_lastErrorCode_get() {
 8005068:	b580      	push	{r7, lr}
 800506a:	b082      	sub	sp, #8
 800506c:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN1_lastErrorCode, portMAX_DELAY);
 800506e:	4b0a      	ldr	r3, [pc, #40]	; (8005098 <_Z25OD_CAN1_lastErrorCode_getv+0x30>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f04f 31ff 	mov.w	r1, #4294967295
 8005076:	4618      	mov	r0, r3
 8005078:	f00a fa67 	bl	800f54a <osMutexAcquire>
    uint32_t value = OD_CAN1_lastErrorCode;
 800507c:	4b07      	ldr	r3, [pc, #28]	; (800509c <_Z25OD_CAN1_lastErrorCode_getv+0x34>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_CAN1_lastErrorCode);
 8005082:	4b05      	ldr	r3, [pc, #20]	; (8005098 <_Z25OD_CAN1_lastErrorCode_getv+0x30>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4618      	mov	r0, r3
 8005088:	f00a faaa 	bl	800f5e0 <osMutexRelease>
    return value;
 800508c:	687b      	ldr	r3, [r7, #4]
}
 800508e:	4618      	mov	r0, r3
 8005090:	3708      	adds	r7, #8
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop
 8005098:	20000704 	.word	0x20000704
 800509c:	20000674 	.word	0x20000674

080050a0 <_Z26OD_CAN1_autoErrorReset_getv>:
    osMutexRelease(mutex_OD_CAN1_lastErrorCode);
}
#endif

#ifndef OD_CAN1_autoErrorReset_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_CAN1_autoErrorReset_get() {
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN1_autoErrorReset, portMAX_DELAY);
 80050a6:	4b0a      	ldr	r3, [pc, #40]	; (80050d0 <_Z26OD_CAN1_autoErrorReset_getv+0x30>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f04f 31ff 	mov.w	r1, #4294967295
 80050ae:	4618      	mov	r0, r3
 80050b0:	f00a fa4b 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_CAN1_autoErrorReset;
 80050b4:	4b07      	ldr	r3, [pc, #28]	; (80050d4 <_Z26OD_CAN1_autoErrorReset_getv+0x34>)
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_CAN1_autoErrorReset);
 80050ba:	4b05      	ldr	r3, [pc, #20]	; (80050d0 <_Z26OD_CAN1_autoErrorReset_getv+0x30>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4618      	mov	r0, r3
 80050c0:	f00a fa8e 	bl	800f5e0 <osMutexRelease>
    return value;
 80050c4:	79fb      	ldrb	r3, [r7, #7]
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3708      	adds	r7, #8
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	20000708 	.word	0x20000708
 80050d4:	20000006 	.word	0x20000006

080050d8 <_Z26OD_CAN1_autoErrorReset_seth>:
#endif
#ifndef OD_CAN1_autoErrorReset_SET_OVERWRITE
void WEAK_SYMBOL OD_CAN1_autoErrorReset_set(const uint8_t value) {
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
 80050de:	4603      	mov	r3, r0
 80050e0:	71fb      	strb	r3, [r7, #7]
    osMutexAcquire(mutex_OD_CAN1_autoErrorReset, portMAX_DELAY);
 80050e2:	4b09      	ldr	r3, [pc, #36]	; (8005108 <_Z26OD_CAN1_autoErrorReset_seth+0x30>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f04f 31ff 	mov.w	r1, #4294967295
 80050ea:	4618      	mov	r0, r3
 80050ec:	f00a fa2d 	bl	800f54a <osMutexAcquire>
    OD_CAN1_autoErrorReset = value;
 80050f0:	4a06      	ldr	r2, [pc, #24]	; (800510c <_Z26OD_CAN1_autoErrorReset_seth+0x34>)
 80050f2:	79fb      	ldrb	r3, [r7, #7]
 80050f4:	7013      	strb	r3, [r2, #0]
    osMutexRelease(mutex_OD_CAN1_autoErrorReset);
 80050f6:	4b04      	ldr	r3, [pc, #16]	; (8005108 <_Z26OD_CAN1_autoErrorReset_seth+0x30>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4618      	mov	r0, r3
 80050fc:	f00a fa70 	bl	800f5e0 <osMutexRelease>
}
 8005100:	bf00      	nop
 8005102:	3708      	adds	r7, #8
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	20000708 	.word	0x20000708
 800510c:	20000006 	.word	0x20000006

08005110 <_Z20OD_CAN1_Baudrate_getv>:
#endif

#ifndef OD_CAN1_Baudrate_GET_OVERWRITE
uint16_t WEAK_SYMBOL OD_CAN1_Baudrate_get() {
 8005110:	b580      	push	{r7, lr}
 8005112:	b082      	sub	sp, #8
 8005114:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN1_Baudrate, portMAX_DELAY);
 8005116:	4b0a      	ldr	r3, [pc, #40]	; (8005140 <_Z20OD_CAN1_Baudrate_getv+0x30>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f04f 31ff 	mov.w	r1, #4294967295
 800511e:	4618      	mov	r0, r3
 8005120:	f00a fa13 	bl	800f54a <osMutexAcquire>
    uint16_t value = OD_CAN1_Baudrate;
 8005124:	4b07      	ldr	r3, [pc, #28]	; (8005144 <_Z20OD_CAN1_Baudrate_getv+0x34>)
 8005126:	881b      	ldrh	r3, [r3, #0]
 8005128:	80fb      	strh	r3, [r7, #6]
    osMutexRelease(mutex_OD_CAN1_Baudrate);
 800512a:	4b05      	ldr	r3, [pc, #20]	; (8005140 <_Z20OD_CAN1_Baudrate_getv+0x30>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4618      	mov	r0, r3
 8005130:	f00a fa56 	bl	800f5e0 <osMutexRelease>
    return value;
 8005134:	88fb      	ldrh	r3, [r7, #6]
}
 8005136:	4618      	mov	r0, r3
 8005138:	3708      	adds	r7, #8
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	2000070c 	.word	0x2000070c
 8005144:	20000008 	.word	0x20000008

08005148 <_Z20OD_CAN1_Baudrate_sett>:
#endif
#ifndef OD_CAN1_Baudrate_SET_OVERWRITE
void WEAK_SYMBOL OD_CAN1_Baudrate_set(const uint16_t value) {
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
 800514e:	4603      	mov	r3, r0
 8005150:	80fb      	strh	r3, [r7, #6]
    osMutexAcquire(mutex_OD_CAN1_Baudrate, portMAX_DELAY);
 8005152:	4b09      	ldr	r3, [pc, #36]	; (8005178 <_Z20OD_CAN1_Baudrate_sett+0x30>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f04f 31ff 	mov.w	r1, #4294967295
 800515a:	4618      	mov	r0, r3
 800515c:	f00a f9f5 	bl	800f54a <osMutexAcquire>
    OD_CAN1_Baudrate = value;
 8005160:	4a06      	ldr	r2, [pc, #24]	; (800517c <_Z20OD_CAN1_Baudrate_sett+0x34>)
 8005162:	88fb      	ldrh	r3, [r7, #6]
 8005164:	8013      	strh	r3, [r2, #0]
    osMutexRelease(mutex_OD_CAN1_Baudrate);
 8005166:	4b04      	ldr	r3, [pc, #16]	; (8005178 <_Z20OD_CAN1_Baudrate_sett+0x30>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4618      	mov	r0, r3
 800516c:	f00a fa38 	bl	800f5e0 <osMutexRelease>
}
 8005170:	bf00      	nop
 8005172:	3708      	adds	r7, #8
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	2000070c 	.word	0x2000070c
 800517c:	20000008 	.word	0x20000008

08005180 <_Z18OD_CAN1_Status_getv>:
#endif

#ifndef OD_CAN1_Status_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_CAN1_Status_get() {
 8005180:	b580      	push	{r7, lr}
 8005182:	b082      	sub	sp, #8
 8005184:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN1_Status, portMAX_DELAY);
 8005186:	4b0a      	ldr	r3, [pc, #40]	; (80051b0 <_Z18OD_CAN1_Status_getv+0x30>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f04f 31ff 	mov.w	r1, #4294967295
 800518e:	4618      	mov	r0, r3
 8005190:	f00a f9db 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_CAN1_Status;
 8005194:	4b07      	ldr	r3, [pc, #28]	; (80051b4 <_Z18OD_CAN1_Status_getv+0x34>)
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_CAN1_Status);
 800519a:	4b05      	ldr	r3, [pc, #20]	; (80051b0 <_Z18OD_CAN1_Status_getv+0x30>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4618      	mov	r0, r3
 80051a0:	f00a fa1e 	bl	800f5e0 <osMutexRelease>
    return value;
 80051a4:	79fb      	ldrb	r3, [r7, #7]
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3708      	adds	r7, #8
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	20000710 	.word	0x20000710
 80051b4:	20000678 	.word	0x20000678

080051b8 <_Z31OD_CAN1_DiscardedTxMessages_getv>:
    osMutexRelease(mutex_OD_CAN1_Status);
}
#endif

#ifndef OD_CAN1_DiscardedTxMessages_GET_OVERWRITE
uint32_t WEAK_SYMBOL OD_CAN1_DiscardedTxMessages_get() {
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b082      	sub	sp, #8
 80051bc:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN1_DiscardedTxMessages, portMAX_DELAY);
 80051be:	4b0a      	ldr	r3, [pc, #40]	; (80051e8 <_Z31OD_CAN1_DiscardedTxMessages_getv+0x30>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f04f 31ff 	mov.w	r1, #4294967295
 80051c6:	4618      	mov	r0, r3
 80051c8:	f00a f9bf 	bl	800f54a <osMutexAcquire>
    uint32_t value = OD_CAN1_DiscardedTxMessages;
 80051cc:	4b07      	ldr	r3, [pc, #28]	; (80051ec <_Z31OD_CAN1_DiscardedTxMessages_getv+0x34>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_CAN1_DiscardedTxMessages);
 80051d2:	4b05      	ldr	r3, [pc, #20]	; (80051e8 <_Z31OD_CAN1_DiscardedTxMessages_getv+0x30>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4618      	mov	r0, r3
 80051d8:	f00a fa02 	bl	800f5e0 <osMutexRelease>
    return value;
 80051dc:	687b      	ldr	r3, [r7, #4]
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3708      	adds	r7, #8
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	bf00      	nop
 80051e8:	20000714 	.word	0x20000714
 80051ec:	2000067c 	.word	0x2000067c

080051f0 <_Z23OD_CAN1_ErrorStatus_getv>:
    osMutexRelease(mutex_OD_CAN1_DiscardedTxMessages);
}
#endif

#ifndef OD_CAN1_ErrorStatus_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_CAN1_ErrorStatus_get() {
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN1_ErrorStatus, portMAX_DELAY);
 80051f6:	4b0a      	ldr	r3, [pc, #40]	; (8005220 <_Z23OD_CAN1_ErrorStatus_getv+0x30>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f04f 31ff 	mov.w	r1, #4294967295
 80051fe:	4618      	mov	r0, r3
 8005200:	f00a f9a3 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_CAN1_ErrorStatus;
 8005204:	4b07      	ldr	r3, [pc, #28]	; (8005224 <_Z23OD_CAN1_ErrorStatus_getv+0x34>)
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_CAN1_ErrorStatus);
 800520a:	4b05      	ldr	r3, [pc, #20]	; (8005220 <_Z23OD_CAN1_ErrorStatus_getv+0x30>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4618      	mov	r0, r3
 8005210:	f00a f9e6 	bl	800f5e0 <osMutexRelease>
    return value;
 8005214:	79fb      	ldrb	r3, [r7, #7]
}
 8005216:	4618      	mov	r0, r3
 8005218:	3708      	adds	r7, #8
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop
 8005220:	20000718 	.word	0x20000718
 8005224:	20000680 	.word	0x20000680

08005228 <_Z29OD_CAN1_DelayedTxMessages_getv>:
    osMutexRelease(mutex_OD_CAN1_ErrorStatus);
}
#endif

#ifndef OD_CAN1_DelayedTxMessages_GET_OVERWRITE
uint32_t WEAK_SYMBOL OD_CAN1_DelayedTxMessages_get() {
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN1_DelayedTxMessages, portMAX_DELAY);
 800522e:	4b0a      	ldr	r3, [pc, #40]	; (8005258 <_Z29OD_CAN1_DelayedTxMessages_getv+0x30>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f04f 31ff 	mov.w	r1, #4294967295
 8005236:	4618      	mov	r0, r3
 8005238:	f00a f987 	bl	800f54a <osMutexAcquire>
    uint32_t value = OD_CAN1_DelayedTxMessages;
 800523c:	4b07      	ldr	r3, [pc, #28]	; (800525c <_Z29OD_CAN1_DelayedTxMessages_getv+0x34>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_CAN1_DelayedTxMessages);
 8005242:	4b05      	ldr	r3, [pc, #20]	; (8005258 <_Z29OD_CAN1_DelayedTxMessages_getv+0x30>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4618      	mov	r0, r3
 8005248:	f00a f9ca 	bl	800f5e0 <osMutexRelease>
    return value;
 800524c:	687b      	ldr	r3, [r7, #4]
}
 800524e:	4618      	mov	r0, r3
 8005250:	3708      	adds	r7, #8
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	2000071c 	.word	0x2000071c
 800525c:	20000684 	.word	0x20000684

08005260 <_Z20OD_CAN2_TxErrCnt_getv>:
    osMutexRelease(mutex_OD_CAN1_DelayedTxMessages);
}
#endif

#ifndef OD_CAN2_TxErrCnt_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_CAN2_TxErrCnt_get() {
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN2_TxErrCnt, portMAX_DELAY);
 8005266:	4b0a      	ldr	r3, [pc, #40]	; (8005290 <_Z20OD_CAN2_TxErrCnt_getv+0x30>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f04f 31ff 	mov.w	r1, #4294967295
 800526e:	4618      	mov	r0, r3
 8005270:	f00a f96b 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_CAN2_TxErrCnt;
 8005274:	4b07      	ldr	r3, [pc, #28]	; (8005294 <_Z20OD_CAN2_TxErrCnt_getv+0x34>)
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_CAN2_TxErrCnt);
 800527a:	4b05      	ldr	r3, [pc, #20]	; (8005290 <_Z20OD_CAN2_TxErrCnt_getv+0x30>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4618      	mov	r0, r3
 8005280:	f00a f9ae 	bl	800f5e0 <osMutexRelease>
    return value;
 8005284:	79fb      	ldrb	r3, [r7, #7]
}
 8005286:	4618      	mov	r0, r3
 8005288:	3708      	adds	r7, #8
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	20000720 	.word	0x20000720
 8005294:	20000688 	.word	0x20000688

08005298 <_Z20OD_CAN2_RxErrCnt_getv>:
    osMutexRelease(mutex_OD_CAN2_TxErrCnt);
}
#endif

#ifndef OD_CAN2_RxErrCnt_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_CAN2_RxErrCnt_get() {
 8005298:	b580      	push	{r7, lr}
 800529a:	b082      	sub	sp, #8
 800529c:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN2_RxErrCnt, portMAX_DELAY);
 800529e:	4b0a      	ldr	r3, [pc, #40]	; (80052c8 <_Z20OD_CAN2_RxErrCnt_getv+0x30>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f04f 31ff 	mov.w	r1, #4294967295
 80052a6:	4618      	mov	r0, r3
 80052a8:	f00a f94f 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_CAN2_RxErrCnt;
 80052ac:	4b07      	ldr	r3, [pc, #28]	; (80052cc <_Z20OD_CAN2_RxErrCnt_getv+0x34>)
 80052ae:	781b      	ldrb	r3, [r3, #0]
 80052b0:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_CAN2_RxErrCnt);
 80052b2:	4b05      	ldr	r3, [pc, #20]	; (80052c8 <_Z20OD_CAN2_RxErrCnt_getv+0x30>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4618      	mov	r0, r3
 80052b8:	f00a f992 	bl	800f5e0 <osMutexRelease>
    return value;
 80052bc:	79fb      	ldrb	r3, [r7, #7]
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3708      	adds	r7, #8
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	20000724 	.word	0x20000724
 80052cc:	20000689 	.word	0x20000689

080052d0 <_Z25OD_CAN2_lastErrorCode_getv>:
    osMutexRelease(mutex_OD_CAN2_RxErrCnt);
}
#endif

#ifndef OD_CAN2_lastErrorCode_GET_OVERWRITE
uint32_t WEAK_SYMBOL OD_CAN2_lastErrorCode_get() {
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN2_lastErrorCode, portMAX_DELAY);
 80052d6:	4b0a      	ldr	r3, [pc, #40]	; (8005300 <_Z25OD_CAN2_lastErrorCode_getv+0x30>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f04f 31ff 	mov.w	r1, #4294967295
 80052de:	4618      	mov	r0, r3
 80052e0:	f00a f933 	bl	800f54a <osMutexAcquire>
    uint32_t value = OD_CAN2_lastErrorCode;
 80052e4:	4b07      	ldr	r3, [pc, #28]	; (8005304 <_Z25OD_CAN2_lastErrorCode_getv+0x34>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_CAN2_lastErrorCode);
 80052ea:	4b05      	ldr	r3, [pc, #20]	; (8005300 <_Z25OD_CAN2_lastErrorCode_getv+0x30>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4618      	mov	r0, r3
 80052f0:	f00a f976 	bl	800f5e0 <osMutexRelease>
    return value;
 80052f4:	687b      	ldr	r3, [r7, #4]
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	20000728 	.word	0x20000728
 8005304:	2000068c 	.word	0x2000068c

08005308 <_Z26OD_CAN2_autoErrorReset_getv>:
    osMutexRelease(mutex_OD_CAN2_lastErrorCode);
}
#endif

#ifndef OD_CAN2_autoErrorReset_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_CAN2_autoErrorReset_get() {
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN2_autoErrorReset, portMAX_DELAY);
 800530e:	4b0a      	ldr	r3, [pc, #40]	; (8005338 <_Z26OD_CAN2_autoErrorReset_getv+0x30>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f04f 31ff 	mov.w	r1, #4294967295
 8005316:	4618      	mov	r0, r3
 8005318:	f00a f917 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_CAN2_autoErrorReset;
 800531c:	4b07      	ldr	r3, [pc, #28]	; (800533c <_Z26OD_CAN2_autoErrorReset_getv+0x34>)
 800531e:	781b      	ldrb	r3, [r3, #0]
 8005320:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_CAN2_autoErrorReset);
 8005322:	4b05      	ldr	r3, [pc, #20]	; (8005338 <_Z26OD_CAN2_autoErrorReset_getv+0x30>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4618      	mov	r0, r3
 8005328:	f00a f95a 	bl	800f5e0 <osMutexRelease>
    return value;
 800532c:	79fb      	ldrb	r3, [r7, #7]
}
 800532e:	4618      	mov	r0, r3
 8005330:	3708      	adds	r7, #8
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	2000072c 	.word	0x2000072c
 800533c:	2000000a 	.word	0x2000000a

08005340 <_Z26OD_CAN2_autoErrorReset_seth>:
#endif
#ifndef OD_CAN2_autoErrorReset_SET_OVERWRITE
void WEAK_SYMBOL OD_CAN2_autoErrorReset_set(const uint8_t value) {
 8005340:	b580      	push	{r7, lr}
 8005342:	b082      	sub	sp, #8
 8005344:	af00      	add	r7, sp, #0
 8005346:	4603      	mov	r3, r0
 8005348:	71fb      	strb	r3, [r7, #7]
    osMutexAcquire(mutex_OD_CAN2_autoErrorReset, portMAX_DELAY);
 800534a:	4b09      	ldr	r3, [pc, #36]	; (8005370 <_Z26OD_CAN2_autoErrorReset_seth+0x30>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f04f 31ff 	mov.w	r1, #4294967295
 8005352:	4618      	mov	r0, r3
 8005354:	f00a f8f9 	bl	800f54a <osMutexAcquire>
    OD_CAN2_autoErrorReset = value;
 8005358:	4a06      	ldr	r2, [pc, #24]	; (8005374 <_Z26OD_CAN2_autoErrorReset_seth+0x34>)
 800535a:	79fb      	ldrb	r3, [r7, #7]
 800535c:	7013      	strb	r3, [r2, #0]
    osMutexRelease(mutex_OD_CAN2_autoErrorReset);
 800535e:	4b04      	ldr	r3, [pc, #16]	; (8005370 <_Z26OD_CAN2_autoErrorReset_seth+0x30>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4618      	mov	r0, r3
 8005364:	f00a f93c 	bl	800f5e0 <osMutexRelease>
}
 8005368:	bf00      	nop
 800536a:	3708      	adds	r7, #8
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	2000072c 	.word	0x2000072c
 8005374:	2000000a 	.word	0x2000000a

08005378 <_Z20OD_CAN2_Baudrate_getv>:
#endif

#ifndef OD_CAN2_Baudrate_GET_OVERWRITE
uint16_t WEAK_SYMBOL OD_CAN2_Baudrate_get() {
 8005378:	b580      	push	{r7, lr}
 800537a:	b082      	sub	sp, #8
 800537c:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN2_Baudrate, portMAX_DELAY);
 800537e:	4b0a      	ldr	r3, [pc, #40]	; (80053a8 <_Z20OD_CAN2_Baudrate_getv+0x30>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f04f 31ff 	mov.w	r1, #4294967295
 8005386:	4618      	mov	r0, r3
 8005388:	f00a f8df 	bl	800f54a <osMutexAcquire>
    uint16_t value = OD_CAN2_Baudrate;
 800538c:	4b07      	ldr	r3, [pc, #28]	; (80053ac <_Z20OD_CAN2_Baudrate_getv+0x34>)
 800538e:	881b      	ldrh	r3, [r3, #0]
 8005390:	80fb      	strh	r3, [r7, #6]
    osMutexRelease(mutex_OD_CAN2_Baudrate);
 8005392:	4b05      	ldr	r3, [pc, #20]	; (80053a8 <_Z20OD_CAN2_Baudrate_getv+0x30>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4618      	mov	r0, r3
 8005398:	f00a f922 	bl	800f5e0 <osMutexRelease>
    return value;
 800539c:	88fb      	ldrh	r3, [r7, #6]
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3708      	adds	r7, #8
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	20000730 	.word	0x20000730
 80053ac:	2000000c 	.word	0x2000000c

080053b0 <_Z20OD_CAN2_Baudrate_sett>:
#endif
#ifndef OD_CAN2_Baudrate_SET_OVERWRITE
void WEAK_SYMBOL OD_CAN2_Baudrate_set(const uint16_t value) {
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b082      	sub	sp, #8
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	4603      	mov	r3, r0
 80053b8:	80fb      	strh	r3, [r7, #6]
    osMutexAcquire(mutex_OD_CAN2_Baudrate, portMAX_DELAY);
 80053ba:	4b09      	ldr	r3, [pc, #36]	; (80053e0 <_Z20OD_CAN2_Baudrate_sett+0x30>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f04f 31ff 	mov.w	r1, #4294967295
 80053c2:	4618      	mov	r0, r3
 80053c4:	f00a f8c1 	bl	800f54a <osMutexAcquire>
    OD_CAN2_Baudrate = value;
 80053c8:	4a06      	ldr	r2, [pc, #24]	; (80053e4 <_Z20OD_CAN2_Baudrate_sett+0x34>)
 80053ca:	88fb      	ldrh	r3, [r7, #6]
 80053cc:	8013      	strh	r3, [r2, #0]
    osMutexRelease(mutex_OD_CAN2_Baudrate);
 80053ce:	4b04      	ldr	r3, [pc, #16]	; (80053e0 <_Z20OD_CAN2_Baudrate_sett+0x30>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f00a f904 	bl	800f5e0 <osMutexRelease>
}
 80053d8:	bf00      	nop
 80053da:	3708      	adds	r7, #8
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	20000730 	.word	0x20000730
 80053e4:	2000000c 	.word	0x2000000c

080053e8 <_Z18OD_CAN2_Status_getv>:
#endif

#ifndef OD_CAN2_Status_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_CAN2_Status_get() {
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN2_Status, portMAX_DELAY);
 80053ee:	4b0a      	ldr	r3, [pc, #40]	; (8005418 <_Z18OD_CAN2_Status_getv+0x30>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f04f 31ff 	mov.w	r1, #4294967295
 80053f6:	4618      	mov	r0, r3
 80053f8:	f00a f8a7 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_CAN2_Status;
 80053fc:	4b07      	ldr	r3, [pc, #28]	; (800541c <_Z18OD_CAN2_Status_getv+0x34>)
 80053fe:	781b      	ldrb	r3, [r3, #0]
 8005400:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_CAN2_Status);
 8005402:	4b05      	ldr	r3, [pc, #20]	; (8005418 <_Z18OD_CAN2_Status_getv+0x30>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4618      	mov	r0, r3
 8005408:	f00a f8ea 	bl	800f5e0 <osMutexRelease>
    return value;
 800540c:	79fb      	ldrb	r3, [r7, #7]
}
 800540e:	4618      	mov	r0, r3
 8005410:	3708      	adds	r7, #8
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
 8005416:	bf00      	nop
 8005418:	20000734 	.word	0x20000734
 800541c:	20000690 	.word	0x20000690

08005420 <_Z31OD_CAN2_DiscardedTxMessages_getv>:
    osMutexRelease(mutex_OD_CAN2_Status);
}
#endif

#ifndef OD_CAN2_DiscardedTxMessages_GET_OVERWRITE
uint32_t WEAK_SYMBOL OD_CAN2_DiscardedTxMessages_get() {
 8005420:	b580      	push	{r7, lr}
 8005422:	b082      	sub	sp, #8
 8005424:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN2_DiscardedTxMessages, portMAX_DELAY);
 8005426:	4b0a      	ldr	r3, [pc, #40]	; (8005450 <_Z31OD_CAN2_DiscardedTxMessages_getv+0x30>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f04f 31ff 	mov.w	r1, #4294967295
 800542e:	4618      	mov	r0, r3
 8005430:	f00a f88b 	bl	800f54a <osMutexAcquire>
    uint32_t value = OD_CAN2_DiscardedTxMessages;
 8005434:	4b07      	ldr	r3, [pc, #28]	; (8005454 <_Z31OD_CAN2_DiscardedTxMessages_getv+0x34>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_CAN2_DiscardedTxMessages);
 800543a:	4b05      	ldr	r3, [pc, #20]	; (8005450 <_Z31OD_CAN2_DiscardedTxMessages_getv+0x30>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4618      	mov	r0, r3
 8005440:	f00a f8ce 	bl	800f5e0 <osMutexRelease>
    return value;
 8005444:	687b      	ldr	r3, [r7, #4]
}
 8005446:	4618      	mov	r0, r3
 8005448:	3708      	adds	r7, #8
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	20000738 	.word	0x20000738
 8005454:	20000694 	.word	0x20000694

08005458 <_Z23OD_CAN2_ErrorStatus_getv>:
    osMutexRelease(mutex_OD_CAN2_DiscardedTxMessages);
}
#endif

#ifndef OD_CAN2_ErrorStatus_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_CAN2_ErrorStatus_get() {
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN2_ErrorStatus, portMAX_DELAY);
 800545e:	4b0a      	ldr	r3, [pc, #40]	; (8005488 <_Z23OD_CAN2_ErrorStatus_getv+0x30>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f04f 31ff 	mov.w	r1, #4294967295
 8005466:	4618      	mov	r0, r3
 8005468:	f00a f86f 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_CAN2_ErrorStatus;
 800546c:	4b07      	ldr	r3, [pc, #28]	; (800548c <_Z23OD_CAN2_ErrorStatus_getv+0x34>)
 800546e:	781b      	ldrb	r3, [r3, #0]
 8005470:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_CAN2_ErrorStatus);
 8005472:	4b05      	ldr	r3, [pc, #20]	; (8005488 <_Z23OD_CAN2_ErrorStatus_getv+0x30>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4618      	mov	r0, r3
 8005478:	f00a f8b2 	bl	800f5e0 <osMutexRelease>
    return value;
 800547c:	79fb      	ldrb	r3, [r7, #7]
}
 800547e:	4618      	mov	r0, r3
 8005480:	3708      	adds	r7, #8
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	2000073c 	.word	0x2000073c
 800548c:	20000698 	.word	0x20000698

08005490 <_Z29OD_CAN2_DelayedTxMessages_getv>:
    osMutexRelease(mutex_OD_CAN2_ErrorStatus);
}
#endif

#ifndef OD_CAN2_DelayedTxMessages_GET_OVERWRITE
uint32_t WEAK_SYMBOL OD_CAN2_DelayedTxMessages_get() {
 8005490:	b580      	push	{r7, lr}
 8005492:	b082      	sub	sp, #8
 8005494:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_CAN2_DelayedTxMessages, portMAX_DELAY);
 8005496:	4b0a      	ldr	r3, [pc, #40]	; (80054c0 <_Z29OD_CAN2_DelayedTxMessages_getv+0x30>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f04f 31ff 	mov.w	r1, #4294967295
 800549e:	4618      	mov	r0, r3
 80054a0:	f00a f853 	bl	800f54a <osMutexAcquire>
    uint32_t value = OD_CAN2_DelayedTxMessages;
 80054a4:	4b07      	ldr	r3, [pc, #28]	; (80054c4 <_Z29OD_CAN2_DelayedTxMessages_getv+0x34>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_CAN2_DelayedTxMessages);
 80054aa:	4b05      	ldr	r3, [pc, #20]	; (80054c0 <_Z29OD_CAN2_DelayedTxMessages_getv+0x30>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f00a f896 	bl	800f5e0 <osMutexRelease>
    return value;
 80054b4:	687b      	ldr	r3, [r7, #4]
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3708      	adds	r7, #8
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	20000740 	.word	0x20000740
 80054c4:	2000069c 	.word	0x2000069c

080054c8 <_Z17OD_IMU_number_getv>:
    osMutexRelease(mutex_OD_CAN2_DelayedTxMessages);
}
#endif

#ifndef OD_IMU_number_GET_OVERWRITE
uint8_t WEAK_SYMBOL OD_IMU_number_get() {
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b082      	sub	sp, #8
 80054cc:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_IMU_number, portMAX_DELAY);
 80054ce:	4b0a      	ldr	r3, [pc, #40]	; (80054f8 <_Z17OD_IMU_number_getv+0x30>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f04f 31ff 	mov.w	r1, #4294967295
 80054d6:	4618      	mov	r0, r3
 80054d8:	f00a f837 	bl	800f54a <osMutexAcquire>
    uint8_t value = OD_IMU_number;
 80054dc:	4b07      	ldr	r3, [pc, #28]	; (80054fc <_Z17OD_IMU_number_getv+0x34>)
 80054de:	781b      	ldrb	r3, [r3, #0]
 80054e0:	71fb      	strb	r3, [r7, #7]
    osMutexRelease(mutex_OD_IMU_number);
 80054e2:	4b05      	ldr	r3, [pc, #20]	; (80054f8 <_Z17OD_IMU_number_getv+0x30>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f00a f87a 	bl	800f5e0 <osMutexRelease>
    return value;
 80054ec:	79fb      	ldrb	r3, [r7, #7]
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3708      	adds	r7, #8
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	20000744 	.word	0x20000744
 80054fc:	200006a0 	.word	0x200006a0

08005500 <_Z23OD_IMU1_Temperature_getv>:
    osMutexRelease(mutex_OD_IMU_number);
}
#endif

#ifndef OD_IMU1_Temperature_GET_OVERWRITE
float WEAK_SYMBOL OD_IMU1_Temperature_get() {
 8005500:	b580      	push	{r7, lr}
 8005502:	b082      	sub	sp, #8
 8005504:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_IMU1_Temperature, portMAX_DELAY);
 8005506:	4b0b      	ldr	r3, [pc, #44]	; (8005534 <_Z23OD_IMU1_Temperature_getv+0x34>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f04f 31ff 	mov.w	r1, #4294967295
 800550e:	4618      	mov	r0, r3
 8005510:	f00a f81b 	bl	800f54a <osMutexAcquire>
    float value = OD_IMU1_Temperature;
 8005514:	4b08      	ldr	r3, [pc, #32]	; (8005538 <_Z23OD_IMU1_Temperature_getv+0x38>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_IMU1_Temperature);
 800551a:	4b06      	ldr	r3, [pc, #24]	; (8005534 <_Z23OD_IMU1_Temperature_getv+0x34>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4618      	mov	r0, r3
 8005520:	f00a f85e 	bl	800f5e0 <osMutexRelease>
    return value;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	ee07 3a90 	vmov	s15, r3
}
 800552a:	eeb0 0a67 	vmov.f32	s0, s15
 800552e:	3708      	adds	r7, #8
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	20000748 	.word	0x20000748
 8005538:	200006a4 	.word	0x200006a4

0800553c <_Z23OD_IMU2_Temperature_getv>:
    osMutexRelease(mutex_OD_IMU1_Temperature);
}
#endif

#ifndef OD_IMU2_Temperature_GET_OVERWRITE
float WEAK_SYMBOL OD_IMU2_Temperature_get() {
 800553c:	b580      	push	{r7, lr}
 800553e:	b082      	sub	sp, #8
 8005540:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_IMU2_Temperature, portMAX_DELAY);
 8005542:	4b0b      	ldr	r3, [pc, #44]	; (8005570 <_Z23OD_IMU2_Temperature_getv+0x34>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f04f 31ff 	mov.w	r1, #4294967295
 800554a:	4618      	mov	r0, r3
 800554c:	f009 fffd 	bl	800f54a <osMutexAcquire>
    float value = OD_IMU2_Temperature;
 8005550:	4b08      	ldr	r3, [pc, #32]	; (8005574 <_Z23OD_IMU2_Temperature_getv+0x38>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_IMU2_Temperature);
 8005556:	4b06      	ldr	r3, [pc, #24]	; (8005570 <_Z23OD_IMU2_Temperature_getv+0x34>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4618      	mov	r0, r3
 800555c:	f00a f840 	bl	800f5e0 <osMutexRelease>
    return value;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	ee07 3a90 	vmov	s15, r3
}
 8005566:	eeb0 0a67 	vmov.f32	s0, s15
 800556a:	3708      	adds	r7, #8
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}
 8005570:	2000074c 	.word	0x2000074c
 8005574:	200006a8 	.word	0x200006a8

08005578 <_Z23OD_IMU3_Temperature_getv>:
    osMutexRelease(mutex_OD_IMU2_Temperature);
}
#endif

#ifndef OD_IMU3_Temperature_GET_OVERWRITE
float WEAK_SYMBOL OD_IMU3_Temperature_get() {
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0
    osMutexAcquire(mutex_OD_IMU3_Temperature, portMAX_DELAY);
 800557e:	4b0b      	ldr	r3, [pc, #44]	; (80055ac <_Z23OD_IMU3_Temperature_getv+0x34>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f04f 31ff 	mov.w	r1, #4294967295
 8005586:	4618      	mov	r0, r3
 8005588:	f009 ffdf 	bl	800f54a <osMutexAcquire>
    float value = OD_IMU3_Temperature;
 800558c:	4b08      	ldr	r3, [pc, #32]	; (80055b0 <_Z23OD_IMU3_Temperature_getv+0x38>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	607b      	str	r3, [r7, #4]
    osMutexRelease(mutex_OD_IMU3_Temperature);
 8005592:	4b06      	ldr	r3, [pc, #24]	; (80055ac <_Z23OD_IMU3_Temperature_getv+0x34>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4618      	mov	r0, r3
 8005598:	f00a f822 	bl	800f5e0 <osMutexRelease>
    return value;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	ee07 3a90 	vmov	s15, r3
}
 80055a2:	eeb0 0a67 	vmov.f32	s0, s15
 80055a6:	3708      	adds	r7, #8
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}
 80055ac:	20000750 	.word	0x20000750
 80055b0:	200006ac 	.word	0x200006ac

080055b4 <_ZN3can7MessageINS_8messages19SENSOR_SDO_Req_DownEE3getINS_7signals13SENSOR_SDO_IDEEENT_8dataTypeEv>:
        typename T::dataType get() {
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b082      	sub	sp, #8
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
            return T::get(intel, motorola);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f103 0208 	add.w	r2, r3, #8
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	3310      	adds	r3, #16
 80055c6:	4619      	mov	r1, r3
 80055c8:	4610      	mov	r0, r2
 80055ca:	f7fc ff07 	bl	80023dc <_ZN3can7signals13SENSOR_SDO_ID3getERKyS3_>
 80055ce:	4603      	mov	r3, r0
        }
 80055d0:	4618      	mov	r0, r3
 80055d2:	3708      	adds	r7, #8
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals16SENSOR_OD_NodeIDEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	460b      	mov	r3, r1
 80055e2:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f103 0008 	add.w	r0, r3, #8
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f103 0110 	add.w	r1, r3, #16
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	1d1a      	adds	r2, r3, #4
 80055f4:	78fb      	ldrb	r3, [r7, #3]
 80055f6:	f7fe f999 	bl	800392c <_ZN3can7signals16SENSOR_OD_NodeID3setERyS2_Rhh>
        }
 80055fa:	bf00      	nop
 80055fc:	3708      	adds	r7, #8
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}

08005602 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals20SENSOR_OD_NodeStatusEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005602:	b580      	push	{r7, lr}
 8005604:	b082      	sub	sp, #8
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
 800560a:	460b      	mov	r3, r1
 800560c:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f103 0008 	add.w	r0, r3, #8
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f103 0110 	add.w	r1, r3, #16
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	1d1a      	adds	r2, r3, #4
 800561e:	78fb      	ldrb	r3, [r7, #3]
 8005620:	f7fe f951 	bl	80038c6 <_ZN3can7signals20SENSOR_OD_NodeStatus3setERyS2_Rhh>
        }
 8005624:	bf00      	nop
 8005626:	3708      	adds	r7, #8
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals25SENSOR_OD_ProtocolVersionEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	460b      	mov	r3, r1
 8005636:	807b      	strh	r3, [r7, #2]
            T::set(intel, motorola, dlc, value);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f103 0008 	add.w	r0, r3, #8
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f103 0110 	add.w	r1, r3, #16
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	1d1a      	adds	r2, r3, #4
 8005648:	887b      	ldrh	r3, [r7, #2]
 800564a:	f7fe f90e 	bl	800386a <_ZN3can7signals25SENSOR_OD_ProtocolVersion3setERyS2_Rht>
        }
 800564e:	bf00      	nop
 8005650:	3708      	adds	r7, #8
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}

08005656 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals22SENSOR_OD_StackVersionEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005656:	b580      	push	{r7, lr}
 8005658:	b082      	sub	sp, #8
 800565a:	af00      	add	r7, sp, #0
 800565c:	6078      	str	r0, [r7, #4]
 800565e:	460b      	mov	r3, r1
 8005660:	807b      	strh	r3, [r7, #2]
            T::set(intel, motorola, dlc, value);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f103 0008 	add.w	r0, r3, #8
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f103 0110 	add.w	r1, r3, #16
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	1d1a      	adds	r2, r3, #4
 8005672:	887b      	ldrh	r3, [r7, #2]
 8005674:	f7fe f8cb 	bl	800380e <_ZN3can7signals22SENSOR_OD_StackVersion3setERyS2_Rht>
        }
 8005678:	bf00      	nop
 800567a:	3708      	adds	r7, #8
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals20SENSOR_OD_DbcVersionEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	460b      	mov	r3, r1
 800568a:	807b      	strh	r3, [r7, #2]
            T::set(intel, motorola, dlc, value);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f103 0008 	add.w	r0, r3, #8
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f103 0110 	add.w	r1, r3, #16
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	1d1a      	adds	r2, r3, #4
 800569c:	887b      	ldrh	r3, [r7, #2]
 800569e:	f7fe f888 	bl	80037b2 <_ZN3can7signals20SENSOR_OD_DbcVersion3setERyS2_Rht>
        }
 80056a2:	bf00      	nop
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals27SENSOR_OD_HeartbeatIntervalEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b082      	sub	sp, #8
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
 80056b2:	460b      	mov	r3, r1
 80056b4:	807b      	strh	r3, [r7, #2]
            T::set(intel, motorola, dlc, value);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f103 0008 	add.w	r0, r3, #8
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f103 0110 	add.w	r1, r3, #16
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	1d1a      	adds	r2, r3, #4
 80056c6:	887b      	ldrh	r3, [r7, #2]
 80056c8:	f7fe f821 	bl	800370e <_ZN3can7signals27SENSOR_OD_HeartbeatInterval3setERyS2_Rht>
        }
 80056cc:	bf00      	nop
 80056ce:	3708      	adds	r7, #8
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals24SENSOR_OD_SendOdOnBootupEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	460b      	mov	r3, r1
 80056de:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f103 0008 	add.w	r0, r3, #8
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f103 0110 	add.w	r1, r3, #16
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	1d1a      	adds	r2, r3, #4
 80056f0:	78fb      	ldrb	r3, [r7, #3]
 80056f2:	f7fd ffb5 	bl	8003660 <_ZN3can7signals24SENSOR_OD_SendOdOnBootup3setERyS2_Rhh>
        }
 80056f6:	bf00      	nop
 80056f8:	3708      	adds	r7, #8
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}

080056fe <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals29SENSOR_OD_OdEntrySendIntervalEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 80056fe:	b580      	push	{r7, lr}
 8005700:	b082      	sub	sp, #8
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
 8005706:	460b      	mov	r3, r1
 8005708:	807b      	strh	r3, [r7, #2]
            T::set(intel, motorola, dlc, value);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f103 0008 	add.w	r0, r3, #8
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f103 0110 	add.w	r1, r3, #16
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	1d1a      	adds	r2, r3, #4
 800571a:	887b      	ldrh	r3, [r7, #2]
 800571c:	f7fd ff4e 	bl	80035bc <_ZN3can7signals29SENSOR_OD_OdEntrySendInterval3setERyS2_Rht>
        }
 8005720:	bf00      	nop
 8005722:	3708      	adds	r7, #8
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals18SENSOR_OD_CpuUsageEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005728:	b580      	push	{r7, lr}
 800572a:	b082      	sub	sp, #8
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	ed87 0a00 	vstr	s0, [r7]
            T::set(intel, motorola, dlc, value);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f103 0008 	add.w	r0, r3, #8
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f103 0110 	add.w	r1, r3, #16
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	3304      	adds	r3, #4
 8005744:	ed97 0a00 	vldr	s0, [r7]
 8005748:	461a      	mov	r2, r3
 800574a:	f7fd fed9 	bl	8003500 <_ZN3can7signals18SENSOR_OD_CpuUsage3setERyS2_Rhf>
        }
 800574e:	bf00      	nop
 8005750:	3708      	adds	r7, #8
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}

08005756 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals17SENSOR_OD_MemFreeEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005756:	b580      	push	{r7, lr}
 8005758:	b082      	sub	sp, #8
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
 800575e:	6039      	str	r1, [r7, #0]
            T::set(intel, motorola, dlc, value);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f103 0008 	add.w	r0, r3, #8
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f103 0110 	add.w	r1, r3, #16
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	1d1a      	adds	r2, r3, #4
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	f7fd fe8d 	bl	8003490 <_ZN3can7signals17SENSOR_OD_MemFree3setERyS2_Rhm>
        }
 8005776:	bf00      	nop
 8005778:	3708      	adds	r7, #8
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals19SENSOR_OD_BoardTempEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 800577e:	b580      	push	{r7, lr}
 8005780:	b082      	sub	sp, #8
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
 8005786:	ed87 0a00 	vstr	s0, [r7]
            T::set(intel, motorola, dlc, value);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f103 0008 	add.w	r0, r3, #8
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f103 0110 	add.w	r1, r3, #16
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	3304      	adds	r3, #4
 800579a:	ed97 0a00 	vldr	s0, [r7]
 800579e:	461a      	mov	r2, r3
 80057a0:	f7fd fe14 	bl	80033cc <_ZN3can7signals19SENSOR_OD_BoardTemp3setERyS2_Rhf>
        }
 80057a4:	bf00      	nop
 80057a6:	3708      	adds	r7, #8
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}

080057ac <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals22SENSOR_OD_InputVoltageEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
 80057b4:	ed87 0a00 	vstr	s0, [r7]
            T::set(intel, motorola, dlc, value);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f103 0008 	add.w	r0, r3, #8
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f103 0110 	add.w	r1, r3, #16
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	3304      	adds	r3, #4
 80057c8:	ed97 0a00 	vldr	s0, [r7]
 80057cc:	461a      	mov	r2, r3
 80057ce:	f7fd fda3 	bl	8003318 <_ZN3can7signals22SENSOR_OD_InputVoltage3setERyS2_Rhf>
        }
 80057d2:	bf00      	nop
 80057d4:	3708      	adds	r7, #8
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals17SENSOR_OD_runtimeEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 80057da:	b580      	push	{r7, lr}
 80057dc:	b082      	sub	sp, #8
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
 80057e2:	6039      	str	r1, [r7, #0]
            T::set(intel, motorola, dlc, value);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f103 0008 	add.w	r0, r3, #8
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f103 0110 	add.w	r1, r3, #16
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	1d1a      	adds	r2, r3, #4
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	f7fd fd55 	bl	80032a4 <_ZN3can7signals17SENSOR_OD_runtime3setERyS2_Rhm>
        }
 80057fa:	bf00      	nop
 80057fc:	3708      	adds	r7, #8
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}

08005802 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals15SENSOR_OD_SdcInEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005802:	b580      	push	{r7, lr}
 8005804:	b082      	sub	sp, #8
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
 800580a:	460b      	mov	r3, r1
 800580c:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f103 0008 	add.w	r0, r3, #8
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f103 0110 	add.w	r1, r3, #16
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	1d1a      	adds	r2, r3, #4
 800581e:	78fb      	ldrb	r3, [r7, #3]
 8005820:	f7fd fd0c 	bl	800323c <_ZN3can7signals15SENSOR_OD_SdcIn3setERyS2_Rhh>
        }
 8005824:	bf00      	nop
 8005826:	3708      	adds	r7, #8
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals16SENSOR_OD_SdcOutEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 800582c:	b580      	push	{r7, lr}
 800582e:	b082      	sub	sp, #8
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	460b      	mov	r3, r1
 8005836:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f103 0008 	add.w	r0, r3, #8
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f103 0110 	add.w	r1, r3, #16
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	1d1a      	adds	r2, r3, #4
 8005848:	78fb      	ldrb	r3, [r7, #3]
 800584a:	f7fd fcc3 	bl	80031d4 <_ZN3can7signals16SENSOR_OD_SdcOut3setERyS2_Rhh>
        }
 800584e:	bf00      	nop
 8005850:	3708      	adds	r7, #8
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}

08005856 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals18SENSOR_OD_ChipUID1EEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005856:	b590      	push	{r4, r7, lr}
 8005858:	b087      	sub	sp, #28
 800585a:	af02      	add	r7, sp, #8
 800585c:	60f8      	str	r0, [r7, #12]
 800585e:	e9c7 2300 	strd	r2, r3, [r7]
            T::set(intel, motorola, dlc, value);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f103 0008 	add.w	r0, r3, #8
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f103 0110 	add.w	r1, r3, #16
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	1d1c      	adds	r4, r3, #4
 8005872:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005876:	e9cd 2300 	strd	r2, r3, [sp]
 800587a:	4622      	mov	r2, r4
 800587c:	f7fd fc71 	bl	8003162 <_ZN3can7signals18SENSOR_OD_ChipUID13setERyS2_Rhy>
        }
 8005880:	bf00      	nop
 8005882:	3714      	adds	r7, #20
 8005884:	46bd      	mov	sp, r7
 8005886:	bd90      	pop	{r4, r7, pc}

08005888 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals18SENSOR_OD_ChipUID2EEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005888:	b590      	push	{r4, r7, lr}
 800588a:	b087      	sub	sp, #28
 800588c:	af02      	add	r7, sp, #8
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	e9c7 2300 	strd	r2, r3, [r7]
            T::set(intel, motorola, dlc, value);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f103 0008 	add.w	r0, r3, #8
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f103 0110 	add.w	r1, r3, #16
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	1d1c      	adds	r4, r3, #4
 80058a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058a8:	e9cd 2300 	strd	r2, r3, [sp]
 80058ac:	4622      	mov	r2, r4
 80058ae:	f7fd fc1f 	bl	80030f0 <_ZN3can7signals18SENSOR_OD_ChipUID23setERyS2_Rhy>
        }
 80058b2:	bf00      	nop
 80058b4:	3714      	adds	r7, #20
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd90      	pop	{r4, r7, pc}

080058ba <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals19SENSOR_OD_BuildDateEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 80058ba:	b580      	push	{r7, lr}
 80058bc:	b082      	sub	sp, #8
 80058be:	af00      	add	r7, sp, #0
 80058c0:	6078      	str	r0, [r7, #4]
 80058c2:	6039      	str	r1, [r7, #0]
            T::set(intel, motorola, dlc, value);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f103 0008 	add.w	r0, r3, #8
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f103 0110 	add.w	r1, r3, #16
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	1d1a      	adds	r2, r3, #4
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	f7fd fbd3 	bl	8003080 <_ZN3can7signals19SENSOR_OD_BuildDate3setERyS2_Rhm>
        }
 80058da:	bf00      	nop
 80058dc:	3708      	adds	r7, #8
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}

080058e2 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals19SENSOR_OD_BuildTimeEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 80058e2:	b580      	push	{r7, lr}
 80058e4:	b082      	sub	sp, #8
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	6078      	str	r0, [r7, #4]
 80058ea:	6039      	str	r1, [r7, #0]
            T::set(intel, motorola, dlc, value);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f103 0008 	add.w	r0, r3, #8
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f103 0110 	add.w	r1, r3, #16
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	1d1a      	adds	r2, r3, #4
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	f7fd fb85 	bl	800300c <_ZN3can7signals19SENSOR_OD_BuildTime3setERyS2_Rhm>
        }
 8005902:	bf00      	nop
 8005904:	3708      	adds	r7, #8
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}

0800590a <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN1_TxErrCntEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 800590a:	b580      	push	{r7, lr}
 800590c:	b082      	sub	sp, #8
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
 8005912:	460b      	mov	r3, r1
 8005914:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	f103 0008 	add.w	r0, r3, #8
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f103 0110 	add.w	r1, r3, #16
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	1d1a      	adds	r2, r3, #4
 8005926:	78fb      	ldrb	r3, [r7, #3]
 8005928:	f7fd fb3c 	bl	8002fa4 <_ZN3can7signals23SENSOR_OD_CAN1_TxErrCnt3setERyS2_Rhh>
        }
 800592c:	bf00      	nop
 800592e:	3708      	adds	r7, #8
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN1_RxErrCntEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005934:	b580      	push	{r7, lr}
 8005936:	b082      	sub	sp, #8
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	460b      	mov	r3, r1
 800593e:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f103 0008 	add.w	r0, r3, #8
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f103 0110 	add.w	r1, r3, #16
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	1d1a      	adds	r2, r3, #4
 8005950:	78fb      	ldrb	r3, [r7, #3]
 8005952:	f7fd faf3 	bl	8002f3c <_ZN3can7signals23SENSOR_OD_CAN1_RxErrCnt3setERyS2_Rhh>
        }
 8005956:	bf00      	nop
 8005958:	3708      	adds	r7, #8
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}

0800595e <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals28SENSOR_OD_CAN1_lastErrorCodeEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 800595e:	b580      	push	{r7, lr}
 8005960:	b082      	sub	sp, #8
 8005962:	af00      	add	r7, sp, #0
 8005964:	6078      	str	r0, [r7, #4]
 8005966:	6039      	str	r1, [r7, #0]
            T::set(intel, motorola, dlc, value);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f103 0008 	add.w	r0, r3, #8
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f103 0110 	add.w	r1, r3, #16
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	1d1a      	adds	r2, r3, #4
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	f7fd faa7 	bl	8002ecc <_ZN3can7signals28SENSOR_OD_CAN1_lastErrorCode3setERyS2_Rhm>
        }
 800597e:	bf00      	nop
 8005980:	3708      	adds	r7, #8
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}

08005986 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals29SENSOR_OD_CAN1_autoErrorResetEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005986:	b580      	push	{r7, lr}
 8005988:	b082      	sub	sp, #8
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
 800598e:	460b      	mov	r3, r1
 8005990:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f103 0008 	add.w	r0, r3, #8
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f103 0110 	add.w	r1, r3, #16
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	1d1a      	adds	r2, r3, #4
 80059a2:	78fb      	ldrb	r3, [r7, #3]
 80059a4:	f7fd fa36 	bl	8002e14 <_ZN3can7signals29SENSOR_OD_CAN1_autoErrorReset3setERyS2_Rhh>
        }
 80059a8:	bf00      	nop
 80059aa:	3708      	adds	r7, #8
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}

080059b0 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN1_BaudrateEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	460b      	mov	r3, r1
 80059ba:	807b      	strh	r3, [r7, #2]
            T::set(intel, motorola, dlc, value);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f103 0008 	add.w	r0, r3, #8
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f103 0110 	add.w	r1, r3, #16
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	1d1a      	adds	r2, r3, #4
 80059cc:	887b      	ldrh	r3, [r7, #2]
 80059ce:	f7fd f9bf 	bl	8002d50 <_ZN3can7signals23SENSOR_OD_CAN1_Baudrate3setERyS2_Rht>
        }
 80059d2:	bf00      	nop
 80059d4:	3708      	adds	r7, #8
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}

080059da <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals21SENSOR_OD_CAN1_StatusEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 80059da:	b580      	push	{r7, lr}
 80059dc:	b082      	sub	sp, #8
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
 80059e2:	460b      	mov	r3, r1
 80059e4:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f103 0008 	add.w	r0, r3, #8
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f103 0110 	add.w	r1, r3, #16
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	1d1a      	adds	r2, r3, #4
 80059f6:	78fb      	ldrb	r3, [r7, #3]
 80059f8:	f7fd f976 	bl	8002ce8 <_ZN3can7signals21SENSOR_OD_CAN1_Status3setERyS2_Rhh>
        }
 80059fc:	bf00      	nop
 80059fe:	3708      	adds	r7, #8
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals34SENSOR_OD_CAN1_DiscardedTxMessagesEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b082      	sub	sp, #8
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
            T::set(intel, motorola, dlc, value);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f103 0008 	add.w	r0, r3, #8
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f103 0110 	add.w	r1, r3, #16
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	1d1a      	adds	r2, r3, #4
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	f7fd f928 	bl	8002c74 <_ZN3can7signals34SENSOR_OD_CAN1_DiscardedTxMessages3setERyS2_Rhm>
        }
 8005a24:	bf00      	nop
 8005a26:	3708      	adds	r7, #8
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_CAN1_ErrorStatusEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b082      	sub	sp, #8
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	460b      	mov	r3, r1
 8005a36:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f103 0008 	add.w	r0, r3, #8
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f103 0110 	add.w	r1, r3, #16
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	1d1a      	adds	r2, r3, #4
 8005a48:	78fb      	ldrb	r3, [r7, #3]
 8005a4a:	f7fd f8df 	bl	8002c0c <_ZN3can7signals26SENSOR_OD_CAN1_ErrorStatus3setERyS2_Rhh>
        }
 8005a4e:	bf00      	nop
 8005a50:	3708      	adds	r7, #8
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals32SENSOR_OD_CAN1_DelayedTxMessagesEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005a56:	b580      	push	{r7, lr}
 8005a58:	b082      	sub	sp, #8
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	6039      	str	r1, [r7, #0]
            T::set(intel, motorola, dlc, value);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f103 0008 	add.w	r0, r3, #8
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f103 0110 	add.w	r1, r3, #16
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	1d1a      	adds	r2, r3, #4
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	f7fd f891 	bl	8002b98 <_ZN3can7signals32SENSOR_OD_CAN1_DelayedTxMessages3setERyS2_Rhm>
        }
 8005a76:	bf00      	nop
 8005a78:	3708      	adds	r7, #8
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}

08005a7e <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN2_TxErrCntEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005a7e:	b580      	push	{r7, lr}
 8005a80:	b082      	sub	sp, #8
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
 8005a86:	460b      	mov	r3, r1
 8005a88:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f103 0008 	add.w	r0, r3, #8
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f103 0110 	add.w	r1, r3, #16
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	1d1a      	adds	r2, r3, #4
 8005a9a:	78fb      	ldrb	r3, [r7, #3]
 8005a9c:	f7fd f848 	bl	8002b30 <_ZN3can7signals23SENSOR_OD_CAN2_TxErrCnt3setERyS2_Rhh>
        }
 8005aa0:	bf00      	nop
 8005aa2:	3708      	adds	r7, #8
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN2_RxErrCntEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f103 0008 	add.w	r0, r3, #8
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f103 0110 	add.w	r1, r3, #16
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	1d1a      	adds	r2, r3, #4
 8005ac4:	78fb      	ldrb	r3, [r7, #3]
 8005ac6:	f7fc ffff 	bl	8002ac8 <_ZN3can7signals23SENSOR_OD_CAN2_RxErrCnt3setERyS2_Rhh>
        }
 8005aca:	bf00      	nop
 8005acc:	3708      	adds	r7, #8
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}

08005ad2 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals28SENSOR_OD_CAN2_lastErrorCodeEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005ad2:	b580      	push	{r7, lr}
 8005ad4:	b082      	sub	sp, #8
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	6078      	str	r0, [r7, #4]
 8005ada:	6039      	str	r1, [r7, #0]
            T::set(intel, motorola, dlc, value);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f103 0008 	add.w	r0, r3, #8
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f103 0110 	add.w	r1, r3, #16
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	1d1a      	adds	r2, r3, #4
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	f7fc ffb3 	bl	8002a58 <_ZN3can7signals28SENSOR_OD_CAN2_lastErrorCode3setERyS2_Rhm>
        }
 8005af2:	bf00      	nop
 8005af4:	3708      	adds	r7, #8
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}

08005afa <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals29SENSOR_OD_CAN2_autoErrorResetEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005afa:	b580      	push	{r7, lr}
 8005afc:	b082      	sub	sp, #8
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
 8005b02:	460b      	mov	r3, r1
 8005b04:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f103 0008 	add.w	r0, r3, #8
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f103 0110 	add.w	r1, r3, #16
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	1d1a      	adds	r2, r3, #4
 8005b16:	78fb      	ldrb	r3, [r7, #3]
 8005b18:	f7fc ff42 	bl	80029a0 <_ZN3can7signals29SENSOR_OD_CAN2_autoErrorReset3setERyS2_Rhh>
        }
 8005b1c:	bf00      	nop
 8005b1e:	3708      	adds	r7, #8
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}

08005b24 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals23SENSOR_OD_CAN2_BaudrateEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	807b      	strh	r3, [r7, #2]
            T::set(intel, motorola, dlc, value);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f103 0008 	add.w	r0, r3, #8
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f103 0110 	add.w	r1, r3, #16
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	1d1a      	adds	r2, r3, #4
 8005b40:	887b      	ldrh	r3, [r7, #2]
 8005b42:	f7fc fecb 	bl	80028dc <_ZN3can7signals23SENSOR_OD_CAN2_Baudrate3setERyS2_Rht>
        }
 8005b46:	bf00      	nop
 8005b48:	3708      	adds	r7, #8
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}

08005b4e <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals21SENSOR_OD_CAN2_StatusEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005b4e:	b580      	push	{r7, lr}
 8005b50:	b082      	sub	sp, #8
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
 8005b56:	460b      	mov	r3, r1
 8005b58:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f103 0008 	add.w	r0, r3, #8
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f103 0110 	add.w	r1, r3, #16
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	1d1a      	adds	r2, r3, #4
 8005b6a:	78fb      	ldrb	r3, [r7, #3]
 8005b6c:	f7fc fe82 	bl	8002874 <_ZN3can7signals21SENSOR_OD_CAN2_Status3setERyS2_Rhh>
        }
 8005b70:	bf00      	nop
 8005b72:	3708      	adds	r7, #8
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals34SENSOR_OD_CAN2_DiscardedTxMessagesEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
            T::set(intel, motorola, dlc, value);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f103 0008 	add.w	r0, r3, #8
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f103 0110 	add.w	r1, r3, #16
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	1d1a      	adds	r2, r3, #4
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	f7fc fe34 	bl	8002800 <_ZN3can7signals34SENSOR_OD_CAN2_DiscardedTxMessages3setERyS2_Rhm>
        }
 8005b98:	bf00      	nop
 8005b9a:	3708      	adds	r7, #8
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_CAN2_ErrorStatusEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b082      	sub	sp, #8
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	460b      	mov	r3, r1
 8005baa:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f103 0008 	add.w	r0, r3, #8
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f103 0110 	add.w	r1, r3, #16
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	1d1a      	adds	r2, r3, #4
 8005bbc:	78fb      	ldrb	r3, [r7, #3]
 8005bbe:	f7fc fdeb 	bl	8002798 <_ZN3can7signals26SENSOR_OD_CAN2_ErrorStatus3setERyS2_Rhh>
        }
 8005bc2:	bf00      	nop
 8005bc4:	3708      	adds	r7, #8
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals32SENSOR_OD_CAN2_DelayedTxMessagesEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b082      	sub	sp, #8
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
 8005bd2:	6039      	str	r1, [r7, #0]
            T::set(intel, motorola, dlc, value);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f103 0008 	add.w	r0, r3, #8
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f103 0110 	add.w	r1, r3, #16
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	1d1a      	adds	r2, r3, #4
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	f7fc fd9d 	bl	8002724 <_ZN3can7signals32SENSOR_OD_CAN2_DelayedTxMessages3setERyS2_Rhm>
        }
 8005bea:	bf00      	nop
 8005bec:	3708      	adds	r7, #8
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}

08005bf2 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals20SENSOR_OD_IMU_numberEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005bf2:	b580      	push	{r7, lr}
 8005bf4:	b082      	sub	sp, #8
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f103 0008 	add.w	r0, r3, #8
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f103 0110 	add.w	r1, r3, #16
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	1d1a      	adds	r2, r3, #4
 8005c0e:	78fb      	ldrb	r3, [r7, #3]
 8005c10:	f7fc fd54 	bl	80026bc <_ZN3can7signals20SENSOR_OD_IMU_number3setERyS2_Rhh>
        }
 8005c14:	bf00      	nop
 8005c16:	3708      	adds	r7, #8
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_IMU1_TemperatureEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b082      	sub	sp, #8
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	ed87 0a00 	vstr	s0, [r7]
            T::set(intel, motorola, dlc, value);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f103 0008 	add.w	r0, r3, #8
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f103 0110 	add.w	r1, r3, #16
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	3304      	adds	r3, #4
 8005c38:	ed97 0a00 	vldr	s0, [r7]
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	f7fc fcd7 	bl	80025f0 <_ZN3can7signals26SENSOR_OD_IMU1_Temperature3setERyS2_Rhf>
        }
 8005c42:	bf00      	nop
 8005c44:	3708      	adds	r7, #8
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}

08005c4a <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_IMU2_TemperatureEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b082      	sub	sp, #8
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
 8005c52:	ed87 0a00 	vstr	s0, [r7]
            T::set(intel, motorola, dlc, value);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f103 0008 	add.w	r0, r3, #8
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f103 0110 	add.w	r1, r3, #16
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	3304      	adds	r3, #4
 8005c66:	ed97 0a00 	vldr	s0, [r7]
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	f7fc fc5a 	bl	8002524 <_ZN3can7signals26SENSOR_OD_IMU2_Temperature3setERyS2_Rhf>
        }
 8005c70:	bf00      	nop
 8005c72:	3708      	adds	r7, #8
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals26SENSOR_OD_IMU3_TemperatureEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b082      	sub	sp, #8
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	ed87 0a00 	vstr	s0, [r7]
            T::set(intel, motorola, dlc, value);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f103 0008 	add.w	r0, r3, #8
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f103 0110 	add.w	r1, r3, #16
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	3304      	adds	r3, #4
 8005c94:	ed97 0a00 	vldr	s0, [r7]
 8005c98:	461a      	mov	r2, r3
 8005c9a:	f7fc fbdd 	bl	8002458 <_ZN3can7signals26SENSOR_OD_IMU3_Temperature3setERyS2_Rhf>
        }
 8005c9e:	bf00      	nop
 8005ca0:	3708      	adds	r7, #8
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}

08005ca6 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals13SENSOR_SDO_IDEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005ca6:	b580      	push	{r7, lr}
 8005ca8:	b082      	sub	sp, #8
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	6078      	str	r0, [r7, #4]
 8005cae:	460b      	mov	r3, r1
 8005cb0:	807b      	strh	r3, [r7, #2]
            T::set(intel, motorola, dlc, value);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	f103 0008 	add.w	r0, r3, #8
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f103 0110 	add.w	r1, r3, #16
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	1d1a      	adds	r2, r3, #4
 8005cc2:	887b      	ldrh	r3, [r7, #2]
 8005cc4:	f7fc fb62 	bl	800238c <_ZN3can7signals13SENSOR_SDO_ID3setERyS2_Rht>
        }
 8005cc8:	bf00      	nop
 8005cca:	3708      	adds	r7, #8
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <_ZN3can7MessageINS_8messages15SENSOR_SDO_RespEE3setINS_7signals19SENSOR_SDO_RespCodeEEEvNT_8dataTypeE>:
        void set(typename T::dataType value) {
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b082      	sub	sp, #8
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	460b      	mov	r3, r1
 8005cda:	70fb      	strb	r3, [r7, #3]
            T::set(intel, motorola, dlc, value);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f103 0008 	add.w	r0, r3, #8
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f103 0110 	add.w	r1, r3, #16
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	1d1a      	adds	r2, r3, #4
 8005cec:	78fb      	ldrb	r3, [r7, #3]
 8005cee:	f7fc fb88 	bl	8002402 <_ZN3can7signals19SENSOR_SDO_RespCode3setERyS2_Rhh>
        }
 8005cf2:	bf00      	nop
 8005cf4:	3708      	adds	r7, #8
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals13SENSOR_SDO_IDEEENT_8dataTypeEv>:
        typename T::dataType get() {
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b082      	sub	sp, #8
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
            return T::get(intel, motorola);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f103 0208 	add.w	r2, r3, #8
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	3310      	adds	r3, #16
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	4610      	mov	r0, r2
 8005d10:	f7fc fb64 	bl	80023dc <_ZN3can7signals13SENSOR_SDO_ID3getERKyS3_>
 8005d14:	4603      	mov	r3, r0
        }
 8005d16:	4618      	mov	r0, r3
 8005d18:	3708      	adds	r7, #8
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}

08005d1e <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals27SENSOR_OD_HeartbeatIntervalEEENT_8dataTypeEv>:
        typename T::dataType get() {
 8005d1e:	b580      	push	{r7, lr}
 8005d20:	b082      	sub	sp, #8
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]
            return T::get(intel, motorola);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f103 0208 	add.w	r2, r3, #8
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	3310      	adds	r3, #16
 8005d30:	4619      	mov	r1, r3
 8005d32:	4610      	mov	r0, r2
 8005d34:	f7fd fd19 	bl	800376a <_ZN3can7signals27SENSOR_OD_HeartbeatInterval3getERKyS3_>
 8005d38:	4603      	mov	r3, r0
        }
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3708      	adds	r7, #8
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}

08005d42 <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals24SENSOR_OD_SendOdOnBootupEEENT_8dataTypeEv>:
        typename T::dataType get() {
 8005d42:	b580      	push	{r7, lr}
 8005d44:	b082      	sub	sp, #8
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	6078      	str	r0, [r7, #4]
            return T::get(intel, motorola);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f103 0208 	add.w	r2, r3, #8
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	3310      	adds	r3, #16
 8005d54:	4619      	mov	r1, r3
 8005d56:	4610      	mov	r0, r2
 8005d58:	f7fd fcb5 	bl	80036c6 <_ZN3can7signals24SENSOR_OD_SendOdOnBootup3getERKyS3_>
 8005d5c:	4603      	mov	r3, r0
        }
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3708      	adds	r7, #8
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals29SENSOR_OD_OdEntrySendIntervalEEENT_8dataTypeEv>:
        typename T::dataType get() {
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b082      	sub	sp, #8
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
            return T::get(intel, motorola);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f103 0208 	add.w	r2, r3, #8
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	3310      	adds	r3, #16
 8005d78:	4619      	mov	r1, r3
 8005d7a:	4610      	mov	r0, r2
 8005d7c:	f7fd fc4c 	bl	8003618 <_ZN3can7signals29SENSOR_OD_OdEntrySendInterval3getERKyS3_>
 8005d80:	4603      	mov	r3, r0
        }
 8005d82:	4618      	mov	r0, r3
 8005d84:	3708      	adds	r7, #8
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}

08005d8a <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals29SENSOR_OD_CAN1_autoErrorResetEEENT_8dataTypeEv>:
        typename T::dataType get() {
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b082      	sub	sp, #8
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
            return T::get(intel, motorola);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f103 0208 	add.w	r2, r3, #8
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	3310      	adds	r3, #16
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	4610      	mov	r0, r2
 8005da0:	f7fd f86c 	bl	8002e7c <_ZN3can7signals29SENSOR_OD_CAN1_autoErrorReset3getERKyS3_>
 8005da4:	4603      	mov	r3, r0
        }
 8005da6:	4618      	mov	r0, r3
 8005da8:	3708      	adds	r7, #8
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}

08005dae <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals23SENSOR_OD_CAN1_BaudrateEEENT_8dataTypeEv>:
        typename T::dataType get() {
 8005dae:	b580      	push	{r7, lr}
 8005db0:	b082      	sub	sp, #8
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
            return T::get(intel, motorola);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f103 0208 	add.w	r2, r3, #8
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	3310      	adds	r3, #16
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	4610      	mov	r0, r2
 8005dc4:	f7fc ffff 	bl	8002dc6 <_ZN3can7signals23SENSOR_OD_CAN1_Baudrate3getERKyS3_>
 8005dc8:	4603      	mov	r3, r0
        }
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3708      	adds	r7, #8
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}

08005dd2 <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals29SENSOR_OD_CAN2_autoErrorResetEEENT_8dataTypeEv>:
        typename T::dataType get() {
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b082      	sub	sp, #8
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
            return T::get(intel, motorola);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f103 0208 	add.w	r2, r3, #8
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	3310      	adds	r3, #16
 8005de4:	4619      	mov	r1, r3
 8005de6:	4610      	mov	r0, r2
 8005de8:	f7fc fe0e 	bl	8002a08 <_ZN3can7signals29SENSOR_OD_CAN2_autoErrorReset3getERKyS3_>
 8005dec:	4603      	mov	r3, r0
        }
 8005dee:	4618      	mov	r0, r3
 8005df0:	3708      	adds	r7, #8
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}

08005df6 <_ZN3can7MessageINS_8messages17SENSOR_SDO_Req_UpEE3getINS_7signals23SENSOR_OD_CAN2_BaudrateEEENT_8dataTypeEv>:
        typename T::dataType get() {
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b082      	sub	sp, #8
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
            return T::get(intel, motorola);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f103 0208 	add.w	r2, r3, #8
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	3310      	adds	r3, #16
 8005e08:	4619      	mov	r1, r3
 8005e0a:	4610      	mov	r0, r2
 8005e0c:	f7fc fda1 	bl	8002952 <_ZN3can7signals23SENSOR_OD_CAN2_Baudrate3getERKyS3_>
 8005e10:	4603      	mov	r3, r0
        }
 8005e12:	4618      	mov	r0, r3
 8005e14:	3708      	adds	r7, #8
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
	...

08005e1c <_Z41__static_initialization_and_destruction_0ii>:

        } else {    // Sending OD entries is disabled, sleep for one second and then check again
            osDelay(pdMS_TO_TICKS(1000));
        }
    }
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	6039      	str	r1, [r7, #0]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	f040 80fc 	bne.w	8006026 <_Z41__static_initialization_and_destruction_0ii+0x20a>
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005e34:	4293      	cmp	r3, r2
 8005e36:	f040 80f6 	bne.w	8006026 <_Z41__static_initialization_and_destruction_0ii+0x20a>
osMutexId_t mutex_OD_NodeID                   = osMutexNew(NULL);
 8005e3a:	2000      	movs	r0, #0
 8005e3c:	f009 faff 	bl	800f43e <osMutexNew>
 8005e40:	4603      	mov	r3, r0
 8005e42:	4a7b      	ldr	r2, [pc, #492]	; (8006030 <_Z41__static_initialization_and_destruction_0ii+0x214>)
 8005e44:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_NodeStatus               = osMutexNew(NULL);
 8005e46:	2000      	movs	r0, #0
 8005e48:	f009 faf9 	bl	800f43e <osMutexNew>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	4a79      	ldr	r2, [pc, #484]	; (8006034 <_Z41__static_initialization_and_destruction_0ii+0x218>)
 8005e50:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_ProtocolVersion          = osMutexNew(NULL);
 8005e52:	2000      	movs	r0, #0
 8005e54:	f009 faf3 	bl	800f43e <osMutexNew>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	4a77      	ldr	r2, [pc, #476]	; (8006038 <_Z41__static_initialization_and_destruction_0ii+0x21c>)
 8005e5c:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_StackVersion             = osMutexNew(NULL);
 8005e5e:	2000      	movs	r0, #0
 8005e60:	f009 faed 	bl	800f43e <osMutexNew>
 8005e64:	4603      	mov	r3, r0
 8005e66:	4a75      	ldr	r2, [pc, #468]	; (800603c <_Z41__static_initialization_and_destruction_0ii+0x220>)
 8005e68:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_DbcVersion               = osMutexNew(NULL);
 8005e6a:	2000      	movs	r0, #0
 8005e6c:	f009 fae7 	bl	800f43e <osMutexNew>
 8005e70:	4603      	mov	r3, r0
 8005e72:	4a73      	ldr	r2, [pc, #460]	; (8006040 <_Z41__static_initialization_and_destruction_0ii+0x224>)
 8005e74:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_HeartbeatInterval        = osMutexNew(NULL);
 8005e76:	2000      	movs	r0, #0
 8005e78:	f009 fae1 	bl	800f43e <osMutexNew>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	4a71      	ldr	r2, [pc, #452]	; (8006044 <_Z41__static_initialization_and_destruction_0ii+0x228>)
 8005e80:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_SendOdOnBootup           = osMutexNew(NULL);
 8005e82:	2000      	movs	r0, #0
 8005e84:	f009 fadb 	bl	800f43e <osMutexNew>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	4a6f      	ldr	r2, [pc, #444]	; (8006048 <_Z41__static_initialization_and_destruction_0ii+0x22c>)
 8005e8c:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_OdEntrySendInterval      = osMutexNew(NULL);
 8005e8e:	2000      	movs	r0, #0
 8005e90:	f009 fad5 	bl	800f43e <osMutexNew>
 8005e94:	4603      	mov	r3, r0
 8005e96:	4a6d      	ldr	r2, [pc, #436]	; (800604c <_Z41__static_initialization_and_destruction_0ii+0x230>)
 8005e98:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CpuUsage                 = osMutexNew(NULL);
 8005e9a:	2000      	movs	r0, #0
 8005e9c:	f009 facf 	bl	800f43e <osMutexNew>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	4a6b      	ldr	r2, [pc, #428]	; (8006050 <_Z41__static_initialization_and_destruction_0ii+0x234>)
 8005ea4:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_MemFree                  = osMutexNew(NULL);
 8005ea6:	2000      	movs	r0, #0
 8005ea8:	f009 fac9 	bl	800f43e <osMutexNew>
 8005eac:	4603      	mov	r3, r0
 8005eae:	4a69      	ldr	r2, [pc, #420]	; (8006054 <_Z41__static_initialization_and_destruction_0ii+0x238>)
 8005eb0:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_BoardTemp                = osMutexNew(NULL);
 8005eb2:	2000      	movs	r0, #0
 8005eb4:	f009 fac3 	bl	800f43e <osMutexNew>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	4a67      	ldr	r2, [pc, #412]	; (8006058 <_Z41__static_initialization_and_destruction_0ii+0x23c>)
 8005ebc:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_InputVoltage             = osMutexNew(NULL);
 8005ebe:	2000      	movs	r0, #0
 8005ec0:	f009 fabd 	bl	800f43e <osMutexNew>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	4a65      	ldr	r2, [pc, #404]	; (800605c <_Z41__static_initialization_and_destruction_0ii+0x240>)
 8005ec8:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_runtime                  = osMutexNew(NULL);
 8005eca:	2000      	movs	r0, #0
 8005ecc:	f009 fab7 	bl	800f43e <osMutexNew>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	4a63      	ldr	r2, [pc, #396]	; (8006060 <_Z41__static_initialization_and_destruction_0ii+0x244>)
 8005ed4:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_SdcIn                    = osMutexNew(NULL);
 8005ed6:	2000      	movs	r0, #0
 8005ed8:	f009 fab1 	bl	800f43e <osMutexNew>
 8005edc:	4603      	mov	r3, r0
 8005ede:	4a61      	ldr	r2, [pc, #388]	; (8006064 <_Z41__static_initialization_and_destruction_0ii+0x248>)
 8005ee0:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_SdcOut                   = osMutexNew(NULL);
 8005ee2:	2000      	movs	r0, #0
 8005ee4:	f009 faab 	bl	800f43e <osMutexNew>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	4a5f      	ldr	r2, [pc, #380]	; (8006068 <_Z41__static_initialization_and_destruction_0ii+0x24c>)
 8005eec:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_ChipUID1                 = osMutexNew(NULL);
 8005eee:	2000      	movs	r0, #0
 8005ef0:	f009 faa5 	bl	800f43e <osMutexNew>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	4a5d      	ldr	r2, [pc, #372]	; (800606c <_Z41__static_initialization_and_destruction_0ii+0x250>)
 8005ef8:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_ChipUID2                 = osMutexNew(NULL);
 8005efa:	2000      	movs	r0, #0
 8005efc:	f009 fa9f 	bl	800f43e <osMutexNew>
 8005f00:	4603      	mov	r3, r0
 8005f02:	4a5b      	ldr	r2, [pc, #364]	; (8006070 <_Z41__static_initialization_and_destruction_0ii+0x254>)
 8005f04:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_BuildDate                = osMutexNew(NULL);
 8005f06:	2000      	movs	r0, #0
 8005f08:	f009 fa99 	bl	800f43e <osMutexNew>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	4a59      	ldr	r2, [pc, #356]	; (8006074 <_Z41__static_initialization_and_destruction_0ii+0x258>)
 8005f10:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_BuildTime                = osMutexNew(NULL);
 8005f12:	2000      	movs	r0, #0
 8005f14:	f009 fa93 	bl	800f43e <osMutexNew>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	4a57      	ldr	r2, [pc, #348]	; (8006078 <_Z41__static_initialization_and_destruction_0ii+0x25c>)
 8005f1c:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN1_TxErrCnt            = osMutexNew(NULL);
 8005f1e:	2000      	movs	r0, #0
 8005f20:	f009 fa8d 	bl	800f43e <osMutexNew>
 8005f24:	4603      	mov	r3, r0
 8005f26:	4a55      	ldr	r2, [pc, #340]	; (800607c <_Z41__static_initialization_and_destruction_0ii+0x260>)
 8005f28:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN1_RxErrCnt            = osMutexNew(NULL);
 8005f2a:	2000      	movs	r0, #0
 8005f2c:	f009 fa87 	bl	800f43e <osMutexNew>
 8005f30:	4603      	mov	r3, r0
 8005f32:	4a53      	ldr	r2, [pc, #332]	; (8006080 <_Z41__static_initialization_and_destruction_0ii+0x264>)
 8005f34:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN1_lastErrorCode       = osMutexNew(NULL);
 8005f36:	2000      	movs	r0, #0
 8005f38:	f009 fa81 	bl	800f43e <osMutexNew>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	4a51      	ldr	r2, [pc, #324]	; (8006084 <_Z41__static_initialization_and_destruction_0ii+0x268>)
 8005f40:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN1_autoErrorReset      = osMutexNew(NULL);
 8005f42:	2000      	movs	r0, #0
 8005f44:	f009 fa7b 	bl	800f43e <osMutexNew>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	4a4f      	ldr	r2, [pc, #316]	; (8006088 <_Z41__static_initialization_and_destruction_0ii+0x26c>)
 8005f4c:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN1_Baudrate            = osMutexNew(NULL);
 8005f4e:	2000      	movs	r0, #0
 8005f50:	f009 fa75 	bl	800f43e <osMutexNew>
 8005f54:	4603      	mov	r3, r0
 8005f56:	4a4d      	ldr	r2, [pc, #308]	; (800608c <_Z41__static_initialization_and_destruction_0ii+0x270>)
 8005f58:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN1_Status              = osMutexNew(NULL);
 8005f5a:	2000      	movs	r0, #0
 8005f5c:	f009 fa6f 	bl	800f43e <osMutexNew>
 8005f60:	4603      	mov	r3, r0
 8005f62:	4a4b      	ldr	r2, [pc, #300]	; (8006090 <_Z41__static_initialization_and_destruction_0ii+0x274>)
 8005f64:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN1_DiscardedTxMessages = osMutexNew(NULL);
 8005f66:	2000      	movs	r0, #0
 8005f68:	f009 fa69 	bl	800f43e <osMutexNew>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	4a49      	ldr	r2, [pc, #292]	; (8006094 <_Z41__static_initialization_and_destruction_0ii+0x278>)
 8005f70:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN1_ErrorStatus         = osMutexNew(NULL);
 8005f72:	2000      	movs	r0, #0
 8005f74:	f009 fa63 	bl	800f43e <osMutexNew>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	4a47      	ldr	r2, [pc, #284]	; (8006098 <_Z41__static_initialization_and_destruction_0ii+0x27c>)
 8005f7c:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN1_DelayedTxMessages   = osMutexNew(NULL);
 8005f7e:	2000      	movs	r0, #0
 8005f80:	f009 fa5d 	bl	800f43e <osMutexNew>
 8005f84:	4603      	mov	r3, r0
 8005f86:	4a45      	ldr	r2, [pc, #276]	; (800609c <_Z41__static_initialization_and_destruction_0ii+0x280>)
 8005f88:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN2_TxErrCnt            = osMutexNew(NULL);
 8005f8a:	2000      	movs	r0, #0
 8005f8c:	f009 fa57 	bl	800f43e <osMutexNew>
 8005f90:	4603      	mov	r3, r0
 8005f92:	4a43      	ldr	r2, [pc, #268]	; (80060a0 <_Z41__static_initialization_and_destruction_0ii+0x284>)
 8005f94:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN2_RxErrCnt            = osMutexNew(NULL);
 8005f96:	2000      	movs	r0, #0
 8005f98:	f009 fa51 	bl	800f43e <osMutexNew>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	4a41      	ldr	r2, [pc, #260]	; (80060a4 <_Z41__static_initialization_and_destruction_0ii+0x288>)
 8005fa0:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN2_lastErrorCode       = osMutexNew(NULL);
 8005fa2:	2000      	movs	r0, #0
 8005fa4:	f009 fa4b 	bl	800f43e <osMutexNew>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	4a3f      	ldr	r2, [pc, #252]	; (80060a8 <_Z41__static_initialization_and_destruction_0ii+0x28c>)
 8005fac:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN2_autoErrorReset      = osMutexNew(NULL);
 8005fae:	2000      	movs	r0, #0
 8005fb0:	f009 fa45 	bl	800f43e <osMutexNew>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	4a3d      	ldr	r2, [pc, #244]	; (80060ac <_Z41__static_initialization_and_destruction_0ii+0x290>)
 8005fb8:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN2_Baudrate            = osMutexNew(NULL);
 8005fba:	2000      	movs	r0, #0
 8005fbc:	f009 fa3f 	bl	800f43e <osMutexNew>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	4a3b      	ldr	r2, [pc, #236]	; (80060b0 <_Z41__static_initialization_and_destruction_0ii+0x294>)
 8005fc4:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN2_Status              = osMutexNew(NULL);
 8005fc6:	2000      	movs	r0, #0
 8005fc8:	f009 fa39 	bl	800f43e <osMutexNew>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	4a39      	ldr	r2, [pc, #228]	; (80060b4 <_Z41__static_initialization_and_destruction_0ii+0x298>)
 8005fd0:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN2_DiscardedTxMessages = osMutexNew(NULL);
 8005fd2:	2000      	movs	r0, #0
 8005fd4:	f009 fa33 	bl	800f43e <osMutexNew>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	4a37      	ldr	r2, [pc, #220]	; (80060b8 <_Z41__static_initialization_and_destruction_0ii+0x29c>)
 8005fdc:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN2_ErrorStatus         = osMutexNew(NULL);
 8005fde:	2000      	movs	r0, #0
 8005fe0:	f009 fa2d 	bl	800f43e <osMutexNew>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	4a35      	ldr	r2, [pc, #212]	; (80060bc <_Z41__static_initialization_and_destruction_0ii+0x2a0>)
 8005fe8:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_CAN2_DelayedTxMessages   = osMutexNew(NULL);
 8005fea:	2000      	movs	r0, #0
 8005fec:	f009 fa27 	bl	800f43e <osMutexNew>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	4a33      	ldr	r2, [pc, #204]	; (80060c0 <_Z41__static_initialization_and_destruction_0ii+0x2a4>)
 8005ff4:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_IMU_number               = osMutexNew(NULL);
 8005ff6:	2000      	movs	r0, #0
 8005ff8:	f009 fa21 	bl	800f43e <osMutexNew>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	4a31      	ldr	r2, [pc, #196]	; (80060c4 <_Z41__static_initialization_and_destruction_0ii+0x2a8>)
 8006000:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_IMU1_Temperature         = osMutexNew(NULL);
 8006002:	2000      	movs	r0, #0
 8006004:	f009 fa1b 	bl	800f43e <osMutexNew>
 8006008:	4603      	mov	r3, r0
 800600a:	4a2f      	ldr	r2, [pc, #188]	; (80060c8 <_Z41__static_initialization_and_destruction_0ii+0x2ac>)
 800600c:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_IMU2_Temperature         = osMutexNew(NULL);
 800600e:	2000      	movs	r0, #0
 8006010:	f009 fa15 	bl	800f43e <osMutexNew>
 8006014:	4603      	mov	r3, r0
 8006016:	4a2d      	ldr	r2, [pc, #180]	; (80060cc <_Z41__static_initialization_and_destruction_0ii+0x2b0>)
 8006018:	6013      	str	r3, [r2, #0]
osMutexId_t mutex_OD_IMU3_Temperature         = osMutexNew(NULL);
 800601a:	2000      	movs	r0, #0
 800601c:	f009 fa0f 	bl	800f43e <osMutexNew>
 8006020:	4603      	mov	r3, r0
 8006022:	4a2b      	ldr	r2, [pc, #172]	; (80060d0 <_Z41__static_initialization_and_destruction_0ii+0x2b4>)
 8006024:	6013      	str	r3, [r2, #0]
 8006026:	bf00      	nop
 8006028:	3708      	adds	r7, #8
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	200006b0 	.word	0x200006b0
 8006034:	200006b4 	.word	0x200006b4
 8006038:	200006b8 	.word	0x200006b8
 800603c:	200006bc 	.word	0x200006bc
 8006040:	200006c0 	.word	0x200006c0
 8006044:	200006c4 	.word	0x200006c4
 8006048:	200006c8 	.word	0x200006c8
 800604c:	200006cc 	.word	0x200006cc
 8006050:	200006d0 	.word	0x200006d0
 8006054:	200006d4 	.word	0x200006d4
 8006058:	200006d8 	.word	0x200006d8
 800605c:	200006dc 	.word	0x200006dc
 8006060:	200006e0 	.word	0x200006e0
 8006064:	200006e4 	.word	0x200006e4
 8006068:	200006e8 	.word	0x200006e8
 800606c:	200006ec 	.word	0x200006ec
 8006070:	200006f0 	.word	0x200006f0
 8006074:	200006f4 	.word	0x200006f4
 8006078:	200006f8 	.word	0x200006f8
 800607c:	200006fc 	.word	0x200006fc
 8006080:	20000700 	.word	0x20000700
 8006084:	20000704 	.word	0x20000704
 8006088:	20000708 	.word	0x20000708
 800608c:	2000070c 	.word	0x2000070c
 8006090:	20000710 	.word	0x20000710
 8006094:	20000714 	.word	0x20000714
 8006098:	20000718 	.word	0x20000718
 800609c:	2000071c 	.word	0x2000071c
 80060a0:	20000720 	.word	0x20000720
 80060a4:	20000724 	.word	0x20000724
 80060a8:	20000728 	.word	0x20000728
 80060ac:	2000072c 	.word	0x2000072c
 80060b0:	20000730 	.word	0x20000730
 80060b4:	20000734 	.word	0x20000734
 80060b8:	20000738 	.word	0x20000738
 80060bc:	2000073c 	.word	0x2000073c
 80060c0:	20000740 	.word	0x20000740
 80060c4:	20000744 	.word	0x20000744
 80060c8:	20000748 	.word	0x20000748
 80060cc:	2000074c 	.word	0x2000074c
 80060d0:	20000750 	.word	0x20000750

080060d4 <_GLOBAL__sub_I_OD_NodeID>:
 80060d4:	b580      	push	{r7, lr}
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80060dc:	2001      	movs	r0, #1
 80060de:	f7ff fe9d 	bl	8005e1c <_Z41__static_initialization_and_destruction_0ii>
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <_ZL17AdcModuleToHandle9AdcModule>:

enum AdcModule : int {
	ADC_MODULE1, ADC_MODULE2,
};

static inline ADC_HandleTypeDef* AdcModuleToHandle(AdcModule module) {
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
	switch (module) {
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d003      	beq.n	80060fa <_ZL17AdcModuleToHandle9AdcModule+0x16>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d002      	beq.n	80060fe <_ZL17AdcModuleToHandle9AdcModule+0x1a>
 80060f8:	e003      	b.n	8006102 <_ZL17AdcModuleToHandle9AdcModule+0x1e>
	case ADC_MODULE1:
		return &hadc1;
 80060fa:	4b05      	ldr	r3, [pc, #20]	; (8006110 <_ZL17AdcModuleToHandle9AdcModule+0x2c>)
 80060fc:	e004      	b.n	8006108 <_ZL17AdcModuleToHandle9AdcModule+0x24>
	case ADC_MODULE2:
		return &hadc2;
 80060fe:	4b05      	ldr	r3, [pc, #20]	; (8006114 <_ZL17AdcModuleToHandle9AdcModule+0x30>)
 8006100:	e002      	b.n	8006108 <_ZL17AdcModuleToHandle9AdcModule+0x24>
	default:
		Error_Handler();
 8006102:	f001 fcfb 	bl	8007afc <Error_Handler>
		return nullptr;
 8006106:	2300      	movs	r3, #0
	}
}
 8006108:	4618      	mov	r0, r3
 800610a:	3708      	adds	r7, #8
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	2000089c 	.word	0x2000089c
 8006114:	200008e4 	.word	0x200008e4

08006118 <_ZN10AdcChannelC1Ev>:
#include "FreeRTOS.h"
#include "cmsis_os.h"

class AdcChannel {
public:
	explicit AdcChannel() {
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]

	}
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4618      	mov	r0, r3
 8006124:	370c      	adds	r7, #12
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr

0800612e <_ZN10AdcChannel3getEv>:

	uint16_t get() {
 800612e:	b480      	push	{r7}
 8006130:	b083      	sub	sp, #12
 8006132:	af00      	add	r7, sp, #0
 8006134:	6078      	str	r0, [r7, #4]
		return m_value;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	881b      	ldrh	r3, [r3, #0]
	}
 800613a:	4618      	mov	r0, r3
 800613c:	370c      	adds	r7, #12
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr

08006146 <_ZN10AdcChannel8setValueEt>:

	void setValue(uint16_t value){
 8006146:	b480      	push	{r7}
 8006148:	b083      	sub	sp, #12
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
 800614e:	460b      	mov	r3, r1
 8006150:	807b      	strh	r3, [r7, #2]
		m_value = value;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	887a      	ldrh	r2, [r7, #2]
 8006156:	801a      	strh	r2, [r3, #0]
	}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	6039      	str	r1, [r7, #0]
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	4618      	mov	r0, r3
 8006172:	370c      	adds	r7, #12
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr

0800617c <_ZNSt9_Any_data9_M_accessEv>:
    void*       _M_access()       { return &_M_pod_data[0]; }
 800617c:	b480      	push	{r7}
 800617e:	b083      	sub	sp, #12
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	4618      	mov	r0, r3
 8006188:	370c      	adds	r7, #12
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr

08006192 <_ZNKSt9_Any_data9_M_accessEv>:
    const void* _M_access() const { return &_M_pod_data[0]; }
 8006192:	b480      	push	{r7}
 8006194:	b083      	sub	sp, #12
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4618      	mov	r0, r3
 800619e:	370c      	adds	r7, #12
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <_ZNSt8functionIFvP17ADC_HandleTypeDefEED1Ev>:
    class function<_Res(_ArgTypes...)>
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	4618      	mov	r0, r3
 80061b4:	f7fb f8e8 	bl	8001388 <_ZNSt14_Function_baseD1Ev>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4618      	mov	r0, r3
 80061bc:	3708      	adds	r7, #8
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}

080061c2 <_ZN26AdcConvCpltCallbackHandlerC1Ev>:
			m_listeners[i](hadc);
		}
	}

private:
	AdcConvCpltCallbackHandler() = default;
 80061c2:	b5b0      	push	{r4, r5, r7, lr}
 80061c4:	b082      	sub	sp, #8
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	240f      	movs	r4, #15
 80061ce:	461d      	mov	r5, r3
 80061d0:	2c00      	cmp	r4, #0
 80061d2:	db05      	blt.n	80061e0 <_ZN26AdcConvCpltCallbackHandlerC1Ev+0x1e>
 80061d4:	4628      	mov	r0, r5
 80061d6:	f000 fa0f 	bl	80065f8 <_ZNSt8functionIFvP17ADC_HandleTypeDefEEC1Ev>
 80061da:	3510      	adds	r5, #16
 80061dc:	3c01      	subs	r4, #1
 80061de:	e7f7      	b.n	80061d0 <_ZN26AdcConvCpltCallbackHandlerC1Ev+0xe>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4618      	mov	r0, r3
 80061ec:	3708      	adds	r7, #8
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bdb0      	pop	{r4, r5, r7, pc}

080061f2 <_ZN26AdcConvCpltCallbackHandlerD1Ev>:
class AdcConvCpltCallbackHandler {
 80061f2:	b590      	push	{r4, r7, lr}
 80061f4:	b083      	sub	sp, #12
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d00a      	beq.n	8006216 <_ZN26AdcConvCpltCallbackHandlerD1Ev+0x24>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f503 7480 	add.w	r4, r3, #256	; 0x100
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	429c      	cmp	r4, r3
 800620a:	d004      	beq.n	8006216 <_ZN26AdcConvCpltCallbackHandlerD1Ev+0x24>
 800620c:	3c10      	subs	r4, #16
 800620e:	4620      	mov	r0, r4
 8006210:	f7ff ffca 	bl	80061a8 <_ZNSt8functionIFvP17ADC_HandleTypeDefEED1Ev>
 8006214:	e7f7      	b.n	8006206 <_ZN26AdcConvCpltCallbackHandlerD1Ev+0x14>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4618      	mov	r0, r3
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	bd90      	pop	{r4, r7, pc}

08006220 <__tcf_0>:
		static AdcConvCpltCallbackHandler instance;
 8006220:	b580      	push	{r7, lr}
 8006222:	af00      	add	r7, sp, #0
 8006224:	4801      	ldr	r0, [pc, #4]	; (800622c <__tcf_0+0xc>)
 8006226:	f7ff ffe4 	bl	80061f2 <_ZN26AdcConvCpltCallbackHandlerD1Ev>
 800622a:	bd80      	pop	{r7, pc}
 800622c:	20000754 	.word	0x20000754

08006230 <_ZN26AdcConvCpltCallbackHandler11getInstanceEv>:
	static AdcConvCpltCallbackHandler& getInstance() {
 8006230:	b580      	push	{r7, lr}
 8006232:	af00      	add	r7, sp, #0
		static AdcConvCpltCallbackHandler instance;
 8006234:	4b12      	ldr	r3, [pc, #72]	; (8006280 <_ZN26AdcConvCpltCallbackHandler11getInstanceEv+0x50>)
 8006236:	781b      	ldrb	r3, [r3, #0]
 8006238:	f3bf 8f5b 	dmb	ish
 800623c:	b2db      	uxtb	r3, r3
 800623e:	f003 0301 	and.w	r3, r3, #1
 8006242:	2b00      	cmp	r3, #0
 8006244:	bf0c      	ite	eq
 8006246:	2301      	moveq	r3, #1
 8006248:	2300      	movne	r3, #0
 800624a:	b2db      	uxtb	r3, r3
 800624c:	2b00      	cmp	r3, #0
 800624e:	d013      	beq.n	8006278 <_ZN26AdcConvCpltCallbackHandler11getInstanceEv+0x48>
 8006250:	480b      	ldr	r0, [pc, #44]	; (8006280 <_ZN26AdcConvCpltCallbackHandler11getInstanceEv+0x50>)
 8006252:	f00d fb4d 	bl	80138f0 <__cxa_guard_acquire>
 8006256:	4603      	mov	r3, r0
 8006258:	2b00      	cmp	r3, #0
 800625a:	bf14      	ite	ne
 800625c:	2301      	movne	r3, #1
 800625e:	2300      	moveq	r3, #0
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b00      	cmp	r3, #0
 8006264:	d008      	beq.n	8006278 <_ZN26AdcConvCpltCallbackHandler11getInstanceEv+0x48>
 8006266:	4807      	ldr	r0, [pc, #28]	; (8006284 <_ZN26AdcConvCpltCallbackHandler11getInstanceEv+0x54>)
 8006268:	f7ff ffab 	bl	80061c2 <_ZN26AdcConvCpltCallbackHandlerC1Ev>
 800626c:	4806      	ldr	r0, [pc, #24]	; (8006288 <_ZN26AdcConvCpltCallbackHandler11getInstanceEv+0x58>)
 800626e:	f00d fd9e 	bl	8013dae <atexit>
 8006272:	4803      	ldr	r0, [pc, #12]	; (8006280 <_ZN26AdcConvCpltCallbackHandler11getInstanceEv+0x50>)
 8006274:	f00d fb48 	bl	8013908 <__cxa_guard_release>
		return instance;
 8006278:	4b02      	ldr	r3, [pc, #8]	; (8006284 <_ZN26AdcConvCpltCallbackHandler11getInstanceEv+0x54>)
	}
 800627a:	4618      	mov	r0, r3
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	20000858 	.word	0x20000858
 8006284:	20000754 	.word	0x20000754
 8006288:	08006221 	.word	0x08006221

0800628c <_ZN26AdcConvCpltCallbackHandler16registerCallbackESt8functionIFvP17ADC_HandleTypeDefEE>:
	unsigned int registerCallback(std::function<void(ADC_HandleTypeDef*)> isr) {
 800628c:	b580      	push	{r7, lr}
 800628e:	b084      	sub	sp, #16
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	6039      	str	r1, [r7, #0]
		unsigned int id = m_size;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800629c:	60fb      	str	r3, [r7, #12]
		m_listeners[m_size++] = isr;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80062a4:	1c59      	adds	r1, r3, #1
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
 80062ac:	011b      	lsls	r3, r3, #4
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	4413      	add	r3, r2
 80062b2:	6839      	ldr	r1, [r7, #0]
 80062b4:	4618      	mov	r0, r3
 80062b6:	f000 f9ac 	bl	8006612 <_ZNSt8functionIFvP17ADC_HandleTypeDefEEaSERKS3_>
		return id;
 80062ba:	68fb      	ldr	r3, [r7, #12]
	}
 80062bc:	4618      	mov	r0, r3
 80062be:	3710      	adds	r7, #16
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}

080062c4 <_ZN26AdcConvCpltCallbackHandler18unregisterCallbackEj>:
	void unregisterCallback(unsigned int callbackId) {
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b082      	sub	sp, #8
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
 80062cc:	6039      	str	r1, [r7, #0]
		m_listeners[callbackId] = m_listeners[m_size];
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	011b      	lsls	r3, r3, #4
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	18d0      	adds	r0, r2, r3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80062dc:	011b      	lsls	r3, r3, #4
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	4413      	add	r3, r2
 80062e2:	4619      	mov	r1, r3
 80062e4:	f000 f995 	bl	8006612 <_ZNSt8functionIFvP17ADC_HandleTypeDefEEaSERKS3_>
		m_listeners[m_size] = nullptr;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80062ee:	011b      	lsls	r3, r3, #4
 80062f0:	687a      	ldr	r2, [r7, #4]
 80062f2:	4413      	add	r3, r2
 80062f4:	2100      	movs	r1, #0
 80062f6:	4618      	mov	r0, r3
 80062f8:	f000 f9a6 	bl	8006648 <_ZNSt8functionIFvP17ADC_HandleTypeDefEEaSEDn>
		m_size--;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8006302:	1e5a      	subs	r2, r3, #1
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
 800630a:	bf00      	nop
 800630c:	3708      	adds	r7, #8
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}

08006312 <_ZZN19AdcModuleControllerC4E9AdcModuleENKUlP17ADC_HandleTypeDefE_clES2_>:
			m_hadc(AdcModuleToHandle(module)), m_nbrConvertions(
					m_hadc->Init.NbrOfConversion), m_channels(
					new AdcChannel[m_nbrConvertions]), m_buffer(
					new uint16_t[m_nbrConvertions]), m_dmaIsrId(
					AdcConvCpltCallbackHandler::getInstance().registerCallback(
							[&](ADC_HandleTypeDef *hadc) {
 8006312:	b580      	push	{r7, lr}
 8006314:	b082      	sub	sp, #8
 8006316:	af00      	add	r7, sp, #0
 8006318:	6078      	str	r0, [r7, #4]
 800631a:	6039      	str	r1, [r7, #0]
								if (hadc == m_hadc) {
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	683a      	ldr	r2, [r7, #0]
 8006324:	429a      	cmp	r2, r3
 8006326:	d104      	bne.n	8006332 <_ZZN19AdcModuleControllerC4E9AdcModuleENKUlP17ADC_HandleTypeDefE_clES2_+0x20>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
									dmaCplrCallback();
 800632c:	4618      	mov	r0, r3
 800632e:	f000 f90a 	bl	8006546 <_ZN19AdcModuleController15dmaCplrCallbackEv>
								}
							}
 8006332:	bf00      	nop
 8006334:	3708      	adds	r7, #8
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
	...

0800633c <_ZN19AdcModuleControllerC1E9AdcModule>:
	explicit AdcModuleController(AdcModule module) :
 800633c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800633e:	b087      	sub	sp, #28
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
			m_hadc(AdcModuleToHandle(module)), m_nbrConvertions(
 8006346:	6838      	ldr	r0, [r7, #0]
 8006348:	f7ff fecc 	bl	80060e4 <_ZL17AdcModuleToHandle9AdcModule>
 800634c:	4602      	mov	r2, r0
					)) {
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	601a      	str	r2, [r3, #0]
					m_hadc->Init.NbrOfConversion), m_channels(
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	69da      	ldr	r2, [r3, #28]
					)) {
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	605a      	str	r2, [r3, #4]
					new AdcChannel[m_nbrConvertions]), m_buffer(
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	685c      	ldr	r4, [r3, #4]
 8006360:	4b2f      	ldr	r3, [pc, #188]	; (8006420 <_ZN19AdcModuleControllerC1E9AdcModule+0xe4>)
 8006362:	429c      	cmp	r4, r3
 8006364:	d801      	bhi.n	800636a <_ZN19AdcModuleControllerC1E9AdcModule+0x2e>
 8006366:	0063      	lsls	r3, r4, #1
 8006368:	e001      	b.n	800636e <_ZN19AdcModuleControllerC1E9AdcModule+0x32>
 800636a:	f04f 33ff 	mov.w	r3, #4294967295
 800636e:	4618      	mov	r0, r3
 8006370:	f00d facd 	bl	801390e <_Znaj>
 8006374:	4603      	mov	r3, r0
 8006376:	461e      	mov	r6, r3
 8006378:	4635      	mov	r5, r6
 800637a:	1e63      	subs	r3, r4, #1
 800637c:	461c      	mov	r4, r3
 800637e:	2c00      	cmp	r4, #0
 8006380:	db05      	blt.n	800638e <_ZN19AdcModuleControllerC1E9AdcModule+0x52>
 8006382:	4628      	mov	r0, r5
 8006384:	f7ff fec8 	bl	8006118 <_ZN10AdcChannelC1Ev>
 8006388:	3502      	adds	r5, #2
 800638a:	3c01      	subs	r4, #1
 800638c:	e7f7      	b.n	800637e <_ZN19AdcModuleControllerC1E9AdcModule+0x42>
					)) {
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	609e      	str	r6, [r3, #8]
					new uint16_t[m_nbrConvertions]), m_dmaIsrId(
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	4a22      	ldr	r2, [pc, #136]	; (8006420 <_ZN19AdcModuleControllerC1E9AdcModule+0xe4>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d801      	bhi.n	80063a0 <_ZN19AdcModuleControllerC1E9AdcModule+0x64>
 800639c:	005b      	lsls	r3, r3, #1
 800639e:	e001      	b.n	80063a4 <_ZN19AdcModuleControllerC1E9AdcModule+0x68>
 80063a0:	f04f 33ff 	mov.w	r3, #4294967295
 80063a4:	4618      	mov	r0, r3
 80063a6:	f00d fab2 	bl	801390e <_Znaj>
 80063aa:	4603      	mov	r3, r0
 80063ac:	461a      	mov	r2, r3
					)) {
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	60da      	str	r2, [r3, #12]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2200      	movs	r2, #0
 80063b6:	741a      	strb	r2, [r3, #16]
					AdcConvCpltCallbackHandler::getInstance().registerCallback(
 80063b8:	f7ff ff3a 	bl	8006230 <_ZN26AdcConvCpltCallbackHandler11getInstanceEv>
 80063bc:	4604      	mov	r4, r0
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	f107 0308 	add.w	r3, r7, #8
 80063c4:	4611      	mov	r1, r2
 80063c6:	4618      	mov	r0, r3
 80063c8:	f000 f958 	bl	800667c <_ZNSt8functionIFvP17ADC_HandleTypeDefEEC1IZN19AdcModuleControllerC4E9AdcModuleEUlS1_E_vvEET_>
 80063cc:	f107 0308 	add.w	r3, r7, #8
 80063d0:	4619      	mov	r1, r3
 80063d2:	4620      	mov	r0, r4
 80063d4:	f7ff ff5a 	bl	800628c <_ZN26AdcConvCpltCallbackHandler16registerCallbackESt8functionIFvP17ADC_HandleTypeDefEE>
 80063d8:	4602      	mov	r2, r0
					)) {
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	619a      	str	r2, [r3, #24]
					AdcConvCpltCallbackHandler::getInstance().registerCallback(
 80063de:	f107 0308 	add.w	r3, r7, #8
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7ff fee0 	bl	80061a8 <_ZNSt8functionIFvP17ADC_HandleTypeDefEED1Ev>
		m_semaphore = osSemaphoreNew(1, 0, NULL);
 80063e8:	2200      	movs	r2, #0
 80063ea:	2100      	movs	r1, #0
 80063ec:	2001      	movs	r0, #1
 80063ee:	f009 f934 	bl	800f65a <osSemaphoreNew>
 80063f2:	4602      	mov	r2, r0
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	615a      	str	r2, [r3, #20]
		m_bussy = true;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	741a      	strb	r2, [r3, #16]
		HAL_ADC_Start_DMA(m_hadc, reinterpret_cast<uint32_t*>(m_buffer),
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6818      	ldr	r0, [r3, #0]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	68d9      	ldr	r1, [r3, #12]
				m_nbrConvertions);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	685b      	ldr	r3, [r3, #4]
		HAL_ADC_Start_DMA(m_hadc, reinterpret_cast<uint32_t*>(m_buffer),
 800640a:	461a      	mov	r2, r3
 800640c:	f002 fc7e 	bl	8008d0c <HAL_ADC_Start_DMA>
		update();
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 f854 	bl	80064be <_ZN19AdcModuleController6updateEv>
	}
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4618      	mov	r0, r3
 800641a:	371c      	adds	r7, #28
 800641c:	46bd      	mov	sp, r7
 800641e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006420:	3ffffffc 	.word	0x3ffffffc

08006424 <_ZN19AdcModuleControllerD1Ev>:

	~AdcModuleController() {
 8006424:	b580      	push	{r7, lr}
 8006426:	b082      	sub	sp, #8
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
		AdcConvCpltCallbackHandler::getInstance().unregisterCallback(
 800642c:	f7ff ff00 	bl	8006230 <_ZN26AdcConvCpltCallbackHandler11getInstanceEv>
 8006430:	4602      	mov	r2, r0
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	699b      	ldr	r3, [r3, #24]
 8006436:	4619      	mov	r1, r3
 8006438:	4610      	mov	r0, r2
 800643a:	f7ff ff43 	bl	80062c4 <_ZN26AdcConvCpltCallbackHandler18unregisterCallbackEj>
				m_dmaIsrId);
		if (osSemaphoreGetCount(m_semaphore) != 0) {
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	695b      	ldr	r3, [r3, #20]
 8006442:	4618      	mov	r0, r3
 8006444:	f009 fa28 	bl	800f898 <osSemaphoreGetCount>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	bf14      	ite	ne
 800644e:	2301      	movne	r3, #1
 8006450:	2300      	moveq	r3, #0
 8006452:	b2db      	uxtb	r3, r3
 8006454:	2b00      	cmp	r3, #0
 8006456:	d006      	beq.n	8006466 <_ZN19AdcModuleControllerD1Ev+0x42>
			osSemaphoreAcquire(m_semaphore, osWaitForever);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	695b      	ldr	r3, [r3, #20]
 800645c:	f04f 31ff 	mov.w	r1, #4294967295
 8006460:	4618      	mov	r0, r3
 8006462:	f009 f983 	bl	800f76c <osSemaphoreAcquire>
		}
		delete[] m_channels;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d004      	beq.n	8006478 <_ZN19AdcModuleControllerD1Ev+0x54>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	4618      	mov	r0, r3
 8006474:	f00d fa3a 	bl	80138ec <_ZdaPv>
		delete[] m_buffer;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d004      	beq.n	800648a <_ZN19AdcModuleControllerD1Ev+0x66>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	4618      	mov	r0, r3
 8006486:	f00d fa31 	bl	80138ec <_ZdaPv>
	}
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4618      	mov	r0, r3
 800648e:	3708      	adds	r7, #8
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <_ZN19AdcModuleController16getChannelByRankEj>:
public:

	AdcChannel* getChannelByRank(size_t rank) {
 8006494:	b580      	push	{r7, lr}
 8006496:	b082      	sub	sp, #8
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
 800649c:	6039      	str	r1, [r7, #0]
		if (rank >= m_nbrConvertions) {
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	683a      	ldr	r2, [r7, #0]
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d301      	bcc.n	80064ac <_ZN19AdcModuleController16getChannelByRankEj+0x18>
			Error_Handler();
 80064a8:	f001 fb28 	bl	8007afc <Error_Handler>
		}
		return m_channels + rank;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	689a      	ldr	r2, [r3, #8]
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	005b      	lsls	r3, r3, #1
 80064b4:	4413      	add	r3, r2
	}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3708      	adds	r7, #8
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}

080064be <_ZN19AdcModuleController6updateEv>:

	void update() {
 80064be:	b580      	push	{r7, lr}
 80064c0:	b084      	sub	sp, #16
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	6078      	str	r0, [r7, #4]
		//wait for previous convertion.
		osSemaphoreAcquire(m_semaphore, osWaitForever);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	f04f 31ff 	mov.w	r1, #4294967295
 80064ce:	4618      	mov	r0, r3
 80064d0:	f009 f94c 	bl	800f76c <osSemaphoreAcquire>
		//update channels.
		for (size_t i = 0; i < m_nbrConvertions; i++) {
 80064d4:	2300      	movs	r3, #0
 80064d6:	60fb      	str	r3, [r7, #12]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	429a      	cmp	r2, r3
 80064e0:	d211      	bcs.n	8006506 <_ZN19AdcModuleController6updateEv+0x48>
			m_channels[i].setValue(m_buffer[i]);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	689a      	ldr	r2, [r3, #8]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	005b      	lsls	r3, r3, #1
 80064ea:	18d0      	adds	r0, r2, r3
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	68da      	ldr	r2, [r3, #12]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	005b      	lsls	r3, r3, #1
 80064f4:	4413      	add	r3, r2
 80064f6:	881b      	ldrh	r3, [r3, #0]
 80064f8:	4619      	mov	r1, r3
 80064fa:	f7ff fe24 	bl	8006146 <_ZN10AdcChannel8setValueEt>
		for (size_t i = 0; i < m_nbrConvertions; i++) {
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	3301      	adds	r3, #1
 8006502:	60fb      	str	r3, [r7, #12]
 8006504:	e7e8      	b.n	80064d8 <_ZN19AdcModuleController6updateEv+0x1a>
		}
		//start next convertion
		m_bussy = true;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2201      	movs	r2, #1
 800650a:	741a      	strb	r2, [r3, #16]
		HAL_ADC_Start_DMA(m_hadc, reinterpret_cast<uint32_t*>(m_buffer),
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6818      	ldr	r0, [r3, #0]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	68d9      	ldr	r1, [r3, #12]
				m_nbrConvertions);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
		HAL_ADC_Start_DMA(m_hadc, reinterpret_cast<uint32_t*>(m_buffer),
 8006518:	461a      	mov	r2, r3
 800651a:	f002 fbf7 	bl	8008d0c <HAL_ADC_Start_DMA>
	}
 800651e:	bf00      	nop
 8006520:	3710      	adds	r7, #16
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}

08006526 <_ZN19AdcModuleController10weakUpdateEv>:

	void weakUpdate() {
 8006526:	b580      	push	{r7, lr}
 8006528:	b082      	sub	sp, #8
 800652a:	af00      	add	r7, sp, #0
 800652c:	6078      	str	r0, [r7, #4]
		if (m_bussy)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	7c1b      	ldrb	r3, [r3, #16]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d103      	bne.n	800653e <_ZN19AdcModuleController10weakUpdateEv+0x18>
			return;
		else
			update();
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f7ff ffc1 	bl	80064be <_ZN19AdcModuleController6updateEv>
 800653c:	e000      	b.n	8006540 <_ZN19AdcModuleController10weakUpdateEv+0x1a>
			return;
 800653e:	bf00      	nop
	}
 8006540:	3708      	adds	r7, #8
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}

08006546 <_ZN19AdcModuleController15dmaCplrCallbackEv>:

private:

	void dmaCplrCallback() {
 8006546:	b580      	push	{r7, lr}
 8006548:	b082      	sub	sp, #8
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]
		m_bussy = false;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	741a      	strb	r2, [r3, #16]
		osSemaphoreRelease(m_semaphore);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	695b      	ldr	r3, [r3, #20]
 8006558:	4618      	mov	r0, r3
 800655a:	f009 f959 	bl	800f810 <osSemaphoreRelease>
	}
 800655e:	bf00      	nop
 8006560:	3708      	adds	r7, #8
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}

08006566 <_ZL37_getChannelAdcModuleControllerRuntime9AdcModule>:
static AdcModuleController& _getChannelAdcModuleControllerCompiletime(){
	static AdcModuleController instance(ADC_MODULE);
	return instance;
}

static AdcModuleController& _getChannelAdcModuleControllerRuntime(AdcModule module){
 8006566:	b580      	push	{r7, lr}
 8006568:	b082      	sub	sp, #8
 800656a:	af00      	add	r7, sp, #0
 800656c:	6078      	str	r0, [r7, #4]
	switch(module){
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d003      	beq.n	800657c <_ZL37_getChannelAdcModuleControllerRuntime9AdcModule+0x16>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2b01      	cmp	r3, #1
 8006578:	d004      	beq.n	8006584 <_ZL37_getChannelAdcModuleControllerRuntime9AdcModule+0x1e>
 800657a:	e007      	b.n	800658c <_ZL37_getChannelAdcModuleControllerRuntime9AdcModule+0x26>
	case ADC_MODULE1: return _getChannelAdcModuleControllerCompiletime<ADC_MODULE1>();
 800657c:	f000 f8b0 	bl	80066e0 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule0EER19AdcModuleControllerv>
 8006580:	4603      	mov	r3, r0
 8006582:	e008      	b.n	8006596 <_ZL37_getChannelAdcModuleControllerRuntime9AdcModule+0x30>
	case ADC_MODULE2: return _getChannelAdcModuleControllerCompiletime<ADC_MODULE2>();
 8006584:	f000 f8e2 	bl	800674c <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule1EER19AdcModuleControllerv>
 8006588:	4603      	mov	r3, r0
 800658a:	e004      	b.n	8006596 <_ZL37_getChannelAdcModuleControllerRuntime9AdcModule+0x30>
	default:
		Error_Handler();
 800658c:	f001 fab6 	bl	8007afc <Error_Handler>
		return _getChannelAdcModuleControllerCompiletime<ADC_MODULE1>();
 8006590:	f000 f8a6 	bl	80066e0 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule0EER19AdcModuleControllerv>
 8006594:	4603      	mov	r3, r0
	}
}
 8006596:	4618      	mov	r0, r3
 8006598:	3708      	adds	r7, #8
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <_ZN20AdcChannelControllerC1E9AdcModulej>:



class AdcChannelController {
public:
	explicit AdcChannelController(AdcModule module, unsigned int rank) :
 800659e:	b580      	push	{r7, lr}
 80065a0:	b084      	sub	sp, #16
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	60f8      	str	r0, [r7, #12]
 80065a6:	60b9      	str	r1, [r7, #8]
 80065a8:	607a      	str	r2, [r7, #4]
			m_module(_getChannelAdcModuleControllerRuntime(module)),
 80065aa:	68b8      	ldr	r0, [r7, #8]
 80065ac:	f7ff ffdb 	bl	8006566 <_ZL37_getChannelAdcModuleControllerRuntime9AdcModule>
 80065b0:	4602      	mov	r2, r0
			m_channel(m_module.getChannelByRank(rank)) {
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	601a      	str	r2, [r3, #0]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	6879      	ldr	r1, [r7, #4]
 80065bc:	4618      	mov	r0, r3
 80065be:	f7ff ff69 	bl	8006494 <_ZN19AdcModuleController16getChannelByRankEj>
 80065c2:	4602      	mov	r2, r0
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	605a      	str	r2, [r3, #4]
	}
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	4618      	mov	r0, r3
 80065cc:	3710      	adds	r7, #16
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}

080065d2 <_ZN20AdcChannelController3getEv>:

	uint16_t get() {
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b082      	sub	sp, #8
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
		m_module.weakUpdate();
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4618      	mov	r0, r3
 80065e0:	f7ff ffa1 	bl	8006526 <_ZN19AdcModuleController10weakUpdateEv>
		return m_channel->get();
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	4618      	mov	r0, r3
 80065ea:	f7ff fda0 	bl	800612e <_ZN10AdcChannel3getEv>
 80065ee:	4603      	mov	r3, r0
	}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3708      	adds	r7, #8
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <_ZNSt8functionIFvP17ADC_HandleTypeDefEEC1Ev>:
      function() noexcept
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
      : _Function_base() { }
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4618      	mov	r0, r3
 8006604:	f7fa feb2 	bl	800136c <_ZNSt14_Function_baseC1Ev>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4618      	mov	r0, r3
 800660c:	3708      	adds	r7, #8
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}

08006612 <_ZNSt8functionIFvP17ADC_HandleTypeDefEEaSERKS3_>:
      operator=(const function& __x)
 8006612:	b580      	push	{r7, lr}
 8006614:	b086      	sub	sp, #24
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
 800661a:	6039      	str	r1, [r7, #0]
	function(__x).swap(*this);
 800661c:	f107 0308 	add.w	r3, r7, #8
 8006620:	6839      	ldr	r1, [r7, #0]
 8006622:	4618      	mov	r0, r3
 8006624:	f000 f8c0 	bl	80067a8 <_ZNSt8functionIFvP17ADC_HandleTypeDefEEC1ERKS3_>
 8006628:	f107 0308 	add.w	r3, r7, #8
 800662c:	6879      	ldr	r1, [r7, #4]
 800662e:	4618      	mov	r0, r3
 8006630:	f000 f8dc 	bl	80067ec <_ZNSt8functionIFvP17ADC_HandleTypeDefEE4swapERS3_>
 8006634:	f107 0308 	add.w	r3, r7, #8
 8006638:	4618      	mov	r0, r3
 800663a:	f7ff fdb5 	bl	80061a8 <_ZNSt8functionIFvP17ADC_HandleTypeDefEED1Ev>
	return *this;
 800663e:	687b      	ldr	r3, [r7, #4]
      }
 8006640:	4618      	mov	r0, r3
 8006642:	3718      	adds	r7, #24
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}

08006648 <_ZNSt8functionIFvP17ADC_HandleTypeDefEEaSEDn>:
      operator=(nullptr_t) noexcept
 8006648:	b580      	push	{r7, lr}
 800664a:	b082      	sub	sp, #8
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
	if (_M_manager)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d00b      	beq.n	8006672 <_ZNSt8functionIFvP17ADC_HandleTypeDefEEaSEDn+0x2a>
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	6879      	ldr	r1, [r7, #4]
 8006662:	2203      	movs	r2, #3
 8006664:	4798      	blx	r3
	    _M_manager = nullptr;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	609a      	str	r2, [r3, #8]
	    _M_invoker = nullptr;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	60da      	str	r2, [r3, #12]
	return *this;
 8006672:	687b      	ldr	r3, [r7, #4]
      }
 8006674:	4618      	mov	r0, r3
 8006676:	3708      	adds	r7, #8
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}

0800667c <_ZNSt8functionIFvP17ADC_HandleTypeDefEEC1IZN19AdcModuleControllerC4E9AdcModuleEUlS1_E_vvEET_>:
      function<_Res(_ArgTypes...)>::
 800667c:	b590      	push	{r4, r7, lr}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
      : _Function_base()
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4618      	mov	r0, r3
 800668a:	f7fa fe6f 	bl	800136c <_ZNSt14_Function_baseC1Ev>
	if (_My_handler::_M_not_empty_function(__f))
 800668e:	463b      	mov	r3, r7
 8006690:	4618      	mov	r0, r3
 8006692:	f000 f8d7 	bl	8006844 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E21_M_not_empty_functionIS5_EEbRKT_>
 8006696:	4603      	mov	r3, r0
 8006698:	2b00      	cmp	r3, #0
 800669a:	d00f      	beq.n	80066bc <_ZNSt8functionIFvP17ADC_HandleTypeDefEEC1IZN19AdcModuleControllerC4E9AdcModuleEUlS1_E_vvEET_+0x40>
	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
 800669c:	687c      	ldr	r4, [r7, #4]
 800669e:	463b      	mov	r3, r7
 80066a0:	4618      	mov	r0, r3
 80066a2:	f000 f8da 	bl	800685a <_ZSt4moveIRZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EONSt16remove_referenceIT_E4typeEOS7_>
 80066a6:	4603      	mov	r3, r0
 80066a8:	4619      	mov	r1, r3
 80066aa:	4620      	mov	r0, r4
 80066ac:	f000 f8e0 	bl	8006870 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E15_M_init_functorERSt9_Any_dataOS5_>
	    _M_invoker = &_My_handler::_M_invoke;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	4a05      	ldr	r2, [pc, #20]	; (80066c8 <_ZNSt8functionIFvP17ADC_HandleTypeDefEEC1IZN19AdcModuleControllerC4E9AdcModuleEUlS1_E_vvEET_+0x4c>)
 80066b4:	60da      	str	r2, [r3, #12]
	    _M_manager = &_My_handler::_M_manager;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	4a04      	ldr	r2, [pc, #16]	; (80066cc <_ZNSt8functionIFvP17ADC_HandleTypeDefEEC1IZN19AdcModuleControllerC4E9AdcModuleEUlS1_E_vvEET_+0x50>)
 80066ba:	609a      	str	r2, [r3, #8]
      }
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4618      	mov	r0, r3
 80066c0:	370c      	adds	r7, #12
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd90      	pop	{r4, r7, pc}
 80066c6:	bf00      	nop
 80066c8:	08006895 	.word	0x08006895
 80066cc:	080068bf 	.word	0x080068bf

080066d0 <__tcf_1>:
	static AdcModuleController instance(ADC_MODULE);
 80066d0:	b580      	push	{r7, lr}
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	4801      	ldr	r0, [pc, #4]	; (80066dc <__tcf_1+0xc>)
 80066d6:	f7ff fea5 	bl	8006424 <_ZN19AdcModuleControllerD1Ev>
 80066da:	bd80      	pop	{r7, pc}
 80066dc:	2000085c 	.word	0x2000085c

080066e0 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule0EER19AdcModuleControllerv>:
static AdcModuleController& _getChannelAdcModuleControllerCompiletime(){
 80066e0:	b580      	push	{r7, lr}
 80066e2:	af00      	add	r7, sp, #0
	static AdcModuleController instance(ADC_MODULE);
 80066e4:	4b12      	ldr	r3, [pc, #72]	; (8006730 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule0EER19AdcModuleControllerv+0x50>)
 80066e6:	781b      	ldrb	r3, [r3, #0]
 80066e8:	f3bf 8f5b 	dmb	ish
 80066ec:	b2db      	uxtb	r3, r3
 80066ee:	f003 0301 	and.w	r3, r3, #1
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	bf0c      	ite	eq
 80066f6:	2301      	moveq	r3, #1
 80066f8:	2300      	movne	r3, #0
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d014      	beq.n	800672a <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule0EER19AdcModuleControllerv+0x4a>
 8006700:	480b      	ldr	r0, [pc, #44]	; (8006730 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule0EER19AdcModuleControllerv+0x50>)
 8006702:	f00d f8f5 	bl	80138f0 <__cxa_guard_acquire>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	bf14      	ite	ne
 800670c:	2301      	movne	r3, #1
 800670e:	2300      	moveq	r3, #0
 8006710:	b2db      	uxtb	r3, r3
 8006712:	2b00      	cmp	r3, #0
 8006714:	d009      	beq.n	800672a <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule0EER19AdcModuleControllerv+0x4a>
 8006716:	2100      	movs	r1, #0
 8006718:	4806      	ldr	r0, [pc, #24]	; (8006734 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule0EER19AdcModuleControllerv+0x54>)
 800671a:	f7ff fe0f 	bl	800633c <_ZN19AdcModuleControllerC1E9AdcModule>
 800671e:	4806      	ldr	r0, [pc, #24]	; (8006738 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule0EER19AdcModuleControllerv+0x58>)
 8006720:	f00d fb45 	bl	8013dae <atexit>
 8006724:	4802      	ldr	r0, [pc, #8]	; (8006730 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule0EER19AdcModuleControllerv+0x50>)
 8006726:	f00d f8ef 	bl	8013908 <__cxa_guard_release>
	return instance;
 800672a:	4b02      	ldr	r3, [pc, #8]	; (8006734 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule0EER19AdcModuleControllerv+0x54>)
}
 800672c:	4618      	mov	r0, r3
 800672e:	bd80      	pop	{r7, pc}
 8006730:	20000878 	.word	0x20000878
 8006734:	2000085c 	.word	0x2000085c
 8006738:	080066d1 	.word	0x080066d1

0800673c <__tcf_2>:
	static AdcModuleController instance(ADC_MODULE);
 800673c:	b580      	push	{r7, lr}
 800673e:	af00      	add	r7, sp, #0
 8006740:	4801      	ldr	r0, [pc, #4]	; (8006748 <__tcf_2+0xc>)
 8006742:	f7ff fe6f 	bl	8006424 <_ZN19AdcModuleControllerD1Ev>
 8006746:	bd80      	pop	{r7, pc}
 8006748:	2000087c 	.word	0x2000087c

0800674c <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule1EER19AdcModuleControllerv>:
static AdcModuleController& _getChannelAdcModuleControllerCompiletime(){
 800674c:	b580      	push	{r7, lr}
 800674e:	af00      	add	r7, sp, #0
	static AdcModuleController instance(ADC_MODULE);
 8006750:	4b12      	ldr	r3, [pc, #72]	; (800679c <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule1EER19AdcModuleControllerv+0x50>)
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	f3bf 8f5b 	dmb	ish
 8006758:	b2db      	uxtb	r3, r3
 800675a:	f003 0301 	and.w	r3, r3, #1
 800675e:	2b00      	cmp	r3, #0
 8006760:	bf0c      	ite	eq
 8006762:	2301      	moveq	r3, #1
 8006764:	2300      	movne	r3, #0
 8006766:	b2db      	uxtb	r3, r3
 8006768:	2b00      	cmp	r3, #0
 800676a:	d014      	beq.n	8006796 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule1EER19AdcModuleControllerv+0x4a>
 800676c:	480b      	ldr	r0, [pc, #44]	; (800679c <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule1EER19AdcModuleControllerv+0x50>)
 800676e:	f00d f8bf 	bl	80138f0 <__cxa_guard_acquire>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	bf14      	ite	ne
 8006778:	2301      	movne	r3, #1
 800677a:	2300      	moveq	r3, #0
 800677c:	b2db      	uxtb	r3, r3
 800677e:	2b00      	cmp	r3, #0
 8006780:	d009      	beq.n	8006796 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule1EER19AdcModuleControllerv+0x4a>
 8006782:	2101      	movs	r1, #1
 8006784:	4806      	ldr	r0, [pc, #24]	; (80067a0 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule1EER19AdcModuleControllerv+0x54>)
 8006786:	f7ff fdd9 	bl	800633c <_ZN19AdcModuleControllerC1E9AdcModule>
 800678a:	4806      	ldr	r0, [pc, #24]	; (80067a4 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule1EER19AdcModuleControllerv+0x58>)
 800678c:	f00d fb0f 	bl	8013dae <atexit>
 8006790:	4802      	ldr	r0, [pc, #8]	; (800679c <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule1EER19AdcModuleControllerv+0x50>)
 8006792:	f00d f8b9 	bl	8013908 <__cxa_guard_release>
	return instance;
 8006796:	4b02      	ldr	r3, [pc, #8]	; (80067a0 <_Z41_getChannelAdcModuleControllerCompiletimeIL9AdcModule1EER19AdcModuleControllerv+0x54>)
}
 8006798:	4618      	mov	r0, r3
 800679a:	bd80      	pop	{r7, pc}
 800679c:	20000898 	.word	0x20000898
 80067a0:	2000087c 	.word	0x2000087c
 80067a4:	0800673d 	.word	0x0800673d

080067a8 <_ZNSt8functionIFvP17ADC_HandleTypeDefEEC1ERKS3_>:
    function<_Res(_ArgTypes...)>::
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
 80067b0:	6039      	str	r1, [r7, #0]
    : _Function_base()
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4618      	mov	r0, r3
 80067b6:	f7fa fdd9 	bl	800136c <_ZNSt14_Function_baseC1Ev>
      if (static_cast<bool>(__x))
 80067ba:	6838      	ldr	r0, [r7, #0]
 80067bc:	f000 f89e 	bl	80068fc <_ZNKSt8functionIFvP17ADC_HandleTypeDefEEcvbEv>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d00d      	beq.n	80067e2 <_ZNSt8functionIFvP17ADC_HandleTypeDefEEC1ERKS3_+0x3a>
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	6839      	ldr	r1, [r7, #0]
 80067ce:	2202      	movs	r2, #2
 80067d0:	4798      	blx	r3
	  _M_invoker = __x._M_invoker;
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	68da      	ldr	r2, [r3, #12]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	60da      	str	r2, [r3, #12]
	  _M_manager = __x._M_manager;
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	689a      	ldr	r2, [r3, #8]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	609a      	str	r2, [r3, #8]
    }
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4618      	mov	r0, r3
 80067e6:	3708      	adds	r7, #8
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <_ZNSt8functionIFvP17ADC_HandleTypeDefEE4swapERS3_>:
      void swap(function& __x) noexcept
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b082      	sub	sp, #8
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
 80067f4:	6039      	str	r1, [r7, #0]
	std::swap(_M_functor, __x._M_functor);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	683a      	ldr	r2, [r7, #0]
 80067fa:	4611      	mov	r1, r2
 80067fc:	4618      	mov	r0, r3
 80067fe:	f7fa fec2 	bl	8001586 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>
	std::swap(_M_manager, __x._M_manager);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f103 0208 	add.w	r2, r3, #8
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	3308      	adds	r3, #8
 800680c:	4619      	mov	r1, r3
 800680e:	4610      	mov	r0, r2
 8006810:	f7fa feeb 	bl	80015ea <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISB_ESt18is_move_assignableISB_EEE5valueEvE4typeERSB_SL_>
	std::swap(_M_invoker, __x._M_invoker);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f103 020c 	add.w	r2, r3, #12
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	330c      	adds	r3, #12
 800681e:	4619      	mov	r1, r3
 8006820:	4610      	mov	r0, r2
 8006822:	f000 f886 	bl	8006932 <_ZSt4swapIPFvRKSt9_Any_dataOP17ADC_HandleTypeDefEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISC_ESt18is_move_assignableISC_EEE5valueEvE4typeERSC_SM_>
      }
 8006826:	bf00      	nop
 8006828:	3708      	adds	r7, #8
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}

0800682e <_ZSt7forwardIP17ADC_HandleTypeDefEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800682e:	b480      	push	{r7}
 8006830:	b083      	sub	sp, #12
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4618      	mov	r0, r3
 800683a:	370c      	adds	r7, #12
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr

08006844 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E21_M_not_empty_functionIS5_EEbRKT_>:
	  _M_not_empty_function(const _Tp&)
 8006844:	b480      	push	{r7}
 8006846:	b083      	sub	sp, #12
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
	  { return true; }
 800684c:	2301      	movs	r3, #1
 800684e:	4618      	mov	r0, r3
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr

0800685a <_ZSt4moveIRZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 800685a:	b480      	push	{r7}
 800685c:	b083      	sub	sp, #12
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4618      	mov	r0, r3
 8006866:	370c      	adds	r7, #12
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr

08006870 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E15_M_init_functorERSt9_Any_dataOS5_>:
	_M_init_functor(_Any_data& __functor, _Functor&& __f)
 8006870:	b590      	push	{r4, r7, lr}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
	{ _M_init_functor(__functor, std::move(__f), _Local_storage()); }
 800687a:	6838      	ldr	r0, [r7, #0]
 800687c:	f7ff ffed 	bl	800685a <_ZSt4moveIRZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EONSt16remove_referenceIT_E4typeEOS7_>
 8006880:	4603      	mov	r3, r0
 8006882:	4622      	mov	r2, r4
 8006884:	4619      	mov	r1, r3
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f000 f872 	bl	8006970 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E15_M_init_functorERSt9_Any_dataOS5_St17integral_constantIbLb1EE>
 800688c:	bf00      	nop
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	bd90      	pop	{r4, r7, pc}

08006894 <_ZNSt17_Function_handlerIFvP17ADC_HandleTypeDefEZN19AdcModuleControllerC4E9AdcModuleEUlS1_E_E9_M_invokeERKSt9_Any_dataOS1_>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8006894:	b590      	push	{r4, r7, lr}
 8006896:	b083      	sub	sp, #12
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	6039      	str	r1, [r7, #0]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f000 f87f 	bl	80069a2 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E14_M_get_pointerERKSt9_Any_data>
 80068a4:	4604      	mov	r4, r0
 80068a6:	6838      	ldr	r0, [r7, #0]
 80068a8:	f7ff ffc1 	bl	800682e <_ZSt7forwardIP17ADC_HandleTypeDefEOT_RNSt16remove_referenceIS2_E4typeE>
 80068ac:	4603      	mov	r3, r0
 80068ae:	4619      	mov	r1, r3
 80068b0:	4620      	mov	r0, r4
 80068b2:	f000 f887 	bl	80069c4 <_ZSt10__invoke_rIvRZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_JS3_EENSt9enable_ifIXsrSt6__and_IJSt7is_voidIT_ESt14__is_invocableIT0_JDpT1_EEEE5valueES9_E4typeEOSC_DpOSD_>
				     std::forward<_ArgTypes>(__args)...);
 80068b6:	bf00      	nop
      }
 80068b8:	370c      	adds	r7, #12
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd90      	pop	{r4, r7, pc}

080068be <_ZNSt17_Function_handlerIFvP17ADC_HandleTypeDefEZN19AdcModuleControllerC4E9AdcModuleEUlS1_E_E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 80068be:	b590      	push	{r4, r7, lr}
 80068c0:	b085      	sub	sp, #20
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	60f8      	str	r0, [r7, #12]
 80068c6:	60b9      	str	r1, [r7, #8]
 80068c8:	4613      	mov	r3, r2
 80068ca:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 80068cc:	79fb      	ldrb	r3, [r7, #7]
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d109      	bne.n	80068e6 <_ZNSt17_Function_handlerIFvP17ADC_HandleTypeDefEZN19AdcModuleControllerC4E9AdcModuleEUlS1_E_E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	f000 f88c 	bl	80069f0 <_ZNSt9_Any_data9_M_accessIPZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EERT_v>
 80068d8:	4604      	mov	r4, r0
 80068da:	68b8      	ldr	r0, [r7, #8]
 80068dc:	f000 f861 	bl	80069a2 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E14_M_get_pointerERKSt9_Any_data>
 80068e0:	4603      	mov	r3, r0
 80068e2:	6023      	str	r3, [r4, #0]
	    break;
 80068e4:	e005      	b.n	80068f2 <_ZNSt17_Function_handlerIFvP17ADC_HandleTypeDefEZN19AdcModuleControllerC4E9AdcModuleEUlS1_E_E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 80068e6:	79fb      	ldrb	r3, [r7, #7]
 80068e8:	461a      	mov	r2, r3
 80068ea:	68b9      	ldr	r1, [r7, #8]
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f000 f88b 	bl	8006a08 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation>
	return false;
 80068f2:	2300      	movs	r3, #0
      }
 80068f4:	4618      	mov	r0, r3
 80068f6:	3714      	adds	r7, #20
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd90      	pop	{r4, r7, pc}

080068fc <_ZNKSt8functionIFvP17ADC_HandleTypeDefEEcvbEv>:
      explicit operator bool() const noexcept
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b082      	sub	sp, #8
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4618      	mov	r0, r3
 8006908:	f7fa fd51 	bl	80013ae <_ZNKSt14_Function_base8_M_emptyEv>
 800690c:	4603      	mov	r3, r0
 800690e:	f083 0301 	eor.w	r3, r3, #1
 8006912:	b2db      	uxtb	r3, r3
 8006914:	4618      	mov	r0, r3
 8006916:	3708      	adds	r7, #8
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}

0800691c <_ZSt4moveIRPFvRKSt9_Any_dataOP17ADC_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOSA_>:
    move(_Tp&& __t) noexcept
 800691c:	b480      	push	{r7}
 800691e:	b083      	sub	sp, #12
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	4618      	mov	r0, r3
 8006928:	370c      	adds	r7, #12
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr

08006932 <_ZSt4swapIPFvRKSt9_Any_dataOP17ADC_HandleTypeDefEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISC_ESt18is_move_assignableISC_EEE5valueEvE4typeERSC_SM_>:
    swap(_Tp& __a, _Tp& __b)
 8006932:	b580      	push	{r7, lr}
 8006934:	b084      	sub	sp, #16
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
 800693a:	6039      	str	r1, [r7, #0]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f7ff ffed 	bl	800691c <_ZSt4moveIRPFvRKSt9_Any_dataOP17ADC_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOSA_>
 8006942:	4603      	mov	r3, r0
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 8006948:	6838      	ldr	r0, [r7, #0]
 800694a:	f7ff ffe7 	bl	800691c <_ZSt4moveIRPFvRKSt9_Any_dataOP17ADC_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOSA_>
 800694e:	4603      	mov	r3, r0
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8006956:	f107 030c 	add.w	r3, r7, #12
 800695a:	4618      	mov	r0, r3
 800695c:	f7ff ffde 	bl	800691c <_ZSt4moveIRPFvRKSt9_Any_dataOP17ADC_HandleTypeDefEEONSt16remove_referenceIT_E4typeEOSA_>
 8006960:	4603      	mov	r3, r0
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	601a      	str	r2, [r3, #0]
    }
 8006968:	bf00      	nop
 800696a:	3710      	adds	r7, #16
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}

08006970 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E15_M_init_functorERSt9_Any_dataOS5_St17integral_constantIbLb1EE>:
	_M_init_functor(_Any_data& __functor, _Functor&& __f, true_type)
 8006970:	b590      	push	{r4, r7, lr}
 8006972:	b085      	sub	sp, #20
 8006974:	af00      	add	r7, sp, #0
 8006976:	60f8      	str	r0, [r7, #12]
 8006978:	60b9      	str	r1, [r7, #8]
 800697a:	713a      	strb	r2, [r7, #4]
	{ ::new (__functor._M_access()) _Functor(std::move(__f)); }
 800697c:	68b8      	ldr	r0, [r7, #8]
 800697e:	f7ff ff6c 	bl	800685a <_ZSt4moveIRZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EONSt16remove_referenceIT_E4typeEOS7_>
 8006982:	4604      	mov	r4, r0
 8006984:	68f8      	ldr	r0, [r7, #12]
 8006986:	f7ff fbf9 	bl	800617c <_ZNSt9_Any_data9_M_accessEv>
 800698a:	4603      	mov	r3, r0
 800698c:	4619      	mov	r1, r3
 800698e:	2004      	movs	r0, #4
 8006990:	f7ff fbe8 	bl	8006164 <_ZnwjPv>
 8006994:	4602      	mov	r2, r0
 8006996:	6823      	ldr	r3, [r4, #0]
 8006998:	6013      	str	r3, [r2, #0]
 800699a:	bf00      	nop
 800699c:	3714      	adds	r7, #20
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd90      	pop	{r4, r7, pc}

080069a2 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source)
 80069a2:	b580      	push	{r7, lr}
 80069a4:	b084      	sub	sp, #16
 80069a6:	af00      	add	r7, sp, #0
 80069a8:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 f857 	bl	8006a5e <_ZNKSt9_Any_data9_M_accessIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EERKT_v>
 80069b0:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 80069b2:	68f8      	ldr	r0, [r7, #12]
 80069b4:	f000 f85f 	bl	8006a76 <_ZSt11__addressofIKZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EPT_RS6_>
 80069b8:	4603      	mov	r3, r0
 80069ba:	bf00      	nop
	}
 80069bc:	4618      	mov	r0, r3
 80069be:	3710      	adds	r7, #16
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}

080069c4 <_ZSt10__invoke_rIvRZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_JS3_EENSt9enable_ifIXsrSt6__and_IJSt7is_voidIT_ESt14__is_invocableIT0_JDpT1_EEEE5valueES9_E4typeEOSC_DpOSD_>:
    }

  // INVOKE<R> when R is cv void
  template<typename _Res, typename _Callable, typename... _Args>
    _GLIBCXX14_CONSTEXPR __can_invoke_as_void<_Res, _Callable, _Args...>
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 80069c4:	b5b0      	push	{r4, r5, r7, lr}
 80069c6:	b082      	sub	sp, #8
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
    {
      using __result = __invoke_result<_Callable, _Args...>;
      using __type = typename __result::type;
      using __tag = typename __result::__invoke_type;
      std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 f85c 	bl	8006a8c <_ZSt7forwardIRZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EOT_RNSt16remove_referenceIS6_E4typeE>
 80069d4:	4604      	mov	r4, r0
 80069d6:	6838      	ldr	r0, [r7, #0]
 80069d8:	f7ff ff29 	bl	800682e <_ZSt7forwardIP17ADC_HandleTypeDefEOT_RNSt16remove_referenceIS2_E4typeE>
 80069dc:	4603      	mov	r3, r0
 80069de:	461a      	mov	r2, r3
 80069e0:	4621      	mov	r1, r4
 80069e2:	4628      	mov	r0, r5
 80069e4:	f000 f85d 	bl	8006aa2 <_ZSt13__invoke_implIvRZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_JS3_EET_St14__invoke_otherOT0_DpOT1_>
				 std::forward<_Args>(__args)...);
    }
 80069e8:	bf00      	nop
 80069ea:	3708      	adds	r7, #8
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bdb0      	pop	{r4, r5, r7, pc}

080069f0 <_ZNSt9_Any_data9_M_accessIPZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EERT_v>:
      _M_access()
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b082      	sub	sp, #8
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f7ff fbbf 	bl	800617c <_ZNSt9_Any_data9_M_accessEv>
 80069fe:	4603      	mov	r3, r0
 8006a00:	4618      	mov	r0, r3
 8006a02:	3708      	adds	r7, #8
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}

08006a08 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 8006a08:	b5b0      	push	{r4, r5, r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	4613      	mov	r3, r2
 8006a14:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 8006a16:	79fb      	ldrb	r3, [r7, #7]
 8006a18:	2b03      	cmp	r3, #3
 8006a1a:	d016      	beq.n	8006a4a <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation+0x42>
 8006a1c:	2b03      	cmp	r3, #3
 8006a1e:	dc19      	bgt.n	8006a54 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation+0x4c>
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d002      	beq.n	8006a2a <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation+0x22>
 8006a24:	2b02      	cmp	r3, #2
 8006a26:	d00a      	beq.n	8006a3e <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation+0x36>
 8006a28:	e014      	b.n	8006a54 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation+0x4c>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 8006a2a:	68f8      	ldr	r0, [r7, #12]
 8006a2c:	f7ff ffe0 	bl	80069f0 <_ZNSt9_Any_data9_M_accessIPZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EERT_v>
 8006a30:	4604      	mov	r4, r0
 8006a32:	68b8      	ldr	r0, [r7, #8]
 8006a34:	f7ff ffb5 	bl	80069a2 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E14_M_get_pointerERKSt9_Any_data>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	6023      	str	r3, [r4, #0]
	      break;
 8006a3c:	e00a      	b.n	8006a54 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation+0x4c>
	      _M_clone(__dest, __source, _Local_storage());
 8006a3e:	462a      	mov	r2, r5
 8006a40:	68b9      	ldr	r1, [r7, #8]
 8006a42:	68f8      	ldr	r0, [r7, #12]
 8006a44:	f000 f844 	bl	8006ad0 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E8_M_cloneERSt9_Any_dataRKS7_St17integral_constantIbLb1EE>
	      break;
 8006a48:	e004      	b.n	8006a54 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E10_M_managerERSt9_Any_dataRKS7_St18_Manager_operation+0x4c>
	      _M_destroy(__dest, _Local_storage());
 8006a4a:	4621      	mov	r1, r4
 8006a4c:	68f8      	ldr	r0, [r7, #12]
 8006a4e:	f000 f858 	bl	8006b02 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 8006a52:	bf00      	nop
	  return false;
 8006a54:	2300      	movs	r3, #0
	}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3710      	adds	r7, #16
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bdb0      	pop	{r4, r5, r7, pc}

08006a5e <_ZNKSt9_Any_data9_M_accessIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EERKT_v>:
      _M_access() const
 8006a5e:	b580      	push	{r7, lr}
 8006a60:	b082      	sub	sp, #8
 8006a62:	af00      	add	r7, sp, #0
 8006a64:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f7ff fb93 	bl	8006192 <_ZNKSt9_Any_data9_M_accessEv>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	4618      	mov	r0, r3
 8006a70:	3708      	adds	r7, #8
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bd80      	pop	{r7, pc}

08006a76 <_ZSt11__addressofIKZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EPT_RS6_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8006a76:	b480      	push	{r7}
 8006a78:	b083      	sub	sp, #12
 8006a7a:	af00      	add	r7, sp, #0
 8006a7c:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4618      	mov	r0, r3
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <_ZSt7forwardIRZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EOT_RNSt16remove_referenceIS6_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8006a8c:	b480      	push	{r7}
 8006a8e:	b083      	sub	sp, #12
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4618      	mov	r0, r3
 8006a98:	370c      	adds	r7, #12
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr

08006aa2 <_ZSt13__invoke_implIvRZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_JS3_EET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 8006aa2:	b590      	push	{r4, r7, lr}
 8006aa4:	b085      	sub	sp, #20
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	7338      	strb	r0, [r7, #12]
 8006aaa:	60b9      	str	r1, [r7, #8]
 8006aac:	607a      	str	r2, [r7, #4]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 8006aae:	68b8      	ldr	r0, [r7, #8]
 8006ab0:	f7ff ffec 	bl	8006a8c <_ZSt7forwardIRZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EOT_RNSt16remove_referenceIS6_E4typeE>
 8006ab4:	4604      	mov	r4, r0
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f7ff feb9 	bl	800682e <_ZSt7forwardIP17ADC_HandleTypeDefEOT_RNSt16remove_referenceIS2_E4typeE>
 8006abc:	4603      	mov	r3, r0
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	4620      	mov	r0, r4
 8006ac4:	f7ff fc25 	bl	8006312 <_ZZN19AdcModuleControllerC4E9AdcModuleENKUlP17ADC_HandleTypeDefE_clES2_>
 8006ac8:	bf00      	nop
 8006aca:	3714      	adds	r7, #20
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd90      	pop	{r4, r7, pc}

08006ad0 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E8_M_cloneERSt9_Any_dataRKS7_St17integral_constantIbLb1EE>:
	_M_clone(_Any_data& __dest, const _Any_data& __source, true_type)
 8006ad0:	b590      	push	{r4, r7, lr}
 8006ad2:	b085      	sub	sp, #20
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	60f8      	str	r0, [r7, #12]
 8006ad8:	60b9      	str	r1, [r7, #8]
 8006ada:	713a      	strb	r2, [r7, #4]
	  ::new (__dest._M_access()) _Functor(__source._M_access<_Functor>());
 8006adc:	68b8      	ldr	r0, [r7, #8]
 8006ade:	f7ff ffbe 	bl	8006a5e <_ZNKSt9_Any_data9_M_accessIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EERKT_v>
 8006ae2:	4604      	mov	r4, r0
 8006ae4:	68f8      	ldr	r0, [r7, #12]
 8006ae6:	f7ff fb49 	bl	800617c <_ZNSt9_Any_data9_M_accessEv>
 8006aea:	4603      	mov	r3, r0
 8006aec:	4619      	mov	r1, r3
 8006aee:	2004      	movs	r0, #4
 8006af0:	f7ff fb38 	bl	8006164 <_ZnwjPv>
 8006af4:	4602      	mov	r2, r0
 8006af6:	6823      	ldr	r3, [r4, #0]
 8006af8:	6013      	str	r3, [r2, #0]
	}
 8006afa:	bf00      	nop
 8006afc:	3714      	adds	r7, #20
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd90      	pop	{r4, r7, pc}

08006b02 <_ZNSt14_Function_base13_Base_managerIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 8006b02:	b580      	push	{r7, lr}
 8006b04:	b082      	sub	sp, #8
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	6078      	str	r0, [r7, #4]
 8006b0a:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f000 f804 	bl	8006b1a <_ZNSt9_Any_data9_M_accessIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EERT_v>
	}
 8006b12:	bf00      	nop
 8006b14:	3708      	adds	r7, #8
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}

08006b1a <_ZNSt9_Any_data9_M_accessIZN19AdcModuleControllerC4E9AdcModuleEUlP17ADC_HandleTypeDefE_EERT_v>:
      _M_access()
 8006b1a:	b580      	push	{r7, lr}
 8006b1c:	b082      	sub	sp, #8
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f7ff fb2a 	bl	800617c <_ZNSt9_Any_data9_M_accessEv>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3708      	adds	r7, #8
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}

08006b32 <main_entry>:
#ifdef __cplusplus
extern "C" {
#endif


void main_entry(void *argv) {
 8006b32:	b480      	push	{r7}
 8006b34:	b083      	sub	sp, #12
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
}
 8006b3a:	bf00      	nop
 8006b3c:	370c      	adds	r7, #12
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr

08006b46 <_ZN14OnBoardSensorsC1E23OnBoardTemperaturConfig>:
#include <cmath>
#include "canzero.hpp"

class OnBoardSensors {
public:
	explicit OnBoardSensors(OnBoardTemperaturConfig config) :
 8006b46:	b084      	sub	sp, #16
 8006b48:	b5b0      	push	{r4, r5, r7, lr}
 8006b4a:	b082      	sub	sp, #8
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	f107 001c 	add.w	r0, r7, #28
 8006b54:	e880 000e 	stmia.w	r0, {r1, r2, r3}
			m_internalNTC(config.m_internalNTCConfig.m_adc.m_module,
					config.m_internalNTCConfig.m_adc.m_rank), m_externalNTC(
					config.m_externalNTCConfig.m_adc.m_module,
					config.m_externalNTCConfig.m_adc.m_rank),
					m_inputVoltage(config.m_inputVoltageConfig.m_module, config.m_inputVoltageConfig.m_rank),
					m_config(config) {
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	69f9      	ldr	r1, [r7, #28]
					config.m_internalNTCConfig.m_adc.m_rank), m_externalNTC(
 8006b5c:	8c3a      	ldrh	r2, [r7, #32]
					m_config(config) {
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f7ff fd1d 	bl	800659e <_ZN20AdcChannelControllerC1E9AdcModulej>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	3308      	adds	r3, #8
 8006b68:	6b79      	ldr	r1, [r7, #52]	; 0x34
					config.m_externalNTCConfig.m_adc.m_rank),
 8006b6a:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
					m_config(config) {
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f7ff fd16 	bl	800659e <_ZN20AdcChannelControllerC1E9AdcModulej>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	3310      	adds	r3, #16
 8006b76:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
					m_inputVoltage(config.m_inputVoltageConfig.m_module, config.m_inputVoltageConfig.m_rank),
 8006b78:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
					m_config(config) {
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f7ff fd0e 	bl	800659e <_ZN20AdcChannelControllerC1E9AdcModulej>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f103 0418 	add.w	r4, r3, #24
 8006b88:	f107 051c 	add.w	r5, r7, #28
 8006b8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006b8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006b90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006b92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006b94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006b96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006b98:	e895 0003 	ldmia.w	r5, {r0, r1}
 8006b9c:	e884 0003 	stmia.w	r4, {r0, r1}
	}
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3708      	adds	r7, #8
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8006bac:	b004      	add	sp, #16
 8006bae:	4770      	bx	lr

08006bb0 <_ZN14OnBoardSensors22getInternalTemperaturCEv>:

	float getInternalTemperaturC(){
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b084      	sub	sp, #16
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
		uint16_t avalue = m_internalNTC.get();
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f7ff fd09 	bl	80065d2 <_ZN20AdcChannelController3getEv>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	81fb      	strh	r3, [r7, #14]
		float internalTemp = (3.3f * (float) avalue/4095.0f - 0.76f) / 0.0025f + 25.0f;
 8006bc4:	89fb      	ldrh	r3, [r7, #14]
 8006bc6:	ee07 3a90 	vmov	s15, r3
 8006bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bce:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8006c0c <_ZN14OnBoardSensors22getInternalTemperaturCEv+0x5c>
 8006bd2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006bd6:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8006c10 <_ZN14OnBoardSensors22getInternalTemperaturCEv+0x60>
 8006bda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006bde:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8006c14 <_ZN14OnBoardSensors22getInternalTemperaturCEv+0x64>
 8006be2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006be6:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8006c18 <_ZN14OnBoardSensors22getInternalTemperaturCEv+0x68>
 8006bea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006bee:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8006bf2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006bf6:	edc7 7a02 	vstr	s15, [r7, #8]
		return internalTemp;
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	ee07 3a90 	vmov	s15, r3
	}
 8006c00:	eeb0 0a67 	vmov.f32	s0, s15
 8006c04:	3710      	adds	r7, #16
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}
 8006c0a:	bf00      	nop
 8006c0c:	40533333 	.word	0x40533333
 8006c10:	457ff000 	.word	0x457ff000
 8006c14:	3f428f5c 	.word	0x3f428f5c
 8006c18:	3b23d70a 	.word	0x3b23d70a
 8006c1c:	00000000 	.word	0x00000000

08006c20 <_ZN14OnBoardSensors22getExternalTemperaturCEv>:

	float getExternalTemperaturC(){
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
		uint16_t avalue = m_externalNTC.get();
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	3308      	adds	r3, #8
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f7ff fcd0 	bl	80065d2 <_ZN20AdcChannelController3getEv>
 8006c32:	4603      	mov	r3, r0
 8006c34:	81fb      	strh	r3, [r7, #14]
		float ntcTemperature = 1.0f / (1.0f / 298.15f + 1.0f / 3380.0f * log(1.0f / (4095.0f / (float) avalue - 1.0f) )) - 273.15f;
 8006c36:	89fb      	ldrh	r3, [r7, #14]
 8006c38:	ee07 3a90 	vmov	s15, r3
 8006c3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006c40:	eddf 6a29 	vldr	s13, [pc, #164]	; 8006ce8 <_ZN14OnBoardSensors22getExternalTemperaturCEv+0xc8>
 8006c44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c48:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006c4c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006c50:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006c54:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006c58:	ee16 0a90 	vmov	r0, s13
 8006c5c:	f7f9 fc1c 	bl	8000498 <__aeabi_f2d>
 8006c60:	4602      	mov	r2, r0
 8006c62:	460b      	mov	r3, r1
 8006c64:	ec43 2b10 	vmov	d0, r2, r3
 8006c68:	f00c fe96 	bl	8013998 <log>
 8006c6c:	ec51 0b10 	vmov	r0, r1, d0
 8006c70:	a317      	add	r3, pc, #92	; (adr r3, 8006cd0 <_ZN14OnBoardSensors22getExternalTemperaturCEv+0xb0>)
 8006c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c76:	f7f9 fc67 	bl	8000548 <__aeabi_dmul>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	460b      	mov	r3, r1
 8006c7e:	4610      	mov	r0, r2
 8006c80:	4619      	mov	r1, r3
 8006c82:	a315      	add	r3, pc, #84	; (adr r3, 8006cd8 <_ZN14OnBoardSensors22getExternalTemperaturCEv+0xb8>)
 8006c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c88:	f7f9 faa8 	bl	80001dc <__adddf3>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	460b      	mov	r3, r1
 8006c90:	f04f 0000 	mov.w	r0, #0
 8006c94:	4915      	ldr	r1, [pc, #84]	; (8006cec <_ZN14OnBoardSensors22getExternalTemperaturCEv+0xcc>)
 8006c96:	f7f9 fd81 	bl	800079c <__aeabi_ddiv>
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	460b      	mov	r3, r1
 8006c9e:	4610      	mov	r0, r2
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	a30f      	add	r3, pc, #60	; (adr r3, 8006ce0 <_ZN14OnBoardSensors22getExternalTemperaturCEv+0xc0>)
 8006ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca8:	f7f9 fa96 	bl	80001d8 <__aeabi_dsub>
 8006cac:	4602      	mov	r2, r0
 8006cae:	460b      	mov	r3, r1
 8006cb0:	4610      	mov	r0, r2
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	f7f9 ff40 	bl	8000b38 <__aeabi_d2f>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	60bb      	str	r3, [r7, #8]
		return ntcTemperature;
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	ee07 3a90 	vmov	s15, r3
	}
 8006cc2:	eeb0 0a67 	vmov.f32	s0, s15
 8006cc6:	3710      	adds	r7, #16
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	f3af 8000 	nop.w
 8006cd0:	60000000 	.word	0x60000000
 8006cd4:	3f3363ac 	.word	0x3f3363ac
 8006cd8:	e0000000 	.word	0xe0000000
 8006cdc:	3f6b79e1 	.word	0x3f6b79e1
 8006ce0:	60000000 	.word	0x60000000
 8006ce4:	40711266 	.word	0x40711266
 8006ce8:	457ff000 	.word	0x457ff000
 8006cec:	3ff00000 	.word	0x3ff00000

08006cf0 <_ZN14OnBoardSensors21getAverageTemperaturCEv>:

	float getAverageTemperaturC(){
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	ed2d 8b02 	vpush	{d8}
 8006cf6:	b084      	sub	sp, #16
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
		float average = (getExternalTemperaturC() + getInternalTemperaturC() ) / 2.0;
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f7ff ff8f 	bl	8006c20 <_ZN14OnBoardSensors22getExternalTemperaturCEv>
 8006d02:	eeb0 8a40 	vmov.f32	s16, s0
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f7ff ff52 	bl	8006bb0 <_ZN14OnBoardSensors22getInternalTemperaturCEv>
 8006d0c:	eef0 7a40 	vmov.f32	s15, s0
 8006d10:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006d14:	ee17 0a90 	vmov	r0, s15
 8006d18:	f7f9 fbbe 	bl	8000498 <__aeabi_f2d>
 8006d1c:	f04f 0200 	mov.w	r2, #0
 8006d20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006d24:	f7f9 fd3a 	bl	800079c <__aeabi_ddiv>
 8006d28:	4602      	mov	r2, r0
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	4610      	mov	r0, r2
 8006d2e:	4619      	mov	r1, r3
 8006d30:	f7f9 ff02 	bl	8000b38 <__aeabi_d2f>
 8006d34:	4603      	mov	r3, r0
 8006d36:	60fb      	str	r3, [r7, #12]
		return average;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	ee07 3a90 	vmov	s15, r3
	}
 8006d3e:	eeb0 0a67 	vmov.f32	s0, s15
 8006d42:	3710      	adds	r7, #16
 8006d44:	46bd      	mov	sp, r7
 8006d46:	ecbd 8b02 	vpop	{d8}
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <_ZN14OnBoardSensors15getInputVoltageEv>:

	float getInputVoltage() {
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b084      	sub	sp, #16
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
		uint16_t avalue = m_inputVoltage.get();
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	3310      	adds	r3, #16
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f7ff fc3a 	bl	80065d2 <_ZN20AdcChannelController3getEv>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	81fb      	strh	r3, [r7, #14]
		float inputVoltage = (float)avalue/ 4095.0f * 3.3f / 0.106464f + 0.6f;
 8006d62:	89fb      	ldrh	r3, [r7, #14]
 8006d64:	ee07 3a90 	vmov	s15, r3
 8006d68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006d6c:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8006da0 <_ZN14OnBoardSensors15getInputVoltageEv+0x54>
 8006d70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006d74:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8006da4 <_ZN14OnBoardSensors15getInputVoltageEv+0x58>
 8006d78:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006d7c:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8006da8 <_ZN14OnBoardSensors15getInputVoltageEv+0x5c>
 8006d80:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006d84:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8006dac <_ZN14OnBoardSensors15getInputVoltageEv+0x60>
 8006d88:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006d8c:	edc7 7a02 	vstr	s15, [r7, #8]
		return inputVoltage;
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	ee07 3a90 	vmov	s15, r3
	}
 8006d96:	eeb0 0a67 	vmov.f32	s0, s15
 8006d9a:	3710      	adds	r7, #16
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}
 8006da0:	457ff000 	.word	0x457ff000
 8006da4:	40533333 	.word	0x40533333
 8006da8:	3dda09cc 	.word	0x3dda09cc
 8006dac:	3f19999a 	.word	0x3f19999a

08006db0 <_ZN14OnBoardSensors9updateODsEv>:

	void updateODs(){
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b084      	sub	sp, #16
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
		float temp = getAverageTemperaturC();
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f7ff ff99 	bl	8006cf0 <_ZN14OnBoardSensors21getAverageTemperaturCEv>
 8006dbe:	ed87 0a03 	vstr	s0, [r7, #12]
		float vBat = getInputVoltage();
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f7ff ffc2 	bl	8006d4c <_ZN14OnBoardSensors15getInputVoltageEv>
 8006dc8:	ed87 0a02 	vstr	s0, [r7, #8]
		OD_BoardTemp_set(temp);
 8006dcc:	ed97 0a03 	vldr	s0, [r7, #12]
 8006dd0:	f7fd fff0 	bl	8004db4 <_Z16OD_BoardTemp_setf>
		OD_InputVoltage_set(vBat);
 8006dd4:	ed97 0a02 	vldr	s0, [r7, #8]
 8006dd8:	f7fe f826 	bl	8004e28 <_Z19OD_InputVoltage_setf>
	}
 8006ddc:	bf00      	nop
 8006dde:	3710      	adds	r7, #16
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}

08006de4 <_ZL18estimateFreeMemoryv>:
#include "canzero.hpp"
#include "FreeRTOS.h"
#include "cmsis_os.h"
#include "task.h"

static inline size_t estimateFreeMemory() {
 8006de4:	b580      	push	{r7, lr}
 8006de6:	af00      	add	r7, sp, #0
	return xPortGetFreeHeapSize();
 8006de8:	f00c fcb8 	bl	801375c <xPortGetFreeHeapSize>
 8006dec:	4603      	mov	r3, r0
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	bd80      	pop	{r7, pc}
	...

08006df4 <_ZL16estimateCPUusagev>:


static inline float estimateCPUusage() {
 8006df4:	b480      	push	{r7}
 8006df6:	af00      	add	r7, sp, #0
	}
	g_oldIdleTick = xTaskGetIdleRunTimeCounter();
	g_oldTotalTick = portGET_RUN_TIME_COUNTER_VALUE();
	return cpuUsage;
	*/
	return 100.0;
 8006df8:	4b04      	ldr	r3, [pc, #16]	; (8006e0c <_ZL16estimateCPUusagev+0x18>)
 8006dfa:	ee07 3a90 	vmov	s15, r3
}
 8006dfe:	eeb0 0a67 	vmov.f32	s0, s15
 8006e02:	46bd      	mov	sp, r7
 8006e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e08:	4770      	bx	lr
 8006e0a:	bf00      	nop
 8006e0c:	42c80000 	.word	0x42c80000

08006e10 <microcontroller_info_entry>:

#ifdef __cplusplus
extern "C" {
#endif

void microcontroller_info_entry(void *argv) {
 8006e10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e12:	b0a7      	sub	sp, #156	; 0x9c
 8006e14:	af0c      	add	r7, sp, #48	; 0x30
 8006e16:	6078      	str	r0, [r7, #4]
	OnBoardSensors onBoardSensors(g_peripherals.m_onBoardTemperaturConfig);
 8006e18:	4e18      	ldr	r6, [pc, #96]	; (8006e7c <microcontroller_info_entry+0x6c>)
 8006e1a:	f107 0c0c 	add.w	ip, r7, #12
 8006e1e:	466d      	mov	r5, sp
 8006e20:	f106 040c 	add.w	r4, r6, #12
 8006e24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006e26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006e28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006e2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006e2c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8006e30:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8006e34:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8006e38:	4660      	mov	r0, ip
 8006e3a:	f7ff fe84 	bl	8006b46 <_ZN14OnBoardSensorsC1E23OnBoardTemperaturConfig>
	unsigned int frameCounter;
	while (true) {
		onBoardSensors.updateODs();
 8006e3e:	f107 030c 	add.w	r3, r7, #12
 8006e42:	4618      	mov	r0, r3
 8006e44:	f7ff ffb4 	bl	8006db0 <_ZN14OnBoardSensors9updateODsEv>
		if (frameCounter > 20) {
 8006e48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e4a:	2b14      	cmp	r3, #20
 8006e4c:	d90f      	bls.n	8006e6e <microcontroller_info_entry+0x5e>
			float cpuUsage = estimateCPUusage();
 8006e4e:	f7ff ffd1 	bl	8006df4 <_ZL16estimateCPUusagev>
 8006e52:	ed87 0a18 	vstr	s0, [r7, #96]	; 0x60
			OD_CpuUsage_set(cpuUsage);
 8006e56:	ed97 0a18 	vldr	s0, [r7, #96]	; 0x60
 8006e5a:	f7fd ff39 	bl	8004cd0 <_Z15OD_CpuUsage_setf>
			size_t freeMemory = estimateFreeMemory();
 8006e5e:	f7ff ffc1 	bl	8006de4 <_ZL18estimateFreeMemoryv>
 8006e62:	65f8      	str	r0, [r7, #92]	; 0x5c
			OD_MemFree_set(freeMemory);
 8006e64:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8006e66:	f7fd ff6b 	bl	8004d40 <_Z14OD_MemFree_setm>
			frameCounter = 0;
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	667b      	str	r3, [r7, #100]	; 0x64
		}
		frameCounter++;
 8006e6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e70:	3301      	adds	r3, #1
 8006e72:	667b      	str	r3, [r7, #100]	; 0x64
		osDelay(pdMS_TO_TICKS(50));	//update every 50ms because some nodes (i.e. PDU) need high frequency voltage data
 8006e74:	2032      	movs	r0, #50	; 0x32
 8006e76:	f008 fac7 	bl	800f408 <osDelay>
	}
 8006e7a:	e7e0      	b.n	8006e3e <microcontroller_info_entry+0x2e>
 8006e7c:	080145c0 	.word	0x080145c0

08006e80 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006e86:	463b      	mov	r3, r7
 8006e88:	2200      	movs	r2, #0
 8006e8a:	601a      	str	r2, [r3, #0]
 8006e8c:	605a      	str	r2, [r3, #4]
 8006e8e:	609a      	str	r2, [r3, #8]
 8006e90:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8006e92:	4b39      	ldr	r3, [pc, #228]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006e94:	4a39      	ldr	r2, [pc, #228]	; (8006f7c <MX_ADC1_Init+0xfc>)
 8006e96:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006e98:	4b37      	ldr	r3, [pc, #220]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006e9a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006e9e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006ea0:	4b35      	ldr	r3, [pc, #212]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8006ea6:	4b34      	ldr	r3, [pc, #208]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8006eac:	4b32      	ldr	r3, [pc, #200]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006eae:	2200      	movs	r2, #0
 8006eb0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006eb2:	4b31      	ldr	r3, [pc, #196]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006eba:	4b2f      	ldr	r3, [pc, #188]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006ec0:	4b2d      	ldr	r3, [pc, #180]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006ec2:	4a2f      	ldr	r2, [pc, #188]	; (8006f80 <MX_ADC1_Init+0x100>)
 8006ec4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006ec6:	4b2c      	ldr	r3, [pc, #176]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006ec8:	2200      	movs	r2, #0
 8006eca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8006ecc:	4b2a      	ldr	r3, [pc, #168]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006ece:	2204      	movs	r2, #4
 8006ed0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8006ed2:	4b29      	ldr	r3, [pc, #164]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8006eda:	4b27      	ldr	r3, [pc, #156]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006edc:	2200      	movs	r2, #0
 8006ede:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006ee0:	4825      	ldr	r0, [pc, #148]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006ee2:	f001 fecf 	bl	8008c84 <HAL_ADC_Init>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d001      	beq.n	8006ef0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8006eec:	f000 fe06 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8006ef0:	230a      	movs	r3, #10
 8006ef2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8006ef8:	2307      	movs	r3, #7
 8006efa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006efc:	463b      	mov	r3, r7
 8006efe:	4619      	mov	r1, r3
 8006f00:	481d      	ldr	r0, [pc, #116]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006f02:	f002 f81d 	bl	8008f40 <HAL_ADC_ConfigChannel>
 8006f06:	4603      	mov	r3, r0
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d001      	beq.n	8006f10 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8006f0c:	f000 fdf6 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8006f10:	230c      	movs	r3, #12
 8006f12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8006f14:	2302      	movs	r3, #2
 8006f16:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 8006f18:	2305      	movs	r3, #5
 8006f1a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006f1c:	463b      	mov	r3, r7
 8006f1e:	4619      	mov	r1, r3
 8006f20:	4815      	ldr	r0, [pc, #84]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006f22:	f002 f80d 	bl	8008f40 <HAL_ADC_ConfigChannel>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d001      	beq.n	8006f30 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8006f2c:	f000 fde6 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8006f30:	2310      	movs	r3, #16
 8006f32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8006f34:	2303      	movs	r3, #3
 8006f36:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8006f38:	2307      	movs	r3, #7
 8006f3a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006f3c:	463b      	mov	r3, r7
 8006f3e:	4619      	mov	r1, r3
 8006f40:	480d      	ldr	r0, [pc, #52]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006f42:	f001 fffd 	bl	8008f40 <HAL_ADC_ConfigChannel>
 8006f46:	4603      	mov	r3, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d001      	beq.n	8006f50 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8006f4c:	f000 fdd6 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8006f50:	2311      	movs	r3, #17
 8006f52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8006f54:	2304      	movs	r3, #4
 8006f56:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 8006f58:	2305      	movs	r3, #5
 8006f5a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006f5c:	463b      	mov	r3, r7
 8006f5e:	4619      	mov	r1, r3
 8006f60:	4805      	ldr	r0, [pc, #20]	; (8006f78 <MX_ADC1_Init+0xf8>)
 8006f62:	f001 ffed 	bl	8008f40 <HAL_ADC_ConfigChannel>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d001      	beq.n	8006f70 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8006f6c:	f000 fdc6 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8006f70:	bf00      	nop
 8006f72:	3710      	adds	r7, #16
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}
 8006f78:	2000089c 	.word	0x2000089c
 8006f7c:	40012000 	.word	0x40012000
 8006f80:	0f000001 	.word	0x0f000001

08006f84 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006f8a:	463b      	mov	r3, r7
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	601a      	str	r2, [r3, #0]
 8006f90:	605a      	str	r2, [r3, #4]
 8006f92:	609a      	str	r2, [r3, #8]
 8006f94:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8006f96:	4b7c      	ldr	r3, [pc, #496]	; (8007188 <MX_ADC2_Init+0x204>)
 8006f98:	4a7c      	ldr	r2, [pc, #496]	; (800718c <MX_ADC2_Init+0x208>)
 8006f9a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006f9c:	4b7a      	ldr	r3, [pc, #488]	; (8007188 <MX_ADC2_Init+0x204>)
 8006f9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006fa2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8006fa4:	4b78      	ldr	r3, [pc, #480]	; (8007188 <MX_ADC2_Init+0x204>)
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8006faa:	4b77      	ldr	r3, [pc, #476]	; (8007188 <MX_ADC2_Init+0x204>)
 8006fac:	2201      	movs	r2, #1
 8006fae:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8006fb0:	4b75      	ldr	r3, [pc, #468]	; (8007188 <MX_ADC2_Init+0x204>)
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8006fb6:	4b74      	ldr	r3, [pc, #464]	; (8007188 <MX_ADC2_Init+0x204>)
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006fbe:	4b72      	ldr	r3, [pc, #456]	; (8007188 <MX_ADC2_Init+0x204>)
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006fc4:	4b70      	ldr	r3, [pc, #448]	; (8007188 <MX_ADC2_Init+0x204>)
 8006fc6:	4a72      	ldr	r2, [pc, #456]	; (8007190 <MX_ADC2_Init+0x20c>)
 8006fc8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006fca:	4b6f      	ldr	r3, [pc, #444]	; (8007188 <MX_ADC2_Init+0x204>)
 8006fcc:	2200      	movs	r2, #0
 8006fce:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8006fd0:	4b6d      	ldr	r3, [pc, #436]	; (8007188 <MX_ADC2_Init+0x204>)
 8006fd2:	220e      	movs	r2, #14
 8006fd4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8006fd6:	4b6c      	ldr	r3, [pc, #432]	; (8007188 <MX_ADC2_Init+0x204>)
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006fde:	4b6a      	ldr	r3, [pc, #424]	; (8007188 <MX_ADC2_Init+0x204>)
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8006fe4:	4868      	ldr	r0, [pc, #416]	; (8007188 <MX_ADC2_Init+0x204>)
 8006fe6:	f001 fe4d 	bl	8008c84 <HAL_ADC_Init>
 8006fea:	4603      	mov	r3, r0
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d001      	beq.n	8006ff4 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8006ff0:	f000 fd84 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8006ff4:	2306      	movs	r3, #6
 8006ff6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8006ffc:	2303      	movs	r3, #3
 8006ffe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007000:	463b      	mov	r3, r7
 8007002:	4619      	mov	r1, r3
 8007004:	4860      	ldr	r0, [pc, #384]	; (8007188 <MX_ADC2_Init+0x204>)
 8007006:	f001 ff9b 	bl	8008f40 <HAL_ADC_ConfigChannel>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d001      	beq.n	8007014 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8007010:	f000 fd74 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8007014:	2305      	movs	r3, #5
 8007016:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8007018:	2302      	movs	r3, #2
 800701a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800701c:	463b      	mov	r3, r7
 800701e:	4619      	mov	r1, r3
 8007020:	4859      	ldr	r0, [pc, #356]	; (8007188 <MX_ADC2_Init+0x204>)
 8007022:	f001 ff8d 	bl	8008f40 <HAL_ADC_ConfigChannel>
 8007026:	4603      	mov	r3, r0
 8007028:	2b00      	cmp	r3, #0
 800702a:	d001      	beq.n	8007030 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800702c:	f000 fd66 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8007030:	2309      	movs	r3, #9
 8007032:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8007034:	2303      	movs	r3, #3
 8007036:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007038:	463b      	mov	r3, r7
 800703a:	4619      	mov	r1, r3
 800703c:	4852      	ldr	r0, [pc, #328]	; (8007188 <MX_ADC2_Init+0x204>)
 800703e:	f001 ff7f 	bl	8008f40 <HAL_ADC_ConfigChannel>
 8007042:	4603      	mov	r3, r0
 8007044:	2b00      	cmp	r3, #0
 8007046:	d001      	beq.n	800704c <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8007048:	f000 fd58 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800704c:	2308      	movs	r3, #8
 800704e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8007050:	2304      	movs	r3, #4
 8007052:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007054:	463b      	mov	r3, r7
 8007056:	4619      	mov	r1, r3
 8007058:	484b      	ldr	r0, [pc, #300]	; (8007188 <MX_ADC2_Init+0x204>)
 800705a:	f001 ff71 	bl	8008f40 <HAL_ADC_ConfigChannel>
 800705e:	4603      	mov	r3, r0
 8007060:	2b00      	cmp	r3, #0
 8007062:	d001      	beq.n	8007068 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8007064:	f000 fd4a 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8007068:	2301      	movs	r3, #1
 800706a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800706c:	2305      	movs	r3, #5
 800706e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007070:	463b      	mov	r3, r7
 8007072:	4619      	mov	r1, r3
 8007074:	4844      	ldr	r0, [pc, #272]	; (8007188 <MX_ADC2_Init+0x204>)
 8007076:	f001 ff63 	bl	8008f40 <HAL_ADC_ConfigChannel>
 800707a:	4603      	mov	r3, r0
 800707c:	2b00      	cmp	r3, #0
 800707e:	d001      	beq.n	8007084 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8007080:	f000 fd3c 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8007084:	2300      	movs	r3, #0
 8007086:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8007088:	2306      	movs	r3, #6
 800708a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800708c:	463b      	mov	r3, r7
 800708e:	4619      	mov	r1, r3
 8007090:	483d      	ldr	r0, [pc, #244]	; (8007188 <MX_ADC2_Init+0x204>)
 8007092:	f001 ff55 	bl	8008f40 <HAL_ADC_ConfigChannel>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d001      	beq.n	80070a0 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 800709c:	f000 fd2e 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80070a0:	2304      	movs	r3, #4
 80070a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80070a4:	2307      	movs	r3, #7
 80070a6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80070a8:	463b      	mov	r3, r7
 80070aa:	4619      	mov	r1, r3
 80070ac:	4836      	ldr	r0, [pc, #216]	; (8007188 <MX_ADC2_Init+0x204>)
 80070ae:	f001 ff47 	bl	8008f40 <HAL_ADC_ConfigChannel>
 80070b2:	4603      	mov	r3, r0
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d001      	beq.n	80070bc <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 80070b8:	f000 fd20 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80070bc:	2303      	movs	r3, #3
 80070be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80070c0:	2308      	movs	r3, #8
 80070c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80070c4:	463b      	mov	r3, r7
 80070c6:	4619      	mov	r1, r3
 80070c8:	482f      	ldr	r0, [pc, #188]	; (8007188 <MX_ADC2_Init+0x204>)
 80070ca:	f001 ff39 	bl	8008f40 <HAL_ADC_ConfigChannel>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d001      	beq.n	80070d8 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 80070d4:	f000 fd12 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80070d8:	230b      	movs	r3, #11
 80070da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80070dc:	2309      	movs	r3, #9
 80070de:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80070e0:	463b      	mov	r3, r7
 80070e2:	4619      	mov	r1, r3
 80070e4:	4828      	ldr	r0, [pc, #160]	; (8007188 <MX_ADC2_Init+0x204>)
 80070e6:	f001 ff2b 	bl	8008f40 <HAL_ADC_ConfigChannel>
 80070ea:	4603      	mov	r3, r0
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d001      	beq.n	80070f4 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 80070f0:	f000 fd04 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80070f4:	230d      	movs	r3, #13
 80070f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 80070f8:	230a      	movs	r3, #10
 80070fa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80070fc:	463b      	mov	r3, r7
 80070fe:	4619      	mov	r1, r3
 8007100:	4821      	ldr	r0, [pc, #132]	; (8007188 <MX_ADC2_Init+0x204>)
 8007102:	f001 ff1d 	bl	8008f40 <HAL_ADC_ConfigChannel>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d001      	beq.n	8007110 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 800710c:	f000 fcf6 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8007110:	230e      	movs	r3, #14
 8007112:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8007114:	230b      	movs	r3, #11
 8007116:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007118:	463b      	mov	r3, r7
 800711a:	4619      	mov	r1, r3
 800711c:	481a      	ldr	r0, [pc, #104]	; (8007188 <MX_ADC2_Init+0x204>)
 800711e:	f001 ff0f 	bl	8008f40 <HAL_ADC_ConfigChannel>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d001      	beq.n	800712c <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8007128:	f000 fce8 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800712c:	2302      	movs	r3, #2
 800712e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8007130:	230c      	movs	r3, #12
 8007132:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007134:	463b      	mov	r3, r7
 8007136:	4619      	mov	r1, r3
 8007138:	4813      	ldr	r0, [pc, #76]	; (8007188 <MX_ADC2_Init+0x204>)
 800713a:	f001 ff01 	bl	8008f40 <HAL_ADC_ConfigChannel>
 800713e:	4603      	mov	r3, r0
 8007140:	2b00      	cmp	r3, #0
 8007142:	d001      	beq.n	8007148 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 8007144:	f000 fcda 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8007148:	2307      	movs	r3, #7
 800714a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 800714c:	230d      	movs	r3, #13
 800714e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007150:	463b      	mov	r3, r7
 8007152:	4619      	mov	r1, r3
 8007154:	480c      	ldr	r0, [pc, #48]	; (8007188 <MX_ADC2_Init+0x204>)
 8007156:	f001 fef3 	bl	8008f40 <HAL_ADC_ConfigChannel>
 800715a:	4603      	mov	r3, r0
 800715c:	2b00      	cmp	r3, #0
 800715e:	d001      	beq.n	8007164 <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8007160:	f000 fccc 	bl	8007afc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8007164:	230f      	movs	r3, #15
 8007166:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8007168:	230e      	movs	r3, #14
 800716a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800716c:	463b      	mov	r3, r7
 800716e:	4619      	mov	r1, r3
 8007170:	4805      	ldr	r0, [pc, #20]	; (8007188 <MX_ADC2_Init+0x204>)
 8007172:	f001 fee5 	bl	8008f40 <HAL_ADC_ConfigChannel>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d001      	beq.n	8007180 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 800717c:	f000 fcbe 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8007180:	bf00      	nop
 8007182:	3710      	adds	r7, #16
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}
 8007188:	200008e4 	.word	0x200008e4
 800718c:	40012100 	.word	0x40012100
 8007190:	0f000001 	.word	0x0f000001

08007194 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b08e      	sub	sp, #56	; 0x38
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800719c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80071a0:	2200      	movs	r2, #0
 80071a2:	601a      	str	r2, [r3, #0]
 80071a4:	605a      	str	r2, [r3, #4]
 80071a6:	609a      	str	r2, [r3, #8]
 80071a8:	60da      	str	r2, [r3, #12]
 80071aa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a78      	ldr	r2, [pc, #480]	; (8007394 <HAL_ADC_MspInit+0x200>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d157      	bne.n	8007266 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80071b6:	2300      	movs	r3, #0
 80071b8:	623b      	str	r3, [r7, #32]
 80071ba:	4b77      	ldr	r3, [pc, #476]	; (8007398 <HAL_ADC_MspInit+0x204>)
 80071bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071be:	4a76      	ldr	r2, [pc, #472]	; (8007398 <HAL_ADC_MspInit+0x204>)
 80071c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071c4:	6453      	str	r3, [r2, #68]	; 0x44
 80071c6:	4b74      	ldr	r3, [pc, #464]	; (8007398 <HAL_ADC_MspInit+0x204>)
 80071c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071ce:	623b      	str	r3, [r7, #32]
 80071d0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80071d2:	2300      	movs	r3, #0
 80071d4:	61fb      	str	r3, [r7, #28]
 80071d6:	4b70      	ldr	r3, [pc, #448]	; (8007398 <HAL_ADC_MspInit+0x204>)
 80071d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071da:	4a6f      	ldr	r2, [pc, #444]	; (8007398 <HAL_ADC_MspInit+0x204>)
 80071dc:	f043 0304 	orr.w	r3, r3, #4
 80071e0:	6313      	str	r3, [r2, #48]	; 0x30
 80071e2:	4b6d      	ldr	r3, [pc, #436]	; (8007398 <HAL_ADC_MspInit+0x204>)
 80071e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071e6:	f003 0304 	and.w	r3, r3, #4
 80071ea:	61fb      	str	r3, [r7, #28]
 80071ec:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = ADC_IN10_Board_Temp_Pin|ADC_IN12_Board_VCC_Pin;
 80071ee:	2305      	movs	r3, #5
 80071f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80071f2:	2303      	movs	r3, #3
 80071f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071f6:	2300      	movs	r3, #0
 80071f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80071fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80071fe:	4619      	mov	r1, r3
 8007200:	4866      	ldr	r0, [pc, #408]	; (800739c <HAL_ADC_MspInit+0x208>)
 8007202:	f003 fcd9 	bl	800abb8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8007206:	4b66      	ldr	r3, [pc, #408]	; (80073a0 <HAL_ADC_MspInit+0x20c>)
 8007208:	4a66      	ldr	r2, [pc, #408]	; (80073a4 <HAL_ADC_MspInit+0x210>)
 800720a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800720c:	4b64      	ldr	r3, [pc, #400]	; (80073a0 <HAL_ADC_MspInit+0x20c>)
 800720e:	2200      	movs	r2, #0
 8007210:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007212:	4b63      	ldr	r3, [pc, #396]	; (80073a0 <HAL_ADC_MspInit+0x20c>)
 8007214:	2200      	movs	r2, #0
 8007216:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007218:	4b61      	ldr	r3, [pc, #388]	; (80073a0 <HAL_ADC_MspInit+0x20c>)
 800721a:	2200      	movs	r2, #0
 800721c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800721e:	4b60      	ldr	r3, [pc, #384]	; (80073a0 <HAL_ADC_MspInit+0x20c>)
 8007220:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007224:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007226:	4b5e      	ldr	r3, [pc, #376]	; (80073a0 <HAL_ADC_MspInit+0x20c>)
 8007228:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800722c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800722e:	4b5c      	ldr	r3, [pc, #368]	; (80073a0 <HAL_ADC_MspInit+0x20c>)
 8007230:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007234:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8007236:	4b5a      	ldr	r3, [pc, #360]	; (80073a0 <HAL_ADC_MspInit+0x20c>)
 8007238:	2200      	movs	r2, #0
 800723a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800723c:	4b58      	ldr	r3, [pc, #352]	; (80073a0 <HAL_ADC_MspInit+0x20c>)
 800723e:	2200      	movs	r2, #0
 8007240:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007242:	4b57      	ldr	r3, [pc, #348]	; (80073a0 <HAL_ADC_MspInit+0x20c>)
 8007244:	2200      	movs	r2, #0
 8007246:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8007248:	4855      	ldr	r0, [pc, #340]	; (80073a0 <HAL_ADC_MspInit+0x20c>)
 800724a:	f003 f8b3 	bl	800a3b4 <HAL_DMA_Init>
 800724e:	4603      	mov	r3, r0
 8007250:	2b00      	cmp	r3, #0
 8007252:	d001      	beq.n	8007258 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8007254:	f000 fc52 	bl	8007afc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	4a51      	ldr	r2, [pc, #324]	; (80073a0 <HAL_ADC_MspInit+0x20c>)
 800725c:	639a      	str	r2, [r3, #56]	; 0x38
 800725e:	4a50      	ldr	r2, [pc, #320]	; (80073a0 <HAL_ADC_MspInit+0x20c>)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8007264:	e092      	b.n	800738c <HAL_ADC_MspInit+0x1f8>
  else if(adcHandle->Instance==ADC2)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a4f      	ldr	r2, [pc, #316]	; (80073a8 <HAL_ADC_MspInit+0x214>)
 800726c:	4293      	cmp	r3, r2
 800726e:	f040 808d 	bne.w	800738c <HAL_ADC_MspInit+0x1f8>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8007272:	2300      	movs	r3, #0
 8007274:	61bb      	str	r3, [r7, #24]
 8007276:	4b48      	ldr	r3, [pc, #288]	; (8007398 <HAL_ADC_MspInit+0x204>)
 8007278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800727a:	4a47      	ldr	r2, [pc, #284]	; (8007398 <HAL_ADC_MspInit+0x204>)
 800727c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007280:	6453      	str	r3, [r2, #68]	; 0x44
 8007282:	4b45      	ldr	r3, [pc, #276]	; (8007398 <HAL_ADC_MspInit+0x204>)
 8007284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007286:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800728a:	61bb      	str	r3, [r7, #24]
 800728c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800728e:	2300      	movs	r3, #0
 8007290:	617b      	str	r3, [r7, #20]
 8007292:	4b41      	ldr	r3, [pc, #260]	; (8007398 <HAL_ADC_MspInit+0x204>)
 8007294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007296:	4a40      	ldr	r2, [pc, #256]	; (8007398 <HAL_ADC_MspInit+0x204>)
 8007298:	f043 0304 	orr.w	r3, r3, #4
 800729c:	6313      	str	r3, [r2, #48]	; 0x30
 800729e:	4b3e      	ldr	r3, [pc, #248]	; (8007398 <HAL_ADC_MspInit+0x204>)
 80072a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072a2:	f003 0304 	and.w	r3, r3, #4
 80072a6:	617b      	str	r3, [r7, #20]
 80072a8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80072aa:	2300      	movs	r3, #0
 80072ac:	613b      	str	r3, [r7, #16]
 80072ae:	4b3a      	ldr	r3, [pc, #232]	; (8007398 <HAL_ADC_MspInit+0x204>)
 80072b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072b2:	4a39      	ldr	r2, [pc, #228]	; (8007398 <HAL_ADC_MspInit+0x204>)
 80072b4:	f043 0301 	orr.w	r3, r3, #1
 80072b8:	6313      	str	r3, [r2, #48]	; 0x30
 80072ba:	4b37      	ldr	r3, [pc, #220]	; (8007398 <HAL_ADC_MspInit+0x204>)
 80072bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072be:	f003 0301 	and.w	r3, r3, #1
 80072c2:	613b      	str	r3, [r7, #16]
 80072c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80072c6:	2300      	movs	r3, #0
 80072c8:	60fb      	str	r3, [r7, #12]
 80072ca:	4b33      	ldr	r3, [pc, #204]	; (8007398 <HAL_ADC_MspInit+0x204>)
 80072cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ce:	4a32      	ldr	r2, [pc, #200]	; (8007398 <HAL_ADC_MspInit+0x204>)
 80072d0:	f043 0302 	orr.w	r3, r3, #2
 80072d4:	6313      	str	r3, [r2, #48]	; 0x30
 80072d6:	4b30      	ldr	r3, [pc, #192]	; (8007398 <HAL_ADC_MspInit+0x204>)
 80072d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072da:	f003 0302 	and.w	r3, r3, #2
 80072de:	60fb      	str	r3, [r7, #12]
 80072e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ADC_IN10_Board_Temp_Pin|LP9_sensing_Pin|ADC_IN12_Board_VCC_Pin|LP10_sensing_Pin
 80072e2:	233f      	movs	r3, #63	; 0x3f
 80072e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072e6:	2303      	movs	r3, #3
 80072e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072ea:	2300      	movs	r3, #0
 80072ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80072ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80072f2:	4619      	mov	r1, r3
 80072f4:	4829      	ldr	r0, [pc, #164]	; (800739c <HAL_ADC_MspInit+0x208>)
 80072f6:	f003 fc5f 	bl	800abb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LP6_sensing_Pin|LP5_sensing_Pin|HP2_sensing_Pin|LP8_sensing_Pin
 80072fa:	23ff      	movs	r3, #255	; 0xff
 80072fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072fe:	2303      	movs	r3, #3
 8007300:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007302:	2300      	movs	r3, #0
 8007304:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007306:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800730a:	4619      	mov	r1, r3
 800730c:	4827      	ldr	r0, [pc, #156]	; (80073ac <HAL_ADC_MspInit+0x218>)
 800730e:	f003 fc53 	bl	800abb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LP4_sensing_Pin|LP3_sensing_Pin;
 8007312:	2303      	movs	r3, #3
 8007314:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007316:	2303      	movs	r3, #3
 8007318:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800731a:	2300      	movs	r3, #0
 800731c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800731e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007322:	4619      	mov	r1, r3
 8007324:	4822      	ldr	r0, [pc, #136]	; (80073b0 <HAL_ADC_MspInit+0x21c>)
 8007326:	f003 fc47 	bl	800abb8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800732a:	4b22      	ldr	r3, [pc, #136]	; (80073b4 <HAL_ADC_MspInit+0x220>)
 800732c:	4a22      	ldr	r2, [pc, #136]	; (80073b8 <HAL_ADC_MspInit+0x224>)
 800732e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8007330:	4b20      	ldr	r3, [pc, #128]	; (80073b4 <HAL_ADC_MspInit+0x220>)
 8007332:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007336:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007338:	4b1e      	ldr	r3, [pc, #120]	; (80073b4 <HAL_ADC_MspInit+0x220>)
 800733a:	2200      	movs	r2, #0
 800733c:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800733e:	4b1d      	ldr	r3, [pc, #116]	; (80073b4 <HAL_ADC_MspInit+0x220>)
 8007340:	2200      	movs	r2, #0
 8007342:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8007344:	4b1b      	ldr	r3, [pc, #108]	; (80073b4 <HAL_ADC_MspInit+0x220>)
 8007346:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800734a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800734c:	4b19      	ldr	r3, [pc, #100]	; (80073b4 <HAL_ADC_MspInit+0x220>)
 800734e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007352:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007354:	4b17      	ldr	r3, [pc, #92]	; (80073b4 <HAL_ADC_MspInit+0x220>)
 8007356:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800735a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 800735c:	4b15      	ldr	r3, [pc, #84]	; (80073b4 <HAL_ADC_MspInit+0x220>)
 800735e:	2200      	movs	r2, #0
 8007360:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 8007362:	4b14      	ldr	r3, [pc, #80]	; (80073b4 <HAL_ADC_MspInit+0x220>)
 8007364:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007368:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800736a:	4b12      	ldr	r3, [pc, #72]	; (80073b4 <HAL_ADC_MspInit+0x220>)
 800736c:	2200      	movs	r2, #0
 800736e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8007370:	4810      	ldr	r0, [pc, #64]	; (80073b4 <HAL_ADC_MspInit+0x220>)
 8007372:	f003 f81f 	bl	800a3b4 <HAL_DMA_Init>
 8007376:	4603      	mov	r3, r0
 8007378:	2b00      	cmp	r3, #0
 800737a:	d001      	beq.n	8007380 <HAL_ADC_MspInit+0x1ec>
      Error_Handler();
 800737c:	f000 fbbe 	bl	8007afc <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	4a0c      	ldr	r2, [pc, #48]	; (80073b4 <HAL_ADC_MspInit+0x220>)
 8007384:	639a      	str	r2, [r3, #56]	; 0x38
 8007386:	4a0b      	ldr	r2, [pc, #44]	; (80073b4 <HAL_ADC_MspInit+0x220>)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800738c:	bf00      	nop
 800738e:	3738      	adds	r7, #56	; 0x38
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}
 8007394:	40012000 	.word	0x40012000
 8007398:	40023800 	.word	0x40023800
 800739c:	40020800 	.word	0x40020800
 80073a0:	2000092c 	.word	0x2000092c
 80073a4:	40026410 	.word	0x40026410
 80073a8:	40012100 	.word	0x40012100
 80073ac:	40020000 	.word	0x40020000
 80073b0:	40020400 	.word	0x40020400
 80073b4:	2000098c 	.word	0x2000098c
 80073b8:	40026440 	.word	0x40026440

080073bc <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80073c0:	4b17      	ldr	r3, [pc, #92]	; (8007420 <MX_CAN1_Init+0x64>)
 80073c2:	4a18      	ldr	r2, [pc, #96]	; (8007424 <MX_CAN1_Init+0x68>)
 80073c4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80073c6:	4b16      	ldr	r3, [pc, #88]	; (8007420 <MX_CAN1_Init+0x64>)
 80073c8:	2203      	movs	r2, #3
 80073ca:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80073cc:	4b14      	ldr	r3, [pc, #80]	; (8007420 <MX_CAN1_Init+0x64>)
 80073ce:	2200      	movs	r2, #0
 80073d0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80073d2:	4b13      	ldr	r3, [pc, #76]	; (8007420 <MX_CAN1_Init+0x64>)
 80073d4:	2200      	movs	r2, #0
 80073d6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 80073d8:	4b11      	ldr	r3, [pc, #68]	; (8007420 <MX_CAN1_Init+0x64>)
 80073da:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 80073de:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 80073e0:	4b0f      	ldr	r3, [pc, #60]	; (8007420 <MX_CAN1_Init+0x64>)
 80073e2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80073e6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80073e8:	4b0d      	ldr	r3, [pc, #52]	; (8007420 <MX_CAN1_Init+0x64>)
 80073ea:	2200      	movs	r2, #0
 80073ec:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80073ee:	4b0c      	ldr	r3, [pc, #48]	; (8007420 <MX_CAN1_Init+0x64>)
 80073f0:	2200      	movs	r2, #0
 80073f2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80073f4:	4b0a      	ldr	r3, [pc, #40]	; (8007420 <MX_CAN1_Init+0x64>)
 80073f6:	2200      	movs	r2, #0
 80073f8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 80073fa:	4b09      	ldr	r3, [pc, #36]	; (8007420 <MX_CAN1_Init+0x64>)
 80073fc:	2201      	movs	r2, #1
 80073fe:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8007400:	4b07      	ldr	r3, [pc, #28]	; (8007420 <MX_CAN1_Init+0x64>)
 8007402:	2200      	movs	r2, #0
 8007404:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8007406:	4b06      	ldr	r3, [pc, #24]	; (8007420 <MX_CAN1_Init+0x64>)
 8007408:	2200      	movs	r2, #0
 800740a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800740c:	4804      	ldr	r0, [pc, #16]	; (8007420 <MX_CAN1_Init+0x64>)
 800740e:	f002 f837 	bl	8009480 <HAL_CAN_Init>
 8007412:	4603      	mov	r3, r0
 8007414:	2b00      	cmp	r3, #0
 8007416:	d001      	beq.n	800741c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8007418:	f000 fb70 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800741c:	bf00      	nop
 800741e:	bd80      	pop	{r7, pc}
 8007420:	200009ec 	.word	0x200009ec
 8007424:	40006400 	.word	0x40006400

08007428 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 800742c:	4b17      	ldr	r3, [pc, #92]	; (800748c <MX_CAN2_Init+0x64>)
 800742e:	4a18      	ldr	r2, [pc, #96]	; (8007490 <MX_CAN2_Init+0x68>)
 8007430:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 8007432:	4b16      	ldr	r3, [pc, #88]	; (800748c <MX_CAN2_Init+0x64>)
 8007434:	2203      	movs	r2, #3
 8007436:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8007438:	4b14      	ldr	r3, [pc, #80]	; (800748c <MX_CAN2_Init+0x64>)
 800743a:	2200      	movs	r2, #0
 800743c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800743e:	4b13      	ldr	r3, [pc, #76]	; (800748c <MX_CAN2_Init+0x64>)
 8007440:	2200      	movs	r2, #0
 8007442:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_10TQ;
 8007444:	4b11      	ldr	r3, [pc, #68]	; (800748c <MX_CAN2_Init+0x64>)
 8007446:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 800744a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 800744c:	4b0f      	ldr	r3, [pc, #60]	; (800748c <MX_CAN2_Init+0x64>)
 800744e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007452:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8007454:	4b0d      	ldr	r3, [pc, #52]	; (800748c <MX_CAN2_Init+0x64>)
 8007456:	2200      	movs	r2, #0
 8007458:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800745a:	4b0c      	ldr	r3, [pc, #48]	; (800748c <MX_CAN2_Init+0x64>)
 800745c:	2200      	movs	r2, #0
 800745e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8007460:	4b0a      	ldr	r3, [pc, #40]	; (800748c <MX_CAN2_Init+0x64>)
 8007462:	2200      	movs	r2, #0
 8007464:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 8007466:	4b09      	ldr	r3, [pc, #36]	; (800748c <MX_CAN2_Init+0x64>)
 8007468:	2201      	movs	r2, #1
 800746a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800746c:	4b07      	ldr	r3, [pc, #28]	; (800748c <MX_CAN2_Init+0x64>)
 800746e:	2200      	movs	r2, #0
 8007470:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8007472:	4b06      	ldr	r3, [pc, #24]	; (800748c <MX_CAN2_Init+0x64>)
 8007474:	2200      	movs	r2, #0
 8007476:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8007478:	4804      	ldr	r0, [pc, #16]	; (800748c <MX_CAN2_Init+0x64>)
 800747a:	f002 f801 	bl	8009480 <HAL_CAN_Init>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d001      	beq.n	8007488 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8007484:	f000 fb3a 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8007488:	bf00      	nop
 800748a:	bd80      	pop	{r7, pc}
 800748c:	20000a14 	.word	0x20000a14
 8007490:	40006800 	.word	0x40006800

08007494 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b08c      	sub	sp, #48	; 0x30
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800749c:	f107 031c 	add.w	r3, r7, #28
 80074a0:	2200      	movs	r2, #0
 80074a2:	601a      	str	r2, [r3, #0]
 80074a4:	605a      	str	r2, [r3, #4]
 80074a6:	609a      	str	r2, [r3, #8]
 80074a8:	60da      	str	r2, [r3, #12]
 80074aa:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a52      	ldr	r2, [pc, #328]	; (80075fc <HAL_CAN_MspInit+0x168>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d145      	bne.n	8007542 <HAL_CAN_MspInit+0xae>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80074b6:	4b52      	ldr	r3, [pc, #328]	; (8007600 <HAL_CAN_MspInit+0x16c>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	3301      	adds	r3, #1
 80074bc:	4a50      	ldr	r2, [pc, #320]	; (8007600 <HAL_CAN_MspInit+0x16c>)
 80074be:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80074c0:	4b4f      	ldr	r3, [pc, #316]	; (8007600 <HAL_CAN_MspInit+0x16c>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	d10d      	bne.n	80074e4 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80074c8:	2300      	movs	r3, #0
 80074ca:	61bb      	str	r3, [r7, #24]
 80074cc:	4b4d      	ldr	r3, [pc, #308]	; (8007604 <HAL_CAN_MspInit+0x170>)
 80074ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d0:	4a4c      	ldr	r2, [pc, #304]	; (8007604 <HAL_CAN_MspInit+0x170>)
 80074d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80074d6:	6413      	str	r3, [r2, #64]	; 0x40
 80074d8:	4b4a      	ldr	r3, [pc, #296]	; (8007604 <HAL_CAN_MspInit+0x170>)
 80074da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074e0:	61bb      	str	r3, [r7, #24]
 80074e2:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80074e4:	2300      	movs	r3, #0
 80074e6:	617b      	str	r3, [r7, #20]
 80074e8:	4b46      	ldr	r3, [pc, #280]	; (8007604 <HAL_CAN_MspInit+0x170>)
 80074ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074ec:	4a45      	ldr	r2, [pc, #276]	; (8007604 <HAL_CAN_MspInit+0x170>)
 80074ee:	f043 0308 	orr.w	r3, r3, #8
 80074f2:	6313      	str	r3, [r2, #48]	; 0x30
 80074f4:	4b43      	ldr	r3, [pc, #268]	; (8007604 <HAL_CAN_MspInit+0x170>)
 80074f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074f8:	f003 0308 	and.w	r3, r3, #8
 80074fc:	617b      	str	r3, [r7, #20]
 80074fe:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007500:	2303      	movs	r3, #3
 8007502:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007504:	2302      	movs	r3, #2
 8007506:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007508:	2300      	movs	r3, #0
 800750a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800750c:	2303      	movs	r3, #3
 800750e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8007510:	2309      	movs	r3, #9
 8007512:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007514:	f107 031c 	add.w	r3, r7, #28
 8007518:	4619      	mov	r1, r3
 800751a:	483b      	ldr	r0, [pc, #236]	; (8007608 <HAL_CAN_MspInit+0x174>)
 800751c:	f003 fb4c 	bl	800abb8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8007520:	2200      	movs	r2, #0
 8007522:	2105      	movs	r1, #5
 8007524:	2014      	movs	r0, #20
 8007526:	f002 feff 	bl	800a328 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800752a:	2014      	movs	r0, #20
 800752c:	f002 ff18 	bl	800a360 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8007530:	2200      	movs	r2, #0
 8007532:	2105      	movs	r1, #5
 8007534:	2015      	movs	r0, #21
 8007536:	f002 fef7 	bl	800a328 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800753a:	2015      	movs	r0, #21
 800753c:	f002 ff10 	bl	800a360 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8007540:	e057      	b.n	80075f2 <HAL_CAN_MspInit+0x15e>
  else if(canHandle->Instance==CAN2)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a31      	ldr	r2, [pc, #196]	; (800760c <HAL_CAN_MspInit+0x178>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d152      	bne.n	80075f2 <HAL_CAN_MspInit+0x15e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800754c:	2300      	movs	r3, #0
 800754e:	613b      	str	r3, [r7, #16]
 8007550:	4b2c      	ldr	r3, [pc, #176]	; (8007604 <HAL_CAN_MspInit+0x170>)
 8007552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007554:	4a2b      	ldr	r2, [pc, #172]	; (8007604 <HAL_CAN_MspInit+0x170>)
 8007556:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800755a:	6413      	str	r3, [r2, #64]	; 0x40
 800755c:	4b29      	ldr	r3, [pc, #164]	; (8007604 <HAL_CAN_MspInit+0x170>)
 800755e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007560:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007564:	613b      	str	r3, [r7, #16]
 8007566:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8007568:	4b25      	ldr	r3, [pc, #148]	; (8007600 <HAL_CAN_MspInit+0x16c>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	3301      	adds	r3, #1
 800756e:	4a24      	ldr	r2, [pc, #144]	; (8007600 <HAL_CAN_MspInit+0x16c>)
 8007570:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8007572:	4b23      	ldr	r3, [pc, #140]	; (8007600 <HAL_CAN_MspInit+0x16c>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	2b01      	cmp	r3, #1
 8007578:	d10d      	bne.n	8007596 <HAL_CAN_MspInit+0x102>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800757a:	2300      	movs	r3, #0
 800757c:	60fb      	str	r3, [r7, #12]
 800757e:	4b21      	ldr	r3, [pc, #132]	; (8007604 <HAL_CAN_MspInit+0x170>)
 8007580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007582:	4a20      	ldr	r2, [pc, #128]	; (8007604 <HAL_CAN_MspInit+0x170>)
 8007584:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007588:	6413      	str	r3, [r2, #64]	; 0x40
 800758a:	4b1e      	ldr	r3, [pc, #120]	; (8007604 <HAL_CAN_MspInit+0x170>)
 800758c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800758e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007592:	60fb      	str	r3, [r7, #12]
 8007594:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007596:	2300      	movs	r3, #0
 8007598:	60bb      	str	r3, [r7, #8]
 800759a:	4b1a      	ldr	r3, [pc, #104]	; (8007604 <HAL_CAN_MspInit+0x170>)
 800759c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800759e:	4a19      	ldr	r2, [pc, #100]	; (8007604 <HAL_CAN_MspInit+0x170>)
 80075a0:	f043 0302 	orr.w	r3, r3, #2
 80075a4:	6313      	str	r3, [r2, #48]	; 0x30
 80075a6:	4b17      	ldr	r3, [pc, #92]	; (8007604 <HAL_CAN_MspInit+0x170>)
 80075a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075aa:	f003 0302 	and.w	r3, r3, #2
 80075ae:	60bb      	str	r3, [r7, #8]
 80075b0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80075b2:	2360      	movs	r3, #96	; 0x60
 80075b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075b6:	2302      	movs	r3, #2
 80075b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075ba:	2300      	movs	r3, #0
 80075bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80075be:	2303      	movs	r3, #3
 80075c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80075c2:	2309      	movs	r3, #9
 80075c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80075c6:	f107 031c 	add.w	r3, r7, #28
 80075ca:	4619      	mov	r1, r3
 80075cc:	4810      	ldr	r0, [pc, #64]	; (8007610 <HAL_CAN_MspInit+0x17c>)
 80075ce:	f003 faf3 	bl	800abb8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 80075d2:	2200      	movs	r2, #0
 80075d4:	2105      	movs	r1, #5
 80075d6:	2040      	movs	r0, #64	; 0x40
 80075d8:	f002 fea6 	bl	800a328 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 80075dc:	2040      	movs	r0, #64	; 0x40
 80075de:	f002 febf 	bl	800a360 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 5, 0);
 80075e2:	2200      	movs	r2, #0
 80075e4:	2105      	movs	r1, #5
 80075e6:	2041      	movs	r0, #65	; 0x41
 80075e8:	f002 fe9e 	bl	800a328 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 80075ec:	2041      	movs	r0, #65	; 0x41
 80075ee:	f002 feb7 	bl	800a360 <HAL_NVIC_EnableIRQ>
}
 80075f2:	bf00      	nop
 80075f4:	3730      	adds	r7, #48	; 0x30
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	bf00      	nop
 80075fc:	40006400 	.word	0x40006400
 8007600:	20000a3c 	.word	0x20000a3c
 8007604:	40023800 	.word	0x40023800
 8007608:	40020c00 	.word	0x40020c00
 800760c:	40006800 	.word	0x40006800
 8007610:	40020400 	.word	0x40020400

08007614 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8007618:	4b06      	ldr	r3, [pc, #24]	; (8007634 <MX_CRC_Init+0x20>)
 800761a:	4a07      	ldr	r2, [pc, #28]	; (8007638 <MX_CRC_Init+0x24>)
 800761c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800761e:	4805      	ldr	r0, [pc, #20]	; (8007634 <MX_CRC_Init+0x20>)
 8007620:	f002 feac 	bl	800a37c <HAL_CRC_Init>
 8007624:	4603      	mov	r3, r0
 8007626:	2b00      	cmp	r3, #0
 8007628:	d001      	beq.n	800762e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800762a:	f000 fa67 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800762e:	bf00      	nop
 8007630:	bd80      	pop	{r7, pc}
 8007632:	bf00      	nop
 8007634:	20000a40 	.word	0x20000a40
 8007638:	40023000 	.word	0x40023000

0800763c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800763c:	b480      	push	{r7}
 800763e:	b085      	sub	sp, #20
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a0b      	ldr	r2, [pc, #44]	; (8007678 <HAL_CRC_MspInit+0x3c>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d10d      	bne.n	800766a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800764e:	2300      	movs	r3, #0
 8007650:	60fb      	str	r3, [r7, #12]
 8007652:	4b0a      	ldr	r3, [pc, #40]	; (800767c <HAL_CRC_MspInit+0x40>)
 8007654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007656:	4a09      	ldr	r2, [pc, #36]	; (800767c <HAL_CRC_MspInit+0x40>)
 8007658:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800765c:	6313      	str	r3, [r2, #48]	; 0x30
 800765e:	4b07      	ldr	r3, [pc, #28]	; (800767c <HAL_CRC_MspInit+0x40>)
 8007660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007662:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007666:	60fb      	str	r3, [r7, #12]
 8007668:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800766a:	bf00      	nop
 800766c:	3714      	adds	r7, #20
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr
 8007676:	bf00      	nop
 8007678:	40023000 	.word	0x40023000
 800767c:	40023800 	.word	0x40023800

08007680 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b082      	sub	sp, #8
 8007684:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8007686:	2300      	movs	r3, #0
 8007688:	607b      	str	r3, [r7, #4]
 800768a:	4b23      	ldr	r3, [pc, #140]	; (8007718 <MX_DMA_Init+0x98>)
 800768c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800768e:	4a22      	ldr	r2, [pc, #136]	; (8007718 <MX_DMA_Init+0x98>)
 8007690:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007694:	6313      	str	r3, [r2, #48]	; 0x30
 8007696:	4b20      	ldr	r3, [pc, #128]	; (8007718 <MX_DMA_Init+0x98>)
 8007698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800769a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800769e:	607b      	str	r3, [r7, #4]
 80076a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80076a2:	2300      	movs	r3, #0
 80076a4:	603b      	str	r3, [r7, #0]
 80076a6:	4b1c      	ldr	r3, [pc, #112]	; (8007718 <MX_DMA_Init+0x98>)
 80076a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076aa:	4a1b      	ldr	r2, [pc, #108]	; (8007718 <MX_DMA_Init+0x98>)
 80076ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80076b0:	6313      	str	r3, [r2, #48]	; 0x30
 80076b2:	4b19      	ldr	r3, [pc, #100]	; (8007718 <MX_DMA_Init+0x98>)
 80076b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80076ba:	603b      	str	r3, [r7, #0]
 80076bc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 80076be:	2200      	movs	r2, #0
 80076c0:	2105      	movs	r1, #5
 80076c2:	200f      	movs	r0, #15
 80076c4:	f002 fe30 	bl	800a328 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80076c8:	200f      	movs	r0, #15
 80076ca:	f002 fe49 	bl	800a360 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80076ce:	2200      	movs	r2, #0
 80076d0:	2105      	movs	r1, #5
 80076d2:	2010      	movs	r0, #16
 80076d4:	f002 fe28 	bl	800a328 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80076d8:	2010      	movs	r0, #16
 80076da:	f002 fe41 	bl	800a360 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80076de:	2200      	movs	r2, #0
 80076e0:	2105      	movs	r1, #5
 80076e2:	2011      	movs	r0, #17
 80076e4:	f002 fe20 	bl	800a328 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80076e8:	2011      	movs	r0, #17
 80076ea:	f002 fe39 	bl	800a360 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80076ee:	2200      	movs	r2, #0
 80076f0:	2105      	movs	r1, #5
 80076f2:	2038      	movs	r0, #56	; 0x38
 80076f4:	f002 fe18 	bl	800a328 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80076f8:	2038      	movs	r0, #56	; 0x38
 80076fa:	f002 fe31 	bl	800a360 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80076fe:	2200      	movs	r2, #0
 8007700:	2105      	movs	r1, #5
 8007702:	203a      	movs	r0, #58	; 0x3a
 8007704:	f002 fe10 	bl	800a328 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8007708:	203a      	movs	r0, #58	; 0x3a
 800770a:	f002 fe29 	bl	800a360 <HAL_NVIC_EnableIRQ>

}
 800770e:	bf00      	nop
 8007710:	3708      	adds	r7, #8
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	40023800 	.word	0x40023800

0800771c <configureTimerForRunTimeStats>:
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 800771c:	b480      	push	{r7}
 800771e:	af00      	add	r7, sp, #0

}
 8007720:	bf00      	nop
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr

0800772a <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800772a:	b480      	push	{r7}
 800772c:	af00      	add	r7, sp, #0
return 0;
 800772e:	2300      	movs	r3, #0
}
 8007730:	4618      	mov	r0, r3
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr

0800773a <vApplicationStackOverflowHook>:
/* USER CODE END 1 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800773a:	b480      	push	{r7}
 800773c:	b083      	sub	sp, #12
 800773e:	af00      	add	r7, sp, #0
 8007740:	6078      	str	r0, [r7, #4]
 8007742:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8007744:	bf00      	nop
 8007746:	370c      	adds	r7, #12
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr

08007750 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 8007750:	b480      	push	{r7}
 8007752:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8007754:	bf00      	nop
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr
	...

08007760 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8007760:	b580      	push	{r7, lr}
 8007762:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of printQueue */
  printQueueHandle = osMessageQueueNew (16, sizeof(uint8_t), &printQueue_attributes);
 8007764:	4a14      	ldr	r2, [pc, #80]	; (80077b8 <MX_FREERTOS_Init+0x58>)
 8007766:	2101      	movs	r1, #1
 8007768:	2010      	movs	r0, #16
 800776a:	f008 f8b5 	bl	800f8d8 <osMessageQueueNew>
 800776e:	4603      	mov	r3, r0
 8007770:	4a12      	ldr	r2, [pc, #72]	; (80077bc <MX_FREERTOS_Init+0x5c>)
 8007772:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8007774:	4a12      	ldr	r2, [pc, #72]	; (80077c0 <MX_FREERTOS_Init+0x60>)
 8007776:	2100      	movs	r1, #0
 8007778:	4812      	ldr	r0, [pc, #72]	; (80077c4 <MX_FREERTOS_Init+0x64>)
 800777a:	f007 fdb3 	bl	800f2e4 <osThreadNew>
 800777e:	4603      	mov	r3, r0
 8007780:	4a11      	ldr	r2, [pc, #68]	; (80077c8 <MX_FREERTOS_Init+0x68>)
 8007782:	6013      	str	r3, [r2, #0]

  /* creation of canzero */
  canzeroHandle = osThreadNew(canzero_start, NULL, &canzero_attributes);
 8007784:	4a11      	ldr	r2, [pc, #68]	; (80077cc <MX_FREERTOS_Init+0x6c>)
 8007786:	2100      	movs	r1, #0
 8007788:	4811      	ldr	r0, [pc, #68]	; (80077d0 <MX_FREERTOS_Init+0x70>)
 800778a:	f007 fdab 	bl	800f2e4 <osThreadNew>
 800778e:	4603      	mov	r3, r0
 8007790:	4a10      	ldr	r2, [pc, #64]	; (80077d4 <MX_FREERTOS_Init+0x74>)
 8007792:	6013      	str	r3, [r2, #0]

  /* creation of main */
  mainHandle = osThreadNew(main_entry, NULL, &main_attributes);
 8007794:	4a10      	ldr	r2, [pc, #64]	; (80077d8 <MX_FREERTOS_Init+0x78>)
 8007796:	2100      	movs	r1, #0
 8007798:	4810      	ldr	r0, [pc, #64]	; (80077dc <MX_FREERTOS_Init+0x7c>)
 800779a:	f007 fda3 	bl	800f2e4 <osThreadNew>
 800779e:	4603      	mov	r3, r0
 80077a0:	4a0f      	ldr	r2, [pc, #60]	; (80077e0 <MX_FREERTOS_Init+0x80>)
 80077a2:	6013      	str	r3, [r2, #0]

  /* creation of info_task */
  info_taskHandle = osThreadNew(microcontroller_info_entry, NULL, &info_task_attributes);
 80077a4:	4a0f      	ldr	r2, [pc, #60]	; (80077e4 <MX_FREERTOS_Init+0x84>)
 80077a6:	2100      	movs	r1, #0
 80077a8:	480f      	ldr	r0, [pc, #60]	; (80077e8 <MX_FREERTOS_Init+0x88>)
 80077aa:	f007 fd9b 	bl	800f2e4 <osThreadNew>
 80077ae:	4603      	mov	r3, r0
 80077b0:	4a0e      	ldr	r2, [pc, #56]	; (80077ec <MX_FREERTOS_Init+0x8c>)
 80077b2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80077b4:	bf00      	nop
 80077b6:	bd80      	pop	{r7, pc}
 80077b8:	08014688 	.word	0x08014688
 80077bc:	20000d18 	.word	0x20000d18
 80077c0:	080145f8 	.word	0x080145f8
 80077c4:	080077f1 	.word	0x080077f1
 80077c8:	20000a48 	.word	0x20000a48
 80077cc:	0801461c 	.word	0x0801461c
 80077d0:	08001f99 	.word	0x08001f99
 80077d4:	20000d0c 	.word	0x20000d0c
 80077d8:	08014640 	.word	0x08014640
 80077dc:	08006b33 	.word	0x08006b33
 80077e0:	20000d10 	.word	0x20000d10
 80077e4:	08014664 	.word	0x08014664
 80077e8:	08006e11 	.word	0x08006e11
 80077ec:	20000d14 	.word	0x20000d14

080077f0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b082      	sub	sp, #8
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80077f8:	2001      	movs	r0, #1
 80077fa:	f007 fe05 	bl	800f408 <osDelay>
 80077fe:	e7fb      	b.n	80077f8 <StartDefaultTask+0x8>

08007800 <MX_GPIO_Init>:
        * EXTI
     PC0   ------> SharedAnalog_PC0
     PC2   ------> SharedAnalog_PC2
*/
void MX_GPIO_Init(void)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b08a      	sub	sp, #40	; 0x28
 8007804:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007806:	f107 0314 	add.w	r3, r7, #20
 800780a:	2200      	movs	r2, #0
 800780c:	601a      	str	r2, [r3, #0]
 800780e:	605a      	str	r2, [r3, #4]
 8007810:	609a      	str	r2, [r3, #8]
 8007812:	60da      	str	r2, [r3, #12]
 8007814:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007816:	2300      	movs	r3, #0
 8007818:	613b      	str	r3, [r7, #16]
 800781a:	4b4f      	ldr	r3, [pc, #316]	; (8007958 <MX_GPIO_Init+0x158>)
 800781c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800781e:	4a4e      	ldr	r2, [pc, #312]	; (8007958 <MX_GPIO_Init+0x158>)
 8007820:	f043 0304 	orr.w	r3, r3, #4
 8007824:	6313      	str	r3, [r2, #48]	; 0x30
 8007826:	4b4c      	ldr	r3, [pc, #304]	; (8007958 <MX_GPIO_Init+0x158>)
 8007828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800782a:	f003 0304 	and.w	r3, r3, #4
 800782e:	613b      	str	r3, [r7, #16]
 8007830:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007832:	2300      	movs	r3, #0
 8007834:	60fb      	str	r3, [r7, #12]
 8007836:	4b48      	ldr	r3, [pc, #288]	; (8007958 <MX_GPIO_Init+0x158>)
 8007838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800783a:	4a47      	ldr	r2, [pc, #284]	; (8007958 <MX_GPIO_Init+0x158>)
 800783c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007840:	6313      	str	r3, [r2, #48]	; 0x30
 8007842:	4b45      	ldr	r3, [pc, #276]	; (8007958 <MX_GPIO_Init+0x158>)
 8007844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800784a:	60fb      	str	r3, [r7, #12]
 800784c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800784e:	2300      	movs	r3, #0
 8007850:	60bb      	str	r3, [r7, #8]
 8007852:	4b41      	ldr	r3, [pc, #260]	; (8007958 <MX_GPIO_Init+0x158>)
 8007854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007856:	4a40      	ldr	r2, [pc, #256]	; (8007958 <MX_GPIO_Init+0x158>)
 8007858:	f043 0301 	orr.w	r3, r3, #1
 800785c:	6313      	str	r3, [r2, #48]	; 0x30
 800785e:	4b3e      	ldr	r3, [pc, #248]	; (8007958 <MX_GPIO_Init+0x158>)
 8007860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007862:	f003 0301 	and.w	r3, r3, #1
 8007866:	60bb      	str	r3, [r7, #8]
 8007868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800786a:	2300      	movs	r3, #0
 800786c:	607b      	str	r3, [r7, #4]
 800786e:	4b3a      	ldr	r3, [pc, #232]	; (8007958 <MX_GPIO_Init+0x158>)
 8007870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007872:	4a39      	ldr	r2, [pc, #228]	; (8007958 <MX_GPIO_Init+0x158>)
 8007874:	f043 0302 	orr.w	r3, r3, #2
 8007878:	6313      	str	r3, [r2, #48]	; 0x30
 800787a:	4b37      	ldr	r3, [pc, #220]	; (8007958 <MX_GPIO_Init+0x158>)
 800787c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800787e:	f003 0302 	and.w	r3, r3, #2
 8007882:	607b      	str	r3, [r7, #4]
 8007884:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007886:	2300      	movs	r3, #0
 8007888:	603b      	str	r3, [r7, #0]
 800788a:	4b33      	ldr	r3, [pc, #204]	; (8007958 <MX_GPIO_Init+0x158>)
 800788c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800788e:	4a32      	ldr	r2, [pc, #200]	; (8007958 <MX_GPIO_Init+0x158>)
 8007890:	f043 0308 	orr.w	r3, r3, #8
 8007894:	6313      	str	r3, [r2, #48]	; 0x30
 8007896:	4b30      	ldr	r3, [pc, #192]	; (8007958 <MX_GPIO_Init+0x158>)
 8007898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800789a:	f003 0308 	and.w	r3, r3, #8
 800789e:	603b      	str	r3, [r7, #0]
 80078a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LP7_control_GPIO_Port, LP7_control_Pin, GPIO_PIN_RESET);
 80078a2:	2200      	movs	r2, #0
 80078a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80078a8:	482c      	ldr	r0, [pc, #176]	; (800795c <MX_GPIO_Init+0x15c>)
 80078aa:	f003 fb21 	bl	800aef0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, HP3_control_Pin|SDC_control_Pin|HP4_control_Pin|LP4_control_Pin, GPIO_PIN_RESET);
 80078ae:	2200      	movs	r2, #0
 80078b0:	f44f 51b8 	mov.w	r1, #5888	; 0x1700
 80078b4:	482a      	ldr	r0, [pc, #168]	; (8007960 <MX_GPIO_Init+0x160>)
 80078b6:	f003 fb1b 	bl	800aef0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LP5_control_Pin|LP6_control_Pin, GPIO_PIN_RESET);
 80078ba:	2200      	movs	r2, #0
 80078bc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80078c0:	4828      	ldr	r0, [pc, #160]	; (8007964 <MX_GPIO_Init+0x164>)
 80078c2:	f003 fb15 	bl	800aef0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ADC_IN10_Board_Temp_Pin|ADC_IN12_Board_VCC_Pin;
 80078c6:	2305      	movs	r3, #5
 80078c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80078ca:	2303      	movs	r3, #3
 80078cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078ce:	2300      	movs	r3, #0
 80078d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80078d2:	f107 0314 	add.w	r3, r7, #20
 80078d6:	4619      	mov	r1, r3
 80078d8:	4822      	ldr	r0, [pc, #136]	; (8007964 <MX_GPIO_Init+0x164>)
 80078da:	f003 f96d 	bl	800abb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LP7_control_Pin;
 80078de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80078e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80078e4:	2301      	movs	r3, #1
 80078e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078e8:	2300      	movs	r3, #0
 80078ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80078ec:	2300      	movs	r3, #0
 80078ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LP7_control_GPIO_Port, &GPIO_InitStruct);
 80078f0:	f107 0314 	add.w	r3, r7, #20
 80078f4:	4619      	mov	r1, r3
 80078f6:	4819      	ldr	r0, [pc, #100]	; (800795c <MX_GPIO_Init+0x15c>)
 80078f8:	f003 f95e 	bl	800abb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = HP3_control_Pin|SDC_control_Pin|HP4_control_Pin|LP4_control_Pin;
 80078fc:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
 8007900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007902:	2301      	movs	r3, #1
 8007904:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007906:	2300      	movs	r3, #0
 8007908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800790a:	2300      	movs	r3, #0
 800790c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800790e:	f107 0314 	add.w	r3, r7, #20
 8007912:	4619      	mov	r1, r3
 8007914:	4812      	ldr	r0, [pc, #72]	; (8007960 <MX_GPIO_Init+0x160>)
 8007916:	f003 f94f 	bl	800abb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LP5_control_Pin|LP6_control_Pin;
 800791a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800791e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007920:	2301      	movs	r3, #1
 8007922:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007924:	2300      	movs	r3, #0
 8007926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007928:	2300      	movs	r3, #0
 800792a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800792c:	f107 0314 	add.w	r3, r7, #20
 8007930:	4619      	mov	r1, r3
 8007932:	480c      	ldr	r0, [pc, #48]	; (8007964 <MX_GPIO_Init+0x164>)
 8007934:	f003 f940 	bl	800abb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = SDC_IN_STATUS_Pin|SDC_OUT_STATUS_Pin;
 8007938:	2318      	movs	r3, #24
 800793a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800793c:	2300      	movs	r3, #0
 800793e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007940:	2300      	movs	r3, #0
 8007942:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007944:	f107 0314 	add.w	r3, r7, #20
 8007948:	4619      	mov	r1, r3
 800794a:	4807      	ldr	r0, [pc, #28]	; (8007968 <MX_GPIO_Init+0x168>)
 800794c:	f003 f934 	bl	800abb8 <HAL_GPIO_Init>

}
 8007950:	bf00      	nop
 8007952:	3728      	adds	r7, #40	; 0x28
 8007954:	46bd      	mov	sp, r7
 8007956:	bd80      	pop	{r7, pc}
 8007958:	40023800 	.word	0x40023800
 800795c:	40020400 	.word	0x40020400
 8007960:	40020000 	.word	0x40020000
 8007964:	40020800 	.word	0x40020800
 8007968:	40020c00 	.word	0x40020c00

0800796c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8007970:	4b09      	ldr	r3, [pc, #36]	; (8007998 <MX_IWDG_Init+0x2c>)
 8007972:	4a0a      	ldr	r2, [pc, #40]	; (800799c <MX_IWDG_Init+0x30>)
 8007974:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 8007976:	4b08      	ldr	r3, [pc, #32]	; (8007998 <MX_IWDG_Init+0x2c>)
 8007978:	2202      	movs	r2, #2
 800797a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 3099;
 800797c:	4b06      	ldr	r3, [pc, #24]	; (8007998 <MX_IWDG_Init+0x2c>)
 800797e:	f640 421b 	movw	r2, #3099	; 0xc1b
 8007982:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8007984:	4804      	ldr	r0, [pc, #16]	; (8007998 <MX_IWDG_Init+0x2c>)
 8007986:	f003 facc 	bl	800af22 <HAL_IWDG_Init>
 800798a:	4603      	mov	r3, r0
 800798c:	2b00      	cmp	r3, #0
 800798e:	d001      	beq.n	8007994 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8007990:	f000 f8b4 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8007994:	bf00      	nop
 8007996:	bd80      	pop	{r7, pc}
 8007998:	20000d1c 	.word	0x20000d1c
 800799c:	40003000 	.word	0x40003000

080079a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80079a4:	f001 f92c 	bl	8008c00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80079a8:	f000 f82a 	bl	8007a00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80079ac:	f7ff ff28 	bl	8007800 <MX_GPIO_Init>
  MX_DMA_Init();
 80079b0:	f7ff fe66 	bl	8007680 <MX_DMA_Init>
  MX_ADC1_Init();
 80079b4:	f7ff fa64 	bl	8006e80 <MX_ADC1_Init>
  MX_CAN1_Init();
 80079b8:	f7ff fd00 	bl	80073bc <MX_CAN1_Init>
  MX_CAN2_Init();
 80079bc:	f7ff fd34 	bl	8007428 <MX_CAN2_Init>
  MX_CRC_Init();
 80079c0:	f7ff fe28 	bl	8007614 <MX_CRC_Init>
  MX_RNG_Init();
 80079c4:	f000 f8a0 	bl	8007b08 <MX_RNG_Init>
  MX_USART2_UART_Init();
 80079c8:	f001 f810 	bl	80089ec <MX_USART2_UART_Init>
  MX_TIM4_Init();
 80079cc:	f000 fb70 	bl	80080b0 <MX_TIM4_Init>
  MX_IWDG_Init();
 80079d0:	f7ff ffcc 	bl	800796c <MX_IWDG_Init>
  MX_TIM2_Init();
 80079d4:	f000 fa60 	bl	8007e98 <MX_TIM2_Init>
  MX_TIM8_Init();
 80079d8:	f000 fbf6 	bl	80081c8 <MX_TIM8_Init>
  MX_TIM11_Init();
 80079dc:	f000 fcfa 	bl	80083d4 <MX_TIM11_Init>
  MX_TIM12_Init();
 80079e0:	f000 fd46 	bl	8008470 <MX_TIM12_Init>
  MX_TIM3_Init();
 80079e4:	f000 fae4 	bl	8007fb0 <MX_TIM3_Init>
  MX_TIM10_Init();
 80079e8:	f000 fca6 	bl	8008338 <MX_TIM10_Init>
  MX_ADC2_Init();
 80079ec:	f7ff faca 	bl	8006f84 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80079f0:	f007 fc2e 	bl	800f250 <osKernelInitialize>
  MX_FREERTOS_Init();
 80079f4:	f7ff feb4 	bl	8007760 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80079f8:	f007 fc4e 	bl	800f298 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80079fc:	e7fe      	b.n	80079fc <main+0x5c>
	...

08007a00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b094      	sub	sp, #80	; 0x50
 8007a04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007a06:	f107 0320 	add.w	r3, r7, #32
 8007a0a:	2230      	movs	r2, #48	; 0x30
 8007a0c:	2100      	movs	r1, #0
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f00c fa20 	bl	8013e54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007a14:	f107 030c 	add.w	r3, r7, #12
 8007a18:	2200      	movs	r2, #0
 8007a1a:	601a      	str	r2, [r3, #0]
 8007a1c:	605a      	str	r2, [r3, #4]
 8007a1e:	609a      	str	r2, [r3, #8]
 8007a20:	60da      	str	r2, [r3, #12]
 8007a22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007a24:	2300      	movs	r3, #0
 8007a26:	60bb      	str	r3, [r7, #8]
 8007a28:	4b29      	ldr	r3, [pc, #164]	; (8007ad0 <SystemClock_Config+0xd0>)
 8007a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a2c:	4a28      	ldr	r2, [pc, #160]	; (8007ad0 <SystemClock_Config+0xd0>)
 8007a2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a32:	6413      	str	r3, [r2, #64]	; 0x40
 8007a34:	4b26      	ldr	r3, [pc, #152]	; (8007ad0 <SystemClock_Config+0xd0>)
 8007a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a3c:	60bb      	str	r3, [r7, #8]
 8007a3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007a40:	2300      	movs	r3, #0
 8007a42:	607b      	str	r3, [r7, #4]
 8007a44:	4b23      	ldr	r3, [pc, #140]	; (8007ad4 <SystemClock_Config+0xd4>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a22      	ldr	r2, [pc, #136]	; (8007ad4 <SystemClock_Config+0xd4>)
 8007a4a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007a4e:	6013      	str	r3, [r2, #0]
 8007a50:	4b20      	ldr	r3, [pc, #128]	; (8007ad4 <SystemClock_Config+0xd4>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a58:	607b      	str	r3, [r7, #4]
 8007a5a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8007a5c:	2309      	movs	r3, #9
 8007a5e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007a60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007a64:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8007a66:	2301      	movs	r3, #1
 8007a68:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007a6a:	2302      	movs	r3, #2
 8007a6c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007a6e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007a72:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8007a74:	2308      	movs	r3, #8
 8007a76:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8007a78:	23a8      	movs	r3, #168	; 0xa8
 8007a7a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007a7c:	2302      	movs	r3, #2
 8007a7e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8007a80:	2307      	movs	r3, #7
 8007a82:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007a84:	f107 0320 	add.w	r3, r7, #32
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f003 fa8d 	bl	800afa8 <HAL_RCC_OscConfig>
 8007a8e:	4603      	mov	r3, r0
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d001      	beq.n	8007a98 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8007a94:	f000 f832 	bl	8007afc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007a98:	230f      	movs	r3, #15
 8007a9a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007a9c:	2302      	movs	r3, #2
 8007a9e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007aa4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007aa8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007aae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8007ab0:	f107 030c 	add.w	r3, r7, #12
 8007ab4:	2105      	movs	r1, #5
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f003 fcee 	bl	800b498 <HAL_RCC_ClockConfig>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d001      	beq.n	8007ac6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8007ac2:	f000 f81b 	bl	8007afc <Error_Handler>
  }
}
 8007ac6:	bf00      	nop
 8007ac8:	3750      	adds	r7, #80	; 0x50
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	40023800 	.word	0x40023800
 8007ad4:	40007000 	.word	0x40007000

08007ad8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b082      	sub	sp, #8
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a04      	ldr	r2, [pc, #16]	; (8007af8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d101      	bne.n	8007aee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8007aea:	f001 f8ab 	bl	8008c44 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007aee:	bf00      	nop
 8007af0:	3708      	adds	r7, #8
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}
 8007af6:	bf00      	nop
 8007af8:	40010000 	.word	0x40010000

08007afc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007afc:	b480      	push	{r7}
 8007afe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8007b00:	b672      	cpsid	i
}
 8007b02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007b04:	e7fe      	b.n	8007b04 <Error_Handler+0x8>
	...

08007b08 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8007b0c:	4b06      	ldr	r3, [pc, #24]	; (8007b28 <MX_RNG_Init+0x20>)
 8007b0e:	4a07      	ldr	r2, [pc, #28]	; (8007b2c <MX_RNG_Init+0x24>)
 8007b10:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8007b12:	4805      	ldr	r0, [pc, #20]	; (8007b28 <MX_RNG_Init+0x20>)
 8007b14:	f003 ff10 	bl	800b938 <HAL_RNG_Init>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d001      	beq.n	8007b22 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8007b1e:	f7ff ffed 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8007b22:	bf00      	nop
 8007b24:	bd80      	pop	{r7, pc}
 8007b26:	bf00      	nop
 8007b28:	20000d28 	.word	0x20000d28
 8007b2c:	50060800 	.word	0x50060800

08007b30 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b085      	sub	sp, #20
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a0b      	ldr	r2, [pc, #44]	; (8007b6c <HAL_RNG_MspInit+0x3c>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d10d      	bne.n	8007b5e <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8007b42:	2300      	movs	r3, #0
 8007b44:	60fb      	str	r3, [r7, #12]
 8007b46:	4b0a      	ldr	r3, [pc, #40]	; (8007b70 <HAL_RNG_MspInit+0x40>)
 8007b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b4a:	4a09      	ldr	r2, [pc, #36]	; (8007b70 <HAL_RNG_MspInit+0x40>)
 8007b4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b50:	6353      	str	r3, [r2, #52]	; 0x34
 8007b52:	4b07      	ldr	r3, [pc, #28]	; (8007b70 <HAL_RNG_MspInit+0x40>)
 8007b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b5a:	60fb      	str	r3, [r7, #12]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8007b5e:	bf00      	nop
 8007b60:	3714      	adds	r7, #20
 8007b62:	46bd      	mov	sp, r7
 8007b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b68:	4770      	bx	lr
 8007b6a:	bf00      	nop
 8007b6c:	50060800 	.word	0x50060800
 8007b70:	40023800 	.word	0x40023800

08007b74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b082      	sub	sp, #8
 8007b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	607b      	str	r3, [r7, #4]
 8007b7e:	4b12      	ldr	r3, [pc, #72]	; (8007bc8 <HAL_MspInit+0x54>)
 8007b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b82:	4a11      	ldr	r2, [pc, #68]	; (8007bc8 <HAL_MspInit+0x54>)
 8007b84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007b88:	6453      	str	r3, [r2, #68]	; 0x44
 8007b8a:	4b0f      	ldr	r3, [pc, #60]	; (8007bc8 <HAL_MspInit+0x54>)
 8007b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b92:	607b      	str	r3, [r7, #4]
 8007b94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007b96:	2300      	movs	r3, #0
 8007b98:	603b      	str	r3, [r7, #0]
 8007b9a:	4b0b      	ldr	r3, [pc, #44]	; (8007bc8 <HAL_MspInit+0x54>)
 8007b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9e:	4a0a      	ldr	r2, [pc, #40]	; (8007bc8 <HAL_MspInit+0x54>)
 8007ba0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ba4:	6413      	str	r3, [r2, #64]	; 0x40
 8007ba6:	4b08      	ldr	r3, [pc, #32]	; (8007bc8 <HAL_MspInit+0x54>)
 8007ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007bae:	603b      	str	r3, [r7, #0]
 8007bb0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	210f      	movs	r1, #15
 8007bb6:	f06f 0001 	mvn.w	r0, #1
 8007bba:	f002 fbb5 	bl	800a328 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007bbe:	bf00      	nop
 8007bc0:	3708      	adds	r7, #8
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}
 8007bc6:	bf00      	nop
 8007bc8:	40023800 	.word	0x40023800

08007bcc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b08c      	sub	sp, #48	; 0x30
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8007bdc:	2300      	movs	r3, #0
 8007bde:	60bb      	str	r3, [r7, #8]
 8007be0:	4b2f      	ldr	r3, [pc, #188]	; (8007ca0 <HAL_InitTick+0xd4>)
 8007be2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007be4:	4a2e      	ldr	r2, [pc, #184]	; (8007ca0 <HAL_InitTick+0xd4>)
 8007be6:	f043 0301 	orr.w	r3, r3, #1
 8007bea:	6453      	str	r3, [r2, #68]	; 0x44
 8007bec:	4b2c      	ldr	r3, [pc, #176]	; (8007ca0 <HAL_InitTick+0xd4>)
 8007bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bf0:	f003 0301 	and.w	r3, r3, #1
 8007bf4:	60bb      	str	r3, [r7, #8]
 8007bf6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007bf8:	f107 020c 	add.w	r2, r7, #12
 8007bfc:	f107 0310 	add.w	r3, r7, #16
 8007c00:	4611      	mov	r1, r2
 8007c02:	4618      	mov	r0, r3
 8007c04:	f003 fe66 	bl	800b8d4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8007c08:	f003 fe50 	bl	800b8ac <HAL_RCC_GetPCLK2Freq>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	005b      	lsls	r3, r3, #1
 8007c10:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c14:	4a23      	ldr	r2, [pc, #140]	; (8007ca4 <HAL_InitTick+0xd8>)
 8007c16:	fba2 2303 	umull	r2, r3, r2, r3
 8007c1a:	0c9b      	lsrs	r3, r3, #18
 8007c1c:	3b01      	subs	r3, #1
 8007c1e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8007c20:	4b21      	ldr	r3, [pc, #132]	; (8007ca8 <HAL_InitTick+0xdc>)
 8007c22:	4a22      	ldr	r2, [pc, #136]	; (8007cac <HAL_InitTick+0xe0>)
 8007c24:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8007c26:	4b20      	ldr	r3, [pc, #128]	; (8007ca8 <HAL_InitTick+0xdc>)
 8007c28:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007c2c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8007c2e:	4a1e      	ldr	r2, [pc, #120]	; (8007ca8 <HAL_InitTick+0xdc>)
 8007c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c32:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8007c34:	4b1c      	ldr	r3, [pc, #112]	; (8007ca8 <HAL_InitTick+0xdc>)
 8007c36:	2200      	movs	r2, #0
 8007c38:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c3a:	4b1b      	ldr	r3, [pc, #108]	; (8007ca8 <HAL_InitTick+0xdc>)
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007c40:	4b19      	ldr	r3, [pc, #100]	; (8007ca8 <HAL_InitTick+0xdc>)
 8007c42:	2200      	movs	r2, #0
 8007c44:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8007c46:	4818      	ldr	r0, [pc, #96]	; (8007ca8 <HAL_InitTick+0xdc>)
 8007c48:	f003 fea0 	bl	800b98c <HAL_TIM_Base_Init>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8007c52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d11b      	bne.n	8007c92 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8007c5a:	4813      	ldr	r0, [pc, #76]	; (8007ca8 <HAL_InitTick+0xdc>)
 8007c5c:	f003 fee6 	bl	800ba2c <HAL_TIM_Base_Start_IT>
 8007c60:	4603      	mov	r3, r0
 8007c62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8007c66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d111      	bne.n	8007c92 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8007c6e:	2019      	movs	r0, #25
 8007c70:	f002 fb76 	bl	800a360 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2b0f      	cmp	r3, #15
 8007c78:	d808      	bhi.n	8007c8c <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	6879      	ldr	r1, [r7, #4]
 8007c7e:	2019      	movs	r0, #25
 8007c80:	f002 fb52 	bl	800a328 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007c84:	4a0a      	ldr	r2, [pc, #40]	; (8007cb0 <HAL_InitTick+0xe4>)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6013      	str	r3, [r2, #0]
 8007c8a:	e002      	b.n	8007c92 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8007c92:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3730      	adds	r7, #48	; 0x30
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	40023800 	.word	0x40023800
 8007ca4:	431bde83 	.word	0x431bde83
 8007ca8:	20000d38 	.word	0x20000d38
 8007cac:	40010000 	.word	0x40010000
 8007cb0:	20000014 	.word	0x20000014

08007cb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007cb8:	e7fe      	b.n	8007cb8 <NMI_Handler+0x4>

08007cba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007cba:	b480      	push	{r7}
 8007cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007cbe:	e7fe      	b.n	8007cbe <HardFault_Handler+0x4>

08007cc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007cc4:	e7fe      	b.n	8007cc4 <MemManage_Handler+0x4>

08007cc6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007cc6:	b480      	push	{r7}
 8007cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007cca:	e7fe      	b.n	8007cca <BusFault_Handler+0x4>

08007ccc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007cd0:	e7fe      	b.n	8007cd0 <UsageFault_Handler+0x4>

08007cd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007cd2:	b480      	push	{r7}
 8007cd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007cd6:	bf00      	nop
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8007ce4:	4802      	ldr	r0, [pc, #8]	; (8007cf0 <DMA1_Stream4_IRQHandler+0x10>)
 8007ce6:	f002 fcfd 	bl	800a6e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8007cea:	bf00      	nop
 8007cec:	bd80      	pop	{r7, pc}
 8007cee:	bf00      	nop
 8007cf0:	20000f7c 	.word	0x20000f7c

08007cf4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8007cf8:	4802      	ldr	r0, [pc, #8]	; (8007d04 <DMA1_Stream5_IRQHandler+0x10>)
 8007cfa:	f002 fcf3 	bl	800a6e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8007cfe:	bf00      	nop
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	bf00      	nop
 8007d04:	20001080 	.word	0x20001080

08007d08 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8007d0c:	4802      	ldr	r0, [pc, #8]	; (8007d18 <DMA1_Stream6_IRQHandler+0x10>)
 8007d0e:	f002 fce9 	bl	800a6e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8007d12:	bf00      	nop
 8007d14:	bd80      	pop	{r7, pc}
 8007d16:	bf00      	nop
 8007d18:	20001020 	.word	0x20001020

08007d1c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8007d20:	4802      	ldr	r0, [pc, #8]	; (8007d2c <CAN1_RX0_IRQHandler+0x10>)
 8007d22:	f002 f815 	bl	8009d50 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8007d26:	bf00      	nop
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	200009ec 	.word	0x200009ec

08007d30 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8007d34:	4802      	ldr	r0, [pc, #8]	; (8007d40 <CAN1_RX1_IRQHandler+0x10>)
 8007d36:	f002 f80b 	bl	8009d50 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8007d3a:	bf00      	nop
 8007d3c:	bd80      	pop	{r7, pc}
 8007d3e:	bf00      	nop
 8007d40:	200009ec 	.word	0x200009ec

08007d44 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007d48:	4803      	ldr	r0, [pc, #12]	; (8007d58 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8007d4a:	f003 ff2e 	bl	800bbaa <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8007d4e:	4803      	ldr	r0, [pc, #12]	; (8007d5c <TIM1_UP_TIM10_IRQHandler+0x18>)
 8007d50:	f003 ff2b 	bl	800bbaa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8007d54:	bf00      	nop
 8007d56:	bd80      	pop	{r7, pc}
 8007d58:	20000d38 	.word	0x20000d38
 8007d5c:	20000ea4 	.word	0x20000ea4

08007d60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007d64:	4802      	ldr	r0, [pc, #8]	; (8007d70 <USART2_IRQHandler+0x10>)
 8007d66:	f004 fdf5 	bl	800c954 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007d6a:	bf00      	nop
 8007d6c:	bd80      	pop	{r7, pc}
 8007d6e:	bf00      	nop
 8007d70:	20000fdc 	.word	0x20000fdc

08007d74 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007d78:	4802      	ldr	r0, [pc, #8]	; (8007d84 <DMA2_Stream0_IRQHandler+0x10>)
 8007d7a:	f002 fcb3 	bl	800a6e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8007d7e:	bf00      	nop
 8007d80:	bd80      	pop	{r7, pc}
 8007d82:	bf00      	nop
 8007d84:	2000092c 	.word	0x2000092c

08007d88 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8007d8c:	4802      	ldr	r0, [pc, #8]	; (8007d98 <DMA2_Stream2_IRQHandler+0x10>)
 8007d8e:	f002 fca9 	bl	800a6e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8007d92:	bf00      	nop
 8007d94:	bd80      	pop	{r7, pc}
 8007d96:	bf00      	nop
 8007d98:	2000098c 	.word	0x2000098c

08007d9c <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8007da0:	4802      	ldr	r0, [pc, #8]	; (8007dac <CAN2_RX0_IRQHandler+0x10>)
 8007da2:	f001 ffd5 	bl	8009d50 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8007da6:	bf00      	nop
 8007da8:	bd80      	pop	{r7, pc}
 8007daa:	bf00      	nop
 8007dac:	20000a14 	.word	0x20000a14

08007db0 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8007db4:	4802      	ldr	r0, [pc, #8]	; (8007dc0 <CAN2_RX1_IRQHandler+0x10>)
 8007db6:	f001 ffcb 	bl	8009d50 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8007dba:	bf00      	nop
 8007dbc:	bd80      	pop	{r7, pc}
 8007dbe:	bf00      	nop
 8007dc0:	20000a14 	.word	0x20000a14

08007dc4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	af00      	add	r7, sp, #0
  return 1;
 8007dc8:	2301      	movs	r3, #1
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <_kill>:

int _kill(int pid, int sig)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b082      	sub	sp, #8
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
 8007ddc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007dde:	f00b ffed 	bl	8013dbc <__errno>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2216      	movs	r2, #22
 8007de6:	601a      	str	r2, [r3, #0]
  return -1;
 8007de8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3708      	adds	r7, #8
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}

08007df4 <_exit>:

void _exit (int status)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b082      	sub	sp, #8
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f7ff ffe7 	bl	8007dd4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8007e06:	e7fe      	b.n	8007e06 <_exit+0x12>

08007e08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b086      	sub	sp, #24
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007e10:	4a14      	ldr	r2, [pc, #80]	; (8007e64 <_sbrk+0x5c>)
 8007e12:	4b15      	ldr	r3, [pc, #84]	; (8007e68 <_sbrk+0x60>)
 8007e14:	1ad3      	subs	r3, r2, r3
 8007e16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007e18:	697b      	ldr	r3, [r7, #20]
 8007e1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007e1c:	4b13      	ldr	r3, [pc, #76]	; (8007e6c <_sbrk+0x64>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d102      	bne.n	8007e2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007e24:	4b11      	ldr	r3, [pc, #68]	; (8007e6c <_sbrk+0x64>)
 8007e26:	4a12      	ldr	r2, [pc, #72]	; (8007e70 <_sbrk+0x68>)
 8007e28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007e2a:	4b10      	ldr	r3, [pc, #64]	; (8007e6c <_sbrk+0x64>)
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	4413      	add	r3, r2
 8007e32:	693a      	ldr	r2, [r7, #16]
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d207      	bcs.n	8007e48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007e38:	f00b ffc0 	bl	8013dbc <__errno>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	220c      	movs	r2, #12
 8007e40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007e42:	f04f 33ff 	mov.w	r3, #4294967295
 8007e46:	e009      	b.n	8007e5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007e48:	4b08      	ldr	r3, [pc, #32]	; (8007e6c <_sbrk+0x64>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007e4e:	4b07      	ldr	r3, [pc, #28]	; (8007e6c <_sbrk+0x64>)
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	4413      	add	r3, r2
 8007e56:	4a05      	ldr	r2, [pc, #20]	; (8007e6c <_sbrk+0x64>)
 8007e58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3718      	adds	r7, #24
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}
 8007e64:	20020000 	.word	0x20020000
 8007e68:	00000800 	.word	0x00000800
 8007e6c:	20000d80 	.word	0x20000d80
 8007e70:	200070b0 	.word	0x200070b0

08007e74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007e74:	b480      	push	{r7}
 8007e76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007e78:	4b06      	ldr	r3, [pc, #24]	; (8007e94 <SystemInit+0x20>)
 8007e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e7e:	4a05      	ldr	r2, [pc, #20]	; (8007e94 <SystemInit+0x20>)
 8007e80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007e84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007e88:	bf00      	nop
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	e000ed00 	.word	0xe000ed00

08007e98 <MX_TIM2_Init>:
TIM_HandleTypeDef htim12;
DMA_HandleTypeDef hdma_tim3_ch1_trig;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b08e      	sub	sp, #56	; 0x38
 8007e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007e9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	601a      	str	r2, [r3, #0]
 8007ea6:	605a      	str	r2, [r3, #4]
 8007ea8:	609a      	str	r2, [r3, #8]
 8007eaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007eac:	f107 0320 	add.w	r3, r7, #32
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	601a      	str	r2, [r3, #0]
 8007eb4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007eb6:	1d3b      	adds	r3, r7, #4
 8007eb8:	2200      	movs	r2, #0
 8007eba:	601a      	str	r2, [r3, #0]
 8007ebc:	605a      	str	r2, [r3, #4]
 8007ebe:	609a      	str	r2, [r3, #8]
 8007ec0:	60da      	str	r2, [r3, #12]
 8007ec2:	611a      	str	r2, [r3, #16]
 8007ec4:	615a      	str	r2, [r3, #20]
 8007ec6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8007ec8:	4b38      	ldr	r3, [pc, #224]	; (8007fac <MX_TIM2_Init+0x114>)
 8007eca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007ece:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8007ed0:	4b36      	ldr	r3, [pc, #216]	; (8007fac <MX_TIM2_Init+0x114>)
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007ed6:	4b35      	ldr	r3, [pc, #212]	; (8007fac <MX_TIM2_Init+0x114>)
 8007ed8:	2200      	movs	r2, #0
 8007eda:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8007edc:	4b33      	ldr	r3, [pc, #204]	; (8007fac <MX_TIM2_Init+0x114>)
 8007ede:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007ee2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007ee4:	4b31      	ldr	r3, [pc, #196]	; (8007fac <MX_TIM2_Init+0x114>)
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007eea:	4b30      	ldr	r3, [pc, #192]	; (8007fac <MX_TIM2_Init+0x114>)
 8007eec:	2200      	movs	r2, #0
 8007eee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007ef0:	482e      	ldr	r0, [pc, #184]	; (8007fac <MX_TIM2_Init+0x114>)
 8007ef2:	f003 fd4b 	bl	800b98c <HAL_TIM_Base_Init>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d001      	beq.n	8007f00 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8007efc:	f7ff fdfe 	bl	8007afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007f00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007f04:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007f06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	4827      	ldr	r0, [pc, #156]	; (8007fac <MX_TIM2_Init+0x114>)
 8007f0e:	f004 f817 	bl	800bf40 <HAL_TIM_ConfigClockSource>
 8007f12:	4603      	mov	r3, r0
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d001      	beq.n	8007f1c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8007f18:	f7ff fdf0 	bl	8007afc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8007f1c:	4823      	ldr	r0, [pc, #140]	; (8007fac <MX_TIM2_Init+0x114>)
 8007f1e:	f003 fdf5 	bl	800bb0c <HAL_TIM_PWM_Init>
 8007f22:	4603      	mov	r3, r0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d001      	beq.n	8007f2c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8007f28:	f7ff fde8 	bl	8007afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007f30:	2300      	movs	r3, #0
 8007f32:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007f34:	f107 0320 	add.w	r3, r7, #32
 8007f38:	4619      	mov	r1, r3
 8007f3a:	481c      	ldr	r0, [pc, #112]	; (8007fac <MX_TIM2_Init+0x114>)
 8007f3c:	f004 fbda 	bl	800c6f4 <HAL_TIMEx_MasterConfigSynchronization>
 8007f40:	4603      	mov	r3, r0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d001      	beq.n	8007f4a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8007f46:	f7ff fdd9 	bl	8007afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007f4a:	2360      	movs	r3, #96	; 0x60
 8007f4c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007f52:	2300      	movs	r3, #0
 8007f54:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007f56:	2300      	movs	r3, #0
 8007f58:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007f5a:	1d3b      	adds	r3, r7, #4
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	4619      	mov	r1, r3
 8007f60:	4812      	ldr	r0, [pc, #72]	; (8007fac <MX_TIM2_Init+0x114>)
 8007f62:	f003 ff2b 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d001      	beq.n	8007f70 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8007f6c:	f7ff fdc6 	bl	8007afc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007f70:	1d3b      	adds	r3, r7, #4
 8007f72:	2208      	movs	r2, #8
 8007f74:	4619      	mov	r1, r3
 8007f76:	480d      	ldr	r0, [pc, #52]	; (8007fac <MX_TIM2_Init+0x114>)
 8007f78:	f003 ff20 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 8007f7c:	4603      	mov	r3, r0
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d001      	beq.n	8007f86 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8007f82:	f7ff fdbb 	bl	8007afc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8007f86:	1d3b      	adds	r3, r7, #4
 8007f88:	220c      	movs	r2, #12
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	4807      	ldr	r0, [pc, #28]	; (8007fac <MX_TIM2_Init+0x114>)
 8007f8e:	f003 ff15 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 8007f92:	4603      	mov	r3, r0
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d001      	beq.n	8007f9c <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8007f98:	f7ff fdb0 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8007f9c:	4803      	ldr	r0, [pc, #12]	; (8007fac <MX_TIM2_Init+0x114>)
 8007f9e:	f000 fb9d 	bl	80086dc <HAL_TIM_MspPostInit>

}
 8007fa2:	bf00      	nop
 8007fa4:	3738      	adds	r7, #56	; 0x38
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop
 8007fac:	20000d84 	.word	0x20000d84

08007fb0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b08e      	sub	sp, #56	; 0x38
 8007fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007fb6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007fba:	2200      	movs	r2, #0
 8007fbc:	601a      	str	r2, [r3, #0]
 8007fbe:	605a      	str	r2, [r3, #4]
 8007fc0:	609a      	str	r2, [r3, #8]
 8007fc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007fc4:	f107 0320 	add.w	r3, r7, #32
 8007fc8:	2200      	movs	r2, #0
 8007fca:	601a      	str	r2, [r3, #0]
 8007fcc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007fce:	1d3b      	adds	r3, r7, #4
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	601a      	str	r2, [r3, #0]
 8007fd4:	605a      	str	r2, [r3, #4]
 8007fd6:	609a      	str	r2, [r3, #8]
 8007fd8:	60da      	str	r2, [r3, #12]
 8007fda:	611a      	str	r2, [r3, #16]
 8007fdc:	615a      	str	r2, [r3, #20]
 8007fde:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8007fe0:	4b31      	ldr	r3, [pc, #196]	; (80080a8 <MX_TIM3_Init+0xf8>)
 8007fe2:	4a32      	ldr	r2, [pc, #200]	; (80080ac <MX_TIM3_Init+0xfc>)
 8007fe4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007fe6:	4b30      	ldr	r3, [pc, #192]	; (80080a8 <MX_TIM3_Init+0xf8>)
 8007fe8:	2200      	movs	r2, #0
 8007fea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007fec:	4b2e      	ldr	r3, [pc, #184]	; (80080a8 <MX_TIM3_Init+0xf8>)
 8007fee:	2200      	movs	r2, #0
 8007ff0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 105-1;
 8007ff2:	4b2d      	ldr	r3, [pc, #180]	; (80080a8 <MX_TIM3_Init+0xf8>)
 8007ff4:	2268      	movs	r2, #104	; 0x68
 8007ff6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007ff8:	4b2b      	ldr	r3, [pc, #172]	; (80080a8 <MX_TIM3_Init+0xf8>)
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007ffe:	4b2a      	ldr	r3, [pc, #168]	; (80080a8 <MX_TIM3_Init+0xf8>)
 8008000:	2280      	movs	r2, #128	; 0x80
 8008002:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8008004:	4828      	ldr	r0, [pc, #160]	; (80080a8 <MX_TIM3_Init+0xf8>)
 8008006:	f003 fcc1 	bl	800b98c <HAL_TIM_Base_Init>
 800800a:	4603      	mov	r3, r0
 800800c:	2b00      	cmp	r3, #0
 800800e:	d001      	beq.n	8008014 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8008010:	f7ff fd74 	bl	8007afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008014:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008018:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800801a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800801e:	4619      	mov	r1, r3
 8008020:	4821      	ldr	r0, [pc, #132]	; (80080a8 <MX_TIM3_Init+0xf8>)
 8008022:	f003 ff8d 	bl	800bf40 <HAL_TIM_ConfigClockSource>
 8008026:	4603      	mov	r3, r0
 8008028:	2b00      	cmp	r3, #0
 800802a:	d001      	beq.n	8008030 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 800802c:	f7ff fd66 	bl	8007afc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8008030:	481d      	ldr	r0, [pc, #116]	; (80080a8 <MX_TIM3_Init+0xf8>)
 8008032:	f003 fd6b 	bl	800bb0c <HAL_TIM_PWM_Init>
 8008036:	4603      	mov	r3, r0
 8008038:	2b00      	cmp	r3, #0
 800803a:	d001      	beq.n	8008040 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 800803c:	f7ff fd5e 	bl	8007afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008040:	2300      	movs	r3, #0
 8008042:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008044:	2300      	movs	r3, #0
 8008046:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008048:	f107 0320 	add.w	r3, r7, #32
 800804c:	4619      	mov	r1, r3
 800804e:	4816      	ldr	r0, [pc, #88]	; (80080a8 <MX_TIM3_Init+0xf8>)
 8008050:	f004 fb50 	bl	800c6f4 <HAL_TIMEx_MasterConfigSynchronization>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d001      	beq.n	800805e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800805a:	f7ff fd4f 	bl	8007afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800805e:	2360      	movs	r3, #96	; 0x60
 8008060:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8008062:	2300      	movs	r3, #0
 8008064:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008066:	2300      	movs	r3, #0
 8008068:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800806a:	2300      	movs	r3, #0
 800806c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800806e:	1d3b      	adds	r3, r7, #4
 8008070:	2200      	movs	r2, #0
 8008072:	4619      	mov	r1, r3
 8008074:	480c      	ldr	r0, [pc, #48]	; (80080a8 <MX_TIM3_Init+0xf8>)
 8008076:	f003 fea1 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 800807a:	4603      	mov	r3, r0
 800807c:	2b00      	cmp	r3, #0
 800807e:	d001      	beq.n	8008084 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8008080:	f7ff fd3c 	bl	8007afc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008084:	1d3b      	adds	r3, r7, #4
 8008086:	2208      	movs	r2, #8
 8008088:	4619      	mov	r1, r3
 800808a:	4807      	ldr	r0, [pc, #28]	; (80080a8 <MX_TIM3_Init+0xf8>)
 800808c:	f003 fe96 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 8008090:	4603      	mov	r3, r0
 8008092:	2b00      	cmp	r3, #0
 8008094:	d001      	beq.n	800809a <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 8008096:	f7ff fd31 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800809a:	4803      	ldr	r0, [pc, #12]	; (80080a8 <MX_TIM3_Init+0xf8>)
 800809c:	f000 fb1e 	bl	80086dc <HAL_TIM_MspPostInit>

}
 80080a0:	bf00      	nop
 80080a2:	3738      	adds	r7, #56	; 0x38
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}
 80080a8:	20000dcc 	.word	0x20000dcc
 80080ac:	40000400 	.word	0x40000400

080080b0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b08e      	sub	sp, #56	; 0x38
 80080b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80080b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80080ba:	2200      	movs	r2, #0
 80080bc:	601a      	str	r2, [r3, #0]
 80080be:	605a      	str	r2, [r3, #4]
 80080c0:	609a      	str	r2, [r3, #8]
 80080c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80080c4:	f107 0320 	add.w	r3, r7, #32
 80080c8:	2200      	movs	r2, #0
 80080ca:	601a      	str	r2, [r3, #0]
 80080cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80080ce:	1d3b      	adds	r3, r7, #4
 80080d0:	2200      	movs	r2, #0
 80080d2:	601a      	str	r2, [r3, #0]
 80080d4:	605a      	str	r2, [r3, #4]
 80080d6:	609a      	str	r2, [r3, #8]
 80080d8:	60da      	str	r2, [r3, #12]
 80080da:	611a      	str	r2, [r3, #16]
 80080dc:	615a      	str	r2, [r3, #20]
 80080de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80080e0:	4b37      	ldr	r3, [pc, #220]	; (80081c0 <MX_TIM4_Init+0x110>)
 80080e2:	4a38      	ldr	r2, [pc, #224]	; (80081c4 <MX_TIM4_Init+0x114>)
 80080e4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80080e6:	4b36      	ldr	r3, [pc, #216]	; (80081c0 <MX_TIM4_Init+0x110>)
 80080e8:	2200      	movs	r2, #0
 80080ea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80080ec:	4b34      	ldr	r3, [pc, #208]	; (80081c0 <MX_TIM4_Init+0x110>)
 80080ee:	2200      	movs	r2, #0
 80080f0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80080f2:	4b33      	ldr	r3, [pc, #204]	; (80081c0 <MX_TIM4_Init+0x110>)
 80080f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80080f8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80080fa:	4b31      	ldr	r3, [pc, #196]	; (80081c0 <MX_TIM4_Init+0x110>)
 80080fc:	2200      	movs	r2, #0
 80080fe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008100:	4b2f      	ldr	r3, [pc, #188]	; (80081c0 <MX_TIM4_Init+0x110>)
 8008102:	2200      	movs	r2, #0
 8008104:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8008106:	482e      	ldr	r0, [pc, #184]	; (80081c0 <MX_TIM4_Init+0x110>)
 8008108:	f003 fc40 	bl	800b98c <HAL_TIM_Base_Init>
 800810c:	4603      	mov	r3, r0
 800810e:	2b00      	cmp	r3, #0
 8008110:	d001      	beq.n	8008116 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8008112:	f7ff fcf3 	bl	8007afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008116:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800811a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800811c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008120:	4619      	mov	r1, r3
 8008122:	4827      	ldr	r0, [pc, #156]	; (80081c0 <MX_TIM4_Init+0x110>)
 8008124:	f003 ff0c 	bl	800bf40 <HAL_TIM_ConfigClockSource>
 8008128:	4603      	mov	r3, r0
 800812a:	2b00      	cmp	r3, #0
 800812c:	d001      	beq.n	8008132 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800812e:	f7ff fce5 	bl	8007afc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8008132:	4823      	ldr	r0, [pc, #140]	; (80081c0 <MX_TIM4_Init+0x110>)
 8008134:	f003 fcea 	bl	800bb0c <HAL_TIM_PWM_Init>
 8008138:	4603      	mov	r3, r0
 800813a:	2b00      	cmp	r3, #0
 800813c:	d001      	beq.n	8008142 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800813e:	f7ff fcdd 	bl	8007afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008142:	2300      	movs	r3, #0
 8008144:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008146:	2300      	movs	r3, #0
 8008148:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800814a:	f107 0320 	add.w	r3, r7, #32
 800814e:	4619      	mov	r1, r3
 8008150:	481b      	ldr	r0, [pc, #108]	; (80081c0 <MX_TIM4_Init+0x110>)
 8008152:	f004 facf 	bl	800c6f4 <HAL_TIMEx_MasterConfigSynchronization>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d001      	beq.n	8008160 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800815c:	f7ff fcce 	bl	8007afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008160:	2360      	movs	r3, #96	; 0x60
 8008162:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8008164:	2300      	movs	r3, #0
 8008166:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008168:	2300      	movs	r3, #0
 800816a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800816c:	2300      	movs	r3, #0
 800816e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008170:	1d3b      	adds	r3, r7, #4
 8008172:	2200      	movs	r2, #0
 8008174:	4619      	mov	r1, r3
 8008176:	4812      	ldr	r0, [pc, #72]	; (80081c0 <MX_TIM4_Init+0x110>)
 8008178:	f003 fe20 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d001      	beq.n	8008186 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8008182:	f7ff fcbb 	bl	8007afc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008186:	1d3b      	adds	r3, r7, #4
 8008188:	2204      	movs	r2, #4
 800818a:	4619      	mov	r1, r3
 800818c:	480c      	ldr	r0, [pc, #48]	; (80081c0 <MX_TIM4_Init+0x110>)
 800818e:	f003 fe15 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 8008192:	4603      	mov	r3, r0
 8008194:	2b00      	cmp	r3, #0
 8008196:	d001      	beq.n	800819c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8008198:	f7ff fcb0 	bl	8007afc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800819c:	1d3b      	adds	r3, r7, #4
 800819e:	2208      	movs	r2, #8
 80081a0:	4619      	mov	r1, r3
 80081a2:	4807      	ldr	r0, [pc, #28]	; (80081c0 <MX_TIM4_Init+0x110>)
 80081a4:	f003 fe0a 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 80081a8:	4603      	mov	r3, r0
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d001      	beq.n	80081b2 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 80081ae:	f7ff fca5 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80081b2:	4803      	ldr	r0, [pc, #12]	; (80081c0 <MX_TIM4_Init+0x110>)
 80081b4:	f000 fa92 	bl	80086dc <HAL_TIM_MspPostInit>

}
 80081b8:	bf00      	nop
 80081ba:	3738      	adds	r7, #56	; 0x38
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd80      	pop	{r7, pc}
 80081c0:	20000e14 	.word	0x20000e14
 80081c4:	40000800 	.word	0x40000800

080081c8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b096      	sub	sp, #88	; 0x58
 80081cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80081ce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80081d2:	2200      	movs	r2, #0
 80081d4:	601a      	str	r2, [r3, #0]
 80081d6:	605a      	str	r2, [r3, #4]
 80081d8:	609a      	str	r2, [r3, #8]
 80081da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80081dc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80081e0:	2200      	movs	r2, #0
 80081e2:	601a      	str	r2, [r3, #0]
 80081e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80081e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80081ea:	2200      	movs	r2, #0
 80081ec:	601a      	str	r2, [r3, #0]
 80081ee:	605a      	str	r2, [r3, #4]
 80081f0:	609a      	str	r2, [r3, #8]
 80081f2:	60da      	str	r2, [r3, #12]
 80081f4:	611a      	str	r2, [r3, #16]
 80081f6:	615a      	str	r2, [r3, #20]
 80081f8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80081fa:	1d3b      	adds	r3, r7, #4
 80081fc:	2220      	movs	r2, #32
 80081fe:	2100      	movs	r1, #0
 8008200:	4618      	mov	r0, r3
 8008202:	f00b fe27 	bl	8013e54 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8008206:	4b4a      	ldr	r3, [pc, #296]	; (8008330 <MX_TIM8_Init+0x168>)
 8008208:	4a4a      	ldr	r2, [pc, #296]	; (8008334 <MX_TIM8_Init+0x16c>)
 800820a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 1;
 800820c:	4b48      	ldr	r3, [pc, #288]	; (8008330 <MX_TIM8_Init+0x168>)
 800820e:	2201      	movs	r2, #1
 8008210:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008212:	4b47      	ldr	r3, [pc, #284]	; (8008330 <MX_TIM8_Init+0x168>)
 8008214:	2200      	movs	r2, #0
 8008216:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8008218:	4b45      	ldr	r3, [pc, #276]	; (8008330 <MX_TIM8_Init+0x168>)
 800821a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800821e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008220:	4b43      	ldr	r3, [pc, #268]	; (8008330 <MX_TIM8_Init+0x168>)
 8008222:	2200      	movs	r2, #0
 8008224:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008226:	4b42      	ldr	r3, [pc, #264]	; (8008330 <MX_TIM8_Init+0x168>)
 8008228:	2200      	movs	r2, #0
 800822a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800822c:	4b40      	ldr	r3, [pc, #256]	; (8008330 <MX_TIM8_Init+0x168>)
 800822e:	2200      	movs	r2, #0
 8008230:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8008232:	483f      	ldr	r0, [pc, #252]	; (8008330 <MX_TIM8_Init+0x168>)
 8008234:	f003 fbaa 	bl	800b98c <HAL_TIM_Base_Init>
 8008238:	4603      	mov	r3, r0
 800823a:	2b00      	cmp	r3, #0
 800823c:	d001      	beq.n	8008242 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800823e:	f7ff fc5d 	bl	8007afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008242:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008246:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8008248:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800824c:	4619      	mov	r1, r3
 800824e:	4838      	ldr	r0, [pc, #224]	; (8008330 <MX_TIM8_Init+0x168>)
 8008250:	f003 fe76 	bl	800bf40 <HAL_TIM_ConfigClockSource>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d001      	beq.n	800825e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800825a:	f7ff fc4f 	bl	8007afc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800825e:	4834      	ldr	r0, [pc, #208]	; (8008330 <MX_TIM8_Init+0x168>)
 8008260:	f003 fc54 	bl	800bb0c <HAL_TIM_PWM_Init>
 8008264:	4603      	mov	r3, r0
 8008266:	2b00      	cmp	r3, #0
 8008268:	d001      	beq.n	800826e <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800826a:	f7ff fc47 	bl	8007afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800826e:	2300      	movs	r3, #0
 8008270:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008272:	2300      	movs	r3, #0
 8008274:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008276:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800827a:	4619      	mov	r1, r3
 800827c:	482c      	ldr	r0, [pc, #176]	; (8008330 <MX_TIM8_Init+0x168>)
 800827e:	f004 fa39 	bl	800c6f4 <HAL_TIMEx_MasterConfigSynchronization>
 8008282:	4603      	mov	r3, r0
 8008284:	2b00      	cmp	r3, #0
 8008286:	d001      	beq.n	800828c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8008288:	f7ff fc38 	bl	8007afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800828c:	2360      	movs	r3, #96	; 0x60
 800828e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8008290:	2300      	movs	r3, #0
 8008292:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008294:	2300      	movs	r3, #0
 8008296:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008298:	2300      	movs	r3, #0
 800829a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800829c:	2300      	movs	r3, #0
 800829e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80082a0:	2300      	movs	r3, #0
 80082a2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80082a4:	2300      	movs	r3, #0
 80082a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80082a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80082ac:	2200      	movs	r2, #0
 80082ae:	4619      	mov	r1, r3
 80082b0:	481f      	ldr	r0, [pc, #124]	; (8008330 <MX_TIM8_Init+0x168>)
 80082b2:	f003 fd83 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 80082b6:	4603      	mov	r3, r0
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d001      	beq.n	80082c0 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80082bc:	f7ff fc1e 	bl	8007afc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80082c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80082c4:	2204      	movs	r2, #4
 80082c6:	4619      	mov	r1, r3
 80082c8:	4819      	ldr	r0, [pc, #100]	; (8008330 <MX_TIM8_Init+0x168>)
 80082ca:	f003 fd77 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 80082ce:	4603      	mov	r3, r0
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d001      	beq.n	80082d8 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 80082d4:	f7ff fc12 	bl	8007afc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80082d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80082dc:	220c      	movs	r2, #12
 80082de:	4619      	mov	r1, r3
 80082e0:	4813      	ldr	r0, [pc, #76]	; (8008330 <MX_TIM8_Init+0x168>)
 80082e2:	f003 fd6b 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d001      	beq.n	80082f0 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 80082ec:	f7ff fc06 	bl	8007afc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80082f0:	2300      	movs	r3, #0
 80082f2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80082f4:	2300      	movs	r3, #0
 80082f6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80082f8:	2300      	movs	r3, #0
 80082fa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80082fc:	2300      	movs	r3, #0
 80082fe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008300:	2300      	movs	r3, #0
 8008302:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008304:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008308:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800830a:	2300      	movs	r3, #0
 800830c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800830e:	1d3b      	adds	r3, r7, #4
 8008310:	4619      	mov	r1, r3
 8008312:	4807      	ldr	r0, [pc, #28]	; (8008330 <MX_TIM8_Init+0x168>)
 8008314:	f004 fa6a 	bl	800c7ec <HAL_TIMEx_ConfigBreakDeadTime>
 8008318:	4603      	mov	r3, r0
 800831a:	2b00      	cmp	r3, #0
 800831c:	d001      	beq.n	8008322 <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 800831e:	f7ff fbed 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8008322:	4803      	ldr	r0, [pc, #12]	; (8008330 <MX_TIM8_Init+0x168>)
 8008324:	f000 f9da 	bl	80086dc <HAL_TIM_MspPostInit>

}
 8008328:	bf00      	nop
 800832a:	3758      	adds	r7, #88	; 0x58
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}
 8008330:	20000e5c 	.word	0x20000e5c
 8008334:	40010400 	.word	0x40010400

08008338 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b088      	sub	sp, #32
 800833c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800833e:	1d3b      	adds	r3, r7, #4
 8008340:	2200      	movs	r2, #0
 8008342:	601a      	str	r2, [r3, #0]
 8008344:	605a      	str	r2, [r3, #4]
 8008346:	609a      	str	r2, [r3, #8]
 8008348:	60da      	str	r2, [r3, #12]
 800834a:	611a      	str	r2, [r3, #16]
 800834c:	615a      	str	r2, [r3, #20]
 800834e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8008350:	4b1e      	ldr	r3, [pc, #120]	; (80083cc <MX_TIM10_Init+0x94>)
 8008352:	4a1f      	ldr	r2, [pc, #124]	; (80083d0 <MX_TIM10_Init+0x98>)
 8008354:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1;
 8008356:	4b1d      	ldr	r3, [pc, #116]	; (80083cc <MX_TIM10_Init+0x94>)
 8008358:	2201      	movs	r2, #1
 800835a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800835c:	4b1b      	ldr	r3, [pc, #108]	; (80083cc <MX_TIM10_Init+0x94>)
 800835e:	2200      	movs	r2, #0
 8008360:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8008362:	4b1a      	ldr	r3, [pc, #104]	; (80083cc <MX_TIM10_Init+0x94>)
 8008364:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008368:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800836a:	4b18      	ldr	r3, [pc, #96]	; (80083cc <MX_TIM10_Init+0x94>)
 800836c:	2200      	movs	r2, #0
 800836e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008370:	4b16      	ldr	r3, [pc, #88]	; (80083cc <MX_TIM10_Init+0x94>)
 8008372:	2200      	movs	r2, #0
 8008374:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8008376:	4815      	ldr	r0, [pc, #84]	; (80083cc <MX_TIM10_Init+0x94>)
 8008378:	f003 fb08 	bl	800b98c <HAL_TIM_Base_Init>
 800837c:	4603      	mov	r3, r0
 800837e:	2b00      	cmp	r3, #0
 8008380:	d001      	beq.n	8008386 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8008382:	f7ff fbbb 	bl	8007afc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8008386:	4811      	ldr	r0, [pc, #68]	; (80083cc <MX_TIM10_Init+0x94>)
 8008388:	f003 fbc0 	bl	800bb0c <HAL_TIM_PWM_Init>
 800838c:	4603      	mov	r3, r0
 800838e:	2b00      	cmp	r3, #0
 8008390:	d001      	beq.n	8008396 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8008392:	f7ff fbb3 	bl	8007afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008396:	2360      	movs	r3, #96	; 0x60
 8008398:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800839a:	2300      	movs	r3, #0
 800839c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800839e:	2300      	movs	r3, #0
 80083a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80083a2:	2300      	movs	r3, #0
 80083a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80083a6:	1d3b      	adds	r3, r7, #4
 80083a8:	2200      	movs	r2, #0
 80083aa:	4619      	mov	r1, r3
 80083ac:	4807      	ldr	r0, [pc, #28]	; (80083cc <MX_TIM10_Init+0x94>)
 80083ae:	f003 fd05 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 80083b2:	4603      	mov	r3, r0
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d001      	beq.n	80083bc <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80083b8:	f7ff fba0 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80083bc:	4803      	ldr	r0, [pc, #12]	; (80083cc <MX_TIM10_Init+0x94>)
 80083be:	f000 f98d 	bl	80086dc <HAL_TIM_MspPostInit>

}
 80083c2:	bf00      	nop
 80083c4:	3720      	adds	r7, #32
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	bf00      	nop
 80083cc:	20000ea4 	.word	0x20000ea4
 80083d0:	40014400 	.word	0x40014400

080083d4 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b088      	sub	sp, #32
 80083d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80083da:	1d3b      	adds	r3, r7, #4
 80083dc:	2200      	movs	r2, #0
 80083de:	601a      	str	r2, [r3, #0]
 80083e0:	605a      	str	r2, [r3, #4]
 80083e2:	609a      	str	r2, [r3, #8]
 80083e4:	60da      	str	r2, [r3, #12]
 80083e6:	611a      	str	r2, [r3, #16]
 80083e8:	615a      	str	r2, [r3, #20]
 80083ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80083ec:	4b1e      	ldr	r3, [pc, #120]	; (8008468 <MX_TIM11_Init+0x94>)
 80083ee:	4a1f      	ldr	r2, [pc, #124]	; (800846c <MX_TIM11_Init+0x98>)
 80083f0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 1;
 80083f2:	4b1d      	ldr	r3, [pc, #116]	; (8008468 <MX_TIM11_Init+0x94>)
 80083f4:	2201      	movs	r2, #1
 80083f6:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80083f8:	4b1b      	ldr	r3, [pc, #108]	; (8008468 <MX_TIM11_Init+0x94>)
 80083fa:	2200      	movs	r2, #0
 80083fc:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80083fe:	4b1a      	ldr	r3, [pc, #104]	; (8008468 <MX_TIM11_Init+0x94>)
 8008400:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008404:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008406:	4b18      	ldr	r3, [pc, #96]	; (8008468 <MX_TIM11_Init+0x94>)
 8008408:	2200      	movs	r2, #0
 800840a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800840c:	4b16      	ldr	r3, [pc, #88]	; (8008468 <MX_TIM11_Init+0x94>)
 800840e:	2200      	movs	r2, #0
 8008410:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8008412:	4815      	ldr	r0, [pc, #84]	; (8008468 <MX_TIM11_Init+0x94>)
 8008414:	f003 faba 	bl	800b98c <HAL_TIM_Base_Init>
 8008418:	4603      	mov	r3, r0
 800841a:	2b00      	cmp	r3, #0
 800841c:	d001      	beq.n	8008422 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800841e:	f7ff fb6d 	bl	8007afc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8008422:	4811      	ldr	r0, [pc, #68]	; (8008468 <MX_TIM11_Init+0x94>)
 8008424:	f003 fb72 	bl	800bb0c <HAL_TIM_PWM_Init>
 8008428:	4603      	mov	r3, r0
 800842a:	2b00      	cmp	r3, #0
 800842c:	d001      	beq.n	8008432 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 800842e:	f7ff fb65 	bl	8007afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008432:	2360      	movs	r3, #96	; 0x60
 8008434:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8008436:	2300      	movs	r3, #0
 8008438:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800843a:	2300      	movs	r3, #0
 800843c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800843e:	2300      	movs	r3, #0
 8008440:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008442:	1d3b      	adds	r3, r7, #4
 8008444:	2200      	movs	r2, #0
 8008446:	4619      	mov	r1, r3
 8008448:	4807      	ldr	r0, [pc, #28]	; (8008468 <MX_TIM11_Init+0x94>)
 800844a:	f003 fcb7 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 800844e:	4603      	mov	r3, r0
 8008450:	2b00      	cmp	r3, #0
 8008452:	d001      	beq.n	8008458 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8008454:	f7ff fb52 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8008458:	4803      	ldr	r0, [pc, #12]	; (8008468 <MX_TIM11_Init+0x94>)
 800845a:	f000 f93f 	bl	80086dc <HAL_TIM_MspPostInit>

}
 800845e:	bf00      	nop
 8008460:	3720      	adds	r7, #32
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}
 8008466:	bf00      	nop
 8008468:	20000eec 	.word	0x20000eec
 800846c:	40014800 	.word	0x40014800

08008470 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b088      	sub	sp, #32
 8008474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8008476:	1d3b      	adds	r3, r7, #4
 8008478:	2200      	movs	r2, #0
 800847a:	601a      	str	r2, [r3, #0]
 800847c:	605a      	str	r2, [r3, #4]
 800847e:	609a      	str	r2, [r3, #8]
 8008480:	60da      	str	r2, [r3, #12]
 8008482:	611a      	str	r2, [r3, #16]
 8008484:	615a      	str	r2, [r3, #20]
 8008486:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8008488:	4b1a      	ldr	r3, [pc, #104]	; (80084f4 <MX_TIM12_Init+0x84>)
 800848a:	4a1b      	ldr	r2, [pc, #108]	; (80084f8 <MX_TIM12_Init+0x88>)
 800848c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 800848e:	4b19      	ldr	r3, [pc, #100]	; (80084f4 <MX_TIM12_Init+0x84>)
 8008490:	2200      	movs	r2, #0
 8008492:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008494:	4b17      	ldr	r3, [pc, #92]	; (80084f4 <MX_TIM12_Init+0x84>)
 8008496:	2200      	movs	r2, #0
 8008498:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800849a:	4b16      	ldr	r3, [pc, #88]	; (80084f4 <MX_TIM12_Init+0x84>)
 800849c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80084a0:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80084a2:	4b14      	ldr	r3, [pc, #80]	; (80084f4 <MX_TIM12_Init+0x84>)
 80084a4:	2200      	movs	r2, #0
 80084a6:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80084a8:	4b12      	ldr	r3, [pc, #72]	; (80084f4 <MX_TIM12_Init+0x84>)
 80084aa:	2200      	movs	r2, #0
 80084ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80084ae:	4811      	ldr	r0, [pc, #68]	; (80084f4 <MX_TIM12_Init+0x84>)
 80084b0:	f003 fb2c 	bl	800bb0c <HAL_TIM_PWM_Init>
 80084b4:	4603      	mov	r3, r0
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d001      	beq.n	80084be <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80084ba:	f7ff fb1f 	bl	8007afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80084be:	2360      	movs	r3, #96	; 0x60
 80084c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80084c2:	2300      	movs	r3, #0
 80084c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80084c6:	2300      	movs	r3, #0
 80084c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80084ca:	2300      	movs	r3, #0
 80084cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80084ce:	1d3b      	adds	r3, r7, #4
 80084d0:	2204      	movs	r2, #4
 80084d2:	4619      	mov	r1, r3
 80084d4:	4807      	ldr	r0, [pc, #28]	; (80084f4 <MX_TIM12_Init+0x84>)
 80084d6:	f003 fc71 	bl	800bdbc <HAL_TIM_PWM_ConfigChannel>
 80084da:	4603      	mov	r3, r0
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d001      	beq.n	80084e4 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80084e0:	f7ff fb0c 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80084e4:	4803      	ldr	r0, [pc, #12]	; (80084f4 <MX_TIM12_Init+0x84>)
 80084e6:	f000 f8f9 	bl	80086dc <HAL_TIM_MspPostInit>

}
 80084ea:	bf00      	nop
 80084ec:	3720      	adds	r7, #32
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop
 80084f4:	20000f34 	.word	0x20000f34
 80084f8:	40001800 	.word	0x40001800

080084fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b088      	sub	sp, #32
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800850c:	d10e      	bne.n	800852c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800850e:	2300      	movs	r3, #0
 8008510:	61fb      	str	r3, [r7, #28]
 8008512:	4b59      	ldr	r3, [pc, #356]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 8008514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008516:	4a58      	ldr	r2, [pc, #352]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 8008518:	f043 0301 	orr.w	r3, r3, #1
 800851c:	6413      	str	r3, [r2, #64]	; 0x40
 800851e:	4b56      	ldr	r3, [pc, #344]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 8008520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008522:	f003 0301 	and.w	r3, r3, #1
 8008526:	61fb      	str	r3, [r7, #28]
 8008528:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 800852a:	e0a0      	b.n	800866e <HAL_TIM_Base_MspInit+0x172>
  else if(tim_baseHandle->Instance==TIM3)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a52      	ldr	r2, [pc, #328]	; (800867c <HAL_TIM_Base_MspInit+0x180>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d144      	bne.n	80085c0 <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008536:	2300      	movs	r3, #0
 8008538:	61bb      	str	r3, [r7, #24]
 800853a:	4b4f      	ldr	r3, [pc, #316]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 800853c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800853e:	4a4e      	ldr	r2, [pc, #312]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 8008540:	f043 0302 	orr.w	r3, r3, #2
 8008544:	6413      	str	r3, [r2, #64]	; 0x40
 8008546:	4b4c      	ldr	r3, [pc, #304]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 8008548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800854a:	f003 0302 	and.w	r3, r3, #2
 800854e:	61bb      	str	r3, [r7, #24]
 8008550:	69bb      	ldr	r3, [r7, #24]
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 8008552:	4b4b      	ldr	r3, [pc, #300]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 8008554:	4a4b      	ldr	r2, [pc, #300]	; (8008684 <HAL_TIM_Base_MspInit+0x188>)
 8008556:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 8008558:	4b49      	ldr	r3, [pc, #292]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 800855a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800855e:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008560:	4b47      	ldr	r3, [pc, #284]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 8008562:	2240      	movs	r2, #64	; 0x40
 8008564:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8008566:	4b46      	ldr	r3, [pc, #280]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 8008568:	2200      	movs	r2, #0
 800856a:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 800856c:	4b44      	ldr	r3, [pc, #272]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 800856e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008572:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008574:	4b42      	ldr	r3, [pc, #264]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 8008576:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800857a:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800857c:	4b40      	ldr	r3, [pc, #256]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 800857e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008582:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8008584:	4b3e      	ldr	r3, [pc, #248]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 8008586:	2200      	movs	r2, #0
 8008588:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 800858a:	4b3d      	ldr	r3, [pc, #244]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 800858c:	2200      	movs	r2, #0
 800858e:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8008590:	4b3b      	ldr	r3, [pc, #236]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 8008592:	2200      	movs	r2, #0
 8008594:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8008596:	483a      	ldr	r0, [pc, #232]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 8008598:	f001 ff0c 	bl	800a3b4 <HAL_DMA_Init>
 800859c:	4603      	mov	r3, r0
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d001      	beq.n	80085a6 <HAL_TIM_Base_MspInit+0xaa>
      Error_Handler();
 80085a2:	f7ff faab 	bl	8007afc <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	4a35      	ldr	r2, [pc, #212]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 80085aa:	625a      	str	r2, [r3, #36]	; 0x24
 80085ac:	4a34      	ldr	r2, [pc, #208]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	4a32      	ldr	r2, [pc, #200]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 80085b6:	639a      	str	r2, [r3, #56]	; 0x38
 80085b8:	4a31      	ldr	r2, [pc, #196]	; (8008680 <HAL_TIM_Base_MspInit+0x184>)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6393      	str	r3, [r2, #56]	; 0x38
}
 80085be:	e056      	b.n	800866e <HAL_TIM_Base_MspInit+0x172>
  else if(tim_baseHandle->Instance==TIM4)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a30      	ldr	r2, [pc, #192]	; (8008688 <HAL_TIM_Base_MspInit+0x18c>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d10e      	bne.n	80085e8 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80085ca:	2300      	movs	r3, #0
 80085cc:	617b      	str	r3, [r7, #20]
 80085ce:	4b2a      	ldr	r3, [pc, #168]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 80085d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d2:	4a29      	ldr	r2, [pc, #164]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 80085d4:	f043 0304 	orr.w	r3, r3, #4
 80085d8:	6413      	str	r3, [r2, #64]	; 0x40
 80085da:	4b27      	ldr	r3, [pc, #156]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 80085dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085de:	f003 0304 	and.w	r3, r3, #4
 80085e2:	617b      	str	r3, [r7, #20]
 80085e4:	697b      	ldr	r3, [r7, #20]
}
 80085e6:	e042      	b.n	800866e <HAL_TIM_Base_MspInit+0x172>
  else if(tim_baseHandle->Instance==TIM8)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a27      	ldr	r2, [pc, #156]	; (800868c <HAL_TIM_Base_MspInit+0x190>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d10e      	bne.n	8008610 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80085f2:	2300      	movs	r3, #0
 80085f4:	613b      	str	r3, [r7, #16]
 80085f6:	4b20      	ldr	r3, [pc, #128]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 80085f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085fa:	4a1f      	ldr	r2, [pc, #124]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 80085fc:	f043 0302 	orr.w	r3, r3, #2
 8008600:	6453      	str	r3, [r2, #68]	; 0x44
 8008602:	4b1d      	ldr	r3, [pc, #116]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 8008604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008606:	f003 0302 	and.w	r3, r3, #2
 800860a:	613b      	str	r3, [r7, #16]
 800860c:	693b      	ldr	r3, [r7, #16]
}
 800860e:	e02e      	b.n	800866e <HAL_TIM_Base_MspInit+0x172>
  else if(tim_baseHandle->Instance==TIM10)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a1e      	ldr	r2, [pc, #120]	; (8008690 <HAL_TIM_Base_MspInit+0x194>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d116      	bne.n	8008648 <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800861a:	2300      	movs	r3, #0
 800861c:	60fb      	str	r3, [r7, #12]
 800861e:	4b16      	ldr	r3, [pc, #88]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 8008620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008622:	4a15      	ldr	r2, [pc, #84]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 8008624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008628:	6453      	str	r3, [r2, #68]	; 0x44
 800862a:	4b13      	ldr	r3, [pc, #76]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 800862c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800862e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008632:	60fb      	str	r3, [r7, #12]
 8008634:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 15, 0);
 8008636:	2200      	movs	r2, #0
 8008638:	210f      	movs	r1, #15
 800863a:	2019      	movs	r0, #25
 800863c:	f001 fe74 	bl	800a328 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8008640:	2019      	movs	r0, #25
 8008642:	f001 fe8d 	bl	800a360 <HAL_NVIC_EnableIRQ>
}
 8008646:	e012      	b.n	800866e <HAL_TIM_Base_MspInit+0x172>
  else if(tim_baseHandle->Instance==TIM11)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a11      	ldr	r2, [pc, #68]	; (8008694 <HAL_TIM_Base_MspInit+0x198>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d10d      	bne.n	800866e <HAL_TIM_Base_MspInit+0x172>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8008652:	2300      	movs	r3, #0
 8008654:	60bb      	str	r3, [r7, #8]
 8008656:	4b08      	ldr	r3, [pc, #32]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 8008658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800865a:	4a07      	ldr	r2, [pc, #28]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 800865c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008660:	6453      	str	r3, [r2, #68]	; 0x44
 8008662:	4b05      	ldr	r3, [pc, #20]	; (8008678 <HAL_TIM_Base_MspInit+0x17c>)
 8008664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008666:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800866a:	60bb      	str	r3, [r7, #8]
 800866c:	68bb      	ldr	r3, [r7, #8]
}
 800866e:	bf00      	nop
 8008670:	3720      	adds	r7, #32
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}
 8008676:	bf00      	nop
 8008678:	40023800 	.word	0x40023800
 800867c:	40000400 	.word	0x40000400
 8008680:	20000f7c 	.word	0x20000f7c
 8008684:	40026070 	.word	0x40026070
 8008688:	40000800 	.word	0x40000800
 800868c:	40010400 	.word	0x40010400
 8008690:	40014400 	.word	0x40014400
 8008694:	40014800 	.word	0x40014800

08008698 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8008698:	b480      	push	{r7}
 800869a:	b085      	sub	sp, #20
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a0b      	ldr	r2, [pc, #44]	; (80086d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d10d      	bne.n	80086c6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80086aa:	2300      	movs	r3, #0
 80086ac:	60fb      	str	r3, [r7, #12]
 80086ae:	4b0a      	ldr	r3, [pc, #40]	; (80086d8 <HAL_TIM_PWM_MspInit+0x40>)
 80086b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086b2:	4a09      	ldr	r2, [pc, #36]	; (80086d8 <HAL_TIM_PWM_MspInit+0x40>)
 80086b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086b8:	6413      	str	r3, [r2, #64]	; 0x40
 80086ba:	4b07      	ldr	r3, [pc, #28]	; (80086d8 <HAL_TIM_PWM_MspInit+0x40>)
 80086bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086c2:	60fb      	str	r3, [r7, #12]
 80086c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80086c6:	bf00      	nop
 80086c8:	3714      	adds	r7, #20
 80086ca:	46bd      	mov	sp, r7
 80086cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d0:	4770      	bx	lr
 80086d2:	bf00      	nop
 80086d4:	40001800 	.word	0x40001800
 80086d8:	40023800 	.word	0x40023800

080086dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b092      	sub	sp, #72	; 0x48
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80086e4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80086e8:	2200      	movs	r2, #0
 80086ea:	601a      	str	r2, [r3, #0]
 80086ec:	605a      	str	r2, [r3, #4]
 80086ee:	609a      	str	r2, [r3, #8]
 80086f0:	60da      	str	r2, [r3, #12]
 80086f2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086fc:	d13e      	bne.n	800877c <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80086fe:	2300      	movs	r3, #0
 8008700:	633b      	str	r3, [r7, #48]	; 0x30
 8008702:	4b99      	ldr	r3, [pc, #612]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 8008704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008706:	4a98      	ldr	r2, [pc, #608]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 8008708:	f043 0302 	orr.w	r3, r3, #2
 800870c:	6313      	str	r3, [r2, #48]	; 0x30
 800870e:	4b96      	ldr	r3, [pc, #600]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 8008710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008712:	f003 0302 	and.w	r3, r3, #2
 8008716:	633b      	str	r3, [r7, #48]	; 0x30
 8008718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800871a:	2300      	movs	r3, #0
 800871c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800871e:	4b92      	ldr	r3, [pc, #584]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 8008720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008722:	4a91      	ldr	r2, [pc, #580]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 8008724:	f043 0301 	orr.w	r3, r3, #1
 8008728:	6313      	str	r3, [r2, #48]	; 0x30
 800872a:	4b8f      	ldr	r3, [pc, #572]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 800872c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800872e:	f003 0301 	and.w	r3, r3, #1
 8008732:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = LP2_control_Pin|D3_control_Pin;
 8008736:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800873a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800873c:	2302      	movs	r3, #2
 800873e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008740:	2300      	movs	r3, #0
 8008742:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008744:	2300      	movs	r3, #0
 8008746:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8008748:	2301      	movs	r3, #1
 800874a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800874c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008750:	4619      	mov	r1, r3
 8008752:	4886      	ldr	r0, [pc, #536]	; (800896c <HAL_TIM_MspPostInit+0x290>)
 8008754:	f002 fa30 	bl	800abb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LP3_control_Pin;
 8008758:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800875c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800875e:	2302      	movs	r3, #2
 8008760:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008762:	2300      	movs	r3, #0
 8008764:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008766:	2300      	movs	r3, #0
 8008768:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800876a:	2301      	movs	r3, #1
 800876c:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(LP3_control_GPIO_Port, &GPIO_InitStruct);
 800876e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008772:	4619      	mov	r1, r3
 8008774:	487e      	ldr	r0, [pc, #504]	; (8008970 <HAL_TIM_MspPostInit+0x294>)
 8008776:	f002 fa1f 	bl	800abb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800877a:	e12d      	b.n	80089d8 <HAL_TIM_MspPostInit+0x2fc>
  else if(timHandle->Instance==TIM3)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a7c      	ldr	r2, [pc, #496]	; (8008974 <HAL_TIM_MspPostInit+0x298>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d13d      	bne.n	8008802 <HAL_TIM_MspPostInit+0x126>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008786:	2300      	movs	r3, #0
 8008788:	62bb      	str	r3, [r7, #40]	; 0x28
 800878a:	4b77      	ldr	r3, [pc, #476]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 800878c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800878e:	4a76      	ldr	r2, [pc, #472]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 8008790:	f043 0304 	orr.w	r3, r3, #4
 8008794:	6313      	str	r3, [r2, #48]	; 0x30
 8008796:	4b74      	ldr	r3, [pc, #464]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 8008798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800879a:	f003 0304 	and.w	r3, r3, #4
 800879e:	62bb      	str	r3, [r7, #40]	; 0x28
 80087a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80087a2:	2300      	movs	r3, #0
 80087a4:	627b      	str	r3, [r7, #36]	; 0x24
 80087a6:	4b70      	ldr	r3, [pc, #448]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 80087a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087aa:	4a6f      	ldr	r2, [pc, #444]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 80087ac:	f043 0302 	orr.w	r3, r3, #2
 80087b0:	6313      	str	r3, [r2, #48]	; 0x30
 80087b2:	4b6d      	ldr	r3, [pc, #436]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 80087b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087b6:	f003 0302 	and.w	r3, r3, #2
 80087ba:	627b      	str	r3, [r7, #36]	; 0x24
 80087bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = D4_control_Pin;
 80087be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80087c2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087c4:	2302      	movs	r3, #2
 80087c6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087c8:	2300      	movs	r3, #0
 80087ca:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80087cc:	2300      	movs	r3, #0
 80087ce:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80087d0:	2302      	movs	r3, #2
 80087d2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(D4_control_GPIO_Port, &GPIO_InitStruct);
 80087d4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80087d8:	4619      	mov	r1, r3
 80087da:	4867      	ldr	r0, [pc, #412]	; (8008978 <HAL_TIM_MspPostInit+0x29c>)
 80087dc:	f002 f9ec 	bl	800abb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = D1_control_Pin;
 80087e0:	2310      	movs	r3, #16
 80087e2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087e4:	2302      	movs	r3, #2
 80087e6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087e8:	2300      	movs	r3, #0
 80087ea:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80087ec:	2300      	movs	r3, #0
 80087ee:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80087f0:	2302      	movs	r3, #2
 80087f2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(D1_control_GPIO_Port, &GPIO_InitStruct);
 80087f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80087f8:	4619      	mov	r1, r3
 80087fa:	485c      	ldr	r0, [pc, #368]	; (800896c <HAL_TIM_MspPostInit+0x290>)
 80087fc:	f002 f9dc 	bl	800abb8 <HAL_GPIO_Init>
}
 8008800:	e0ea      	b.n	80089d8 <HAL_TIM_MspPostInit+0x2fc>
  else if(timHandle->Instance==TIM4)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a5d      	ldr	r2, [pc, #372]	; (800897c <HAL_TIM_MspPostInit+0x2a0>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d13d      	bne.n	8008888 <HAL_TIM_MspPostInit+0x1ac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800880c:	2300      	movs	r3, #0
 800880e:	623b      	str	r3, [r7, #32]
 8008810:	4b55      	ldr	r3, [pc, #340]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 8008812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008814:	4a54      	ldr	r2, [pc, #336]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 8008816:	f043 0308 	orr.w	r3, r3, #8
 800881a:	6313      	str	r3, [r2, #48]	; 0x30
 800881c:	4b52      	ldr	r3, [pc, #328]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 800881e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008820:	f003 0308 	and.w	r3, r3, #8
 8008824:	623b      	str	r3, [r7, #32]
 8008826:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008828:	2300      	movs	r3, #0
 800882a:	61fb      	str	r3, [r7, #28]
 800882c:	4b4e      	ldr	r3, [pc, #312]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 800882e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008830:	4a4d      	ldr	r2, [pc, #308]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 8008832:	f043 0302 	orr.w	r3, r3, #2
 8008836:	6313      	str	r3, [r2, #48]	; 0x30
 8008838:	4b4b      	ldr	r3, [pc, #300]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 800883a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800883c:	f003 0302 	and.w	r3, r3, #2
 8008840:	61fb      	str	r3, [r7, #28]
 8008842:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 8008844:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8008848:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800884a:	2302      	movs	r3, #2
 800884c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800884e:	2300      	movs	r3, #0
 8008850:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008852:	2300      	movs	r3, #0
 8008854:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8008856:	2302      	movs	r3, #2
 8008858:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800885a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800885e:	4619      	mov	r1, r3
 8008860:	4847      	ldr	r0, [pc, #284]	; (8008980 <HAL_TIM_MspPostInit+0x2a4>)
 8008862:	f002 f9a9 	bl	800abb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LP9_control_Pin;
 8008866:	2380      	movs	r3, #128	; 0x80
 8008868:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800886a:	2302      	movs	r3, #2
 800886c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800886e:	2300      	movs	r3, #0
 8008870:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008872:	2300      	movs	r3, #0
 8008874:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8008876:	2302      	movs	r3, #2
 8008878:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(LP9_control_GPIO_Port, &GPIO_InitStruct);
 800887a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800887e:	4619      	mov	r1, r3
 8008880:	483a      	ldr	r0, [pc, #232]	; (800896c <HAL_TIM_MspPostInit+0x290>)
 8008882:	f002 f999 	bl	800abb8 <HAL_GPIO_Init>
}
 8008886:	e0a7      	b.n	80089d8 <HAL_TIM_MspPostInit+0x2fc>
  else if(timHandle->Instance==TIM8)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a3d      	ldr	r2, [pc, #244]	; (8008984 <HAL_TIM_MspPostInit+0x2a8>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d11f      	bne.n	80088d2 <HAL_TIM_MspPostInit+0x1f6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008892:	2300      	movs	r3, #0
 8008894:	61bb      	str	r3, [r7, #24]
 8008896:	4b34      	ldr	r3, [pc, #208]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 8008898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800889a:	4a33      	ldr	r2, [pc, #204]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 800889c:	f043 0304 	orr.w	r3, r3, #4
 80088a0:	6313      	str	r3, [r2, #48]	; 0x30
 80088a2:	4b31      	ldr	r3, [pc, #196]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 80088a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088a6:	f003 0304 	and.w	r3, r3, #4
 80088aa:	61bb      	str	r3, [r7, #24]
 80088ac:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = LP8_control_Pin|HP2_control_Pin|HP1_control_Pin;
 80088ae:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80088b2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088b4:	2302      	movs	r3, #2
 80088b6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088b8:	2300      	movs	r3, #0
 80088ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088bc:	2300      	movs	r3, #0
 80088be:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80088c0:	2303      	movs	r3, #3
 80088c2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80088c4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80088c8:	4619      	mov	r1, r3
 80088ca:	482b      	ldr	r0, [pc, #172]	; (8008978 <HAL_TIM_MspPostInit+0x29c>)
 80088cc:	f002 f974 	bl	800abb8 <HAL_GPIO_Init>
}
 80088d0:	e082      	b.n	80089d8 <HAL_TIM_MspPostInit+0x2fc>
  else if(timHandle->Instance==TIM10)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a2c      	ldr	r2, [pc, #176]	; (8008988 <HAL_TIM_MspPostInit+0x2ac>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d11f      	bne.n	800891c <HAL_TIM_MspPostInit+0x240>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80088dc:	2300      	movs	r3, #0
 80088de:	617b      	str	r3, [r7, #20]
 80088e0:	4b21      	ldr	r3, [pc, #132]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 80088e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088e4:	4a20      	ldr	r2, [pc, #128]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 80088e6:	f043 0302 	orr.w	r3, r3, #2
 80088ea:	6313      	str	r3, [r2, #48]	; 0x30
 80088ec:	4b1e      	ldr	r3, [pc, #120]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 80088ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088f0:	f003 0302 	and.w	r3, r3, #2
 80088f4:	617b      	str	r3, [r7, #20]
 80088f6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = D2_control_Pin;
 80088f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80088fc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088fe:	2302      	movs	r3, #2
 8008900:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008902:	2300      	movs	r3, #0
 8008904:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008906:	2300      	movs	r3, #0
 8008908:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800890a:	2303      	movs	r3, #3
 800890c:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(D2_control_GPIO_Port, &GPIO_InitStruct);
 800890e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008912:	4619      	mov	r1, r3
 8008914:	4815      	ldr	r0, [pc, #84]	; (800896c <HAL_TIM_MspPostInit+0x290>)
 8008916:	f002 f94f 	bl	800abb8 <HAL_GPIO_Init>
}
 800891a:	e05d      	b.n	80089d8 <HAL_TIM_MspPostInit+0x2fc>
  else if(timHandle->Instance==TIM11)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4a1a      	ldr	r2, [pc, #104]	; (800898c <HAL_TIM_MspPostInit+0x2b0>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d134      	bne.n	8008990 <HAL_TIM_MspPostInit+0x2b4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008926:	2300      	movs	r3, #0
 8008928:	613b      	str	r3, [r7, #16]
 800892a:	4b0f      	ldr	r3, [pc, #60]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 800892c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800892e:	4a0e      	ldr	r2, [pc, #56]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 8008930:	f043 0302 	orr.w	r3, r3, #2
 8008934:	6313      	str	r3, [r2, #48]	; 0x30
 8008936:	4b0c      	ldr	r3, [pc, #48]	; (8008968 <HAL_TIM_MspPostInit+0x28c>)
 8008938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800893a:	f003 0302 	and.w	r3, r3, #2
 800893e:	613b      	str	r3, [r7, #16]
 8008940:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LP10_control_Pin;
 8008942:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008946:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008948:	2302      	movs	r3, #2
 800894a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800894c:	2300      	movs	r3, #0
 800894e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008950:	2300      	movs	r3, #0
 8008952:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8008954:	2303      	movs	r3, #3
 8008956:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(LP10_control_GPIO_Port, &GPIO_InitStruct);
 8008958:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800895c:	4619      	mov	r1, r3
 800895e:	4803      	ldr	r0, [pc, #12]	; (800896c <HAL_TIM_MspPostInit+0x290>)
 8008960:	f002 f92a 	bl	800abb8 <HAL_GPIO_Init>
}
 8008964:	e038      	b.n	80089d8 <HAL_TIM_MspPostInit+0x2fc>
 8008966:	bf00      	nop
 8008968:	40023800 	.word	0x40023800
 800896c:	40020400 	.word	0x40020400
 8008970:	40020000 	.word	0x40020000
 8008974:	40000400 	.word	0x40000400
 8008978:	40020800 	.word	0x40020800
 800897c:	40000800 	.word	0x40000800
 8008980:	40020c00 	.word	0x40020c00
 8008984:	40010400 	.word	0x40010400
 8008988:	40014400 	.word	0x40014400
 800898c:	40014800 	.word	0x40014800
  else if(timHandle->Instance==TIM12)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a12      	ldr	r2, [pc, #72]	; (80089e0 <HAL_TIM_MspPostInit+0x304>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d11e      	bne.n	80089d8 <HAL_TIM_MspPostInit+0x2fc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800899a:	2300      	movs	r3, #0
 800899c:	60fb      	str	r3, [r7, #12]
 800899e:	4b11      	ldr	r3, [pc, #68]	; (80089e4 <HAL_TIM_MspPostInit+0x308>)
 80089a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089a2:	4a10      	ldr	r2, [pc, #64]	; (80089e4 <HAL_TIM_MspPostInit+0x308>)
 80089a4:	f043 0302 	orr.w	r3, r3, #2
 80089a8:	6313      	str	r3, [r2, #48]	; 0x30
 80089aa:	4b0e      	ldr	r3, [pc, #56]	; (80089e4 <HAL_TIM_MspPostInit+0x308>)
 80089ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ae:	f003 0302 	and.w	r3, r3, #2
 80089b2:	60fb      	str	r3, [r7, #12]
 80089b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LP1_control_Pin;
 80089b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80089ba:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089bc:	2302      	movs	r3, #2
 80089be:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089c0:	2300      	movs	r3, #0
 80089c2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80089c4:	2300      	movs	r3, #0
 80089c6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80089c8:	2309      	movs	r3, #9
 80089ca:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(LP1_control_GPIO_Port, &GPIO_InitStruct);
 80089cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80089d0:	4619      	mov	r1, r3
 80089d2:	4805      	ldr	r0, [pc, #20]	; (80089e8 <HAL_TIM_MspPostInit+0x30c>)
 80089d4:	f002 f8f0 	bl	800abb8 <HAL_GPIO_Init>
}
 80089d8:	bf00      	nop
 80089da:	3748      	adds	r7, #72	; 0x48
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd80      	pop	{r7, pc}
 80089e0:	40001800 	.word	0x40001800
 80089e4:	40023800 	.word	0x40023800
 80089e8:	40020400 	.word	0x40020400

080089ec <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80089f0:	4b10      	ldr	r3, [pc, #64]	; (8008a34 <MX_USART2_UART_Init+0x48>)
 80089f2:	4a11      	ldr	r2, [pc, #68]	; (8008a38 <MX_USART2_UART_Init+0x4c>)
 80089f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 2000000;
 80089f6:	4b0f      	ldr	r3, [pc, #60]	; (8008a34 <MX_USART2_UART_Init+0x48>)
 80089f8:	4a10      	ldr	r2, [pc, #64]	; (8008a3c <MX_USART2_UART_Init+0x50>)
 80089fa:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80089fc:	4b0d      	ldr	r3, [pc, #52]	; (8008a34 <MX_USART2_UART_Init+0x48>)
 80089fe:	2200      	movs	r2, #0
 8008a00:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008a02:	4b0c      	ldr	r3, [pc, #48]	; (8008a34 <MX_USART2_UART_Init+0x48>)
 8008a04:	2200      	movs	r2, #0
 8008a06:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8008a08:	4b0a      	ldr	r3, [pc, #40]	; (8008a34 <MX_USART2_UART_Init+0x48>)
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008a0e:	4b09      	ldr	r3, [pc, #36]	; (8008a34 <MX_USART2_UART_Init+0x48>)
 8008a10:	220c      	movs	r2, #12
 8008a12:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008a14:	4b07      	ldr	r3, [pc, #28]	; (8008a34 <MX_USART2_UART_Init+0x48>)
 8008a16:	2200      	movs	r2, #0
 8008a18:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8008a1a:	4b06      	ldr	r3, [pc, #24]	; (8008a34 <MX_USART2_UART_Init+0x48>)
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8008a20:	4804      	ldr	r0, [pc, #16]	; (8008a34 <MX_USART2_UART_Init+0x48>)
 8008a22:	f003 ff49 	bl	800c8b8 <HAL_UART_Init>
 8008a26:	4603      	mov	r3, r0
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d001      	beq.n	8008a30 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 8008a2c:	f7ff f866 	bl	8007afc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8008a30:	bf00      	nop
 8008a32:	bd80      	pop	{r7, pc}
 8008a34:	20000fdc 	.word	0x20000fdc
 8008a38:	40004400 	.word	0x40004400
 8008a3c:	001e8480 	.word	0x001e8480

08008a40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b08a      	sub	sp, #40	; 0x28
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a48:	f107 0314 	add.w	r3, r7, #20
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	601a      	str	r2, [r3, #0]
 8008a50:	605a      	str	r2, [r3, #4]
 8008a52:	609a      	str	r2, [r3, #8]
 8008a54:	60da      	str	r2, [r3, #12]
 8008a56:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4a4c      	ldr	r2, [pc, #304]	; (8008b90 <HAL_UART_MspInit+0x150>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	f040 8091 	bne.w	8008b86 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8008a64:	2300      	movs	r3, #0
 8008a66:	613b      	str	r3, [r7, #16]
 8008a68:	4b4a      	ldr	r3, [pc, #296]	; (8008b94 <HAL_UART_MspInit+0x154>)
 8008a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a6c:	4a49      	ldr	r2, [pc, #292]	; (8008b94 <HAL_UART_MspInit+0x154>)
 8008a6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008a72:	6413      	str	r3, [r2, #64]	; 0x40
 8008a74:	4b47      	ldr	r3, [pc, #284]	; (8008b94 <HAL_UART_MspInit+0x154>)
 8008a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a7c:	613b      	str	r3, [r7, #16]
 8008a7e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8008a80:	2300      	movs	r3, #0
 8008a82:	60fb      	str	r3, [r7, #12]
 8008a84:	4b43      	ldr	r3, [pc, #268]	; (8008b94 <HAL_UART_MspInit+0x154>)
 8008a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a88:	4a42      	ldr	r2, [pc, #264]	; (8008b94 <HAL_UART_MspInit+0x154>)
 8008a8a:	f043 0308 	orr.w	r3, r3, #8
 8008a8e:	6313      	str	r3, [r2, #48]	; 0x30
 8008a90:	4b40      	ldr	r3, [pc, #256]	; (8008b94 <HAL_UART_MspInit+0x154>)
 8008a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a94:	f003 0308 	and.w	r3, r3, #8
 8008a98:	60fb      	str	r3, [r7, #12]
 8008a9a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DBG_UART_TX_Pin|DBG_UART_RX_Pin;
 8008a9c:	2360      	movs	r3, #96	; 0x60
 8008a9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008aa0:	2302      	movs	r3, #2
 8008aa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008aa8:	2303      	movs	r3, #3
 8008aaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8008aac:	2307      	movs	r3, #7
 8008aae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008ab0:	f107 0314 	add.w	r3, r7, #20
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	4838      	ldr	r0, [pc, #224]	; (8008b98 <HAL_UART_MspInit+0x158>)
 8008ab8:	f002 f87e 	bl	800abb8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8008abc:	4b37      	ldr	r3, [pc, #220]	; (8008b9c <HAL_UART_MspInit+0x15c>)
 8008abe:	4a38      	ldr	r2, [pc, #224]	; (8008ba0 <HAL_UART_MspInit+0x160>)
 8008ac0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8008ac2:	4b36      	ldr	r3, [pc, #216]	; (8008b9c <HAL_UART_MspInit+0x15c>)
 8008ac4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008ac8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008aca:	4b34      	ldr	r3, [pc, #208]	; (8008b9c <HAL_UART_MspInit+0x15c>)
 8008acc:	2240      	movs	r2, #64	; 0x40
 8008ace:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008ad0:	4b32      	ldr	r3, [pc, #200]	; (8008b9c <HAL_UART_MspInit+0x15c>)
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008ad6:	4b31      	ldr	r3, [pc, #196]	; (8008b9c <HAL_UART_MspInit+0x15c>)
 8008ad8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008adc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008ade:	4b2f      	ldr	r3, [pc, #188]	; (8008b9c <HAL_UART_MspInit+0x15c>)
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008ae4:	4b2d      	ldr	r3, [pc, #180]	; (8008b9c <HAL_UART_MspInit+0x15c>)
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8008aea:	4b2c      	ldr	r3, [pc, #176]	; (8008b9c <HAL_UART_MspInit+0x15c>)
 8008aec:	2200      	movs	r2, #0
 8008aee:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8008af0:	4b2a      	ldr	r3, [pc, #168]	; (8008b9c <HAL_UART_MspInit+0x15c>)
 8008af2:	2200      	movs	r2, #0
 8008af4:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8008af6:	4b29      	ldr	r3, [pc, #164]	; (8008b9c <HAL_UART_MspInit+0x15c>)
 8008af8:	2200      	movs	r2, #0
 8008afa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8008afc:	4827      	ldr	r0, [pc, #156]	; (8008b9c <HAL_UART_MspInit+0x15c>)
 8008afe:	f001 fc59 	bl	800a3b4 <HAL_DMA_Init>
 8008b02:	4603      	mov	r3, r0
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d001      	beq.n	8008b0c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8008b08:	f7fe fff8 	bl	8007afc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	4a23      	ldr	r2, [pc, #140]	; (8008b9c <HAL_UART_MspInit+0x15c>)
 8008b10:	635a      	str	r2, [r3, #52]	; 0x34
 8008b12:	4a22      	ldr	r2, [pc, #136]	; (8008b9c <HAL_UART_MspInit+0x15c>)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8008b18:	4b22      	ldr	r3, [pc, #136]	; (8008ba4 <HAL_UART_MspInit+0x164>)
 8008b1a:	4a23      	ldr	r2, [pc, #140]	; (8008ba8 <HAL_UART_MspInit+0x168>)
 8008b1c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8008b1e:	4b21      	ldr	r3, [pc, #132]	; (8008ba4 <HAL_UART_MspInit+0x164>)
 8008b20:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008b24:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008b26:	4b1f      	ldr	r3, [pc, #124]	; (8008ba4 <HAL_UART_MspInit+0x164>)
 8008b28:	2200      	movs	r2, #0
 8008b2a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008b2c:	4b1d      	ldr	r3, [pc, #116]	; (8008ba4 <HAL_UART_MspInit+0x164>)
 8008b2e:	2200      	movs	r2, #0
 8008b30:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008b32:	4b1c      	ldr	r3, [pc, #112]	; (8008ba4 <HAL_UART_MspInit+0x164>)
 8008b34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008b38:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008b3a:	4b1a      	ldr	r3, [pc, #104]	; (8008ba4 <HAL_UART_MspInit+0x164>)
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008b40:	4b18      	ldr	r3, [pc, #96]	; (8008ba4 <HAL_UART_MspInit+0x164>)
 8008b42:	2200      	movs	r2, #0
 8008b44:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8008b46:	4b17      	ldr	r3, [pc, #92]	; (8008ba4 <HAL_UART_MspInit+0x164>)
 8008b48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008b4c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008b4e:	4b15      	ldr	r3, [pc, #84]	; (8008ba4 <HAL_UART_MspInit+0x164>)
 8008b50:	2200      	movs	r2, #0
 8008b52:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8008b54:	4b13      	ldr	r3, [pc, #76]	; (8008ba4 <HAL_UART_MspInit+0x164>)
 8008b56:	2200      	movs	r2, #0
 8008b58:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8008b5a:	4812      	ldr	r0, [pc, #72]	; (8008ba4 <HAL_UART_MspInit+0x164>)
 8008b5c:	f001 fc2a 	bl	800a3b4 <HAL_DMA_Init>
 8008b60:	4603      	mov	r3, r0
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d001      	beq.n	8008b6a <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8008b66:	f7fe ffc9 	bl	8007afc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	4a0d      	ldr	r2, [pc, #52]	; (8008ba4 <HAL_UART_MspInit+0x164>)
 8008b6e:	639a      	str	r2, [r3, #56]	; 0x38
 8008b70:	4a0c      	ldr	r2, [pc, #48]	; (8008ba4 <HAL_UART_MspInit+0x164>)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8008b76:	2200      	movs	r2, #0
 8008b78:	2105      	movs	r1, #5
 8008b7a:	2026      	movs	r0, #38	; 0x26
 8008b7c:	f001 fbd4 	bl	800a328 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8008b80:	2026      	movs	r0, #38	; 0x26
 8008b82:	f001 fbed 	bl	800a360 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8008b86:	bf00      	nop
 8008b88:	3728      	adds	r7, #40	; 0x28
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}
 8008b8e:	bf00      	nop
 8008b90:	40004400 	.word	0x40004400
 8008b94:	40023800 	.word	0x40023800
 8008b98:	40020c00 	.word	0x40020c00
 8008b9c:	20001020 	.word	0x20001020
 8008ba0:	400260a0 	.word	0x400260a0
 8008ba4:	20001080 	.word	0x20001080
 8008ba8:	40026088 	.word	0x40026088

08008bac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8008bac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008be4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008bb0:	480d      	ldr	r0, [pc, #52]	; (8008be8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8008bb2:	490e      	ldr	r1, [pc, #56]	; (8008bec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8008bb4:	4a0e      	ldr	r2, [pc, #56]	; (8008bf0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8008bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008bb8:	e002      	b.n	8008bc0 <LoopCopyDataInit>

08008bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008bbe:	3304      	adds	r3, #4

08008bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008bc4:	d3f9      	bcc.n	8008bba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008bc6:	4a0b      	ldr	r2, [pc, #44]	; (8008bf4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8008bc8:	4c0b      	ldr	r4, [pc, #44]	; (8008bf8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8008bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008bcc:	e001      	b.n	8008bd2 <LoopFillZerobss>

08008bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008bd0:	3204      	adds	r2, #4

08008bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008bd4:	d3fb      	bcc.n	8008bce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8008bd6:	f7ff f94d 	bl	8007e74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008bda:	f00b f8f5 	bl	8013dc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008bde:	f7fe fedf 	bl	80079a0 <main>
  bx  lr    
 8008be2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8008be4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008be8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008bec:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8008bf0:	080147a4 	.word	0x080147a4
  ldr r2, =_sbss
 8008bf4:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8008bf8:	200070b0 	.word	0x200070b0

08008bfc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008bfc:	e7fe      	b.n	8008bfc <ADC_IRQHandler>
	...

08008c00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008c04:	4b0e      	ldr	r3, [pc, #56]	; (8008c40 <HAL_Init+0x40>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4a0d      	ldr	r2, [pc, #52]	; (8008c40 <HAL_Init+0x40>)
 8008c0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008c0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008c10:	4b0b      	ldr	r3, [pc, #44]	; (8008c40 <HAL_Init+0x40>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4a0a      	ldr	r2, [pc, #40]	; (8008c40 <HAL_Init+0x40>)
 8008c16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008c1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008c1c:	4b08      	ldr	r3, [pc, #32]	; (8008c40 <HAL_Init+0x40>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a07      	ldr	r2, [pc, #28]	; (8008c40 <HAL_Init+0x40>)
 8008c22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008c26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008c28:	2003      	movs	r0, #3
 8008c2a:	f001 fb72 	bl	800a312 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008c2e:	200f      	movs	r0, #15
 8008c30:	f7fe ffcc 	bl	8007bcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008c34:	f7fe ff9e 	bl	8007b74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008c38:	2300      	movs	r3, #0
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	bd80      	pop	{r7, pc}
 8008c3e:	bf00      	nop
 8008c40:	40023c00 	.word	0x40023c00

08008c44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008c44:	b480      	push	{r7}
 8008c46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008c48:	4b06      	ldr	r3, [pc, #24]	; (8008c64 <HAL_IncTick+0x20>)
 8008c4a:	781b      	ldrb	r3, [r3, #0]
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	4b06      	ldr	r3, [pc, #24]	; (8008c68 <HAL_IncTick+0x24>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	4413      	add	r3, r2
 8008c54:	4a04      	ldr	r2, [pc, #16]	; (8008c68 <HAL_IncTick+0x24>)
 8008c56:	6013      	str	r3, [r2, #0]
}
 8008c58:	bf00      	nop
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c60:	4770      	bx	lr
 8008c62:	bf00      	nop
 8008c64:	20000018 	.word	0x20000018
 8008c68:	200010e0 	.word	0x200010e0

08008c6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	af00      	add	r7, sp, #0
  return uwTick;
 8008c70:	4b03      	ldr	r3, [pc, #12]	; (8008c80 <HAL_GetTick+0x14>)
 8008c72:	681b      	ldr	r3, [r3, #0]
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	46bd      	mov	sp, r7
 8008c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7c:	4770      	bx	lr
 8008c7e:	bf00      	nop
 8008c80:	200010e0 	.word	0x200010e0

08008c84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b084      	sub	sp, #16
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d101      	bne.n	8008c9a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8008c96:	2301      	movs	r3, #1
 8008c98:	e033      	b.n	8008d02 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d109      	bne.n	8008cb6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f7fe fa76 	bl	8007194 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2200      	movs	r2, #0
 8008cac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cba:	f003 0310 	and.w	r3, r3, #16
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d118      	bne.n	8008cf4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cc6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008cca:	f023 0302 	bic.w	r3, r3, #2
 8008cce:	f043 0202 	orr.w	r2, r3, #2
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f000 fa54 	bl	8009184 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ce6:	f023 0303 	bic.w	r3, r3, #3
 8008cea:	f043 0201 	orr.w	r2, r3, #1
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	641a      	str	r2, [r3, #64]	; 0x40
 8008cf2:	e001      	b.n	8008cf8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8008d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3710      	adds	r7, #16
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
	...

08008d0c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b086      	sub	sp, #24
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	60f8      	str	r0, [r7, #12]
 8008d14:	60b9      	str	r1, [r7, #8]
 8008d16:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d22:	2b01      	cmp	r3, #1
 8008d24:	d101      	bne.n	8008d2a <HAL_ADC_Start_DMA+0x1e>
 8008d26:	2302      	movs	r3, #2
 8008d28:	e0e9      	b.n	8008efe <HAL_ADC_Start_DMA+0x1f2>
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2201      	movs	r2, #1
 8008d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	689b      	ldr	r3, [r3, #8]
 8008d38:	f003 0301 	and.w	r3, r3, #1
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d018      	beq.n	8008d72 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	689a      	ldr	r2, [r3, #8]
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f042 0201 	orr.w	r2, r2, #1
 8008d4e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8008d50:	4b6d      	ldr	r3, [pc, #436]	; (8008f08 <HAL_ADC_Start_DMA+0x1fc>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a6d      	ldr	r2, [pc, #436]	; (8008f0c <HAL_ADC_Start_DMA+0x200>)
 8008d56:	fba2 2303 	umull	r2, r3, r2, r3
 8008d5a:	0c9a      	lsrs	r2, r3, #18
 8008d5c:	4613      	mov	r3, r2
 8008d5e:	005b      	lsls	r3, r3, #1
 8008d60:	4413      	add	r3, r2
 8008d62:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8008d64:	e002      	b.n	8008d6c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	3b01      	subs	r3, #1
 8008d6a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d1f9      	bne.n	8008d66 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	689b      	ldr	r3, [r3, #8]
 8008d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d80:	d107      	bne.n	8008d92 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	689a      	ldr	r2, [r3, #8]
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008d90:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	689b      	ldr	r3, [r3, #8]
 8008d98:	f003 0301 	and.w	r3, r3, #1
 8008d9c:	2b01      	cmp	r3, #1
 8008d9e:	f040 80a1 	bne.w	8008ee4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008da6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8008daa:	f023 0301 	bic.w	r3, r3, #1
 8008dae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d007      	beq.n	8008dd4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dc8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008dcc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dd8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008ddc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008de0:	d106      	bne.n	8008df0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008de6:	f023 0206 	bic.w	r2, r3, #6
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	645a      	str	r2, [r3, #68]	; 0x44
 8008dee:	e002      	b.n	8008df6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2200      	movs	r2, #0
 8008df4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008dfe:	4b44      	ldr	r3, [pc, #272]	; (8008f10 <HAL_ADC_Start_DMA+0x204>)
 8008e00:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e06:	4a43      	ldr	r2, [pc, #268]	; (8008f14 <HAL_ADC_Start_DMA+0x208>)
 8008e08:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e0e:	4a42      	ldr	r2, [pc, #264]	; (8008f18 <HAL_ADC_Start_DMA+0x20c>)
 8008e10:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e16:	4a41      	ldr	r2, [pc, #260]	; (8008f1c <HAL_ADC_Start_DMA+0x210>)
 8008e18:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8008e22:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	685a      	ldr	r2, [r3, #4]
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008e32:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	689a      	ldr	r2, [r3, #8]
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e42:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	334c      	adds	r3, #76	; 0x4c
 8008e4e:	4619      	mov	r1, r3
 8008e50:	68ba      	ldr	r2, [r7, #8]
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f001 fb5c 	bl	800a510 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	685b      	ldr	r3, [r3, #4]
 8008e5c:	f003 031f 	and.w	r3, r3, #31
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d12a      	bne.n	8008eba <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	4a2d      	ldr	r2, [pc, #180]	; (8008f20 <HAL_ADC_Start_DMA+0x214>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d015      	beq.n	8008e9a <HAL_ADC_Start_DMA+0x18e>
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4a2c      	ldr	r2, [pc, #176]	; (8008f24 <HAL_ADC_Start_DMA+0x218>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d105      	bne.n	8008e84 <HAL_ADC_Start_DMA+0x178>
 8008e78:	4b25      	ldr	r3, [pc, #148]	; (8008f10 <HAL_ADC_Start_DMA+0x204>)
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	f003 031f 	and.w	r3, r3, #31
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d00a      	beq.n	8008e9a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a27      	ldr	r2, [pc, #156]	; (8008f28 <HAL_ADC_Start_DMA+0x21c>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d136      	bne.n	8008efc <HAL_ADC_Start_DMA+0x1f0>
 8008e8e:	4b20      	ldr	r3, [pc, #128]	; (8008f10 <HAL_ADC_Start_DMA+0x204>)
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	f003 0310 	and.w	r3, r3, #16
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d130      	bne.n	8008efc <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d129      	bne.n	8008efc <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	689a      	ldr	r2, [r3, #8]
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8008eb6:	609a      	str	r2, [r3, #8]
 8008eb8:	e020      	b.n	8008efc <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a18      	ldr	r2, [pc, #96]	; (8008f20 <HAL_ADC_Start_DMA+0x214>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d11b      	bne.n	8008efc <HAL_ADC_Start_DMA+0x1f0>
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	689b      	ldr	r3, [r3, #8]
 8008eca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d114      	bne.n	8008efc <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	689a      	ldr	r2, [r3, #8]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8008ee0:	609a      	str	r2, [r3, #8]
 8008ee2:	e00b      	b.n	8008efc <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ee8:	f043 0210 	orr.w	r2, r3, #16
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ef4:	f043 0201 	orr.w	r2, r3, #1
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8008efc:	2300      	movs	r3, #0
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3718      	adds	r7, #24
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}
 8008f06:	bf00      	nop
 8008f08:	20000010 	.word	0x20000010
 8008f0c:	431bde83 	.word	0x431bde83
 8008f10:	40012300 	.word	0x40012300
 8008f14:	0800937d 	.word	0x0800937d
 8008f18:	08009437 	.word	0x08009437
 8008f1c:	08009453 	.word	0x08009453
 8008f20:	40012000 	.word	0x40012000
 8008f24:	40012100 	.word	0x40012100
 8008f28:	40012200 	.word	0x40012200

08008f2c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b083      	sub	sp, #12
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8008f34:	bf00      	nop
 8008f36:	370c      	adds	r7, #12
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3e:	4770      	bx	lr

08008f40 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8008f40:	b480      	push	{r7}
 8008f42:	b085      	sub	sp, #20
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f54:	2b01      	cmp	r3, #1
 8008f56:	d101      	bne.n	8008f5c <HAL_ADC_ConfigChannel+0x1c>
 8008f58:	2302      	movs	r3, #2
 8008f5a:	e105      	b.n	8009168 <HAL_ADC_ConfigChannel+0x228>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2201      	movs	r2, #1
 8008f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	2b09      	cmp	r3, #9
 8008f6a:	d925      	bls.n	8008fb8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	68d9      	ldr	r1, [r3, #12]
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	b29b      	uxth	r3, r3
 8008f78:	461a      	mov	r2, r3
 8008f7a:	4613      	mov	r3, r2
 8008f7c:	005b      	lsls	r3, r3, #1
 8008f7e:	4413      	add	r3, r2
 8008f80:	3b1e      	subs	r3, #30
 8008f82:	2207      	movs	r2, #7
 8008f84:	fa02 f303 	lsl.w	r3, r2, r3
 8008f88:	43da      	mvns	r2, r3
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	400a      	ands	r2, r1
 8008f90:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	68d9      	ldr	r1, [r3, #12]
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	689a      	ldr	r2, [r3, #8]
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	b29b      	uxth	r3, r3
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	005b      	lsls	r3, r3, #1
 8008fa8:	4403      	add	r3, r0
 8008faa:	3b1e      	subs	r3, #30
 8008fac:	409a      	lsls	r2, r3
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	430a      	orrs	r2, r1
 8008fb4:	60da      	str	r2, [r3, #12]
 8008fb6:	e022      	b.n	8008ffe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	6919      	ldr	r1, [r3, #16]
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	461a      	mov	r2, r3
 8008fc6:	4613      	mov	r3, r2
 8008fc8:	005b      	lsls	r3, r3, #1
 8008fca:	4413      	add	r3, r2
 8008fcc:	2207      	movs	r2, #7
 8008fce:	fa02 f303 	lsl.w	r3, r2, r3
 8008fd2:	43da      	mvns	r2, r3
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	400a      	ands	r2, r1
 8008fda:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	6919      	ldr	r1, [r3, #16]
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	689a      	ldr	r2, [r3, #8]
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	4618      	mov	r0, r3
 8008fee:	4603      	mov	r3, r0
 8008ff0:	005b      	lsls	r3, r3, #1
 8008ff2:	4403      	add	r3, r0
 8008ff4:	409a      	lsls	r2, r3
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	430a      	orrs	r2, r1
 8008ffc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	685b      	ldr	r3, [r3, #4]
 8009002:	2b06      	cmp	r3, #6
 8009004:	d824      	bhi.n	8009050 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	685a      	ldr	r2, [r3, #4]
 8009010:	4613      	mov	r3, r2
 8009012:	009b      	lsls	r3, r3, #2
 8009014:	4413      	add	r3, r2
 8009016:	3b05      	subs	r3, #5
 8009018:	221f      	movs	r2, #31
 800901a:	fa02 f303 	lsl.w	r3, r2, r3
 800901e:	43da      	mvns	r2, r3
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	400a      	ands	r2, r1
 8009026:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	b29b      	uxth	r3, r3
 8009034:	4618      	mov	r0, r3
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	685a      	ldr	r2, [r3, #4]
 800903a:	4613      	mov	r3, r2
 800903c:	009b      	lsls	r3, r3, #2
 800903e:	4413      	add	r3, r2
 8009040:	3b05      	subs	r3, #5
 8009042:	fa00 f203 	lsl.w	r2, r0, r3
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	430a      	orrs	r2, r1
 800904c:	635a      	str	r2, [r3, #52]	; 0x34
 800904e:	e04c      	b.n	80090ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	2b0c      	cmp	r3, #12
 8009056:	d824      	bhi.n	80090a2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	685a      	ldr	r2, [r3, #4]
 8009062:	4613      	mov	r3, r2
 8009064:	009b      	lsls	r3, r3, #2
 8009066:	4413      	add	r3, r2
 8009068:	3b23      	subs	r3, #35	; 0x23
 800906a:	221f      	movs	r2, #31
 800906c:	fa02 f303 	lsl.w	r3, r2, r3
 8009070:	43da      	mvns	r2, r3
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	400a      	ands	r2, r1
 8009078:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	b29b      	uxth	r3, r3
 8009086:	4618      	mov	r0, r3
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	685a      	ldr	r2, [r3, #4]
 800908c:	4613      	mov	r3, r2
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	4413      	add	r3, r2
 8009092:	3b23      	subs	r3, #35	; 0x23
 8009094:	fa00 f203 	lsl.w	r2, r0, r3
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	430a      	orrs	r2, r1
 800909e:	631a      	str	r2, [r3, #48]	; 0x30
 80090a0:	e023      	b.n	80090ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	685a      	ldr	r2, [r3, #4]
 80090ac:	4613      	mov	r3, r2
 80090ae:	009b      	lsls	r3, r3, #2
 80090b0:	4413      	add	r3, r2
 80090b2:	3b41      	subs	r3, #65	; 0x41
 80090b4:	221f      	movs	r2, #31
 80090b6:	fa02 f303 	lsl.w	r3, r2, r3
 80090ba:	43da      	mvns	r2, r3
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	400a      	ands	r2, r1
 80090c2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	4618      	mov	r0, r3
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	685a      	ldr	r2, [r3, #4]
 80090d6:	4613      	mov	r3, r2
 80090d8:	009b      	lsls	r3, r3, #2
 80090da:	4413      	add	r3, r2
 80090dc:	3b41      	subs	r3, #65	; 0x41
 80090de:	fa00 f203 	lsl.w	r2, r0, r3
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	430a      	orrs	r2, r1
 80090e8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80090ea:	4b22      	ldr	r3, [pc, #136]	; (8009174 <HAL_ADC_ConfigChannel+0x234>)
 80090ec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4a21      	ldr	r2, [pc, #132]	; (8009178 <HAL_ADC_ConfigChannel+0x238>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d109      	bne.n	800910c <HAL_ADC_ConfigChannel+0x1cc>
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	2b12      	cmp	r3, #18
 80090fe:	d105      	bne.n	800910c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	685b      	ldr	r3, [r3, #4]
 8009104:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a19      	ldr	r2, [pc, #100]	; (8009178 <HAL_ADC_ConfigChannel+0x238>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d123      	bne.n	800915e <HAL_ADC_ConfigChannel+0x21e>
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2b10      	cmp	r3, #16
 800911c:	d003      	beq.n	8009126 <HAL_ADC_ConfigChannel+0x1e6>
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	2b11      	cmp	r3, #17
 8009124:	d11b      	bne.n	800915e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	685b      	ldr	r3, [r3, #4]
 800912a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	2b10      	cmp	r3, #16
 8009138:	d111      	bne.n	800915e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800913a:	4b10      	ldr	r3, [pc, #64]	; (800917c <HAL_ADC_ConfigChannel+0x23c>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	4a10      	ldr	r2, [pc, #64]	; (8009180 <HAL_ADC_ConfigChannel+0x240>)
 8009140:	fba2 2303 	umull	r2, r3, r2, r3
 8009144:	0c9a      	lsrs	r2, r3, #18
 8009146:	4613      	mov	r3, r2
 8009148:	009b      	lsls	r3, r3, #2
 800914a:	4413      	add	r3, r2
 800914c:	005b      	lsls	r3, r3, #1
 800914e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8009150:	e002      	b.n	8009158 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	3b01      	subs	r3, #1
 8009156:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d1f9      	bne.n	8009152 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2200      	movs	r2, #0
 8009162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8009166:	2300      	movs	r3, #0
}
 8009168:	4618      	mov	r0, r3
 800916a:	3714      	adds	r7, #20
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr
 8009174:	40012300 	.word	0x40012300
 8009178:	40012000 	.word	0x40012000
 800917c:	20000010 	.word	0x20000010
 8009180:	431bde83 	.word	0x431bde83

08009184 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009184:	b480      	push	{r7}
 8009186:	b085      	sub	sp, #20
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800918c:	4b79      	ldr	r3, [pc, #484]	; (8009374 <ADC_Init+0x1f0>)
 800918e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	685a      	ldr	r2, [r3, #4]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	431a      	orrs	r2, r3
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	685a      	ldr	r2, [r3, #4]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80091b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	6859      	ldr	r1, [r3, #4]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	691b      	ldr	r3, [r3, #16]
 80091c4:	021a      	lsls	r2, r3, #8
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	430a      	orrs	r2, r1
 80091cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	685a      	ldr	r2, [r3, #4]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80091dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	6859      	ldr	r1, [r3, #4]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	689a      	ldr	r2, [r3, #8]
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	430a      	orrs	r2, r1
 80091ee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	689a      	ldr	r2, [r3, #8]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80091fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	6899      	ldr	r1, [r3, #8]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	68da      	ldr	r2, [r3, #12]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	430a      	orrs	r2, r1
 8009210:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009216:	4a58      	ldr	r2, [pc, #352]	; (8009378 <ADC_Init+0x1f4>)
 8009218:	4293      	cmp	r3, r2
 800921a:	d022      	beq.n	8009262 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	689a      	ldr	r2, [r3, #8]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800922a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	6899      	ldr	r1, [r3, #8]
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	430a      	orrs	r2, r1
 800923c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	689a      	ldr	r2, [r3, #8]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800924c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	6899      	ldr	r1, [r3, #8]
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	430a      	orrs	r2, r1
 800925e:	609a      	str	r2, [r3, #8]
 8009260:	e00f      	b.n	8009282 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	689a      	ldr	r2, [r3, #8]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009270:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	689a      	ldr	r2, [r3, #8]
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009280:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	689a      	ldr	r2, [r3, #8]
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f022 0202 	bic.w	r2, r2, #2
 8009290:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	6899      	ldr	r1, [r3, #8]
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	7e1b      	ldrb	r3, [r3, #24]
 800929c:	005a      	lsls	r2, r3, #1
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	430a      	orrs	r2, r1
 80092a4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d01b      	beq.n	80092e8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	685a      	ldr	r2, [r3, #4]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80092be:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	685a      	ldr	r2, [r3, #4]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80092ce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	6859      	ldr	r1, [r3, #4]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092da:	3b01      	subs	r3, #1
 80092dc:	035a      	lsls	r2, r3, #13
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	430a      	orrs	r2, r1
 80092e4:	605a      	str	r2, [r3, #4]
 80092e6:	e007      	b.n	80092f8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	685a      	ldr	r2, [r3, #4]
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80092f6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8009306:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	69db      	ldr	r3, [r3, #28]
 8009312:	3b01      	subs	r3, #1
 8009314:	051a      	lsls	r2, r3, #20
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	430a      	orrs	r2, r1
 800931c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	689a      	ldr	r2, [r3, #8]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800932c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	6899      	ldr	r1, [r3, #8]
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800933a:	025a      	lsls	r2, r3, #9
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	430a      	orrs	r2, r1
 8009342:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	689a      	ldr	r2, [r3, #8]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009352:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	6899      	ldr	r1, [r3, #8]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	695b      	ldr	r3, [r3, #20]
 800935e:	029a      	lsls	r2, r3, #10
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	430a      	orrs	r2, r1
 8009366:	609a      	str	r2, [r3, #8]
}
 8009368:	bf00      	nop
 800936a:	3714      	adds	r7, #20
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr
 8009374:	40012300 	.word	0x40012300
 8009378:	0f000001 	.word	0x0f000001

0800937c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b084      	sub	sp, #16
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009388:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800938e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009392:	2b00      	cmp	r3, #0
 8009394:	d13c      	bne.n	8009410 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800939a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	689b      	ldr	r3, [r3, #8]
 80093a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d12b      	bne.n	8009408 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d127      	bne.n	8009408 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d006      	beq.n	80093d4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	689b      	ldr	r3, [r3, #8]
 80093cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d119      	bne.n	8009408 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	685a      	ldr	r2, [r3, #4]
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f022 0220 	bic.w	r2, r2, #32
 80093e2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d105      	bne.n	8009408 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009400:	f043 0201 	orr.w	r2, r3, #1
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009408:	68f8      	ldr	r0, [r7, #12]
 800940a:	f004 f986 	bl	800d71a <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800940e:	e00e      	b.n	800942e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009414:	f003 0310 	and.w	r3, r3, #16
 8009418:	2b00      	cmp	r3, #0
 800941a:	d003      	beq.n	8009424 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800941c:	68f8      	ldr	r0, [r7, #12]
 800941e:	f7ff fd85 	bl	8008f2c <HAL_ADC_ErrorCallback>
}
 8009422:	e004      	b.n	800942e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800942a:	6878      	ldr	r0, [r7, #4]
 800942c:	4798      	blx	r3
}
 800942e:	bf00      	nop
 8009430:	3710      	adds	r7, #16
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}

08009436 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8009436:	b580      	push	{r7, lr}
 8009438:	b084      	sub	sp, #16
 800943a:	af00      	add	r7, sp, #0
 800943c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009442:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8009444:	68f8      	ldr	r0, [r7, #12]
 8009446:	f004 fa16 	bl	800d876 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800944a:	bf00      	nop
 800944c:	3710      	adds	r7, #16
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}

08009452 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8009452:	b580      	push	{r7, lr}
 8009454:	b084      	sub	sp, #16
 8009456:	af00      	add	r7, sp, #0
 8009458:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800945e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2240      	movs	r2, #64	; 0x40
 8009464:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800946a:	f043 0204 	orr.w	r2, r3, #4
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8009472:	68f8      	ldr	r0, [r7, #12]
 8009474:	f7ff fd5a 	bl	8008f2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009478:	bf00      	nop
 800947a:	3710      	adds	r7, #16
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b084      	sub	sp, #16
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d101      	bne.n	8009492 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800948e:	2301      	movs	r3, #1
 8009490:	e0ed      	b.n	800966e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009498:	b2db      	uxtb	r3, r3
 800949a:	2b00      	cmp	r3, #0
 800949c:	d102      	bne.n	80094a4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f7fd fff8 	bl	8007494 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f042 0201 	orr.w	r2, r2, #1
 80094b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80094b4:	f7ff fbda 	bl	8008c6c <HAL_GetTick>
 80094b8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80094ba:	e012      	b.n	80094e2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80094bc:	f7ff fbd6 	bl	8008c6c <HAL_GetTick>
 80094c0:	4602      	mov	r2, r0
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	1ad3      	subs	r3, r2, r3
 80094c6:	2b0a      	cmp	r3, #10
 80094c8:	d90b      	bls.n	80094e2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094ce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2205      	movs	r2, #5
 80094da:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80094de:	2301      	movs	r3, #1
 80094e0:	e0c5      	b.n	800966e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	f003 0301 	and.w	r3, r3, #1
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d0e5      	beq.n	80094bc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	681a      	ldr	r2, [r3, #0]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f022 0202 	bic.w	r2, r2, #2
 80094fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009500:	f7ff fbb4 	bl	8008c6c <HAL_GetTick>
 8009504:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8009506:	e012      	b.n	800952e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009508:	f7ff fbb0 	bl	8008c6c <HAL_GetTick>
 800950c:	4602      	mov	r2, r0
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	1ad3      	subs	r3, r2, r3
 8009512:	2b0a      	cmp	r3, #10
 8009514:	d90b      	bls.n	800952e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800951a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2205      	movs	r2, #5
 8009526:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800952a:	2301      	movs	r3, #1
 800952c:	e09f      	b.n	800966e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	f003 0302 	and.w	r3, r3, #2
 8009538:	2b00      	cmp	r3, #0
 800953a:	d1e5      	bne.n	8009508 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	7e1b      	ldrb	r3, [r3, #24]
 8009540:	2b01      	cmp	r3, #1
 8009542:	d108      	bne.n	8009556 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	681a      	ldr	r2, [r3, #0]
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009552:	601a      	str	r2, [r3, #0]
 8009554:	e007      	b.n	8009566 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	681a      	ldr	r2, [r3, #0]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009564:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	7e5b      	ldrb	r3, [r3, #25]
 800956a:	2b01      	cmp	r3, #1
 800956c:	d108      	bne.n	8009580 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	681a      	ldr	r2, [r3, #0]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800957c:	601a      	str	r2, [r3, #0]
 800957e:	e007      	b.n	8009590 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	681a      	ldr	r2, [r3, #0]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800958e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	7e9b      	ldrb	r3, [r3, #26]
 8009594:	2b01      	cmp	r3, #1
 8009596:	d108      	bne.n	80095aa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f042 0220 	orr.w	r2, r2, #32
 80095a6:	601a      	str	r2, [r3, #0]
 80095a8:	e007      	b.n	80095ba <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	681a      	ldr	r2, [r3, #0]
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f022 0220 	bic.w	r2, r2, #32
 80095b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	7edb      	ldrb	r3, [r3, #27]
 80095be:	2b01      	cmp	r3, #1
 80095c0:	d108      	bne.n	80095d4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	681a      	ldr	r2, [r3, #0]
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f022 0210 	bic.w	r2, r2, #16
 80095d0:	601a      	str	r2, [r3, #0]
 80095d2:	e007      	b.n	80095e4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	681a      	ldr	r2, [r3, #0]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f042 0210 	orr.w	r2, r2, #16
 80095e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	7f1b      	ldrb	r3, [r3, #28]
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	d108      	bne.n	80095fe <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	681a      	ldr	r2, [r3, #0]
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f042 0208 	orr.w	r2, r2, #8
 80095fa:	601a      	str	r2, [r3, #0]
 80095fc:	e007      	b.n	800960e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	681a      	ldr	r2, [r3, #0]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f022 0208 	bic.w	r2, r2, #8
 800960c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	7f5b      	ldrb	r3, [r3, #29]
 8009612:	2b01      	cmp	r3, #1
 8009614:	d108      	bne.n	8009628 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	681a      	ldr	r2, [r3, #0]
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f042 0204 	orr.w	r2, r2, #4
 8009624:	601a      	str	r2, [r3, #0]
 8009626:	e007      	b.n	8009638 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	681a      	ldr	r2, [r3, #0]
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	f022 0204 	bic.w	r2, r2, #4
 8009636:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	689a      	ldr	r2, [r3, #8]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	68db      	ldr	r3, [r3, #12]
 8009640:	431a      	orrs	r2, r3
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	691b      	ldr	r3, [r3, #16]
 8009646:	431a      	orrs	r2, r3
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	695b      	ldr	r3, [r3, #20]
 800964c:	ea42 0103 	orr.w	r1, r2, r3
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	1e5a      	subs	r2, r3, #1
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	430a      	orrs	r2, r1
 800965c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2200      	movs	r2, #0
 8009662:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2201      	movs	r2, #1
 8009668:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800966c:	2300      	movs	r3, #0
}
 800966e:	4618      	mov	r0, r3
 8009670:	3710      	adds	r7, #16
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
	...

08009678 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8009678:	b480      	push	{r7}
 800967a:	b087      	sub	sp, #28
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
 8009680:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800968e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8009690:	7cfb      	ldrb	r3, [r7, #19]
 8009692:	2b01      	cmp	r3, #1
 8009694:	d003      	beq.n	800969e <HAL_CAN_ConfigFilter+0x26>
 8009696:	7cfb      	ldrb	r3, [r7, #19]
 8009698:	2b02      	cmp	r3, #2
 800969a:	f040 80be 	bne.w	800981a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800969e:	4b65      	ldr	r3, [pc, #404]	; (8009834 <HAL_CAN_ConfigFilter+0x1bc>)
 80096a0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80096a8:	f043 0201 	orr.w	r2, r3, #1
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80096b8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096cc:	021b      	lsls	r3, r3, #8
 80096ce:	431a      	orrs	r2, r3
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	695b      	ldr	r3, [r3, #20]
 80096da:	f003 031f 	and.w	r3, r3, #31
 80096de:	2201      	movs	r2, #1
 80096e0:	fa02 f303 	lsl.w	r3, r2, r3
 80096e4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	43db      	mvns	r3, r3
 80096f0:	401a      	ands	r2, r3
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	69db      	ldr	r3, [r3, #28]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d123      	bne.n	8009748 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	43db      	mvns	r3, r3
 800970a:	401a      	ands	r2, r3
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	68db      	ldr	r3, [r3, #12]
 8009716:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800971e:	683a      	ldr	r2, [r7, #0]
 8009720:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8009722:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	3248      	adds	r2, #72	; 0x48
 8009728:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800973c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800973e:	6979      	ldr	r1, [r7, #20]
 8009740:	3348      	adds	r3, #72	; 0x48
 8009742:	00db      	lsls	r3, r3, #3
 8009744:	440b      	add	r3, r1
 8009746:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	69db      	ldr	r3, [r3, #28]
 800974c:	2b01      	cmp	r3, #1
 800974e:	d122      	bne.n	8009796 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	431a      	orrs	r2, r3
 800975a:	697b      	ldr	r3, [r7, #20]
 800975c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800976c:	683a      	ldr	r2, [r7, #0]
 800976e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009770:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	3248      	adds	r2, #72	; 0x48
 8009776:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	689b      	ldr	r3, [r3, #8]
 800977e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	68db      	ldr	r3, [r3, #12]
 8009784:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800978a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800978c:	6979      	ldr	r1, [r7, #20]
 800978e:	3348      	adds	r3, #72	; 0x48
 8009790:	00db      	lsls	r3, r3, #3
 8009792:	440b      	add	r3, r1
 8009794:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	699b      	ldr	r3, [r3, #24]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d109      	bne.n	80097b2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	43db      	mvns	r3, r3
 80097a8:	401a      	ands	r2, r3
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80097b0:	e007      	b.n	80097c2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	431a      	orrs	r2, r3
 80097bc:	697b      	ldr	r3, [r7, #20]
 80097be:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	691b      	ldr	r3, [r3, #16]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d109      	bne.n	80097de <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	43db      	mvns	r3, r3
 80097d4:	401a      	ands	r2, r3
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80097dc:	e007      	b.n	80097ee <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	431a      	orrs	r2, r3
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	6a1b      	ldr	r3, [r3, #32]
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d107      	bne.n	8009806 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	431a      	orrs	r2, r3
 8009800:	697b      	ldr	r3, [r7, #20]
 8009802:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8009806:	697b      	ldr	r3, [r7, #20]
 8009808:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800980c:	f023 0201 	bic.w	r2, r3, #1
 8009810:	697b      	ldr	r3, [r7, #20]
 8009812:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8009816:	2300      	movs	r3, #0
 8009818:	e006      	b.n	8009828 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800981e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009826:	2301      	movs	r3, #1
  }
}
 8009828:	4618      	mov	r0, r3
 800982a:	371c      	adds	r7, #28
 800982c:	46bd      	mov	sp, r7
 800982e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009832:	4770      	bx	lr
 8009834:	40006400 	.word	0x40006400

08009838 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009846:	b2db      	uxtb	r3, r3
 8009848:	2b01      	cmp	r3, #1
 800984a:	d12e      	bne.n	80098aa <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2202      	movs	r2, #2
 8009850:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	681a      	ldr	r2, [r3, #0]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f022 0201 	bic.w	r2, r2, #1
 8009862:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009864:	f7ff fa02 	bl	8008c6c <HAL_GetTick>
 8009868:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800986a:	e012      	b.n	8009892 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800986c:	f7ff f9fe 	bl	8008c6c <HAL_GetTick>
 8009870:	4602      	mov	r2, r0
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	1ad3      	subs	r3, r2, r3
 8009876:	2b0a      	cmp	r3, #10
 8009878:	d90b      	bls.n	8009892 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800987e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2205      	movs	r2, #5
 800988a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800988e:	2301      	movs	r3, #1
 8009890:	e012      	b.n	80098b8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	685b      	ldr	r3, [r3, #4]
 8009898:	f003 0301 	and.w	r3, r3, #1
 800989c:	2b00      	cmp	r3, #0
 800989e:	d1e5      	bne.n	800986c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2200      	movs	r2, #0
 80098a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80098a6:	2300      	movs	r3, #0
 80098a8:	e006      	b.n	80098b8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ae:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
  }
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3710      	adds	r7, #16
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd80      	pop	{r7, pc}

080098c0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b089      	sub	sp, #36	; 0x24
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	60f8      	str	r0, [r7, #12]
 80098c8:	60b9      	str	r1, [r7, #8]
 80098ca:	607a      	str	r2, [r7, #4]
 80098cc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80098d4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	689b      	ldr	r3, [r3, #8]
 80098dc:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80098de:	7ffb      	ldrb	r3, [r7, #31]
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d003      	beq.n	80098ec <HAL_CAN_AddTxMessage+0x2c>
 80098e4:	7ffb      	ldrb	r3, [r7, #31]
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	f040 80b8 	bne.w	8009a5c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80098ec:	69bb      	ldr	r3, [r7, #24]
 80098ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d10a      	bne.n	800990c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80098f6:	69bb      	ldr	r3, [r7, #24]
 80098f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d105      	bne.n	800990c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8009900:	69bb      	ldr	r3, [r7, #24]
 8009902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8009906:	2b00      	cmp	r3, #0
 8009908:	f000 80a0 	beq.w	8009a4c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800990c:	69bb      	ldr	r3, [r7, #24]
 800990e:	0e1b      	lsrs	r3, r3, #24
 8009910:	f003 0303 	and.w	r3, r3, #3
 8009914:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8009916:	697b      	ldr	r3, [r7, #20]
 8009918:	2b02      	cmp	r3, #2
 800991a:	d907      	bls.n	800992c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009920:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009928:	2301      	movs	r3, #1
 800992a:	e09e      	b.n	8009a6a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800992c:	2201      	movs	r2, #1
 800992e:	697b      	ldr	r3, [r7, #20]
 8009930:	409a      	lsls	r2, r3
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	689b      	ldr	r3, [r3, #8]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d10d      	bne.n	800995a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8009948:	68f9      	ldr	r1, [r7, #12]
 800994a:	6809      	ldr	r1, [r1, #0]
 800994c:	431a      	orrs	r2, r3
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	3318      	adds	r3, #24
 8009952:	011b      	lsls	r3, r3, #4
 8009954:	440b      	add	r3, r1
 8009956:	601a      	str	r2, [r3, #0]
 8009958:	e00f      	b.n	800997a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	685b      	ldr	r3, [r3, #4]
 800995e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009964:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8009966:	68bb      	ldr	r3, [r7, #8]
 8009968:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800996a:	68f9      	ldr	r1, [r7, #12]
 800996c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800996e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009970:	697b      	ldr	r3, [r7, #20]
 8009972:	3318      	adds	r3, #24
 8009974:	011b      	lsls	r3, r3, #4
 8009976:	440b      	add	r3, r1
 8009978:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	6819      	ldr	r1, [r3, #0]
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	691a      	ldr	r2, [r3, #16]
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	3318      	adds	r3, #24
 8009986:	011b      	lsls	r3, r3, #4
 8009988:	440b      	add	r3, r1
 800998a:	3304      	adds	r3, #4
 800998c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	7d1b      	ldrb	r3, [r3, #20]
 8009992:	2b01      	cmp	r3, #1
 8009994:	d111      	bne.n	80099ba <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681a      	ldr	r2, [r3, #0]
 800999a:	697b      	ldr	r3, [r7, #20]
 800999c:	3318      	adds	r3, #24
 800999e:	011b      	lsls	r3, r3, #4
 80099a0:	4413      	add	r3, r2
 80099a2:	3304      	adds	r3, #4
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	68fa      	ldr	r2, [r7, #12]
 80099a8:	6811      	ldr	r1, [r2, #0]
 80099aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80099ae:	697b      	ldr	r3, [r7, #20]
 80099b0:	3318      	adds	r3, #24
 80099b2:	011b      	lsls	r3, r3, #4
 80099b4:	440b      	add	r3, r1
 80099b6:	3304      	adds	r3, #4
 80099b8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	3307      	adds	r3, #7
 80099be:	781b      	ldrb	r3, [r3, #0]
 80099c0:	061a      	lsls	r2, r3, #24
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	3306      	adds	r3, #6
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	041b      	lsls	r3, r3, #16
 80099ca:	431a      	orrs	r2, r3
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	3305      	adds	r3, #5
 80099d0:	781b      	ldrb	r3, [r3, #0]
 80099d2:	021b      	lsls	r3, r3, #8
 80099d4:	4313      	orrs	r3, r2
 80099d6:	687a      	ldr	r2, [r7, #4]
 80099d8:	3204      	adds	r2, #4
 80099da:	7812      	ldrb	r2, [r2, #0]
 80099dc:	4610      	mov	r0, r2
 80099de:	68fa      	ldr	r2, [r7, #12]
 80099e0:	6811      	ldr	r1, [r2, #0]
 80099e2:	ea43 0200 	orr.w	r2, r3, r0
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	011b      	lsls	r3, r3, #4
 80099ea:	440b      	add	r3, r1
 80099ec:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80099f0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	3303      	adds	r3, #3
 80099f6:	781b      	ldrb	r3, [r3, #0]
 80099f8:	061a      	lsls	r2, r3, #24
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	3302      	adds	r3, #2
 80099fe:	781b      	ldrb	r3, [r3, #0]
 8009a00:	041b      	lsls	r3, r3, #16
 8009a02:	431a      	orrs	r2, r3
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	3301      	adds	r3, #1
 8009a08:	781b      	ldrb	r3, [r3, #0]
 8009a0a:	021b      	lsls	r3, r3, #8
 8009a0c:	4313      	orrs	r3, r2
 8009a0e:	687a      	ldr	r2, [r7, #4]
 8009a10:	7812      	ldrb	r2, [r2, #0]
 8009a12:	4610      	mov	r0, r2
 8009a14:	68fa      	ldr	r2, [r7, #12]
 8009a16:	6811      	ldr	r1, [r2, #0]
 8009a18:	ea43 0200 	orr.w	r2, r3, r0
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	011b      	lsls	r3, r3, #4
 8009a20:	440b      	add	r3, r1
 8009a22:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8009a26:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	3318      	adds	r3, #24
 8009a30:	011b      	lsls	r3, r3, #4
 8009a32:	4413      	add	r3, r2
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	68fa      	ldr	r2, [r7, #12]
 8009a38:	6811      	ldr	r1, [r2, #0]
 8009a3a:	f043 0201 	orr.w	r2, r3, #1
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	3318      	adds	r3, #24
 8009a42:	011b      	lsls	r3, r3, #4
 8009a44:	440b      	add	r3, r1
 8009a46:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8009a48:	2300      	movs	r3, #0
 8009a4a:	e00e      	b.n	8009a6a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a50:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8009a58:	2301      	movs	r3, #1
 8009a5a:	e006      	b.n	8009a6a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a60:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009a68:	2301      	movs	r3, #1
  }
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3724      	adds	r7, #36	; 0x24
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a74:	4770      	bx	lr

08009a76 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8009a76:	b480      	push	{r7}
 8009a78:	b085      	sub	sp, #20
 8009a7a:	af00      	add	r7, sp, #0
 8009a7c:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009a88:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8009a8a:	7afb      	ldrb	r3, [r7, #11]
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	d002      	beq.n	8009a96 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8009a90:	7afb      	ldrb	r3, [r7, #11]
 8009a92:	2b02      	cmp	r3, #2
 8009a94:	d11d      	bne.n	8009ad2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	689b      	ldr	r3, [r3, #8]
 8009a9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d002      	beq.n	8009aaa <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	3301      	adds	r3, #1
 8009aa8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	689b      	ldr	r3, [r3, #8]
 8009ab0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d002      	beq.n	8009abe <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	3301      	adds	r3, #1
 8009abc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	689b      	ldr	r3, [r3, #8]
 8009ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d002      	beq.n	8009ad2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	3301      	adds	r3, #1
 8009ad0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3714      	adds	r7, #20
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ade:	4770      	bx	lr

08009ae0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b087      	sub	sp, #28
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	60f8      	str	r0, [r7, #12]
 8009ae8:	60b9      	str	r1, [r7, #8]
 8009aea:	607a      	str	r2, [r7, #4]
 8009aec:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009af4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8009af6:	7dfb      	ldrb	r3, [r7, #23]
 8009af8:	2b01      	cmp	r3, #1
 8009afa:	d003      	beq.n	8009b04 <HAL_CAN_GetRxMessage+0x24>
 8009afc:	7dfb      	ldrb	r3, [r7, #23]
 8009afe:	2b02      	cmp	r3, #2
 8009b00:	f040 80f3 	bne.w	8009cea <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d10e      	bne.n	8009b28 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	68db      	ldr	r3, [r3, #12]
 8009b10:	f003 0303 	and.w	r3, r3, #3
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d116      	bne.n	8009b46 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b1c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009b24:	2301      	movs	r3, #1
 8009b26:	e0e7      	b.n	8009cf8 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	691b      	ldr	r3, [r3, #16]
 8009b2e:	f003 0303 	and.w	r3, r3, #3
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d107      	bne.n	8009b46 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b3a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009b42:	2301      	movs	r3, #1
 8009b44:	e0d8      	b.n	8009cf8 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681a      	ldr	r2, [r3, #0]
 8009b4a:	68bb      	ldr	r3, [r7, #8]
 8009b4c:	331b      	adds	r3, #27
 8009b4e:	011b      	lsls	r3, r3, #4
 8009b50:	4413      	add	r3, r2
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f003 0204 	and.w	r2, r3, #4
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	689b      	ldr	r3, [r3, #8]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d10c      	bne.n	8009b7e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681a      	ldr	r2, [r3, #0]
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	331b      	adds	r3, #27
 8009b6c:	011b      	lsls	r3, r3, #4
 8009b6e:	4413      	add	r3, r2
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	0d5b      	lsrs	r3, r3, #21
 8009b74:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	601a      	str	r2, [r3, #0]
 8009b7c:	e00b      	b.n	8009b96 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681a      	ldr	r2, [r3, #0]
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	331b      	adds	r3, #27
 8009b86:	011b      	lsls	r3, r3, #4
 8009b88:	4413      	add	r3, r2
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	08db      	lsrs	r3, r3, #3
 8009b8e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	331b      	adds	r3, #27
 8009b9e:	011b      	lsls	r3, r3, #4
 8009ba0:	4413      	add	r3, r2
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f003 0202 	and.w	r2, r3, #2
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681a      	ldr	r2, [r3, #0]
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	331b      	adds	r3, #27
 8009bb4:	011b      	lsls	r3, r3, #4
 8009bb6:	4413      	add	r3, r2
 8009bb8:	3304      	adds	r3, #4
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f003 020f 	and.w	r2, r3, #15
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681a      	ldr	r2, [r3, #0]
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	331b      	adds	r3, #27
 8009bcc:	011b      	lsls	r3, r3, #4
 8009bce:	4413      	add	r3, r2
 8009bd0:	3304      	adds	r3, #4
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	0a1b      	lsrs	r3, r3, #8
 8009bd6:	b2da      	uxtb	r2, r3
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681a      	ldr	r2, [r3, #0]
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	331b      	adds	r3, #27
 8009be4:	011b      	lsls	r3, r3, #4
 8009be6:	4413      	add	r3, r2
 8009be8:	3304      	adds	r3, #4
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	0c1b      	lsrs	r3, r3, #16
 8009bee:	b29a      	uxth	r2, r3
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681a      	ldr	r2, [r3, #0]
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	011b      	lsls	r3, r3, #4
 8009bfc:	4413      	add	r3, r2
 8009bfe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	b2da      	uxtb	r2, r3
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	681a      	ldr	r2, [r3, #0]
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	011b      	lsls	r3, r3, #4
 8009c12:	4413      	add	r3, r2
 8009c14:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	0a1a      	lsrs	r2, r3, #8
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	3301      	adds	r3, #1
 8009c20:	b2d2      	uxtb	r2, r2
 8009c22:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681a      	ldr	r2, [r3, #0]
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	011b      	lsls	r3, r3, #4
 8009c2c:	4413      	add	r3, r2
 8009c2e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	0c1a      	lsrs	r2, r3, #16
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	3302      	adds	r3, #2
 8009c3a:	b2d2      	uxtb	r2, r2
 8009c3c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681a      	ldr	r2, [r3, #0]
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	011b      	lsls	r3, r3, #4
 8009c46:	4413      	add	r3, r2
 8009c48:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	0e1a      	lsrs	r2, r3, #24
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	3303      	adds	r3, #3
 8009c54:	b2d2      	uxtb	r2, r2
 8009c56:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	681a      	ldr	r2, [r3, #0]
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	011b      	lsls	r3, r3, #4
 8009c60:	4413      	add	r3, r2
 8009c62:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009c66:	681a      	ldr	r2, [r3, #0]
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	3304      	adds	r3, #4
 8009c6c:	b2d2      	uxtb	r2, r2
 8009c6e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	681a      	ldr	r2, [r3, #0]
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	011b      	lsls	r3, r3, #4
 8009c78:	4413      	add	r3, r2
 8009c7a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	0a1a      	lsrs	r2, r3, #8
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	3305      	adds	r3, #5
 8009c86:	b2d2      	uxtb	r2, r2
 8009c88:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	011b      	lsls	r3, r3, #4
 8009c92:	4413      	add	r3, r2
 8009c94:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	0c1a      	lsrs	r2, r3, #16
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	3306      	adds	r3, #6
 8009ca0:	b2d2      	uxtb	r2, r2
 8009ca2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	011b      	lsls	r3, r3, #4
 8009cac:	4413      	add	r3, r2
 8009cae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	0e1a      	lsrs	r2, r3, #24
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	3307      	adds	r3, #7
 8009cba:	b2d2      	uxtb	r2, r2
 8009cbc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d108      	bne.n	8009cd6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	68da      	ldr	r2, [r3, #12]
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f042 0220 	orr.w	r2, r2, #32
 8009cd2:	60da      	str	r2, [r3, #12]
 8009cd4:	e007      	b.n	8009ce6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	691a      	ldr	r2, [r3, #16]
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f042 0220 	orr.w	r2, r2, #32
 8009ce4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	e006      	b.n	8009cf8 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cee:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009cf6:	2301      	movs	r3, #1
  }
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	371c      	adds	r7, #28
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr

08009d04 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8009d04:	b480      	push	{r7}
 8009d06:	b085      	sub	sp, #20
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
 8009d0c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009d14:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8009d16:	7bfb      	ldrb	r3, [r7, #15]
 8009d18:	2b01      	cmp	r3, #1
 8009d1a:	d002      	beq.n	8009d22 <HAL_CAN_ActivateNotification+0x1e>
 8009d1c:	7bfb      	ldrb	r3, [r7, #15]
 8009d1e:	2b02      	cmp	r3, #2
 8009d20:	d109      	bne.n	8009d36 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	6959      	ldr	r1, [r3, #20]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	683a      	ldr	r2, [r7, #0]
 8009d2e:	430a      	orrs	r2, r1
 8009d30:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8009d32:	2300      	movs	r3, #0
 8009d34:	e006      	b.n	8009d44 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d3a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009d42:	2301      	movs	r3, #1
  }
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	3714      	adds	r7, #20
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr

08009d50 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b08a      	sub	sp, #40	; 0x28
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	695b      	ldr	r3, [r3, #20]
 8009d62:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	685b      	ldr	r3, [r3, #4]
 8009d6a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	689b      	ldr	r3, [r3, #8]
 8009d72:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	68db      	ldr	r3, [r3, #12]
 8009d7a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	691b      	ldr	r3, [r3, #16]
 8009d82:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	699b      	ldr	r3, [r3, #24]
 8009d8a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8009d8c:	6a3b      	ldr	r3, [r7, #32]
 8009d8e:	f003 0301 	and.w	r3, r3, #1
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d07c      	beq.n	8009e90 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8009d96:	69bb      	ldr	r3, [r7, #24]
 8009d98:	f003 0301 	and.w	r3, r3, #1
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d023      	beq.n	8009de8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2201      	movs	r2, #1
 8009da6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8009da8:	69bb      	ldr	r3, [r7, #24]
 8009daa:	f003 0302 	and.w	r3, r3, #2
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d003      	beq.n	8009dba <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f7f7 fe22 	bl	80019fc <HAL_CAN_TxMailbox0CompleteCallback>
 8009db8:	e016      	b.n	8009de8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8009dba:	69bb      	ldr	r3, [r7, #24]
 8009dbc:	f003 0304 	and.w	r3, r3, #4
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d004      	beq.n	8009dce <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8009dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009dca:	627b      	str	r3, [r7, #36]	; 0x24
 8009dcc:	e00c      	b.n	8009de8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8009dce:	69bb      	ldr	r3, [r7, #24]
 8009dd0:	f003 0308 	and.w	r3, r3, #8
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d004      	beq.n	8009de2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8009dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dda:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009dde:	627b      	str	r3, [r7, #36]	; 0x24
 8009de0:	e002      	b.n	8009de8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8009de2:	6878      	ldr	r0, [r7, #4]
 8009de4:	f000 f97f 	bl	800a0e6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8009de8:	69bb      	ldr	r3, [r7, #24]
 8009dea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d024      	beq.n	8009e3c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009dfa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8009dfc:	69bb      	ldr	r3, [r7, #24]
 8009dfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d003      	beq.n	8009e0e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f000 f959 	bl	800a0be <HAL_CAN_TxMailbox1CompleteCallback>
 8009e0c:	e016      	b.n	8009e3c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8009e0e:	69bb      	ldr	r3, [r7, #24]
 8009e10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d004      	beq.n	8009e22 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8009e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e1a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009e1e:	627b      	str	r3, [r7, #36]	; 0x24
 8009e20:	e00c      	b.n	8009e3c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8009e22:	69bb      	ldr	r3, [r7, #24]
 8009e24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d004      	beq.n	8009e36 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8009e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009e32:	627b      	str	r3, [r7, #36]	; 0x24
 8009e34:	e002      	b.n	8009e3c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f000 f95f 	bl	800a0fa <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8009e3c:	69bb      	ldr	r3, [r7, #24]
 8009e3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d024      	beq.n	8009e90 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8009e4e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8009e50:	69bb      	ldr	r3, [r7, #24]
 8009e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d003      	beq.n	8009e62 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 f939 	bl	800a0d2 <HAL_CAN_TxMailbox2CompleteCallback>
 8009e60:	e016      	b.n	8009e90 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8009e62:	69bb      	ldr	r3, [r7, #24]
 8009e64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d004      	beq.n	8009e76 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8009e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e72:	627b      	str	r3, [r7, #36]	; 0x24
 8009e74:	e00c      	b.n	8009e90 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8009e76:	69bb      	ldr	r3, [r7, #24]
 8009e78:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d004      	beq.n	8009e8a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8009e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e86:	627b      	str	r3, [r7, #36]	; 0x24
 8009e88:	e002      	b.n	8009e90 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 f93f 	bl	800a10e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8009e90:	6a3b      	ldr	r3, [r7, #32]
 8009e92:	f003 0308 	and.w	r3, r3, #8
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d00c      	beq.n	8009eb4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8009e9a:	697b      	ldr	r3, [r7, #20]
 8009e9c:	f003 0310 	and.w	r3, r3, #16
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d007      	beq.n	8009eb4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8009ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ea6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009eaa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	2210      	movs	r2, #16
 8009eb2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8009eb4:	6a3b      	ldr	r3, [r7, #32]
 8009eb6:	f003 0304 	and.w	r3, r3, #4
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d00b      	beq.n	8009ed6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	f003 0308 	and.w	r3, r3, #8
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d006      	beq.n	8009ed6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	2208      	movs	r2, #8
 8009ece:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8009ed0:	6878      	ldr	r0, [r7, #4]
 8009ed2:	f000 f926 	bl	800a122 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8009ed6:	6a3b      	ldr	r3, [r7, #32]
 8009ed8:	f003 0302 	and.w	r3, r3, #2
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d009      	beq.n	8009ef4 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	68db      	ldr	r3, [r3, #12]
 8009ee6:	f003 0303 	and.w	r3, r3, #3
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d002      	beq.n	8009ef4 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8009eee:	6878      	ldr	r0, [r7, #4]
 8009ef0:	f7f7 fcec 	bl	80018cc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8009ef4:	6a3b      	ldr	r3, [r7, #32]
 8009ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d00c      	beq.n	8009f18 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	f003 0310 	and.w	r3, r3, #16
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d007      	beq.n	8009f18 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8009f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009f0e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	2210      	movs	r2, #16
 8009f16:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8009f18:	6a3b      	ldr	r3, [r7, #32]
 8009f1a:	f003 0320 	and.w	r3, r3, #32
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d00b      	beq.n	8009f3a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	f003 0308 	and.w	r3, r3, #8
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d006      	beq.n	8009f3a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	2208      	movs	r2, #8
 8009f32:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f000 f8fe 	bl	800a136 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8009f3a:	6a3b      	ldr	r3, [r7, #32]
 8009f3c:	f003 0310 	and.w	r3, r3, #16
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d009      	beq.n	8009f58 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	691b      	ldr	r3, [r3, #16]
 8009f4a:	f003 0303 	and.w	r3, r3, #3
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d002      	beq.n	8009f58 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f7f7 fcf4 	bl	8001940 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8009f58:	6a3b      	ldr	r3, [r7, #32]
 8009f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d00b      	beq.n	8009f7a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8009f62:	69fb      	ldr	r3, [r7, #28]
 8009f64:	f003 0310 	and.w	r3, r3, #16
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d006      	beq.n	8009f7a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	2210      	movs	r2, #16
 8009f72:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	f000 f8e8 	bl	800a14a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8009f7a:	6a3b      	ldr	r3, [r7, #32]
 8009f7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d00b      	beq.n	8009f9c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8009f84:	69fb      	ldr	r3, [r7, #28]
 8009f86:	f003 0308 	and.w	r3, r3, #8
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d006      	beq.n	8009f9c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	2208      	movs	r2, #8
 8009f94:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f000 f8e1 	bl	800a15e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8009f9c:	6a3b      	ldr	r3, [r7, #32]
 8009f9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d07b      	beq.n	800a09e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8009fa6:	69fb      	ldr	r3, [r7, #28]
 8009fa8:	f003 0304 	and.w	r3, r3, #4
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d072      	beq.n	800a096 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8009fb0:	6a3b      	ldr	r3, [r7, #32]
 8009fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d008      	beq.n	8009fcc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d003      	beq.n	8009fcc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8009fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fc6:	f043 0301 	orr.w	r3, r3, #1
 8009fca:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8009fcc:	6a3b      	ldr	r3, [r7, #32]
 8009fce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d008      	beq.n	8009fe8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d003      	beq.n	8009fe8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8009fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fe2:	f043 0302 	orr.w	r3, r3, #2
 8009fe6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8009fe8:	6a3b      	ldr	r3, [r7, #32]
 8009fea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d008      	beq.n	800a004 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d003      	beq.n	800a004 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8009ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ffe:	f043 0304 	orr.w	r3, r3, #4
 800a002:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800a004:	6a3b      	ldr	r3, [r7, #32]
 800a006:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d043      	beq.n	800a096 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800a014:	2b00      	cmp	r3, #0
 800a016:	d03e      	beq.n	800a096 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a01e:	2b60      	cmp	r3, #96	; 0x60
 800a020:	d02b      	beq.n	800a07a <HAL_CAN_IRQHandler+0x32a>
 800a022:	2b60      	cmp	r3, #96	; 0x60
 800a024:	d82e      	bhi.n	800a084 <HAL_CAN_IRQHandler+0x334>
 800a026:	2b50      	cmp	r3, #80	; 0x50
 800a028:	d022      	beq.n	800a070 <HAL_CAN_IRQHandler+0x320>
 800a02a:	2b50      	cmp	r3, #80	; 0x50
 800a02c:	d82a      	bhi.n	800a084 <HAL_CAN_IRQHandler+0x334>
 800a02e:	2b40      	cmp	r3, #64	; 0x40
 800a030:	d019      	beq.n	800a066 <HAL_CAN_IRQHandler+0x316>
 800a032:	2b40      	cmp	r3, #64	; 0x40
 800a034:	d826      	bhi.n	800a084 <HAL_CAN_IRQHandler+0x334>
 800a036:	2b30      	cmp	r3, #48	; 0x30
 800a038:	d010      	beq.n	800a05c <HAL_CAN_IRQHandler+0x30c>
 800a03a:	2b30      	cmp	r3, #48	; 0x30
 800a03c:	d822      	bhi.n	800a084 <HAL_CAN_IRQHandler+0x334>
 800a03e:	2b10      	cmp	r3, #16
 800a040:	d002      	beq.n	800a048 <HAL_CAN_IRQHandler+0x2f8>
 800a042:	2b20      	cmp	r3, #32
 800a044:	d005      	beq.n	800a052 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800a046:	e01d      	b.n	800a084 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800a048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a04a:	f043 0308 	orr.w	r3, r3, #8
 800a04e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a050:	e019      	b.n	800a086 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800a052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a054:	f043 0310 	orr.w	r3, r3, #16
 800a058:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a05a:	e014      	b.n	800a086 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800a05c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a05e:	f043 0320 	orr.w	r3, r3, #32
 800a062:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a064:	e00f      	b.n	800a086 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800a066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a06c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a06e:	e00a      	b.n	800a086 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800a070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a072:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a076:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a078:	e005      	b.n	800a086 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800a07a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a07c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a080:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a082:	e000      	b.n	800a086 <HAL_CAN_IRQHandler+0x336>
            break;
 800a084:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	699a      	ldr	r2, [r3, #24]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a094:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	2204      	movs	r2, #4
 800a09c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800a09e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d008      	beq.n	800a0b6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a0a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0aa:	431a      	orrs	r2, r3
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	f7f7 fc7f 	bl	80019b4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800a0b6:	bf00      	nop
 800a0b8:	3728      	adds	r7, #40	; 0x28
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}

0800a0be <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a0be:	b480      	push	{r7}
 800a0c0:	b083      	sub	sp, #12
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800a0c6:	bf00      	nop
 800a0c8:	370c      	adds	r7, #12
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d0:	4770      	bx	lr

0800a0d2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a0d2:	b480      	push	{r7}
 800a0d4:	b083      	sub	sp, #12
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800a0da:	bf00      	nop
 800a0dc:	370c      	adds	r7, #12
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr

0800a0e6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a0e6:	b480      	push	{r7}
 800a0e8:	b083      	sub	sp, #12
 800a0ea:	af00      	add	r7, sp, #0
 800a0ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800a0ee:	bf00      	nop
 800a0f0:	370c      	adds	r7, #12
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f8:	4770      	bx	lr

0800a0fa <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a0fa:	b480      	push	{r7}
 800a0fc:	b083      	sub	sp, #12
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800a102:	bf00      	nop
 800a104:	370c      	adds	r7, #12
 800a106:	46bd      	mov	sp, r7
 800a108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10c:	4770      	bx	lr

0800a10e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a10e:	b480      	push	{r7}
 800a110:	b083      	sub	sp, #12
 800a112:	af00      	add	r7, sp, #0
 800a114:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800a116:	bf00      	nop
 800a118:	370c      	adds	r7, #12
 800a11a:	46bd      	mov	sp, r7
 800a11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a120:	4770      	bx	lr

0800a122 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800a122:	b480      	push	{r7}
 800a124:	b083      	sub	sp, #12
 800a126:	af00      	add	r7, sp, #0
 800a128:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800a12a:	bf00      	nop
 800a12c:	370c      	adds	r7, #12
 800a12e:	46bd      	mov	sp, r7
 800a130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a134:	4770      	bx	lr

0800a136 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800a136:	b480      	push	{r7}
 800a138:	b083      	sub	sp, #12
 800a13a:	af00      	add	r7, sp, #0
 800a13c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800a13e:	bf00      	nop
 800a140:	370c      	adds	r7, #12
 800a142:	46bd      	mov	sp, r7
 800a144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a148:	4770      	bx	lr

0800a14a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800a14a:	b480      	push	{r7}
 800a14c:	b083      	sub	sp, #12
 800a14e:	af00      	add	r7, sp, #0
 800a150:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800a152:	bf00      	nop
 800a154:	370c      	adds	r7, #12
 800a156:	46bd      	mov	sp, r7
 800a158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15c:	4770      	bx	lr

0800a15e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800a15e:	b480      	push	{r7}
 800a160:	b083      	sub	sp, #12
 800a162:	af00      	add	r7, sp, #0
 800a164:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800a166:	bf00      	nop
 800a168:	370c      	adds	r7, #12
 800a16a:	46bd      	mov	sp, r7
 800a16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a170:	4770      	bx	lr

0800a172 <HAL_CAN_ResetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ResetError(CAN_HandleTypeDef *hcan)
{
 800a172:	b480      	push	{r7}
 800a174:	b085      	sub	sp, #20
 800a176:	af00      	add	r7, sp, #0
 800a178:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a17a:	2300      	movs	r3, #0
 800a17c:	73fb      	strb	r3, [r7, #15]
  HAL_CAN_StateTypeDef state = hcan->State;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a184:	73bb      	strb	r3, [r7, #14]

  if ((state == HAL_CAN_STATE_READY) ||
 800a186:	7bbb      	ldrb	r3, [r7, #14]
 800a188:	2b01      	cmp	r3, #1
 800a18a:	d002      	beq.n	800a192 <HAL_CAN_ResetError+0x20>
 800a18c:	7bbb      	ldrb	r3, [r7, #14]
 800a18e:	2b02      	cmp	r3, #2
 800a190:	d103      	bne.n	800a19a <HAL_CAN_ResetError+0x28>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Reset CAN error code */
    hcan->ErrorCode = 0U;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2200      	movs	r2, #0
 800a196:	625a      	str	r2, [r3, #36]	; 0x24
 800a198:	e007      	b.n	800a1aa <HAL_CAN_ResetError+0x38>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a19e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	625a      	str	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the status */
  return status;
 800a1aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	3714      	adds	r7, #20
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b6:	4770      	bx	lr

0800a1b8 <__NVIC_SetPriorityGrouping>:
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	b085      	sub	sp, #20
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f003 0307 	and.w	r3, r3, #7
 800a1c6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a1c8:	4b0c      	ldr	r3, [pc, #48]	; (800a1fc <__NVIC_SetPriorityGrouping+0x44>)
 800a1ca:	68db      	ldr	r3, [r3, #12]
 800a1cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a1ce:	68ba      	ldr	r2, [r7, #8]
 800a1d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a1d4:	4013      	ands	r3, r2
 800a1d6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a1dc:	68bb      	ldr	r3, [r7, #8]
 800a1de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a1e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a1e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a1e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a1ea:	4a04      	ldr	r2, [pc, #16]	; (800a1fc <__NVIC_SetPriorityGrouping+0x44>)
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	60d3      	str	r3, [r2, #12]
}
 800a1f0:	bf00      	nop
 800a1f2:	3714      	adds	r7, #20
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fa:	4770      	bx	lr
 800a1fc:	e000ed00 	.word	0xe000ed00

0800a200 <__NVIC_GetPriorityGrouping>:
{
 800a200:	b480      	push	{r7}
 800a202:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a204:	4b04      	ldr	r3, [pc, #16]	; (800a218 <__NVIC_GetPriorityGrouping+0x18>)
 800a206:	68db      	ldr	r3, [r3, #12]
 800a208:	0a1b      	lsrs	r3, r3, #8
 800a20a:	f003 0307 	and.w	r3, r3, #7
}
 800a20e:	4618      	mov	r0, r3
 800a210:	46bd      	mov	sp, r7
 800a212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a216:	4770      	bx	lr
 800a218:	e000ed00 	.word	0xe000ed00

0800a21c <__NVIC_EnableIRQ>:
{
 800a21c:	b480      	push	{r7}
 800a21e:	b083      	sub	sp, #12
 800a220:	af00      	add	r7, sp, #0
 800a222:	4603      	mov	r3, r0
 800a224:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	db0b      	blt.n	800a246 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a22e:	79fb      	ldrb	r3, [r7, #7]
 800a230:	f003 021f 	and.w	r2, r3, #31
 800a234:	4907      	ldr	r1, [pc, #28]	; (800a254 <__NVIC_EnableIRQ+0x38>)
 800a236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a23a:	095b      	lsrs	r3, r3, #5
 800a23c:	2001      	movs	r0, #1
 800a23e:	fa00 f202 	lsl.w	r2, r0, r2
 800a242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800a246:	bf00      	nop
 800a248:	370c      	adds	r7, #12
 800a24a:	46bd      	mov	sp, r7
 800a24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a250:	4770      	bx	lr
 800a252:	bf00      	nop
 800a254:	e000e100 	.word	0xe000e100

0800a258 <__NVIC_SetPriority>:
{
 800a258:	b480      	push	{r7}
 800a25a:	b083      	sub	sp, #12
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	4603      	mov	r3, r0
 800a260:	6039      	str	r1, [r7, #0]
 800a262:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	db0a      	blt.n	800a282 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	b2da      	uxtb	r2, r3
 800a270:	490c      	ldr	r1, [pc, #48]	; (800a2a4 <__NVIC_SetPriority+0x4c>)
 800a272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a276:	0112      	lsls	r2, r2, #4
 800a278:	b2d2      	uxtb	r2, r2
 800a27a:	440b      	add	r3, r1
 800a27c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a280:	e00a      	b.n	800a298 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	b2da      	uxtb	r2, r3
 800a286:	4908      	ldr	r1, [pc, #32]	; (800a2a8 <__NVIC_SetPriority+0x50>)
 800a288:	79fb      	ldrb	r3, [r7, #7]
 800a28a:	f003 030f 	and.w	r3, r3, #15
 800a28e:	3b04      	subs	r3, #4
 800a290:	0112      	lsls	r2, r2, #4
 800a292:	b2d2      	uxtb	r2, r2
 800a294:	440b      	add	r3, r1
 800a296:	761a      	strb	r2, [r3, #24]
}
 800a298:	bf00      	nop
 800a29a:	370c      	adds	r7, #12
 800a29c:	46bd      	mov	sp, r7
 800a29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a2:	4770      	bx	lr
 800a2a4:	e000e100 	.word	0xe000e100
 800a2a8:	e000ed00 	.word	0xe000ed00

0800a2ac <NVIC_EncodePriority>:
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	b089      	sub	sp, #36	; 0x24
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	60f8      	str	r0, [r7, #12]
 800a2b4:	60b9      	str	r1, [r7, #8]
 800a2b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	f003 0307 	and.w	r3, r3, #7
 800a2be:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a2c0:	69fb      	ldr	r3, [r7, #28]
 800a2c2:	f1c3 0307 	rsb	r3, r3, #7
 800a2c6:	2b04      	cmp	r3, #4
 800a2c8:	bf28      	it	cs
 800a2ca:	2304      	movcs	r3, #4
 800a2cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a2ce:	69fb      	ldr	r3, [r7, #28]
 800a2d0:	3304      	adds	r3, #4
 800a2d2:	2b06      	cmp	r3, #6
 800a2d4:	d902      	bls.n	800a2dc <NVIC_EncodePriority+0x30>
 800a2d6:	69fb      	ldr	r3, [r7, #28]
 800a2d8:	3b03      	subs	r3, #3
 800a2da:	e000      	b.n	800a2de <NVIC_EncodePriority+0x32>
 800a2dc:	2300      	movs	r3, #0
 800a2de:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a2e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a2e4:	69bb      	ldr	r3, [r7, #24]
 800a2e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a2ea:	43da      	mvns	r2, r3
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	401a      	ands	r2, r3
 800a2f0:	697b      	ldr	r3, [r7, #20]
 800a2f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a2f4:	f04f 31ff 	mov.w	r1, #4294967295
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	fa01 f303 	lsl.w	r3, r1, r3
 800a2fe:	43d9      	mvns	r1, r3
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a304:	4313      	orrs	r3, r2
}
 800a306:	4618      	mov	r0, r3
 800a308:	3724      	adds	r7, #36	; 0x24
 800a30a:	46bd      	mov	sp, r7
 800a30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a310:	4770      	bx	lr

0800a312 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a312:	b580      	push	{r7, lr}
 800a314:	b082      	sub	sp, #8
 800a316:	af00      	add	r7, sp, #0
 800a318:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f7ff ff4c 	bl	800a1b8 <__NVIC_SetPriorityGrouping>
}
 800a320:	bf00      	nop
 800a322:	3708      	adds	r7, #8
 800a324:	46bd      	mov	sp, r7
 800a326:	bd80      	pop	{r7, pc}

0800a328 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a328:	b580      	push	{r7, lr}
 800a32a:	b086      	sub	sp, #24
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	4603      	mov	r3, r0
 800a330:	60b9      	str	r1, [r7, #8]
 800a332:	607a      	str	r2, [r7, #4]
 800a334:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a336:	2300      	movs	r3, #0
 800a338:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a33a:	f7ff ff61 	bl	800a200 <__NVIC_GetPriorityGrouping>
 800a33e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a340:	687a      	ldr	r2, [r7, #4]
 800a342:	68b9      	ldr	r1, [r7, #8]
 800a344:	6978      	ldr	r0, [r7, #20]
 800a346:	f7ff ffb1 	bl	800a2ac <NVIC_EncodePriority>
 800a34a:	4602      	mov	r2, r0
 800a34c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a350:	4611      	mov	r1, r2
 800a352:	4618      	mov	r0, r3
 800a354:	f7ff ff80 	bl	800a258 <__NVIC_SetPriority>
}
 800a358:	bf00      	nop
 800a35a:	3718      	adds	r7, #24
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}

0800a360 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b082      	sub	sp, #8
 800a364:	af00      	add	r7, sp, #0
 800a366:	4603      	mov	r3, r0
 800a368:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a36a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a36e:	4618      	mov	r0, r3
 800a370:	f7ff ff54 	bl	800a21c <__NVIC_EnableIRQ>
}
 800a374:	bf00      	nop
 800a376:	3708      	adds	r7, #8
 800a378:	46bd      	mov	sp, r7
 800a37a:	bd80      	pop	{r7, pc}

0800a37c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b082      	sub	sp, #8
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d101      	bne.n	800a38e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800a38a:	2301      	movs	r3, #1
 800a38c:	e00e      	b.n	800a3ac <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	795b      	ldrb	r3, [r3, #5]
 800a392:	b2db      	uxtb	r3, r3
 800a394:	2b00      	cmp	r3, #0
 800a396:	d105      	bne.n	800a3a4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2200      	movs	r2, #0
 800a39c:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f7fd f94c 	bl	800763c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800a3aa:	2300      	movs	r3, #0
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	3708      	adds	r7, #8
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	bd80      	pop	{r7, pc}

0800a3b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b086      	sub	sp, #24
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a3c0:	f7fe fc54 	bl	8008c6c <HAL_GetTick>
 800a3c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d101      	bne.n	800a3d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	e099      	b.n	800a504 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2202      	movs	r2, #2
 800a3d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	681a      	ldr	r2, [r3, #0]
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	f022 0201 	bic.w	r2, r2, #1
 800a3ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a3f0:	e00f      	b.n	800a412 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a3f2:	f7fe fc3b 	bl	8008c6c <HAL_GetTick>
 800a3f6:	4602      	mov	r2, r0
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	1ad3      	subs	r3, r2, r3
 800a3fc:	2b05      	cmp	r3, #5
 800a3fe:	d908      	bls.n	800a412 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2220      	movs	r2, #32
 800a404:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2203      	movs	r2, #3
 800a40a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800a40e:	2303      	movs	r3, #3
 800a410:	e078      	b.n	800a504 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	f003 0301 	and.w	r3, r3, #1
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d1e8      	bne.n	800a3f2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a428:	697a      	ldr	r2, [r7, #20]
 800a42a:	4b38      	ldr	r3, [pc, #224]	; (800a50c <HAL_DMA_Init+0x158>)
 800a42c:	4013      	ands	r3, r2
 800a42e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	685a      	ldr	r2, [r3, #4]
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	689b      	ldr	r3, [r3, #8]
 800a438:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a43e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	691b      	ldr	r3, [r3, #16]
 800a444:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a44a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	699b      	ldr	r3, [r3, #24]
 800a450:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a456:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6a1b      	ldr	r3, [r3, #32]
 800a45c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a45e:	697a      	ldr	r2, [r7, #20]
 800a460:	4313      	orrs	r3, r2
 800a462:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a468:	2b04      	cmp	r3, #4
 800a46a:	d107      	bne.n	800a47c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a474:	4313      	orrs	r3, r2
 800a476:	697a      	ldr	r2, [r7, #20]
 800a478:	4313      	orrs	r3, r2
 800a47a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	697a      	ldr	r2, [r7, #20]
 800a482:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	695b      	ldr	r3, [r3, #20]
 800a48a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a48c:	697b      	ldr	r3, [r7, #20]
 800a48e:	f023 0307 	bic.w	r3, r3, #7
 800a492:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a498:	697a      	ldr	r2, [r7, #20]
 800a49a:	4313      	orrs	r3, r2
 800a49c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4a2:	2b04      	cmp	r3, #4
 800a4a4:	d117      	bne.n	800a4d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4aa:	697a      	ldr	r2, [r7, #20]
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d00e      	beq.n	800a4d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	f000 fb01 	bl	800aac0 <DMA_CheckFifoParam>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d008      	beq.n	800a4d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2240      	movs	r2, #64	; 0x40
 800a4c8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2201      	movs	r2, #1
 800a4ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	e016      	b.n	800a504 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	697a      	ldr	r2, [r7, #20]
 800a4dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f000 fab8 	bl	800aa54 <DMA_CalcBaseAndBitshift>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4ec:	223f      	movs	r2, #63	; 0x3f
 800a4ee:	409a      	lsls	r2, r3
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2201      	movs	r2, #1
 800a4fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800a502:	2300      	movs	r3, #0
}
 800a504:	4618      	mov	r0, r3
 800a506:	3718      	adds	r7, #24
 800a508:	46bd      	mov	sp, r7
 800a50a:	bd80      	pop	{r7, pc}
 800a50c:	f010803f 	.word	0xf010803f

0800a510 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b086      	sub	sp, #24
 800a514:	af00      	add	r7, sp, #0
 800a516:	60f8      	str	r0, [r7, #12]
 800a518:	60b9      	str	r1, [r7, #8]
 800a51a:	607a      	str	r2, [r7, #4]
 800a51c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a51e:	2300      	movs	r3, #0
 800a520:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a526:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a52e:	2b01      	cmp	r3, #1
 800a530:	d101      	bne.n	800a536 <HAL_DMA_Start_IT+0x26>
 800a532:	2302      	movs	r3, #2
 800a534:	e040      	b.n	800a5b8 <HAL_DMA_Start_IT+0xa8>
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	2201      	movs	r2, #1
 800a53a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a544:	b2db      	uxtb	r3, r3
 800a546:	2b01      	cmp	r3, #1
 800a548:	d12f      	bne.n	800a5aa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	2202      	movs	r2, #2
 800a54e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	2200      	movs	r2, #0
 800a556:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	687a      	ldr	r2, [r7, #4]
 800a55c:	68b9      	ldr	r1, [r7, #8]
 800a55e:	68f8      	ldr	r0, [r7, #12]
 800a560:	f000 fa4a 	bl	800a9f8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a568:	223f      	movs	r2, #63	; 0x3f
 800a56a:	409a      	lsls	r2, r3
 800a56c:	693b      	ldr	r3, [r7, #16]
 800a56e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	681a      	ldr	r2, [r3, #0]
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f042 0216 	orr.w	r2, r2, #22
 800a57e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a584:	2b00      	cmp	r3, #0
 800a586:	d007      	beq.n	800a598 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	681a      	ldr	r2, [r3, #0]
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f042 0208 	orr.w	r2, r2, #8
 800a596:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	681a      	ldr	r2, [r3, #0]
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f042 0201 	orr.w	r2, r2, #1
 800a5a6:	601a      	str	r2, [r3, #0]
 800a5a8:	e005      	b.n	800a5b6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a5b2:	2302      	movs	r3, #2
 800a5b4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a5b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	3718      	adds	r7, #24
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}

0800a5c0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b084      	sub	sp, #16
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5cc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800a5ce:	f7fe fb4d 	bl	8008c6c <HAL_GetTick>
 800a5d2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a5da:	b2db      	uxtb	r3, r3
 800a5dc:	2b02      	cmp	r3, #2
 800a5de:	d008      	beq.n	800a5f2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2280      	movs	r2, #128	; 0x80
 800a5e4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	e052      	b.n	800a698 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	681a      	ldr	r2, [r3, #0]
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f022 0216 	bic.w	r2, r2, #22
 800a600:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	695a      	ldr	r2, [r3, #20]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a610:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a616:	2b00      	cmp	r3, #0
 800a618:	d103      	bne.n	800a622 <HAL_DMA_Abort+0x62>
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d007      	beq.n	800a632 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	681a      	ldr	r2, [r3, #0]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f022 0208 	bic.w	r2, r2, #8
 800a630:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	681a      	ldr	r2, [r3, #0]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f022 0201 	bic.w	r2, r2, #1
 800a640:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a642:	e013      	b.n	800a66c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a644:	f7fe fb12 	bl	8008c6c <HAL_GetTick>
 800a648:	4602      	mov	r2, r0
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	1ad3      	subs	r3, r2, r3
 800a64e:	2b05      	cmp	r3, #5
 800a650:	d90c      	bls.n	800a66c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2220      	movs	r2, #32
 800a656:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2203      	movs	r2, #3
 800a65c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2200      	movs	r2, #0
 800a664:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800a668:	2303      	movs	r3, #3
 800a66a:	e015      	b.n	800a698 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f003 0301 	and.w	r3, r3, #1
 800a676:	2b00      	cmp	r3, #0
 800a678:	d1e4      	bne.n	800a644 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a67e:	223f      	movs	r2, #63	; 0x3f
 800a680:	409a      	lsls	r2, r3
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2201      	movs	r2, #1
 800a68a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	2200      	movs	r2, #0
 800a692:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800a696:	2300      	movs	r3, #0
}
 800a698:	4618      	mov	r0, r3
 800a69a:	3710      	adds	r7, #16
 800a69c:	46bd      	mov	sp, r7
 800a69e:	bd80      	pop	{r7, pc}

0800a6a0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a6a0:	b480      	push	{r7}
 800a6a2:	b083      	sub	sp, #12
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a6ae:	b2db      	uxtb	r3, r3
 800a6b0:	2b02      	cmp	r3, #2
 800a6b2:	d004      	beq.n	800a6be <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2280      	movs	r2, #128	; 0x80
 800a6b8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	e00c      	b.n	800a6d8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2205      	movs	r2, #5
 800a6c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	681a      	ldr	r2, [r3, #0]
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f022 0201 	bic.w	r2, r2, #1
 800a6d4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a6d6:	2300      	movs	r3, #0
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	370c      	adds	r7, #12
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e2:	4770      	bx	lr

0800a6e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b086      	sub	sp, #24
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a6f0:	4b8e      	ldr	r3, [pc, #568]	; (800a92c <HAL_DMA_IRQHandler+0x248>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	4a8e      	ldr	r2, [pc, #568]	; (800a930 <HAL_DMA_IRQHandler+0x24c>)
 800a6f6:	fba2 2303 	umull	r2, r3, r2, r3
 800a6fa:	0a9b      	lsrs	r3, r3, #10
 800a6fc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a702:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a704:	693b      	ldr	r3, [r7, #16]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a70e:	2208      	movs	r2, #8
 800a710:	409a      	lsls	r2, r3
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	4013      	ands	r3, r2
 800a716:	2b00      	cmp	r3, #0
 800a718:	d01a      	beq.n	800a750 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	f003 0304 	and.w	r3, r3, #4
 800a724:	2b00      	cmp	r3, #0
 800a726:	d013      	beq.n	800a750 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	681a      	ldr	r2, [r3, #0]
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	f022 0204 	bic.w	r2, r2, #4
 800a736:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a73c:	2208      	movs	r2, #8
 800a73e:	409a      	lsls	r2, r3
 800a740:	693b      	ldr	r3, [r7, #16]
 800a742:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a748:	f043 0201 	orr.w	r2, r3, #1
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a754:	2201      	movs	r2, #1
 800a756:	409a      	lsls	r2, r3
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	4013      	ands	r3, r2
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d012      	beq.n	800a786 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	695b      	ldr	r3, [r3, #20]
 800a766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d00b      	beq.n	800a786 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a772:	2201      	movs	r2, #1
 800a774:	409a      	lsls	r2, r3
 800a776:	693b      	ldr	r3, [r7, #16]
 800a778:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a77e:	f043 0202 	orr.w	r2, r3, #2
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a78a:	2204      	movs	r2, #4
 800a78c:	409a      	lsls	r2, r3
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	4013      	ands	r3, r2
 800a792:	2b00      	cmp	r3, #0
 800a794:	d012      	beq.n	800a7bc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f003 0302 	and.w	r3, r3, #2
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d00b      	beq.n	800a7bc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7a8:	2204      	movs	r2, #4
 800a7aa:	409a      	lsls	r2, r3
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7b4:	f043 0204 	orr.w	r2, r3, #4
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7c0:	2210      	movs	r2, #16
 800a7c2:	409a      	lsls	r2, r3
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	4013      	ands	r3, r2
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d043      	beq.n	800a854 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f003 0308 	and.w	r3, r3, #8
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d03c      	beq.n	800a854 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7de:	2210      	movs	r2, #16
 800a7e0:	409a      	lsls	r2, r3
 800a7e2:	693b      	ldr	r3, [r7, #16]
 800a7e4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d018      	beq.n	800a826 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d108      	bne.n	800a814 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a806:	2b00      	cmp	r3, #0
 800a808:	d024      	beq.n	800a854 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a80e:	6878      	ldr	r0, [r7, #4]
 800a810:	4798      	blx	r3
 800a812:	e01f      	b.n	800a854 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d01b      	beq.n	800a854 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	4798      	blx	r3
 800a824:	e016      	b.n	800a854 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a830:	2b00      	cmp	r3, #0
 800a832:	d107      	bne.n	800a844 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	681a      	ldr	r2, [r3, #0]
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f022 0208 	bic.w	r2, r2, #8
 800a842:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d003      	beq.n	800a854 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a850:	6878      	ldr	r0, [r7, #4]
 800a852:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a858:	2220      	movs	r2, #32
 800a85a:	409a      	lsls	r2, r3
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	4013      	ands	r3, r2
 800a860:	2b00      	cmp	r3, #0
 800a862:	f000 808f 	beq.w	800a984 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f003 0310 	and.w	r3, r3, #16
 800a870:	2b00      	cmp	r3, #0
 800a872:	f000 8087 	beq.w	800a984 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a87a:	2220      	movs	r2, #32
 800a87c:	409a      	lsls	r2, r3
 800a87e:	693b      	ldr	r3, [r7, #16]
 800a880:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a888:	b2db      	uxtb	r3, r3
 800a88a:	2b05      	cmp	r3, #5
 800a88c:	d136      	bne.n	800a8fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	681a      	ldr	r2, [r3, #0]
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	f022 0216 	bic.w	r2, r2, #22
 800a89c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	695a      	ldr	r2, [r3, #20]
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a8ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d103      	bne.n	800a8be <HAL_DMA_IRQHandler+0x1da>
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d007      	beq.n	800a8ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	681a      	ldr	r2, [r3, #0]
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f022 0208 	bic.w	r2, r2, #8
 800a8cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a8d2:	223f      	movs	r2, #63	; 0x3f
 800a8d4:	409a      	lsls	r2, r3
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2201      	movs	r2, #1
 800a8de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d07e      	beq.n	800a9f0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	4798      	blx	r3
        }
        return;
 800a8fa:	e079      	b.n	800a9f0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a906:	2b00      	cmp	r3, #0
 800a908:	d01d      	beq.n	800a946 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a914:	2b00      	cmp	r3, #0
 800a916:	d10d      	bne.n	800a934 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d031      	beq.n	800a984 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	4798      	blx	r3
 800a928:	e02c      	b.n	800a984 <HAL_DMA_IRQHandler+0x2a0>
 800a92a:	bf00      	nop
 800a92c:	20000010 	.word	0x20000010
 800a930:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d023      	beq.n	800a984 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	4798      	blx	r3
 800a944:	e01e      	b.n	800a984 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a950:	2b00      	cmp	r3, #0
 800a952:	d10f      	bne.n	800a974 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	681a      	ldr	r2, [r3, #0]
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f022 0210 	bic.w	r2, r2, #16
 800a962:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2201      	movs	r2, #1
 800a968:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2200      	movs	r2, #0
 800a970:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d003      	beq.n	800a984 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d032      	beq.n	800a9f2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a990:	f003 0301 	and.w	r3, r3, #1
 800a994:	2b00      	cmp	r3, #0
 800a996:	d022      	beq.n	800a9de <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2205      	movs	r2, #5
 800a99c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	681a      	ldr	r2, [r3, #0]
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	f022 0201 	bic.w	r2, r2, #1
 800a9ae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800a9b0:	68bb      	ldr	r3, [r7, #8]
 800a9b2:	3301      	adds	r3, #1
 800a9b4:	60bb      	str	r3, [r7, #8]
 800a9b6:	697a      	ldr	r2, [r7, #20]
 800a9b8:	429a      	cmp	r2, r3
 800a9ba:	d307      	bcc.n	800a9cc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f003 0301 	and.w	r3, r3, #1
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d1f2      	bne.n	800a9b0 <HAL_DMA_IRQHandler+0x2cc>
 800a9ca:	e000      	b.n	800a9ce <HAL_DMA_IRQHandler+0x2ea>
          break;
 800a9cc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2201      	movs	r2, #1
 800a9d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d005      	beq.n	800a9f2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	4798      	blx	r3
 800a9ee:	e000      	b.n	800a9f2 <HAL_DMA_IRQHandler+0x30e>
        return;
 800a9f0:	bf00      	nop
    }
  }
}
 800a9f2:	3718      	adds	r7, #24
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}

0800a9f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b085      	sub	sp, #20
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	60f8      	str	r0, [r7, #12]
 800aa00:	60b9      	str	r1, [r7, #8]
 800aa02:	607a      	str	r2, [r7, #4]
 800aa04:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	681a      	ldr	r2, [r3, #0]
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800aa14:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	683a      	ldr	r2, [r7, #0]
 800aa1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	689b      	ldr	r3, [r3, #8]
 800aa22:	2b40      	cmp	r3, #64	; 0x40
 800aa24:	d108      	bne.n	800aa38 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	687a      	ldr	r2, [r7, #4]
 800aa2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	68ba      	ldr	r2, [r7, #8]
 800aa34:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800aa36:	e007      	b.n	800aa48 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	68ba      	ldr	r2, [r7, #8]
 800aa3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	687a      	ldr	r2, [r7, #4]
 800aa46:	60da      	str	r2, [r3, #12]
}
 800aa48:	bf00      	nop
 800aa4a:	3714      	adds	r7, #20
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa52:	4770      	bx	lr

0800aa54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800aa54:	b480      	push	{r7}
 800aa56:	b085      	sub	sp, #20
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	b2db      	uxtb	r3, r3
 800aa62:	3b10      	subs	r3, #16
 800aa64:	4a14      	ldr	r2, [pc, #80]	; (800aab8 <DMA_CalcBaseAndBitshift+0x64>)
 800aa66:	fba2 2303 	umull	r2, r3, r2, r3
 800aa6a:	091b      	lsrs	r3, r3, #4
 800aa6c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800aa6e:	4a13      	ldr	r2, [pc, #76]	; (800aabc <DMA_CalcBaseAndBitshift+0x68>)
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	4413      	add	r3, r2
 800aa74:	781b      	ldrb	r3, [r3, #0]
 800aa76:	461a      	mov	r2, r3
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	2b03      	cmp	r3, #3
 800aa80:	d909      	bls.n	800aa96 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800aa8a:	f023 0303 	bic.w	r3, r3, #3
 800aa8e:	1d1a      	adds	r2, r3, #4
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	659a      	str	r2, [r3, #88]	; 0x58
 800aa94:	e007      	b.n	800aaa6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800aa9e:	f023 0303 	bic.w	r3, r3, #3
 800aaa2:	687a      	ldr	r2, [r7, #4]
 800aaa4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	3714      	adds	r7, #20
 800aaae:	46bd      	mov	sp, r7
 800aab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab4:	4770      	bx	lr
 800aab6:	bf00      	nop
 800aab8:	aaaaaaab 	.word	0xaaaaaaab
 800aabc:	080146b8 	.word	0x080146b8

0800aac0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b085      	sub	sp, #20
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aac8:	2300      	movs	r3, #0
 800aaca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aad0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	699b      	ldr	r3, [r3, #24]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d11f      	bne.n	800ab1a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	2b03      	cmp	r3, #3
 800aade:	d856      	bhi.n	800ab8e <DMA_CheckFifoParam+0xce>
 800aae0:	a201      	add	r2, pc, #4	; (adr r2, 800aae8 <DMA_CheckFifoParam+0x28>)
 800aae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aae6:	bf00      	nop
 800aae8:	0800aaf9 	.word	0x0800aaf9
 800aaec:	0800ab0b 	.word	0x0800ab0b
 800aaf0:	0800aaf9 	.word	0x0800aaf9
 800aaf4:	0800ab8f 	.word	0x0800ab8f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aafc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d046      	beq.n	800ab92 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800ab04:	2301      	movs	r3, #1
 800ab06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ab08:	e043      	b.n	800ab92 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab0e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ab12:	d140      	bne.n	800ab96 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800ab14:	2301      	movs	r3, #1
 800ab16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ab18:	e03d      	b.n	800ab96 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	699b      	ldr	r3, [r3, #24]
 800ab1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ab22:	d121      	bne.n	800ab68 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	2b03      	cmp	r3, #3
 800ab28:	d837      	bhi.n	800ab9a <DMA_CheckFifoParam+0xda>
 800ab2a:	a201      	add	r2, pc, #4	; (adr r2, 800ab30 <DMA_CheckFifoParam+0x70>)
 800ab2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab30:	0800ab41 	.word	0x0800ab41
 800ab34:	0800ab47 	.word	0x0800ab47
 800ab38:	0800ab41 	.word	0x0800ab41
 800ab3c:	0800ab59 	.word	0x0800ab59
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800ab40:	2301      	movs	r3, #1
 800ab42:	73fb      	strb	r3, [r7, #15]
      break;
 800ab44:	e030      	b.n	800aba8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d025      	beq.n	800ab9e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800ab52:	2301      	movs	r3, #1
 800ab54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ab56:	e022      	b.n	800ab9e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab5c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ab60:	d11f      	bne.n	800aba2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800ab62:	2301      	movs	r3, #1
 800ab64:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800ab66:	e01c      	b.n	800aba2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	2b02      	cmp	r3, #2
 800ab6c:	d903      	bls.n	800ab76 <DMA_CheckFifoParam+0xb6>
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	2b03      	cmp	r3, #3
 800ab72:	d003      	beq.n	800ab7c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800ab74:	e018      	b.n	800aba8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800ab76:	2301      	movs	r3, #1
 800ab78:	73fb      	strb	r3, [r7, #15]
      break;
 800ab7a:	e015      	b.n	800aba8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d00e      	beq.n	800aba6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800ab88:	2301      	movs	r3, #1
 800ab8a:	73fb      	strb	r3, [r7, #15]
      break;
 800ab8c:	e00b      	b.n	800aba6 <DMA_CheckFifoParam+0xe6>
      break;
 800ab8e:	bf00      	nop
 800ab90:	e00a      	b.n	800aba8 <DMA_CheckFifoParam+0xe8>
      break;
 800ab92:	bf00      	nop
 800ab94:	e008      	b.n	800aba8 <DMA_CheckFifoParam+0xe8>
      break;
 800ab96:	bf00      	nop
 800ab98:	e006      	b.n	800aba8 <DMA_CheckFifoParam+0xe8>
      break;
 800ab9a:	bf00      	nop
 800ab9c:	e004      	b.n	800aba8 <DMA_CheckFifoParam+0xe8>
      break;
 800ab9e:	bf00      	nop
 800aba0:	e002      	b.n	800aba8 <DMA_CheckFifoParam+0xe8>
      break;   
 800aba2:	bf00      	nop
 800aba4:	e000      	b.n	800aba8 <DMA_CheckFifoParam+0xe8>
      break;
 800aba6:	bf00      	nop
    }
  } 
  
  return status; 
 800aba8:	7bfb      	ldrb	r3, [r7, #15]
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3714      	adds	r7, #20
 800abae:	46bd      	mov	sp, r7
 800abb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb4:	4770      	bx	lr
 800abb6:	bf00      	nop

0800abb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800abb8:	b480      	push	{r7}
 800abba:	b089      	sub	sp, #36	; 0x24
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
 800abc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800abc2:	2300      	movs	r3, #0
 800abc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800abc6:	2300      	movs	r3, #0
 800abc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800abca:	2300      	movs	r3, #0
 800abcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800abce:	2300      	movs	r3, #0
 800abd0:	61fb      	str	r3, [r7, #28]
 800abd2:	e16b      	b.n	800aeac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800abd4:	2201      	movs	r2, #1
 800abd6:	69fb      	ldr	r3, [r7, #28]
 800abd8:	fa02 f303 	lsl.w	r3, r2, r3
 800abdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	697a      	ldr	r2, [r7, #20]
 800abe4:	4013      	ands	r3, r2
 800abe6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800abe8:	693a      	ldr	r2, [r7, #16]
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	429a      	cmp	r2, r3
 800abee:	f040 815a 	bne.w	800aea6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	685b      	ldr	r3, [r3, #4]
 800abf6:	f003 0303 	and.w	r3, r3, #3
 800abfa:	2b01      	cmp	r3, #1
 800abfc:	d005      	beq.n	800ac0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	685b      	ldr	r3, [r3, #4]
 800ac02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800ac06:	2b02      	cmp	r3, #2
 800ac08:	d130      	bne.n	800ac6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	689b      	ldr	r3, [r3, #8]
 800ac0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800ac10:	69fb      	ldr	r3, [r7, #28]
 800ac12:	005b      	lsls	r3, r3, #1
 800ac14:	2203      	movs	r2, #3
 800ac16:	fa02 f303 	lsl.w	r3, r2, r3
 800ac1a:	43db      	mvns	r3, r3
 800ac1c:	69ba      	ldr	r2, [r7, #24]
 800ac1e:	4013      	ands	r3, r2
 800ac20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	68da      	ldr	r2, [r3, #12]
 800ac26:	69fb      	ldr	r3, [r7, #28]
 800ac28:	005b      	lsls	r3, r3, #1
 800ac2a:	fa02 f303 	lsl.w	r3, r2, r3
 800ac2e:	69ba      	ldr	r2, [r7, #24]
 800ac30:	4313      	orrs	r3, r2
 800ac32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	69ba      	ldr	r2, [r7, #24]
 800ac38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ac40:	2201      	movs	r2, #1
 800ac42:	69fb      	ldr	r3, [r7, #28]
 800ac44:	fa02 f303 	lsl.w	r3, r2, r3
 800ac48:	43db      	mvns	r3, r3
 800ac4a:	69ba      	ldr	r2, [r7, #24]
 800ac4c:	4013      	ands	r3, r2
 800ac4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ac50:	683b      	ldr	r3, [r7, #0]
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	091b      	lsrs	r3, r3, #4
 800ac56:	f003 0201 	and.w	r2, r3, #1
 800ac5a:	69fb      	ldr	r3, [r7, #28]
 800ac5c:	fa02 f303 	lsl.w	r3, r2, r3
 800ac60:	69ba      	ldr	r2, [r7, #24]
 800ac62:	4313      	orrs	r3, r2
 800ac64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	69ba      	ldr	r2, [r7, #24]
 800ac6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	685b      	ldr	r3, [r3, #4]
 800ac70:	f003 0303 	and.w	r3, r3, #3
 800ac74:	2b03      	cmp	r3, #3
 800ac76:	d017      	beq.n	800aca8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	68db      	ldr	r3, [r3, #12]
 800ac7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ac7e:	69fb      	ldr	r3, [r7, #28]
 800ac80:	005b      	lsls	r3, r3, #1
 800ac82:	2203      	movs	r2, #3
 800ac84:	fa02 f303 	lsl.w	r3, r2, r3
 800ac88:	43db      	mvns	r3, r3
 800ac8a:	69ba      	ldr	r2, [r7, #24]
 800ac8c:	4013      	ands	r3, r2
 800ac8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	689a      	ldr	r2, [r3, #8]
 800ac94:	69fb      	ldr	r3, [r7, #28]
 800ac96:	005b      	lsls	r3, r3, #1
 800ac98:	fa02 f303 	lsl.w	r3, r2, r3
 800ac9c:	69ba      	ldr	r2, [r7, #24]
 800ac9e:	4313      	orrs	r3, r2
 800aca0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	69ba      	ldr	r2, [r7, #24]
 800aca6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	685b      	ldr	r3, [r3, #4]
 800acac:	f003 0303 	and.w	r3, r3, #3
 800acb0:	2b02      	cmp	r3, #2
 800acb2:	d123      	bne.n	800acfc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800acb4:	69fb      	ldr	r3, [r7, #28]
 800acb6:	08da      	lsrs	r2, r3, #3
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	3208      	adds	r2, #8
 800acbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800acc2:	69fb      	ldr	r3, [r7, #28]
 800acc4:	f003 0307 	and.w	r3, r3, #7
 800acc8:	009b      	lsls	r3, r3, #2
 800acca:	220f      	movs	r2, #15
 800accc:	fa02 f303 	lsl.w	r3, r2, r3
 800acd0:	43db      	mvns	r3, r3
 800acd2:	69ba      	ldr	r2, [r7, #24]
 800acd4:	4013      	ands	r3, r2
 800acd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	691a      	ldr	r2, [r3, #16]
 800acdc:	69fb      	ldr	r3, [r7, #28]
 800acde:	f003 0307 	and.w	r3, r3, #7
 800ace2:	009b      	lsls	r3, r3, #2
 800ace4:	fa02 f303 	lsl.w	r3, r2, r3
 800ace8:	69ba      	ldr	r2, [r7, #24]
 800acea:	4313      	orrs	r3, r2
 800acec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800acee:	69fb      	ldr	r3, [r7, #28]
 800acf0:	08da      	lsrs	r2, r3, #3
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	3208      	adds	r2, #8
 800acf6:	69b9      	ldr	r1, [r7, #24]
 800acf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800ad02:	69fb      	ldr	r3, [r7, #28]
 800ad04:	005b      	lsls	r3, r3, #1
 800ad06:	2203      	movs	r2, #3
 800ad08:	fa02 f303 	lsl.w	r3, r2, r3
 800ad0c:	43db      	mvns	r3, r3
 800ad0e:	69ba      	ldr	r2, [r7, #24]
 800ad10:	4013      	ands	r3, r2
 800ad12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	685b      	ldr	r3, [r3, #4]
 800ad18:	f003 0203 	and.w	r2, r3, #3
 800ad1c:	69fb      	ldr	r3, [r7, #28]
 800ad1e:	005b      	lsls	r3, r3, #1
 800ad20:	fa02 f303 	lsl.w	r3, r2, r3
 800ad24:	69ba      	ldr	r2, [r7, #24]
 800ad26:	4313      	orrs	r3, r2
 800ad28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	69ba      	ldr	r2, [r7, #24]
 800ad2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	f000 80b4 	beq.w	800aea6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ad3e:	2300      	movs	r3, #0
 800ad40:	60fb      	str	r3, [r7, #12]
 800ad42:	4b60      	ldr	r3, [pc, #384]	; (800aec4 <HAL_GPIO_Init+0x30c>)
 800ad44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad46:	4a5f      	ldr	r2, [pc, #380]	; (800aec4 <HAL_GPIO_Init+0x30c>)
 800ad48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ad4c:	6453      	str	r3, [r2, #68]	; 0x44
 800ad4e:	4b5d      	ldr	r3, [pc, #372]	; (800aec4 <HAL_GPIO_Init+0x30c>)
 800ad50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ad56:	60fb      	str	r3, [r7, #12]
 800ad58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ad5a:	4a5b      	ldr	r2, [pc, #364]	; (800aec8 <HAL_GPIO_Init+0x310>)
 800ad5c:	69fb      	ldr	r3, [r7, #28]
 800ad5e:	089b      	lsrs	r3, r3, #2
 800ad60:	3302      	adds	r3, #2
 800ad62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800ad68:	69fb      	ldr	r3, [r7, #28]
 800ad6a:	f003 0303 	and.w	r3, r3, #3
 800ad6e:	009b      	lsls	r3, r3, #2
 800ad70:	220f      	movs	r2, #15
 800ad72:	fa02 f303 	lsl.w	r3, r2, r3
 800ad76:	43db      	mvns	r3, r3
 800ad78:	69ba      	ldr	r2, [r7, #24]
 800ad7a:	4013      	ands	r3, r2
 800ad7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	4a52      	ldr	r2, [pc, #328]	; (800aecc <HAL_GPIO_Init+0x314>)
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d02b      	beq.n	800adde <HAL_GPIO_Init+0x226>
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	4a51      	ldr	r2, [pc, #324]	; (800aed0 <HAL_GPIO_Init+0x318>)
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	d025      	beq.n	800adda <HAL_GPIO_Init+0x222>
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	4a50      	ldr	r2, [pc, #320]	; (800aed4 <HAL_GPIO_Init+0x31c>)
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d01f      	beq.n	800add6 <HAL_GPIO_Init+0x21e>
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	4a4f      	ldr	r2, [pc, #316]	; (800aed8 <HAL_GPIO_Init+0x320>)
 800ad9a:	4293      	cmp	r3, r2
 800ad9c:	d019      	beq.n	800add2 <HAL_GPIO_Init+0x21a>
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	4a4e      	ldr	r2, [pc, #312]	; (800aedc <HAL_GPIO_Init+0x324>)
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d013      	beq.n	800adce <HAL_GPIO_Init+0x216>
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	4a4d      	ldr	r2, [pc, #308]	; (800aee0 <HAL_GPIO_Init+0x328>)
 800adaa:	4293      	cmp	r3, r2
 800adac:	d00d      	beq.n	800adca <HAL_GPIO_Init+0x212>
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	4a4c      	ldr	r2, [pc, #304]	; (800aee4 <HAL_GPIO_Init+0x32c>)
 800adb2:	4293      	cmp	r3, r2
 800adb4:	d007      	beq.n	800adc6 <HAL_GPIO_Init+0x20e>
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	4a4b      	ldr	r2, [pc, #300]	; (800aee8 <HAL_GPIO_Init+0x330>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d101      	bne.n	800adc2 <HAL_GPIO_Init+0x20a>
 800adbe:	2307      	movs	r3, #7
 800adc0:	e00e      	b.n	800ade0 <HAL_GPIO_Init+0x228>
 800adc2:	2308      	movs	r3, #8
 800adc4:	e00c      	b.n	800ade0 <HAL_GPIO_Init+0x228>
 800adc6:	2306      	movs	r3, #6
 800adc8:	e00a      	b.n	800ade0 <HAL_GPIO_Init+0x228>
 800adca:	2305      	movs	r3, #5
 800adcc:	e008      	b.n	800ade0 <HAL_GPIO_Init+0x228>
 800adce:	2304      	movs	r3, #4
 800add0:	e006      	b.n	800ade0 <HAL_GPIO_Init+0x228>
 800add2:	2303      	movs	r3, #3
 800add4:	e004      	b.n	800ade0 <HAL_GPIO_Init+0x228>
 800add6:	2302      	movs	r3, #2
 800add8:	e002      	b.n	800ade0 <HAL_GPIO_Init+0x228>
 800adda:	2301      	movs	r3, #1
 800addc:	e000      	b.n	800ade0 <HAL_GPIO_Init+0x228>
 800adde:	2300      	movs	r3, #0
 800ade0:	69fa      	ldr	r2, [r7, #28]
 800ade2:	f002 0203 	and.w	r2, r2, #3
 800ade6:	0092      	lsls	r2, r2, #2
 800ade8:	4093      	lsls	r3, r2
 800adea:	69ba      	ldr	r2, [r7, #24]
 800adec:	4313      	orrs	r3, r2
 800adee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800adf0:	4935      	ldr	r1, [pc, #212]	; (800aec8 <HAL_GPIO_Init+0x310>)
 800adf2:	69fb      	ldr	r3, [r7, #28]
 800adf4:	089b      	lsrs	r3, r3, #2
 800adf6:	3302      	adds	r3, #2
 800adf8:	69ba      	ldr	r2, [r7, #24]
 800adfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800adfe:	4b3b      	ldr	r3, [pc, #236]	; (800aeec <HAL_GPIO_Init+0x334>)
 800ae00:	689b      	ldr	r3, [r3, #8]
 800ae02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ae04:	693b      	ldr	r3, [r7, #16]
 800ae06:	43db      	mvns	r3, r3
 800ae08:	69ba      	ldr	r2, [r7, #24]
 800ae0a:	4013      	ands	r3, r2
 800ae0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ae0e:	683b      	ldr	r3, [r7, #0]
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d003      	beq.n	800ae22 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800ae1a:	69ba      	ldr	r2, [r7, #24]
 800ae1c:	693b      	ldr	r3, [r7, #16]
 800ae1e:	4313      	orrs	r3, r2
 800ae20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800ae22:	4a32      	ldr	r2, [pc, #200]	; (800aeec <HAL_GPIO_Init+0x334>)
 800ae24:	69bb      	ldr	r3, [r7, #24]
 800ae26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800ae28:	4b30      	ldr	r3, [pc, #192]	; (800aeec <HAL_GPIO_Init+0x334>)
 800ae2a:	68db      	ldr	r3, [r3, #12]
 800ae2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	43db      	mvns	r3, r3
 800ae32:	69ba      	ldr	r2, [r7, #24]
 800ae34:	4013      	ands	r3, r2
 800ae36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	685b      	ldr	r3, [r3, #4]
 800ae3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d003      	beq.n	800ae4c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800ae44:	69ba      	ldr	r2, [r7, #24]
 800ae46:	693b      	ldr	r3, [r7, #16]
 800ae48:	4313      	orrs	r3, r2
 800ae4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800ae4c:	4a27      	ldr	r2, [pc, #156]	; (800aeec <HAL_GPIO_Init+0x334>)
 800ae4e:	69bb      	ldr	r3, [r7, #24]
 800ae50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800ae52:	4b26      	ldr	r3, [pc, #152]	; (800aeec <HAL_GPIO_Init+0x334>)
 800ae54:	685b      	ldr	r3, [r3, #4]
 800ae56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	43db      	mvns	r3, r3
 800ae5c:	69ba      	ldr	r2, [r7, #24]
 800ae5e:	4013      	ands	r3, r2
 800ae60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	685b      	ldr	r3, [r3, #4]
 800ae66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d003      	beq.n	800ae76 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800ae6e:	69ba      	ldr	r2, [r7, #24]
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	4313      	orrs	r3, r2
 800ae74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800ae76:	4a1d      	ldr	r2, [pc, #116]	; (800aeec <HAL_GPIO_Init+0x334>)
 800ae78:	69bb      	ldr	r3, [r7, #24]
 800ae7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800ae7c:	4b1b      	ldr	r3, [pc, #108]	; (800aeec <HAL_GPIO_Init+0x334>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ae82:	693b      	ldr	r3, [r7, #16]
 800ae84:	43db      	mvns	r3, r3
 800ae86:	69ba      	ldr	r2, [r7, #24]
 800ae88:	4013      	ands	r3, r2
 800ae8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	685b      	ldr	r3, [r3, #4]
 800ae90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d003      	beq.n	800aea0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800ae98:	69ba      	ldr	r2, [r7, #24]
 800ae9a:	693b      	ldr	r3, [r7, #16]
 800ae9c:	4313      	orrs	r3, r2
 800ae9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800aea0:	4a12      	ldr	r2, [pc, #72]	; (800aeec <HAL_GPIO_Init+0x334>)
 800aea2:	69bb      	ldr	r3, [r7, #24]
 800aea4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800aea6:	69fb      	ldr	r3, [r7, #28]
 800aea8:	3301      	adds	r3, #1
 800aeaa:	61fb      	str	r3, [r7, #28]
 800aeac:	69fb      	ldr	r3, [r7, #28]
 800aeae:	2b0f      	cmp	r3, #15
 800aeb0:	f67f ae90 	bls.w	800abd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800aeb4:	bf00      	nop
 800aeb6:	bf00      	nop
 800aeb8:	3724      	adds	r7, #36	; 0x24
 800aeba:	46bd      	mov	sp, r7
 800aebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec0:	4770      	bx	lr
 800aec2:	bf00      	nop
 800aec4:	40023800 	.word	0x40023800
 800aec8:	40013800 	.word	0x40013800
 800aecc:	40020000 	.word	0x40020000
 800aed0:	40020400 	.word	0x40020400
 800aed4:	40020800 	.word	0x40020800
 800aed8:	40020c00 	.word	0x40020c00
 800aedc:	40021000 	.word	0x40021000
 800aee0:	40021400 	.word	0x40021400
 800aee4:	40021800 	.word	0x40021800
 800aee8:	40021c00 	.word	0x40021c00
 800aeec:	40013c00 	.word	0x40013c00

0800aef0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800aef0:	b480      	push	{r7}
 800aef2:	b083      	sub	sp, #12
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
 800aef8:	460b      	mov	r3, r1
 800aefa:	807b      	strh	r3, [r7, #2]
 800aefc:	4613      	mov	r3, r2
 800aefe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800af00:	787b      	ldrb	r3, [r7, #1]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d003      	beq.n	800af0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800af06:	887a      	ldrh	r2, [r7, #2]
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800af0c:	e003      	b.n	800af16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800af0e:	887b      	ldrh	r3, [r7, #2]
 800af10:	041a      	lsls	r2, r3, #16
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	619a      	str	r2, [r3, #24]
}
 800af16:	bf00      	nop
 800af18:	370c      	adds	r7, #12
 800af1a:	46bd      	mov	sp, r7
 800af1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af20:	4770      	bx	lr

0800af22 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800af22:	b580      	push	{r7, lr}
 800af24:	b084      	sub	sp, #16
 800af26:	af00      	add	r7, sp, #0
 800af28:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d101      	bne.n	800af34 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800af30:	2301      	movs	r3, #1
 800af32:	e034      	b.n	800af9e <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800af3c:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	f245 5255 	movw	r2, #21845	; 0x5555
 800af46:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	687a      	ldr	r2, [r7, #4]
 800af4e:	6852      	ldr	r2, [r2, #4]
 800af50:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	687a      	ldr	r2, [r7, #4]
 800af58:	6892      	ldr	r2, [r2, #8]
 800af5a:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800af5c:	f7fd fe86 	bl	8008c6c <HAL_GetTick>
 800af60:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800af62:	e00f      	b.n	800af84 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800af64:	f7fd fe82 	bl	8008c6c <HAL_GetTick>
 800af68:	4602      	mov	r2, r0
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	1ad3      	subs	r3, r2, r3
 800af6e:	2b31      	cmp	r3, #49	; 0x31
 800af70:	d908      	bls.n	800af84 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	68db      	ldr	r3, [r3, #12]
 800af78:	f003 0303 	and.w	r3, r3, #3
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d001      	beq.n	800af84 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800af80:	2303      	movs	r3, #3
 800af82:	e00c      	b.n	800af9e <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	68db      	ldr	r3, [r3, #12]
 800af8a:	f003 0303 	and.w	r3, r3, #3
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d1e8      	bne.n	800af64 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800af9a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800af9c:	2300      	movs	r3, #0
}
 800af9e:	4618      	mov	r0, r3
 800afa0:	3710      	adds	r7, #16
 800afa2:	46bd      	mov	sp, r7
 800afa4:	bd80      	pop	{r7, pc}
	...

0800afa8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b086      	sub	sp, #24
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d101      	bne.n	800afba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800afb6:	2301      	movs	r3, #1
 800afb8:	e267      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	f003 0301 	and.w	r3, r3, #1
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d075      	beq.n	800b0b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800afc6:	4b88      	ldr	r3, [pc, #544]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800afc8:	689b      	ldr	r3, [r3, #8]
 800afca:	f003 030c 	and.w	r3, r3, #12
 800afce:	2b04      	cmp	r3, #4
 800afd0:	d00c      	beq.n	800afec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800afd2:	4b85      	ldr	r3, [pc, #532]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800afd4:	689b      	ldr	r3, [r3, #8]
 800afd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800afda:	2b08      	cmp	r3, #8
 800afdc:	d112      	bne.n	800b004 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800afde:	4b82      	ldr	r3, [pc, #520]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800afe0:	685b      	ldr	r3, [r3, #4]
 800afe2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800afe6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800afea:	d10b      	bne.n	800b004 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800afec:	4b7e      	ldr	r3, [pc, #504]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d05b      	beq.n	800b0b0 <HAL_RCC_OscConfig+0x108>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	685b      	ldr	r3, [r3, #4]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d157      	bne.n	800b0b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b000:	2301      	movs	r3, #1
 800b002:	e242      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	685b      	ldr	r3, [r3, #4]
 800b008:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b00c:	d106      	bne.n	800b01c <HAL_RCC_OscConfig+0x74>
 800b00e:	4b76      	ldr	r3, [pc, #472]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	4a75      	ldr	r2, [pc, #468]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b014:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b018:	6013      	str	r3, [r2, #0]
 800b01a:	e01d      	b.n	800b058 <HAL_RCC_OscConfig+0xb0>
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	685b      	ldr	r3, [r3, #4]
 800b020:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b024:	d10c      	bne.n	800b040 <HAL_RCC_OscConfig+0x98>
 800b026:	4b70      	ldr	r3, [pc, #448]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	4a6f      	ldr	r2, [pc, #444]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b02c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b030:	6013      	str	r3, [r2, #0]
 800b032:	4b6d      	ldr	r3, [pc, #436]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	4a6c      	ldr	r2, [pc, #432]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b038:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b03c:	6013      	str	r3, [r2, #0]
 800b03e:	e00b      	b.n	800b058 <HAL_RCC_OscConfig+0xb0>
 800b040:	4b69      	ldr	r3, [pc, #420]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	4a68      	ldr	r2, [pc, #416]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b046:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b04a:	6013      	str	r3, [r2, #0]
 800b04c:	4b66      	ldr	r3, [pc, #408]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	4a65      	ldr	r2, [pc, #404]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b052:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b056:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	685b      	ldr	r3, [r3, #4]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d013      	beq.n	800b088 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b060:	f7fd fe04 	bl	8008c6c <HAL_GetTick>
 800b064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b066:	e008      	b.n	800b07a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b068:	f7fd fe00 	bl	8008c6c <HAL_GetTick>
 800b06c:	4602      	mov	r2, r0
 800b06e:	693b      	ldr	r3, [r7, #16]
 800b070:	1ad3      	subs	r3, r2, r3
 800b072:	2b64      	cmp	r3, #100	; 0x64
 800b074:	d901      	bls.n	800b07a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b076:	2303      	movs	r3, #3
 800b078:	e207      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b07a:	4b5b      	ldr	r3, [pc, #364]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b082:	2b00      	cmp	r3, #0
 800b084:	d0f0      	beq.n	800b068 <HAL_RCC_OscConfig+0xc0>
 800b086:	e014      	b.n	800b0b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b088:	f7fd fdf0 	bl	8008c6c <HAL_GetTick>
 800b08c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b08e:	e008      	b.n	800b0a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b090:	f7fd fdec 	bl	8008c6c <HAL_GetTick>
 800b094:	4602      	mov	r2, r0
 800b096:	693b      	ldr	r3, [r7, #16]
 800b098:	1ad3      	subs	r3, r2, r3
 800b09a:	2b64      	cmp	r3, #100	; 0x64
 800b09c:	d901      	bls.n	800b0a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b09e:	2303      	movs	r3, #3
 800b0a0:	e1f3      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b0a2:	4b51      	ldr	r3, [pc, #324]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d1f0      	bne.n	800b090 <HAL_RCC_OscConfig+0xe8>
 800b0ae:	e000      	b.n	800b0b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b0b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	f003 0302 	and.w	r3, r3, #2
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d063      	beq.n	800b186 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b0be:	4b4a      	ldr	r3, [pc, #296]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b0c0:	689b      	ldr	r3, [r3, #8]
 800b0c2:	f003 030c 	and.w	r3, r3, #12
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d00b      	beq.n	800b0e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b0ca:	4b47      	ldr	r3, [pc, #284]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b0cc:	689b      	ldr	r3, [r3, #8]
 800b0ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b0d2:	2b08      	cmp	r3, #8
 800b0d4:	d11c      	bne.n	800b110 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b0d6:	4b44      	ldr	r3, [pc, #272]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b0d8:	685b      	ldr	r3, [r3, #4]
 800b0da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d116      	bne.n	800b110 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b0e2:	4b41      	ldr	r3, [pc, #260]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f003 0302 	and.w	r3, r3, #2
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d005      	beq.n	800b0fa <HAL_RCC_OscConfig+0x152>
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	68db      	ldr	r3, [r3, #12]
 800b0f2:	2b01      	cmp	r3, #1
 800b0f4:	d001      	beq.n	800b0fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	e1c7      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b0fa:	4b3b      	ldr	r3, [pc, #236]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	691b      	ldr	r3, [r3, #16]
 800b106:	00db      	lsls	r3, r3, #3
 800b108:	4937      	ldr	r1, [pc, #220]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b10a:	4313      	orrs	r3, r2
 800b10c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b10e:	e03a      	b.n	800b186 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	68db      	ldr	r3, [r3, #12]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d020      	beq.n	800b15a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b118:	4b34      	ldr	r3, [pc, #208]	; (800b1ec <HAL_RCC_OscConfig+0x244>)
 800b11a:	2201      	movs	r2, #1
 800b11c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b11e:	f7fd fda5 	bl	8008c6c <HAL_GetTick>
 800b122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b124:	e008      	b.n	800b138 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b126:	f7fd fda1 	bl	8008c6c <HAL_GetTick>
 800b12a:	4602      	mov	r2, r0
 800b12c:	693b      	ldr	r3, [r7, #16]
 800b12e:	1ad3      	subs	r3, r2, r3
 800b130:	2b02      	cmp	r3, #2
 800b132:	d901      	bls.n	800b138 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800b134:	2303      	movs	r3, #3
 800b136:	e1a8      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b138:	4b2b      	ldr	r3, [pc, #172]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f003 0302 	and.w	r3, r3, #2
 800b140:	2b00      	cmp	r3, #0
 800b142:	d0f0      	beq.n	800b126 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b144:	4b28      	ldr	r3, [pc, #160]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	691b      	ldr	r3, [r3, #16]
 800b150:	00db      	lsls	r3, r3, #3
 800b152:	4925      	ldr	r1, [pc, #148]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b154:	4313      	orrs	r3, r2
 800b156:	600b      	str	r3, [r1, #0]
 800b158:	e015      	b.n	800b186 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b15a:	4b24      	ldr	r3, [pc, #144]	; (800b1ec <HAL_RCC_OscConfig+0x244>)
 800b15c:	2200      	movs	r2, #0
 800b15e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b160:	f7fd fd84 	bl	8008c6c <HAL_GetTick>
 800b164:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b166:	e008      	b.n	800b17a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b168:	f7fd fd80 	bl	8008c6c <HAL_GetTick>
 800b16c:	4602      	mov	r2, r0
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	1ad3      	subs	r3, r2, r3
 800b172:	2b02      	cmp	r3, #2
 800b174:	d901      	bls.n	800b17a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800b176:	2303      	movs	r3, #3
 800b178:	e187      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b17a:	4b1b      	ldr	r3, [pc, #108]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f003 0302 	and.w	r3, r3, #2
 800b182:	2b00      	cmp	r3, #0
 800b184:	d1f0      	bne.n	800b168 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f003 0308 	and.w	r3, r3, #8
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d036      	beq.n	800b200 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	695b      	ldr	r3, [r3, #20]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d016      	beq.n	800b1c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b19a:	4b15      	ldr	r3, [pc, #84]	; (800b1f0 <HAL_RCC_OscConfig+0x248>)
 800b19c:	2201      	movs	r2, #1
 800b19e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1a0:	f7fd fd64 	bl	8008c6c <HAL_GetTick>
 800b1a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b1a6:	e008      	b.n	800b1ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b1a8:	f7fd fd60 	bl	8008c6c <HAL_GetTick>
 800b1ac:	4602      	mov	r2, r0
 800b1ae:	693b      	ldr	r3, [r7, #16]
 800b1b0:	1ad3      	subs	r3, r2, r3
 800b1b2:	2b02      	cmp	r3, #2
 800b1b4:	d901      	bls.n	800b1ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800b1b6:	2303      	movs	r3, #3
 800b1b8:	e167      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b1ba:	4b0b      	ldr	r3, [pc, #44]	; (800b1e8 <HAL_RCC_OscConfig+0x240>)
 800b1bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b1be:	f003 0302 	and.w	r3, r3, #2
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d0f0      	beq.n	800b1a8 <HAL_RCC_OscConfig+0x200>
 800b1c6:	e01b      	b.n	800b200 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b1c8:	4b09      	ldr	r3, [pc, #36]	; (800b1f0 <HAL_RCC_OscConfig+0x248>)
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b1ce:	f7fd fd4d 	bl	8008c6c <HAL_GetTick>
 800b1d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b1d4:	e00e      	b.n	800b1f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b1d6:	f7fd fd49 	bl	8008c6c <HAL_GetTick>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	693b      	ldr	r3, [r7, #16]
 800b1de:	1ad3      	subs	r3, r2, r3
 800b1e0:	2b02      	cmp	r3, #2
 800b1e2:	d907      	bls.n	800b1f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b1e4:	2303      	movs	r3, #3
 800b1e6:	e150      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
 800b1e8:	40023800 	.word	0x40023800
 800b1ec:	42470000 	.word	0x42470000
 800b1f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b1f4:	4b88      	ldr	r3, [pc, #544]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b1f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b1f8:	f003 0302 	and.w	r3, r3, #2
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d1ea      	bne.n	800b1d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f003 0304 	and.w	r3, r3, #4
 800b208:	2b00      	cmp	r3, #0
 800b20a:	f000 8097 	beq.w	800b33c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b20e:	2300      	movs	r3, #0
 800b210:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b212:	4b81      	ldr	r3, [pc, #516]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d10f      	bne.n	800b23e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b21e:	2300      	movs	r3, #0
 800b220:	60bb      	str	r3, [r7, #8]
 800b222:	4b7d      	ldr	r3, [pc, #500]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b226:	4a7c      	ldr	r2, [pc, #496]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b22c:	6413      	str	r3, [r2, #64]	; 0x40
 800b22e:	4b7a      	ldr	r3, [pc, #488]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b236:	60bb      	str	r3, [r7, #8]
 800b238:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b23a:	2301      	movs	r3, #1
 800b23c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b23e:	4b77      	ldr	r3, [pc, #476]	; (800b41c <HAL_RCC_OscConfig+0x474>)
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b246:	2b00      	cmp	r3, #0
 800b248:	d118      	bne.n	800b27c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b24a:	4b74      	ldr	r3, [pc, #464]	; (800b41c <HAL_RCC_OscConfig+0x474>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	4a73      	ldr	r2, [pc, #460]	; (800b41c <HAL_RCC_OscConfig+0x474>)
 800b250:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b254:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b256:	f7fd fd09 	bl	8008c6c <HAL_GetTick>
 800b25a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b25c:	e008      	b.n	800b270 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b25e:	f7fd fd05 	bl	8008c6c <HAL_GetTick>
 800b262:	4602      	mov	r2, r0
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	1ad3      	subs	r3, r2, r3
 800b268:	2b02      	cmp	r3, #2
 800b26a:	d901      	bls.n	800b270 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800b26c:	2303      	movs	r3, #3
 800b26e:	e10c      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b270:	4b6a      	ldr	r3, [pc, #424]	; (800b41c <HAL_RCC_OscConfig+0x474>)
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d0f0      	beq.n	800b25e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	689b      	ldr	r3, [r3, #8]
 800b280:	2b01      	cmp	r3, #1
 800b282:	d106      	bne.n	800b292 <HAL_RCC_OscConfig+0x2ea>
 800b284:	4b64      	ldr	r3, [pc, #400]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b288:	4a63      	ldr	r2, [pc, #396]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b28a:	f043 0301 	orr.w	r3, r3, #1
 800b28e:	6713      	str	r3, [r2, #112]	; 0x70
 800b290:	e01c      	b.n	800b2cc <HAL_RCC_OscConfig+0x324>
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	689b      	ldr	r3, [r3, #8]
 800b296:	2b05      	cmp	r3, #5
 800b298:	d10c      	bne.n	800b2b4 <HAL_RCC_OscConfig+0x30c>
 800b29a:	4b5f      	ldr	r3, [pc, #380]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b29c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b29e:	4a5e      	ldr	r2, [pc, #376]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b2a0:	f043 0304 	orr.w	r3, r3, #4
 800b2a4:	6713      	str	r3, [r2, #112]	; 0x70
 800b2a6:	4b5c      	ldr	r3, [pc, #368]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b2a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2aa:	4a5b      	ldr	r2, [pc, #364]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b2ac:	f043 0301 	orr.w	r3, r3, #1
 800b2b0:	6713      	str	r3, [r2, #112]	; 0x70
 800b2b2:	e00b      	b.n	800b2cc <HAL_RCC_OscConfig+0x324>
 800b2b4:	4b58      	ldr	r3, [pc, #352]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b2b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2b8:	4a57      	ldr	r2, [pc, #348]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b2ba:	f023 0301 	bic.w	r3, r3, #1
 800b2be:	6713      	str	r3, [r2, #112]	; 0x70
 800b2c0:	4b55      	ldr	r3, [pc, #340]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b2c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2c4:	4a54      	ldr	r2, [pc, #336]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b2c6:	f023 0304 	bic.w	r3, r3, #4
 800b2ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	689b      	ldr	r3, [r3, #8]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d015      	beq.n	800b300 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2d4:	f7fd fcca 	bl	8008c6c <HAL_GetTick>
 800b2d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b2da:	e00a      	b.n	800b2f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b2dc:	f7fd fcc6 	bl	8008c6c <HAL_GetTick>
 800b2e0:	4602      	mov	r2, r0
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	1ad3      	subs	r3, r2, r3
 800b2e6:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	d901      	bls.n	800b2f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800b2ee:	2303      	movs	r3, #3
 800b2f0:	e0cb      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b2f2:	4b49      	ldr	r3, [pc, #292]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b2f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2f6:	f003 0302 	and.w	r3, r3, #2
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d0ee      	beq.n	800b2dc <HAL_RCC_OscConfig+0x334>
 800b2fe:	e014      	b.n	800b32a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b300:	f7fd fcb4 	bl	8008c6c <HAL_GetTick>
 800b304:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b306:	e00a      	b.n	800b31e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b308:	f7fd fcb0 	bl	8008c6c <HAL_GetTick>
 800b30c:	4602      	mov	r2, r0
 800b30e:	693b      	ldr	r3, [r7, #16]
 800b310:	1ad3      	subs	r3, r2, r3
 800b312:	f241 3288 	movw	r2, #5000	; 0x1388
 800b316:	4293      	cmp	r3, r2
 800b318:	d901      	bls.n	800b31e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800b31a:	2303      	movs	r3, #3
 800b31c:	e0b5      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b31e:	4b3e      	ldr	r3, [pc, #248]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b322:	f003 0302 	and.w	r3, r3, #2
 800b326:	2b00      	cmp	r3, #0
 800b328:	d1ee      	bne.n	800b308 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b32a:	7dfb      	ldrb	r3, [r7, #23]
 800b32c:	2b01      	cmp	r3, #1
 800b32e:	d105      	bne.n	800b33c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b330:	4b39      	ldr	r3, [pc, #228]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b334:	4a38      	ldr	r2, [pc, #224]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b336:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b33a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	699b      	ldr	r3, [r3, #24]
 800b340:	2b00      	cmp	r3, #0
 800b342:	f000 80a1 	beq.w	800b488 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b346:	4b34      	ldr	r3, [pc, #208]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b348:	689b      	ldr	r3, [r3, #8]
 800b34a:	f003 030c 	and.w	r3, r3, #12
 800b34e:	2b08      	cmp	r3, #8
 800b350:	d05c      	beq.n	800b40c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	699b      	ldr	r3, [r3, #24]
 800b356:	2b02      	cmp	r3, #2
 800b358:	d141      	bne.n	800b3de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b35a:	4b31      	ldr	r3, [pc, #196]	; (800b420 <HAL_RCC_OscConfig+0x478>)
 800b35c:	2200      	movs	r2, #0
 800b35e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b360:	f7fd fc84 	bl	8008c6c <HAL_GetTick>
 800b364:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b366:	e008      	b.n	800b37a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b368:	f7fd fc80 	bl	8008c6c <HAL_GetTick>
 800b36c:	4602      	mov	r2, r0
 800b36e:	693b      	ldr	r3, [r7, #16]
 800b370:	1ad3      	subs	r3, r2, r3
 800b372:	2b02      	cmp	r3, #2
 800b374:	d901      	bls.n	800b37a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800b376:	2303      	movs	r3, #3
 800b378:	e087      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b37a:	4b27      	ldr	r3, [pc, #156]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b382:	2b00      	cmp	r3, #0
 800b384:	d1f0      	bne.n	800b368 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	69da      	ldr	r2, [r3, #28]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6a1b      	ldr	r3, [r3, #32]
 800b38e:	431a      	orrs	r2, r3
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b394:	019b      	lsls	r3, r3, #6
 800b396:	431a      	orrs	r2, r3
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b39c:	085b      	lsrs	r3, r3, #1
 800b39e:	3b01      	subs	r3, #1
 800b3a0:	041b      	lsls	r3, r3, #16
 800b3a2:	431a      	orrs	r2, r3
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3a8:	061b      	lsls	r3, r3, #24
 800b3aa:	491b      	ldr	r1, [pc, #108]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b3ac:	4313      	orrs	r3, r2
 800b3ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b3b0:	4b1b      	ldr	r3, [pc, #108]	; (800b420 <HAL_RCC_OscConfig+0x478>)
 800b3b2:	2201      	movs	r2, #1
 800b3b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b3b6:	f7fd fc59 	bl	8008c6c <HAL_GetTick>
 800b3ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b3bc:	e008      	b.n	800b3d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b3be:	f7fd fc55 	bl	8008c6c <HAL_GetTick>
 800b3c2:	4602      	mov	r2, r0
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	1ad3      	subs	r3, r2, r3
 800b3c8:	2b02      	cmp	r3, #2
 800b3ca:	d901      	bls.n	800b3d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b3cc:	2303      	movs	r3, #3
 800b3ce:	e05c      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b3d0:	4b11      	ldr	r3, [pc, #68]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d0f0      	beq.n	800b3be <HAL_RCC_OscConfig+0x416>
 800b3dc:	e054      	b.n	800b488 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b3de:	4b10      	ldr	r3, [pc, #64]	; (800b420 <HAL_RCC_OscConfig+0x478>)
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b3e4:	f7fd fc42 	bl	8008c6c <HAL_GetTick>
 800b3e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b3ea:	e008      	b.n	800b3fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b3ec:	f7fd fc3e 	bl	8008c6c <HAL_GetTick>
 800b3f0:	4602      	mov	r2, r0
 800b3f2:	693b      	ldr	r3, [r7, #16]
 800b3f4:	1ad3      	subs	r3, r2, r3
 800b3f6:	2b02      	cmp	r3, #2
 800b3f8:	d901      	bls.n	800b3fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800b3fa:	2303      	movs	r3, #3
 800b3fc:	e045      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b3fe:	4b06      	ldr	r3, [pc, #24]	; (800b418 <HAL_RCC_OscConfig+0x470>)
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b406:	2b00      	cmp	r3, #0
 800b408:	d1f0      	bne.n	800b3ec <HAL_RCC_OscConfig+0x444>
 800b40a:	e03d      	b.n	800b488 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	699b      	ldr	r3, [r3, #24]
 800b410:	2b01      	cmp	r3, #1
 800b412:	d107      	bne.n	800b424 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800b414:	2301      	movs	r3, #1
 800b416:	e038      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
 800b418:	40023800 	.word	0x40023800
 800b41c:	40007000 	.word	0x40007000
 800b420:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800b424:	4b1b      	ldr	r3, [pc, #108]	; (800b494 <HAL_RCC_OscConfig+0x4ec>)
 800b426:	685b      	ldr	r3, [r3, #4]
 800b428:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	699b      	ldr	r3, [r3, #24]
 800b42e:	2b01      	cmp	r3, #1
 800b430:	d028      	beq.n	800b484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b43c:	429a      	cmp	r2, r3
 800b43e:	d121      	bne.n	800b484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b44a:	429a      	cmp	r2, r3
 800b44c:	d11a      	bne.n	800b484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b44e:	68fa      	ldr	r2, [r7, #12]
 800b450:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800b454:	4013      	ands	r3, r2
 800b456:	687a      	ldr	r2, [r7, #4]
 800b458:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b45a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b45c:	4293      	cmp	r3, r2
 800b45e:	d111      	bne.n	800b484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b46a:	085b      	lsrs	r3, r3, #1
 800b46c:	3b01      	subs	r3, #1
 800b46e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b470:	429a      	cmp	r2, r3
 800b472:	d107      	bne.n	800b484 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b47e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b480:	429a      	cmp	r2, r3
 800b482:	d001      	beq.n	800b488 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800b484:	2301      	movs	r3, #1
 800b486:	e000      	b.n	800b48a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800b488:	2300      	movs	r3, #0
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3718      	adds	r7, #24
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}
 800b492:	bf00      	nop
 800b494:	40023800 	.word	0x40023800

0800b498 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b084      	sub	sp, #16
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d101      	bne.n	800b4ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b4a8:	2301      	movs	r3, #1
 800b4aa:	e0cc      	b.n	800b646 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b4ac:	4b68      	ldr	r3, [pc, #416]	; (800b650 <HAL_RCC_ClockConfig+0x1b8>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	f003 0307 	and.w	r3, r3, #7
 800b4b4:	683a      	ldr	r2, [r7, #0]
 800b4b6:	429a      	cmp	r2, r3
 800b4b8:	d90c      	bls.n	800b4d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b4ba:	4b65      	ldr	r3, [pc, #404]	; (800b650 <HAL_RCC_ClockConfig+0x1b8>)
 800b4bc:	683a      	ldr	r2, [r7, #0]
 800b4be:	b2d2      	uxtb	r2, r2
 800b4c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b4c2:	4b63      	ldr	r3, [pc, #396]	; (800b650 <HAL_RCC_ClockConfig+0x1b8>)
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	f003 0307 	and.w	r3, r3, #7
 800b4ca:	683a      	ldr	r2, [r7, #0]
 800b4cc:	429a      	cmp	r2, r3
 800b4ce:	d001      	beq.n	800b4d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b4d0:	2301      	movs	r3, #1
 800b4d2:	e0b8      	b.n	800b646 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	f003 0302 	and.w	r3, r3, #2
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d020      	beq.n	800b522 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	f003 0304 	and.w	r3, r3, #4
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d005      	beq.n	800b4f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b4ec:	4b59      	ldr	r3, [pc, #356]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b4ee:	689b      	ldr	r3, [r3, #8]
 800b4f0:	4a58      	ldr	r2, [pc, #352]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b4f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b4f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	f003 0308 	and.w	r3, r3, #8
 800b500:	2b00      	cmp	r3, #0
 800b502:	d005      	beq.n	800b510 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b504:	4b53      	ldr	r3, [pc, #332]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b506:	689b      	ldr	r3, [r3, #8]
 800b508:	4a52      	ldr	r2, [pc, #328]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b50a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b50e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b510:	4b50      	ldr	r3, [pc, #320]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b512:	689b      	ldr	r3, [r3, #8]
 800b514:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	689b      	ldr	r3, [r3, #8]
 800b51c:	494d      	ldr	r1, [pc, #308]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b51e:	4313      	orrs	r3, r2
 800b520:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	f003 0301 	and.w	r3, r3, #1
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d044      	beq.n	800b5b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	685b      	ldr	r3, [r3, #4]
 800b532:	2b01      	cmp	r3, #1
 800b534:	d107      	bne.n	800b546 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b536:	4b47      	ldr	r3, [pc, #284]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d119      	bne.n	800b576 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b542:	2301      	movs	r3, #1
 800b544:	e07f      	b.n	800b646 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	685b      	ldr	r3, [r3, #4]
 800b54a:	2b02      	cmp	r3, #2
 800b54c:	d003      	beq.n	800b556 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b552:	2b03      	cmp	r3, #3
 800b554:	d107      	bne.n	800b566 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b556:	4b3f      	ldr	r3, [pc, #252]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d109      	bne.n	800b576 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b562:	2301      	movs	r3, #1
 800b564:	e06f      	b.n	800b646 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b566:	4b3b      	ldr	r3, [pc, #236]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f003 0302 	and.w	r3, r3, #2
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d101      	bne.n	800b576 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b572:	2301      	movs	r3, #1
 800b574:	e067      	b.n	800b646 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b576:	4b37      	ldr	r3, [pc, #220]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b578:	689b      	ldr	r3, [r3, #8]
 800b57a:	f023 0203 	bic.w	r2, r3, #3
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	685b      	ldr	r3, [r3, #4]
 800b582:	4934      	ldr	r1, [pc, #208]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b584:	4313      	orrs	r3, r2
 800b586:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b588:	f7fd fb70 	bl	8008c6c <HAL_GetTick>
 800b58c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b58e:	e00a      	b.n	800b5a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b590:	f7fd fb6c 	bl	8008c6c <HAL_GetTick>
 800b594:	4602      	mov	r2, r0
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	1ad3      	subs	r3, r2, r3
 800b59a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	d901      	bls.n	800b5a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b5a2:	2303      	movs	r3, #3
 800b5a4:	e04f      	b.n	800b646 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b5a6:	4b2b      	ldr	r3, [pc, #172]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b5a8:	689b      	ldr	r3, [r3, #8]
 800b5aa:	f003 020c 	and.w	r2, r3, #12
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	685b      	ldr	r3, [r3, #4]
 800b5b2:	009b      	lsls	r3, r3, #2
 800b5b4:	429a      	cmp	r2, r3
 800b5b6:	d1eb      	bne.n	800b590 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b5b8:	4b25      	ldr	r3, [pc, #148]	; (800b650 <HAL_RCC_ClockConfig+0x1b8>)
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	f003 0307 	and.w	r3, r3, #7
 800b5c0:	683a      	ldr	r2, [r7, #0]
 800b5c2:	429a      	cmp	r2, r3
 800b5c4:	d20c      	bcs.n	800b5e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b5c6:	4b22      	ldr	r3, [pc, #136]	; (800b650 <HAL_RCC_ClockConfig+0x1b8>)
 800b5c8:	683a      	ldr	r2, [r7, #0]
 800b5ca:	b2d2      	uxtb	r2, r2
 800b5cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b5ce:	4b20      	ldr	r3, [pc, #128]	; (800b650 <HAL_RCC_ClockConfig+0x1b8>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f003 0307 	and.w	r3, r3, #7
 800b5d6:	683a      	ldr	r2, [r7, #0]
 800b5d8:	429a      	cmp	r2, r3
 800b5da:	d001      	beq.n	800b5e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b5dc:	2301      	movs	r3, #1
 800b5de:	e032      	b.n	800b646 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f003 0304 	and.w	r3, r3, #4
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d008      	beq.n	800b5fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b5ec:	4b19      	ldr	r3, [pc, #100]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b5ee:	689b      	ldr	r3, [r3, #8]
 800b5f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	68db      	ldr	r3, [r3, #12]
 800b5f8:	4916      	ldr	r1, [pc, #88]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b5fa:	4313      	orrs	r3, r2
 800b5fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	f003 0308 	and.w	r3, r3, #8
 800b606:	2b00      	cmp	r3, #0
 800b608:	d009      	beq.n	800b61e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b60a:	4b12      	ldr	r3, [pc, #72]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b60c:	689b      	ldr	r3, [r3, #8]
 800b60e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	691b      	ldr	r3, [r3, #16]
 800b616:	00db      	lsls	r3, r3, #3
 800b618:	490e      	ldr	r1, [pc, #56]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b61a:	4313      	orrs	r3, r2
 800b61c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800b61e:	f000 f821 	bl	800b664 <HAL_RCC_GetSysClockFreq>
 800b622:	4602      	mov	r2, r0
 800b624:	4b0b      	ldr	r3, [pc, #44]	; (800b654 <HAL_RCC_ClockConfig+0x1bc>)
 800b626:	689b      	ldr	r3, [r3, #8]
 800b628:	091b      	lsrs	r3, r3, #4
 800b62a:	f003 030f 	and.w	r3, r3, #15
 800b62e:	490a      	ldr	r1, [pc, #40]	; (800b658 <HAL_RCC_ClockConfig+0x1c0>)
 800b630:	5ccb      	ldrb	r3, [r1, r3]
 800b632:	fa22 f303 	lsr.w	r3, r2, r3
 800b636:	4a09      	ldr	r2, [pc, #36]	; (800b65c <HAL_RCC_ClockConfig+0x1c4>)
 800b638:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800b63a:	4b09      	ldr	r3, [pc, #36]	; (800b660 <HAL_RCC_ClockConfig+0x1c8>)
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	4618      	mov	r0, r3
 800b640:	f7fc fac4 	bl	8007bcc <HAL_InitTick>

  return HAL_OK;
 800b644:	2300      	movs	r3, #0
}
 800b646:	4618      	mov	r0, r3
 800b648:	3710      	adds	r7, #16
 800b64a:	46bd      	mov	sp, r7
 800b64c:	bd80      	pop	{r7, pc}
 800b64e:	bf00      	nop
 800b650:	40023c00 	.word	0x40023c00
 800b654:	40023800 	.word	0x40023800
 800b658:	080146a0 	.word	0x080146a0
 800b65c:	20000010 	.word	0x20000010
 800b660:	20000014 	.word	0x20000014

0800b664 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b664:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b668:	b094      	sub	sp, #80	; 0x50
 800b66a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800b66c:	2300      	movs	r3, #0
 800b66e:	647b      	str	r3, [r7, #68]	; 0x44
 800b670:	2300      	movs	r3, #0
 800b672:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b674:	2300      	movs	r3, #0
 800b676:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800b678:	2300      	movs	r3, #0
 800b67a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b67c:	4b79      	ldr	r3, [pc, #484]	; (800b864 <HAL_RCC_GetSysClockFreq+0x200>)
 800b67e:	689b      	ldr	r3, [r3, #8]
 800b680:	f003 030c 	and.w	r3, r3, #12
 800b684:	2b08      	cmp	r3, #8
 800b686:	d00d      	beq.n	800b6a4 <HAL_RCC_GetSysClockFreq+0x40>
 800b688:	2b08      	cmp	r3, #8
 800b68a:	f200 80e1 	bhi.w	800b850 <HAL_RCC_GetSysClockFreq+0x1ec>
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d002      	beq.n	800b698 <HAL_RCC_GetSysClockFreq+0x34>
 800b692:	2b04      	cmp	r3, #4
 800b694:	d003      	beq.n	800b69e <HAL_RCC_GetSysClockFreq+0x3a>
 800b696:	e0db      	b.n	800b850 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b698:	4b73      	ldr	r3, [pc, #460]	; (800b868 <HAL_RCC_GetSysClockFreq+0x204>)
 800b69a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800b69c:	e0db      	b.n	800b856 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b69e:	4b72      	ldr	r3, [pc, #456]	; (800b868 <HAL_RCC_GetSysClockFreq+0x204>)
 800b6a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800b6a2:	e0d8      	b.n	800b856 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b6a4:	4b6f      	ldr	r3, [pc, #444]	; (800b864 <HAL_RCC_GetSysClockFreq+0x200>)
 800b6a6:	685b      	ldr	r3, [r3, #4]
 800b6a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b6ac:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b6ae:	4b6d      	ldr	r3, [pc, #436]	; (800b864 <HAL_RCC_GetSysClockFreq+0x200>)
 800b6b0:	685b      	ldr	r3, [r3, #4]
 800b6b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d063      	beq.n	800b782 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b6ba:	4b6a      	ldr	r3, [pc, #424]	; (800b864 <HAL_RCC_GetSysClockFreq+0x200>)
 800b6bc:	685b      	ldr	r3, [r3, #4]
 800b6be:	099b      	lsrs	r3, r3, #6
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	63bb      	str	r3, [r7, #56]	; 0x38
 800b6c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 800b6c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6cc:	633b      	str	r3, [r7, #48]	; 0x30
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	637b      	str	r3, [r7, #52]	; 0x34
 800b6d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800b6d6:	4622      	mov	r2, r4
 800b6d8:	462b      	mov	r3, r5
 800b6da:	f04f 0000 	mov.w	r0, #0
 800b6de:	f04f 0100 	mov.w	r1, #0
 800b6e2:	0159      	lsls	r1, r3, #5
 800b6e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b6e8:	0150      	lsls	r0, r2, #5
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	460b      	mov	r3, r1
 800b6ee:	4621      	mov	r1, r4
 800b6f0:	1a51      	subs	r1, r2, r1
 800b6f2:	6139      	str	r1, [r7, #16]
 800b6f4:	4629      	mov	r1, r5
 800b6f6:	eb63 0301 	sbc.w	r3, r3, r1
 800b6fa:	617b      	str	r3, [r7, #20]
 800b6fc:	f04f 0200 	mov.w	r2, #0
 800b700:	f04f 0300 	mov.w	r3, #0
 800b704:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b708:	4659      	mov	r1, fp
 800b70a:	018b      	lsls	r3, r1, #6
 800b70c:	4651      	mov	r1, sl
 800b70e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800b712:	4651      	mov	r1, sl
 800b714:	018a      	lsls	r2, r1, #6
 800b716:	4651      	mov	r1, sl
 800b718:	ebb2 0801 	subs.w	r8, r2, r1
 800b71c:	4659      	mov	r1, fp
 800b71e:	eb63 0901 	sbc.w	r9, r3, r1
 800b722:	f04f 0200 	mov.w	r2, #0
 800b726:	f04f 0300 	mov.w	r3, #0
 800b72a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b72e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b732:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b736:	4690      	mov	r8, r2
 800b738:	4699      	mov	r9, r3
 800b73a:	4623      	mov	r3, r4
 800b73c:	eb18 0303 	adds.w	r3, r8, r3
 800b740:	60bb      	str	r3, [r7, #8]
 800b742:	462b      	mov	r3, r5
 800b744:	eb49 0303 	adc.w	r3, r9, r3
 800b748:	60fb      	str	r3, [r7, #12]
 800b74a:	f04f 0200 	mov.w	r2, #0
 800b74e:	f04f 0300 	mov.w	r3, #0
 800b752:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800b756:	4629      	mov	r1, r5
 800b758:	028b      	lsls	r3, r1, #10
 800b75a:	4621      	mov	r1, r4
 800b75c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b760:	4621      	mov	r1, r4
 800b762:	028a      	lsls	r2, r1, #10
 800b764:	4610      	mov	r0, r2
 800b766:	4619      	mov	r1, r3
 800b768:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b76a:	2200      	movs	r2, #0
 800b76c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b76e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b770:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b774:	f7f5 fa30 	bl	8000bd8 <__aeabi_uldivmod>
 800b778:	4602      	mov	r2, r0
 800b77a:	460b      	mov	r3, r1
 800b77c:	4613      	mov	r3, r2
 800b77e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b780:	e058      	b.n	800b834 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b782:	4b38      	ldr	r3, [pc, #224]	; (800b864 <HAL_RCC_GetSysClockFreq+0x200>)
 800b784:	685b      	ldr	r3, [r3, #4]
 800b786:	099b      	lsrs	r3, r3, #6
 800b788:	2200      	movs	r2, #0
 800b78a:	4618      	mov	r0, r3
 800b78c:	4611      	mov	r1, r2
 800b78e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800b792:	623b      	str	r3, [r7, #32]
 800b794:	2300      	movs	r3, #0
 800b796:	627b      	str	r3, [r7, #36]	; 0x24
 800b798:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800b79c:	4642      	mov	r2, r8
 800b79e:	464b      	mov	r3, r9
 800b7a0:	f04f 0000 	mov.w	r0, #0
 800b7a4:	f04f 0100 	mov.w	r1, #0
 800b7a8:	0159      	lsls	r1, r3, #5
 800b7aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b7ae:	0150      	lsls	r0, r2, #5
 800b7b0:	4602      	mov	r2, r0
 800b7b2:	460b      	mov	r3, r1
 800b7b4:	4641      	mov	r1, r8
 800b7b6:	ebb2 0a01 	subs.w	sl, r2, r1
 800b7ba:	4649      	mov	r1, r9
 800b7bc:	eb63 0b01 	sbc.w	fp, r3, r1
 800b7c0:	f04f 0200 	mov.w	r2, #0
 800b7c4:	f04f 0300 	mov.w	r3, #0
 800b7c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800b7cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800b7d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800b7d4:	ebb2 040a 	subs.w	r4, r2, sl
 800b7d8:	eb63 050b 	sbc.w	r5, r3, fp
 800b7dc:	f04f 0200 	mov.w	r2, #0
 800b7e0:	f04f 0300 	mov.w	r3, #0
 800b7e4:	00eb      	lsls	r3, r5, #3
 800b7e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b7ea:	00e2      	lsls	r2, r4, #3
 800b7ec:	4614      	mov	r4, r2
 800b7ee:	461d      	mov	r5, r3
 800b7f0:	4643      	mov	r3, r8
 800b7f2:	18e3      	adds	r3, r4, r3
 800b7f4:	603b      	str	r3, [r7, #0]
 800b7f6:	464b      	mov	r3, r9
 800b7f8:	eb45 0303 	adc.w	r3, r5, r3
 800b7fc:	607b      	str	r3, [r7, #4]
 800b7fe:	f04f 0200 	mov.w	r2, #0
 800b802:	f04f 0300 	mov.w	r3, #0
 800b806:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b80a:	4629      	mov	r1, r5
 800b80c:	028b      	lsls	r3, r1, #10
 800b80e:	4621      	mov	r1, r4
 800b810:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b814:	4621      	mov	r1, r4
 800b816:	028a      	lsls	r2, r1, #10
 800b818:	4610      	mov	r0, r2
 800b81a:	4619      	mov	r1, r3
 800b81c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b81e:	2200      	movs	r2, #0
 800b820:	61bb      	str	r3, [r7, #24]
 800b822:	61fa      	str	r2, [r7, #28]
 800b824:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b828:	f7f5 f9d6 	bl	8000bd8 <__aeabi_uldivmod>
 800b82c:	4602      	mov	r2, r0
 800b82e:	460b      	mov	r3, r1
 800b830:	4613      	mov	r3, r2
 800b832:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b834:	4b0b      	ldr	r3, [pc, #44]	; (800b864 <HAL_RCC_GetSysClockFreq+0x200>)
 800b836:	685b      	ldr	r3, [r3, #4]
 800b838:	0c1b      	lsrs	r3, r3, #16
 800b83a:	f003 0303 	and.w	r3, r3, #3
 800b83e:	3301      	adds	r3, #1
 800b840:	005b      	lsls	r3, r3, #1
 800b842:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800b844:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b846:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b848:	fbb2 f3f3 	udiv	r3, r2, r3
 800b84c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800b84e:	e002      	b.n	800b856 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b850:	4b05      	ldr	r3, [pc, #20]	; (800b868 <HAL_RCC_GetSysClockFreq+0x204>)
 800b852:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800b854:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b856:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800b858:	4618      	mov	r0, r3
 800b85a:	3750      	adds	r7, #80	; 0x50
 800b85c:	46bd      	mov	sp, r7
 800b85e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b862:	bf00      	nop
 800b864:	40023800 	.word	0x40023800
 800b868:	00f42400 	.word	0x00f42400

0800b86c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b86c:	b480      	push	{r7}
 800b86e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b870:	4b03      	ldr	r3, [pc, #12]	; (800b880 <HAL_RCC_GetHCLKFreq+0x14>)
 800b872:	681b      	ldr	r3, [r3, #0]
}
 800b874:	4618      	mov	r0, r3
 800b876:	46bd      	mov	sp, r7
 800b878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87c:	4770      	bx	lr
 800b87e:	bf00      	nop
 800b880:	20000010 	.word	0x20000010

0800b884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b884:	b580      	push	{r7, lr}
 800b886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b888:	f7ff fff0 	bl	800b86c <HAL_RCC_GetHCLKFreq>
 800b88c:	4602      	mov	r2, r0
 800b88e:	4b05      	ldr	r3, [pc, #20]	; (800b8a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b890:	689b      	ldr	r3, [r3, #8]
 800b892:	0a9b      	lsrs	r3, r3, #10
 800b894:	f003 0307 	and.w	r3, r3, #7
 800b898:	4903      	ldr	r1, [pc, #12]	; (800b8a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b89a:	5ccb      	ldrb	r3, [r1, r3]
 800b89c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	bd80      	pop	{r7, pc}
 800b8a4:	40023800 	.word	0x40023800
 800b8a8:	080146b0 	.word	0x080146b0

0800b8ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b8b0:	f7ff ffdc 	bl	800b86c <HAL_RCC_GetHCLKFreq>
 800b8b4:	4602      	mov	r2, r0
 800b8b6:	4b05      	ldr	r3, [pc, #20]	; (800b8cc <HAL_RCC_GetPCLK2Freq+0x20>)
 800b8b8:	689b      	ldr	r3, [r3, #8]
 800b8ba:	0b5b      	lsrs	r3, r3, #13
 800b8bc:	f003 0307 	and.w	r3, r3, #7
 800b8c0:	4903      	ldr	r1, [pc, #12]	; (800b8d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b8c2:	5ccb      	ldrb	r3, [r1, r3]
 800b8c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	bd80      	pop	{r7, pc}
 800b8cc:	40023800 	.word	0x40023800
 800b8d0:	080146b0 	.word	0x080146b0

0800b8d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	b083      	sub	sp, #12
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
 800b8dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	220f      	movs	r2, #15
 800b8e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b8e4:	4b12      	ldr	r3, [pc, #72]	; (800b930 <HAL_RCC_GetClockConfig+0x5c>)
 800b8e6:	689b      	ldr	r3, [r3, #8]
 800b8e8:	f003 0203 	and.w	r2, r3, #3
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b8f0:	4b0f      	ldr	r3, [pc, #60]	; (800b930 <HAL_RCC_GetClockConfig+0x5c>)
 800b8f2:	689b      	ldr	r3, [r3, #8]
 800b8f4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b8fc:	4b0c      	ldr	r3, [pc, #48]	; (800b930 <HAL_RCC_GetClockConfig+0x5c>)
 800b8fe:	689b      	ldr	r3, [r3, #8]
 800b900:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800b908:	4b09      	ldr	r3, [pc, #36]	; (800b930 <HAL_RCC_GetClockConfig+0x5c>)
 800b90a:	689b      	ldr	r3, [r3, #8]
 800b90c:	08db      	lsrs	r3, r3, #3
 800b90e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b916:	4b07      	ldr	r3, [pc, #28]	; (800b934 <HAL_RCC_GetClockConfig+0x60>)
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	f003 0207 	and.w	r2, r3, #7
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	601a      	str	r2, [r3, #0]
}
 800b922:	bf00      	nop
 800b924:	370c      	adds	r7, #12
 800b926:	46bd      	mov	sp, r7
 800b928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92c:	4770      	bx	lr
 800b92e:	bf00      	nop
 800b930:	40023800 	.word	0x40023800
 800b934:	40023c00 	.word	0x40023c00

0800b938 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b082      	sub	sp, #8
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d101      	bne.n	800b94a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800b946:	2301      	movs	r3, #1
 800b948:	e01c      	b.n	800b984 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	795b      	ldrb	r3, [r3, #5]
 800b94e:	b2db      	uxtb	r3, r3
 800b950:	2b00      	cmp	r3, #0
 800b952:	d105      	bne.n	800b960 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2200      	movs	r2, #0
 800b958:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800b95a:	6878      	ldr	r0, [r7, #4]
 800b95c:	f7fc f8e8 	bl	8007b30 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2202      	movs	r2, #2
 800b964:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	681a      	ldr	r2, [r3, #0]
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	f042 0204 	orr.w	r2, r2, #4
 800b974:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	2201      	movs	r2, #1
 800b97a:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	2200      	movs	r2, #0
 800b980:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800b982:	2300      	movs	r3, #0
}
 800b984:	4618      	mov	r0, r3
 800b986:	3708      	adds	r7, #8
 800b988:	46bd      	mov	sp, r7
 800b98a:	bd80      	pop	{r7, pc}

0800b98c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b082      	sub	sp, #8
 800b990:	af00      	add	r7, sp, #0
 800b992:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d101      	bne.n	800b99e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b99a:	2301      	movs	r3, #1
 800b99c:	e041      	b.n	800ba22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b9a4:	b2db      	uxtb	r3, r3
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d106      	bne.n	800b9b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f7fc fda2 	bl	80084fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	2202      	movs	r2, #2
 800b9bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681a      	ldr	r2, [r3, #0]
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	3304      	adds	r3, #4
 800b9c8:	4619      	mov	r1, r3
 800b9ca:	4610      	mov	r0, r2
 800b9cc:	f000 fba8 	bl	800c120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2201      	movs	r2, #1
 800b9d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2201      	movs	r2, #1
 800b9dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2201      	movs	r2, #1
 800b9e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	2201      	movs	r2, #1
 800b9ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2201      	movs	r2, #1
 800b9f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2201      	movs	r2, #1
 800b9fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2201      	movs	r2, #1
 800ba04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2201      	movs	r2, #1
 800ba0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2201      	movs	r2, #1
 800ba14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2201      	movs	r2, #1
 800ba1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ba20:	2300      	movs	r3, #0
}
 800ba22:	4618      	mov	r0, r3
 800ba24:	3708      	adds	r7, #8
 800ba26:	46bd      	mov	sp, r7
 800ba28:	bd80      	pop	{r7, pc}
	...

0800ba2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ba2c:	b480      	push	{r7}
 800ba2e:	b085      	sub	sp, #20
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ba3a:	b2db      	uxtb	r3, r3
 800ba3c:	2b01      	cmp	r3, #1
 800ba3e:	d001      	beq.n	800ba44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ba40:	2301      	movs	r3, #1
 800ba42:	e04e      	b.n	800bae2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2202      	movs	r2, #2
 800ba48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	68da      	ldr	r2, [r3, #12]
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	f042 0201 	orr.w	r2, r2, #1
 800ba5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	4a23      	ldr	r2, [pc, #140]	; (800baf0 <HAL_TIM_Base_Start_IT+0xc4>)
 800ba62:	4293      	cmp	r3, r2
 800ba64:	d022      	beq.n	800baac <HAL_TIM_Base_Start_IT+0x80>
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ba6e:	d01d      	beq.n	800baac <HAL_TIM_Base_Start_IT+0x80>
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	4a1f      	ldr	r2, [pc, #124]	; (800baf4 <HAL_TIM_Base_Start_IT+0xc8>)
 800ba76:	4293      	cmp	r3, r2
 800ba78:	d018      	beq.n	800baac <HAL_TIM_Base_Start_IT+0x80>
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	4a1e      	ldr	r2, [pc, #120]	; (800baf8 <HAL_TIM_Base_Start_IT+0xcc>)
 800ba80:	4293      	cmp	r3, r2
 800ba82:	d013      	beq.n	800baac <HAL_TIM_Base_Start_IT+0x80>
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	4a1c      	ldr	r2, [pc, #112]	; (800bafc <HAL_TIM_Base_Start_IT+0xd0>)
 800ba8a:	4293      	cmp	r3, r2
 800ba8c:	d00e      	beq.n	800baac <HAL_TIM_Base_Start_IT+0x80>
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	4a1b      	ldr	r2, [pc, #108]	; (800bb00 <HAL_TIM_Base_Start_IT+0xd4>)
 800ba94:	4293      	cmp	r3, r2
 800ba96:	d009      	beq.n	800baac <HAL_TIM_Base_Start_IT+0x80>
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	4a19      	ldr	r2, [pc, #100]	; (800bb04 <HAL_TIM_Base_Start_IT+0xd8>)
 800ba9e:	4293      	cmp	r3, r2
 800baa0:	d004      	beq.n	800baac <HAL_TIM_Base_Start_IT+0x80>
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	4a18      	ldr	r2, [pc, #96]	; (800bb08 <HAL_TIM_Base_Start_IT+0xdc>)
 800baa8:	4293      	cmp	r3, r2
 800baaa:	d111      	bne.n	800bad0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	689b      	ldr	r3, [r3, #8]
 800bab2:	f003 0307 	and.w	r3, r3, #7
 800bab6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	2b06      	cmp	r3, #6
 800babc:	d010      	beq.n	800bae0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	681a      	ldr	r2, [r3, #0]
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	f042 0201 	orr.w	r2, r2, #1
 800bacc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bace:	e007      	b.n	800bae0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	681a      	ldr	r2, [r3, #0]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f042 0201 	orr.w	r2, r2, #1
 800bade:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bae0:	2300      	movs	r3, #0
}
 800bae2:	4618      	mov	r0, r3
 800bae4:	3714      	adds	r7, #20
 800bae6:	46bd      	mov	sp, r7
 800bae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baec:	4770      	bx	lr
 800baee:	bf00      	nop
 800baf0:	40010000 	.word	0x40010000
 800baf4:	40000400 	.word	0x40000400
 800baf8:	40000800 	.word	0x40000800
 800bafc:	40000c00 	.word	0x40000c00
 800bb00:	40010400 	.word	0x40010400
 800bb04:	40014000 	.word	0x40014000
 800bb08:	40001800 	.word	0x40001800

0800bb0c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b082      	sub	sp, #8
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d101      	bne.n	800bb1e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	e041      	b.n	800bba2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bb24:	b2db      	uxtb	r3, r3
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d106      	bne.n	800bb38 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f7fc fdb0 	bl	8008698 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2202      	movs	r2, #2
 800bb3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681a      	ldr	r2, [r3, #0]
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	3304      	adds	r3, #4
 800bb48:	4619      	mov	r1, r3
 800bb4a:	4610      	mov	r0, r2
 800bb4c:	f000 fae8 	bl	800c120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2201      	movs	r2, #1
 800bb54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2201      	movs	r2, #1
 800bb5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2201      	movs	r2, #1
 800bb64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2201      	movs	r2, #1
 800bb6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2201      	movs	r2, #1
 800bb74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	2201      	movs	r2, #1
 800bb7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2201      	movs	r2, #1
 800bb84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2201      	movs	r2, #1
 800bb8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2201      	movs	r2, #1
 800bb94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2201      	movs	r2, #1
 800bb9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bba0:	2300      	movs	r3, #0
}
 800bba2:	4618      	mov	r0, r3
 800bba4:	3708      	adds	r7, #8
 800bba6:	46bd      	mov	sp, r7
 800bba8:	bd80      	pop	{r7, pc}

0800bbaa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bbaa:	b580      	push	{r7, lr}
 800bbac:	b082      	sub	sp, #8
 800bbae:	af00      	add	r7, sp, #0
 800bbb0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	691b      	ldr	r3, [r3, #16]
 800bbb8:	f003 0302 	and.w	r3, r3, #2
 800bbbc:	2b02      	cmp	r3, #2
 800bbbe:	d122      	bne.n	800bc06 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	68db      	ldr	r3, [r3, #12]
 800bbc6:	f003 0302 	and.w	r3, r3, #2
 800bbca:	2b02      	cmp	r3, #2
 800bbcc:	d11b      	bne.n	800bc06 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f06f 0202 	mvn.w	r2, #2
 800bbd6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2201      	movs	r2, #1
 800bbdc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	699b      	ldr	r3, [r3, #24]
 800bbe4:	f003 0303 	and.w	r3, r3, #3
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d003      	beq.n	800bbf4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	f000 fa78 	bl	800c0e2 <HAL_TIM_IC_CaptureCallback>
 800bbf2:	e005      	b.n	800bc00 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bbf4:	6878      	ldr	r0, [r7, #4]
 800bbf6:	f000 fa6a 	bl	800c0ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bbfa:	6878      	ldr	r0, [r7, #4]
 800bbfc:	f000 fa7b 	bl	800c0f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2200      	movs	r2, #0
 800bc04:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	691b      	ldr	r3, [r3, #16]
 800bc0c:	f003 0304 	and.w	r3, r3, #4
 800bc10:	2b04      	cmp	r3, #4
 800bc12:	d122      	bne.n	800bc5a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	68db      	ldr	r3, [r3, #12]
 800bc1a:	f003 0304 	and.w	r3, r3, #4
 800bc1e:	2b04      	cmp	r3, #4
 800bc20:	d11b      	bne.n	800bc5a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	f06f 0204 	mvn.w	r2, #4
 800bc2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2202      	movs	r2, #2
 800bc30:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	699b      	ldr	r3, [r3, #24]
 800bc38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d003      	beq.n	800bc48 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bc40:	6878      	ldr	r0, [r7, #4]
 800bc42:	f000 fa4e 	bl	800c0e2 <HAL_TIM_IC_CaptureCallback>
 800bc46:	e005      	b.n	800bc54 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc48:	6878      	ldr	r0, [r7, #4]
 800bc4a:	f000 fa40 	bl	800c0ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc4e:	6878      	ldr	r0, [r7, #4]
 800bc50:	f000 fa51 	bl	800c0f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	2200      	movs	r2, #0
 800bc58:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	691b      	ldr	r3, [r3, #16]
 800bc60:	f003 0308 	and.w	r3, r3, #8
 800bc64:	2b08      	cmp	r3, #8
 800bc66:	d122      	bne.n	800bcae <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	68db      	ldr	r3, [r3, #12]
 800bc6e:	f003 0308 	and.w	r3, r3, #8
 800bc72:	2b08      	cmp	r3, #8
 800bc74:	d11b      	bne.n	800bcae <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	f06f 0208 	mvn.w	r2, #8
 800bc7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2204      	movs	r2, #4
 800bc84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	69db      	ldr	r3, [r3, #28]
 800bc8c:	f003 0303 	and.w	r3, r3, #3
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d003      	beq.n	800bc9c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bc94:	6878      	ldr	r0, [r7, #4]
 800bc96:	f000 fa24 	bl	800c0e2 <HAL_TIM_IC_CaptureCallback>
 800bc9a:	e005      	b.n	800bca8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f000 fa16 	bl	800c0ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bca2:	6878      	ldr	r0, [r7, #4]
 800bca4:	f000 fa27 	bl	800c0f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	2200      	movs	r2, #0
 800bcac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	691b      	ldr	r3, [r3, #16]
 800bcb4:	f003 0310 	and.w	r3, r3, #16
 800bcb8:	2b10      	cmp	r3, #16
 800bcba:	d122      	bne.n	800bd02 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	68db      	ldr	r3, [r3, #12]
 800bcc2:	f003 0310 	and.w	r3, r3, #16
 800bcc6:	2b10      	cmp	r3, #16
 800bcc8:	d11b      	bne.n	800bd02 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	f06f 0210 	mvn.w	r2, #16
 800bcd2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2208      	movs	r2, #8
 800bcd8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	69db      	ldr	r3, [r3, #28]
 800bce0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d003      	beq.n	800bcf0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bce8:	6878      	ldr	r0, [r7, #4]
 800bcea:	f000 f9fa 	bl	800c0e2 <HAL_TIM_IC_CaptureCallback>
 800bcee:	e005      	b.n	800bcfc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bcf0:	6878      	ldr	r0, [r7, #4]
 800bcf2:	f000 f9ec 	bl	800c0ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f000 f9fd 	bl	800c0f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2200      	movs	r2, #0
 800bd00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	691b      	ldr	r3, [r3, #16]
 800bd08:	f003 0301 	and.w	r3, r3, #1
 800bd0c:	2b01      	cmp	r3, #1
 800bd0e:	d10e      	bne.n	800bd2e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	68db      	ldr	r3, [r3, #12]
 800bd16:	f003 0301 	and.w	r3, r3, #1
 800bd1a:	2b01      	cmp	r3, #1
 800bd1c:	d107      	bne.n	800bd2e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	f06f 0201 	mvn.w	r2, #1
 800bd26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bd28:	6878      	ldr	r0, [r7, #4]
 800bd2a:	f7fb fed5 	bl	8007ad8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	691b      	ldr	r3, [r3, #16]
 800bd34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd38:	2b80      	cmp	r3, #128	; 0x80
 800bd3a:	d10e      	bne.n	800bd5a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	68db      	ldr	r3, [r3, #12]
 800bd42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd46:	2b80      	cmp	r3, #128	; 0x80
 800bd48:	d107      	bne.n	800bd5a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800bd52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bd54:	6878      	ldr	r0, [r7, #4]
 800bd56:	f000 fda5 	bl	800c8a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	691b      	ldr	r3, [r3, #16]
 800bd60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd64:	2b40      	cmp	r3, #64	; 0x40
 800bd66:	d10e      	bne.n	800bd86 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	68db      	ldr	r3, [r3, #12]
 800bd6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd72:	2b40      	cmp	r3, #64	; 0x40
 800bd74:	d107      	bne.n	800bd86 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800bd7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bd80:	6878      	ldr	r0, [r7, #4]
 800bd82:	f000 f9c2 	bl	800c10a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	691b      	ldr	r3, [r3, #16]
 800bd8c:	f003 0320 	and.w	r3, r3, #32
 800bd90:	2b20      	cmp	r3, #32
 800bd92:	d10e      	bne.n	800bdb2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	68db      	ldr	r3, [r3, #12]
 800bd9a:	f003 0320 	and.w	r3, r3, #32
 800bd9e:	2b20      	cmp	r3, #32
 800bda0:	d107      	bne.n	800bdb2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	f06f 0220 	mvn.w	r2, #32
 800bdaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bdac:	6878      	ldr	r0, [r7, #4]
 800bdae:	f000 fd6f 	bl	800c890 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bdb2:	bf00      	nop
 800bdb4:	3708      	adds	r7, #8
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	bd80      	pop	{r7, pc}
	...

0800bdbc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b086      	sub	sp, #24
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	60f8      	str	r0, [r7, #12]
 800bdc4:	60b9      	str	r1, [r7, #8]
 800bdc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bdc8:	2300      	movs	r3, #0
 800bdca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bdd2:	2b01      	cmp	r3, #1
 800bdd4:	d101      	bne.n	800bdda <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bdd6:	2302      	movs	r3, #2
 800bdd8:	e0ae      	b.n	800bf38 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	2201      	movs	r2, #1
 800bdde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	2b0c      	cmp	r3, #12
 800bde6:	f200 809f 	bhi.w	800bf28 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800bdea:	a201      	add	r2, pc, #4	; (adr r2, 800bdf0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bdec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdf0:	0800be25 	.word	0x0800be25
 800bdf4:	0800bf29 	.word	0x0800bf29
 800bdf8:	0800bf29 	.word	0x0800bf29
 800bdfc:	0800bf29 	.word	0x0800bf29
 800be00:	0800be65 	.word	0x0800be65
 800be04:	0800bf29 	.word	0x0800bf29
 800be08:	0800bf29 	.word	0x0800bf29
 800be0c:	0800bf29 	.word	0x0800bf29
 800be10:	0800bea7 	.word	0x0800bea7
 800be14:	0800bf29 	.word	0x0800bf29
 800be18:	0800bf29 	.word	0x0800bf29
 800be1c:	0800bf29 	.word	0x0800bf29
 800be20:	0800bee7 	.word	0x0800bee7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	68b9      	ldr	r1, [r7, #8]
 800be2a:	4618      	mov	r0, r3
 800be2c:	f000 fa18 	bl	800c260 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	699a      	ldr	r2, [r3, #24]
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f042 0208 	orr.w	r2, r2, #8
 800be3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	699a      	ldr	r2, [r3, #24]
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f022 0204 	bic.w	r2, r2, #4
 800be4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	6999      	ldr	r1, [r3, #24]
 800be56:	68bb      	ldr	r3, [r7, #8]
 800be58:	691a      	ldr	r2, [r3, #16]
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	430a      	orrs	r2, r1
 800be60:	619a      	str	r2, [r3, #24]
      break;
 800be62:	e064      	b.n	800bf2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	68b9      	ldr	r1, [r7, #8]
 800be6a:	4618      	mov	r0, r3
 800be6c:	f000 fa68 	bl	800c340 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	699a      	ldr	r2, [r3, #24]
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800be7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	699a      	ldr	r2, [r3, #24]
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800be8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	6999      	ldr	r1, [r3, #24]
 800be96:	68bb      	ldr	r3, [r7, #8]
 800be98:	691b      	ldr	r3, [r3, #16]
 800be9a:	021a      	lsls	r2, r3, #8
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	430a      	orrs	r2, r1
 800bea2:	619a      	str	r2, [r3, #24]
      break;
 800bea4:	e043      	b.n	800bf2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	68b9      	ldr	r1, [r7, #8]
 800beac:	4618      	mov	r0, r3
 800beae:	f000 fabd 	bl	800c42c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	69da      	ldr	r2, [r3, #28]
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	f042 0208 	orr.w	r2, r2, #8
 800bec0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	69da      	ldr	r2, [r3, #28]
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	f022 0204 	bic.w	r2, r2, #4
 800bed0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	69d9      	ldr	r1, [r3, #28]
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	691a      	ldr	r2, [r3, #16]
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	430a      	orrs	r2, r1
 800bee2:	61da      	str	r2, [r3, #28]
      break;
 800bee4:	e023      	b.n	800bf2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	68b9      	ldr	r1, [r7, #8]
 800beec:	4618      	mov	r0, r3
 800beee:	f000 fb11 	bl	800c514 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	69da      	ldr	r2, [r3, #28]
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bf00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	69da      	ldr	r2, [r3, #28]
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bf10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	69d9      	ldr	r1, [r3, #28]
 800bf18:	68bb      	ldr	r3, [r7, #8]
 800bf1a:	691b      	ldr	r3, [r3, #16]
 800bf1c:	021a      	lsls	r2, r3, #8
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	430a      	orrs	r2, r1
 800bf24:	61da      	str	r2, [r3, #28]
      break;
 800bf26:	e002      	b.n	800bf2e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800bf28:	2301      	movs	r3, #1
 800bf2a:	75fb      	strb	r3, [r7, #23]
      break;
 800bf2c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	2200      	movs	r2, #0
 800bf32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800bf36:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	3718      	adds	r7, #24
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	bd80      	pop	{r7, pc}

0800bf40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	b084      	sub	sp, #16
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	6078      	str	r0, [r7, #4]
 800bf48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bf54:	2b01      	cmp	r3, #1
 800bf56:	d101      	bne.n	800bf5c <HAL_TIM_ConfigClockSource+0x1c>
 800bf58:	2302      	movs	r3, #2
 800bf5a:	e0b4      	b.n	800c0c6 <HAL_TIM_ConfigClockSource+0x186>
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	2201      	movs	r2, #1
 800bf60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	2202      	movs	r2, #2
 800bf68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	689b      	ldr	r3, [r3, #8]
 800bf72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bf74:	68bb      	ldr	r3, [r7, #8]
 800bf76:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800bf7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bf7c:	68bb      	ldr	r3, [r7, #8]
 800bf7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bf82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	68ba      	ldr	r2, [r7, #8]
 800bf8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bf8c:	683b      	ldr	r3, [r7, #0]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bf94:	d03e      	beq.n	800c014 <HAL_TIM_ConfigClockSource+0xd4>
 800bf96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bf9a:	f200 8087 	bhi.w	800c0ac <HAL_TIM_ConfigClockSource+0x16c>
 800bf9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bfa2:	f000 8086 	beq.w	800c0b2 <HAL_TIM_ConfigClockSource+0x172>
 800bfa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bfaa:	d87f      	bhi.n	800c0ac <HAL_TIM_ConfigClockSource+0x16c>
 800bfac:	2b70      	cmp	r3, #112	; 0x70
 800bfae:	d01a      	beq.n	800bfe6 <HAL_TIM_ConfigClockSource+0xa6>
 800bfb0:	2b70      	cmp	r3, #112	; 0x70
 800bfb2:	d87b      	bhi.n	800c0ac <HAL_TIM_ConfigClockSource+0x16c>
 800bfb4:	2b60      	cmp	r3, #96	; 0x60
 800bfb6:	d050      	beq.n	800c05a <HAL_TIM_ConfigClockSource+0x11a>
 800bfb8:	2b60      	cmp	r3, #96	; 0x60
 800bfba:	d877      	bhi.n	800c0ac <HAL_TIM_ConfigClockSource+0x16c>
 800bfbc:	2b50      	cmp	r3, #80	; 0x50
 800bfbe:	d03c      	beq.n	800c03a <HAL_TIM_ConfigClockSource+0xfa>
 800bfc0:	2b50      	cmp	r3, #80	; 0x50
 800bfc2:	d873      	bhi.n	800c0ac <HAL_TIM_ConfigClockSource+0x16c>
 800bfc4:	2b40      	cmp	r3, #64	; 0x40
 800bfc6:	d058      	beq.n	800c07a <HAL_TIM_ConfigClockSource+0x13a>
 800bfc8:	2b40      	cmp	r3, #64	; 0x40
 800bfca:	d86f      	bhi.n	800c0ac <HAL_TIM_ConfigClockSource+0x16c>
 800bfcc:	2b30      	cmp	r3, #48	; 0x30
 800bfce:	d064      	beq.n	800c09a <HAL_TIM_ConfigClockSource+0x15a>
 800bfd0:	2b30      	cmp	r3, #48	; 0x30
 800bfd2:	d86b      	bhi.n	800c0ac <HAL_TIM_ConfigClockSource+0x16c>
 800bfd4:	2b20      	cmp	r3, #32
 800bfd6:	d060      	beq.n	800c09a <HAL_TIM_ConfigClockSource+0x15a>
 800bfd8:	2b20      	cmp	r3, #32
 800bfda:	d867      	bhi.n	800c0ac <HAL_TIM_ConfigClockSource+0x16c>
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d05c      	beq.n	800c09a <HAL_TIM_ConfigClockSource+0x15a>
 800bfe0:	2b10      	cmp	r3, #16
 800bfe2:	d05a      	beq.n	800c09a <HAL_TIM_ConfigClockSource+0x15a>
 800bfe4:	e062      	b.n	800c0ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	6818      	ldr	r0, [r3, #0]
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	6899      	ldr	r1, [r3, #8]
 800bfee:	683b      	ldr	r3, [r7, #0]
 800bff0:	685a      	ldr	r2, [r3, #4]
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	68db      	ldr	r3, [r3, #12]
 800bff6:	f000 fb5d 	bl	800c6b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	689b      	ldr	r3, [r3, #8]
 800c000:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c008:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	68ba      	ldr	r2, [r7, #8]
 800c010:	609a      	str	r2, [r3, #8]
      break;
 800c012:	e04f      	b.n	800c0b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	6818      	ldr	r0, [r3, #0]
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	6899      	ldr	r1, [r3, #8]
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	685a      	ldr	r2, [r3, #4]
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	68db      	ldr	r3, [r3, #12]
 800c024:	f000 fb46 	bl	800c6b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	689a      	ldr	r2, [r3, #8]
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c036:	609a      	str	r2, [r3, #8]
      break;
 800c038:	e03c      	b.n	800c0b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	6818      	ldr	r0, [r3, #0]
 800c03e:	683b      	ldr	r3, [r7, #0]
 800c040:	6859      	ldr	r1, [r3, #4]
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	68db      	ldr	r3, [r3, #12]
 800c046:	461a      	mov	r2, r3
 800c048:	f000 faba 	bl	800c5c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	2150      	movs	r1, #80	; 0x50
 800c052:	4618      	mov	r0, r3
 800c054:	f000 fb13 	bl	800c67e <TIM_ITRx_SetConfig>
      break;
 800c058:	e02c      	b.n	800c0b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	6818      	ldr	r0, [r3, #0]
 800c05e:	683b      	ldr	r3, [r7, #0]
 800c060:	6859      	ldr	r1, [r3, #4]
 800c062:	683b      	ldr	r3, [r7, #0]
 800c064:	68db      	ldr	r3, [r3, #12]
 800c066:	461a      	mov	r2, r3
 800c068:	f000 fad9 	bl	800c61e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	2160      	movs	r1, #96	; 0x60
 800c072:	4618      	mov	r0, r3
 800c074:	f000 fb03 	bl	800c67e <TIM_ITRx_SetConfig>
      break;
 800c078:	e01c      	b.n	800c0b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	6818      	ldr	r0, [r3, #0]
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	6859      	ldr	r1, [r3, #4]
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	68db      	ldr	r3, [r3, #12]
 800c086:	461a      	mov	r2, r3
 800c088:	f000 fa9a 	bl	800c5c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	2140      	movs	r1, #64	; 0x40
 800c092:	4618      	mov	r0, r3
 800c094:	f000 faf3 	bl	800c67e <TIM_ITRx_SetConfig>
      break;
 800c098:	e00c      	b.n	800c0b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681a      	ldr	r2, [r3, #0]
 800c09e:	683b      	ldr	r3, [r7, #0]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	4619      	mov	r1, r3
 800c0a4:	4610      	mov	r0, r2
 800c0a6:	f000 faea 	bl	800c67e <TIM_ITRx_SetConfig>
      break;
 800c0aa:	e003      	b.n	800c0b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800c0ac:	2301      	movs	r3, #1
 800c0ae:	73fb      	strb	r3, [r7, #15]
      break;
 800c0b0:	e000      	b.n	800c0b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800c0b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	2201      	movs	r2, #1
 800c0b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2200      	movs	r2, #0
 800c0c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c0c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	3710      	adds	r7, #16
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	bd80      	pop	{r7, pc}

0800c0ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c0ce:	b480      	push	{r7}
 800c0d0:	b083      	sub	sp, #12
 800c0d2:	af00      	add	r7, sp, #0
 800c0d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c0d6:	bf00      	nop
 800c0d8:	370c      	adds	r7, #12
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e0:	4770      	bx	lr

0800c0e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c0e2:	b480      	push	{r7}
 800c0e4:	b083      	sub	sp, #12
 800c0e6:	af00      	add	r7, sp, #0
 800c0e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c0ea:	bf00      	nop
 800c0ec:	370c      	adds	r7, #12
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f4:	4770      	bx	lr

0800c0f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c0f6:	b480      	push	{r7}
 800c0f8:	b083      	sub	sp, #12
 800c0fa:	af00      	add	r7, sp, #0
 800c0fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c0fe:	bf00      	nop
 800c100:	370c      	adds	r7, #12
 800c102:	46bd      	mov	sp, r7
 800c104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c108:	4770      	bx	lr

0800c10a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c10a:	b480      	push	{r7}
 800c10c:	b083      	sub	sp, #12
 800c10e:	af00      	add	r7, sp, #0
 800c110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c112:	bf00      	nop
 800c114:	370c      	adds	r7, #12
 800c116:	46bd      	mov	sp, r7
 800c118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11c:	4770      	bx	lr
	...

0800c120 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c120:	b480      	push	{r7}
 800c122:	b085      	sub	sp, #20
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
 800c128:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	4a40      	ldr	r2, [pc, #256]	; (800c234 <TIM_Base_SetConfig+0x114>)
 800c134:	4293      	cmp	r3, r2
 800c136:	d013      	beq.n	800c160 <TIM_Base_SetConfig+0x40>
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c13e:	d00f      	beq.n	800c160 <TIM_Base_SetConfig+0x40>
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	4a3d      	ldr	r2, [pc, #244]	; (800c238 <TIM_Base_SetConfig+0x118>)
 800c144:	4293      	cmp	r3, r2
 800c146:	d00b      	beq.n	800c160 <TIM_Base_SetConfig+0x40>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	4a3c      	ldr	r2, [pc, #240]	; (800c23c <TIM_Base_SetConfig+0x11c>)
 800c14c:	4293      	cmp	r3, r2
 800c14e:	d007      	beq.n	800c160 <TIM_Base_SetConfig+0x40>
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	4a3b      	ldr	r2, [pc, #236]	; (800c240 <TIM_Base_SetConfig+0x120>)
 800c154:	4293      	cmp	r3, r2
 800c156:	d003      	beq.n	800c160 <TIM_Base_SetConfig+0x40>
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	4a3a      	ldr	r2, [pc, #232]	; (800c244 <TIM_Base_SetConfig+0x124>)
 800c15c:	4293      	cmp	r3, r2
 800c15e:	d108      	bne.n	800c172 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c166:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	685b      	ldr	r3, [r3, #4]
 800c16c:	68fa      	ldr	r2, [r7, #12]
 800c16e:	4313      	orrs	r3, r2
 800c170:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	4a2f      	ldr	r2, [pc, #188]	; (800c234 <TIM_Base_SetConfig+0x114>)
 800c176:	4293      	cmp	r3, r2
 800c178:	d02b      	beq.n	800c1d2 <TIM_Base_SetConfig+0xb2>
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c180:	d027      	beq.n	800c1d2 <TIM_Base_SetConfig+0xb2>
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	4a2c      	ldr	r2, [pc, #176]	; (800c238 <TIM_Base_SetConfig+0x118>)
 800c186:	4293      	cmp	r3, r2
 800c188:	d023      	beq.n	800c1d2 <TIM_Base_SetConfig+0xb2>
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	4a2b      	ldr	r2, [pc, #172]	; (800c23c <TIM_Base_SetConfig+0x11c>)
 800c18e:	4293      	cmp	r3, r2
 800c190:	d01f      	beq.n	800c1d2 <TIM_Base_SetConfig+0xb2>
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	4a2a      	ldr	r2, [pc, #168]	; (800c240 <TIM_Base_SetConfig+0x120>)
 800c196:	4293      	cmp	r3, r2
 800c198:	d01b      	beq.n	800c1d2 <TIM_Base_SetConfig+0xb2>
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	4a29      	ldr	r2, [pc, #164]	; (800c244 <TIM_Base_SetConfig+0x124>)
 800c19e:	4293      	cmp	r3, r2
 800c1a0:	d017      	beq.n	800c1d2 <TIM_Base_SetConfig+0xb2>
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	4a28      	ldr	r2, [pc, #160]	; (800c248 <TIM_Base_SetConfig+0x128>)
 800c1a6:	4293      	cmp	r3, r2
 800c1a8:	d013      	beq.n	800c1d2 <TIM_Base_SetConfig+0xb2>
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	4a27      	ldr	r2, [pc, #156]	; (800c24c <TIM_Base_SetConfig+0x12c>)
 800c1ae:	4293      	cmp	r3, r2
 800c1b0:	d00f      	beq.n	800c1d2 <TIM_Base_SetConfig+0xb2>
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	4a26      	ldr	r2, [pc, #152]	; (800c250 <TIM_Base_SetConfig+0x130>)
 800c1b6:	4293      	cmp	r3, r2
 800c1b8:	d00b      	beq.n	800c1d2 <TIM_Base_SetConfig+0xb2>
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	4a25      	ldr	r2, [pc, #148]	; (800c254 <TIM_Base_SetConfig+0x134>)
 800c1be:	4293      	cmp	r3, r2
 800c1c0:	d007      	beq.n	800c1d2 <TIM_Base_SetConfig+0xb2>
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	4a24      	ldr	r2, [pc, #144]	; (800c258 <TIM_Base_SetConfig+0x138>)
 800c1c6:	4293      	cmp	r3, r2
 800c1c8:	d003      	beq.n	800c1d2 <TIM_Base_SetConfig+0xb2>
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	4a23      	ldr	r2, [pc, #140]	; (800c25c <TIM_Base_SetConfig+0x13c>)
 800c1ce:	4293      	cmp	r3, r2
 800c1d0:	d108      	bne.n	800c1e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c1d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	68db      	ldr	r3, [r3, #12]
 800c1de:	68fa      	ldr	r2, [r7, #12]
 800c1e0:	4313      	orrs	r3, r2
 800c1e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	695b      	ldr	r3, [r3, #20]
 800c1ee:	4313      	orrs	r3, r2
 800c1f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	68fa      	ldr	r2, [r7, #12]
 800c1f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	689a      	ldr	r2, [r3, #8]
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	681a      	ldr	r2, [r3, #0]
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	4a0a      	ldr	r2, [pc, #40]	; (800c234 <TIM_Base_SetConfig+0x114>)
 800c20c:	4293      	cmp	r3, r2
 800c20e:	d003      	beq.n	800c218 <TIM_Base_SetConfig+0xf8>
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	4a0c      	ldr	r2, [pc, #48]	; (800c244 <TIM_Base_SetConfig+0x124>)
 800c214:	4293      	cmp	r3, r2
 800c216:	d103      	bne.n	800c220 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c218:	683b      	ldr	r3, [r7, #0]
 800c21a:	691a      	ldr	r2, [r3, #16]
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	2201      	movs	r2, #1
 800c224:	615a      	str	r2, [r3, #20]
}
 800c226:	bf00      	nop
 800c228:	3714      	adds	r7, #20
 800c22a:	46bd      	mov	sp, r7
 800c22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c230:	4770      	bx	lr
 800c232:	bf00      	nop
 800c234:	40010000 	.word	0x40010000
 800c238:	40000400 	.word	0x40000400
 800c23c:	40000800 	.word	0x40000800
 800c240:	40000c00 	.word	0x40000c00
 800c244:	40010400 	.word	0x40010400
 800c248:	40014000 	.word	0x40014000
 800c24c:	40014400 	.word	0x40014400
 800c250:	40014800 	.word	0x40014800
 800c254:	40001800 	.word	0x40001800
 800c258:	40001c00 	.word	0x40001c00
 800c25c:	40002000 	.word	0x40002000

0800c260 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c260:	b480      	push	{r7}
 800c262:	b087      	sub	sp, #28
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]
 800c268:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	6a1b      	ldr	r3, [r3, #32]
 800c26e:	f023 0201 	bic.w	r2, r3, #1
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	6a1b      	ldr	r3, [r3, #32]
 800c27a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	685b      	ldr	r3, [r3, #4]
 800c280:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	699b      	ldr	r3, [r3, #24]
 800c286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c28e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	f023 0303 	bic.w	r3, r3, #3
 800c296:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	68fa      	ldr	r2, [r7, #12]
 800c29e:	4313      	orrs	r3, r2
 800c2a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c2a2:	697b      	ldr	r3, [r7, #20]
 800c2a4:	f023 0302 	bic.w	r3, r3, #2
 800c2a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	689b      	ldr	r3, [r3, #8]
 800c2ae:	697a      	ldr	r2, [r7, #20]
 800c2b0:	4313      	orrs	r3, r2
 800c2b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	4a20      	ldr	r2, [pc, #128]	; (800c338 <TIM_OC1_SetConfig+0xd8>)
 800c2b8:	4293      	cmp	r3, r2
 800c2ba:	d003      	beq.n	800c2c4 <TIM_OC1_SetConfig+0x64>
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	4a1f      	ldr	r2, [pc, #124]	; (800c33c <TIM_OC1_SetConfig+0xdc>)
 800c2c0:	4293      	cmp	r3, r2
 800c2c2:	d10c      	bne.n	800c2de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c2c4:	697b      	ldr	r3, [r7, #20]
 800c2c6:	f023 0308 	bic.w	r3, r3, #8
 800c2ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	68db      	ldr	r3, [r3, #12]
 800c2d0:	697a      	ldr	r2, [r7, #20]
 800c2d2:	4313      	orrs	r3, r2
 800c2d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c2d6:	697b      	ldr	r3, [r7, #20]
 800c2d8:	f023 0304 	bic.w	r3, r3, #4
 800c2dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	4a15      	ldr	r2, [pc, #84]	; (800c338 <TIM_OC1_SetConfig+0xd8>)
 800c2e2:	4293      	cmp	r3, r2
 800c2e4:	d003      	beq.n	800c2ee <TIM_OC1_SetConfig+0x8e>
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	4a14      	ldr	r2, [pc, #80]	; (800c33c <TIM_OC1_SetConfig+0xdc>)
 800c2ea:	4293      	cmp	r3, r2
 800c2ec:	d111      	bne.n	800c312 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c2ee:	693b      	ldr	r3, [r7, #16]
 800c2f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c2f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c2f6:	693b      	ldr	r3, [r7, #16]
 800c2f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c2fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	695b      	ldr	r3, [r3, #20]
 800c302:	693a      	ldr	r2, [r7, #16]
 800c304:	4313      	orrs	r3, r2
 800c306:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c308:	683b      	ldr	r3, [r7, #0]
 800c30a:	699b      	ldr	r3, [r3, #24]
 800c30c:	693a      	ldr	r2, [r7, #16]
 800c30e:	4313      	orrs	r3, r2
 800c310:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	693a      	ldr	r2, [r7, #16]
 800c316:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	68fa      	ldr	r2, [r7, #12]
 800c31c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c31e:	683b      	ldr	r3, [r7, #0]
 800c320:	685a      	ldr	r2, [r3, #4]
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	697a      	ldr	r2, [r7, #20]
 800c32a:	621a      	str	r2, [r3, #32]
}
 800c32c:	bf00      	nop
 800c32e:	371c      	adds	r7, #28
 800c330:	46bd      	mov	sp, r7
 800c332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c336:	4770      	bx	lr
 800c338:	40010000 	.word	0x40010000
 800c33c:	40010400 	.word	0x40010400

0800c340 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c340:	b480      	push	{r7}
 800c342:	b087      	sub	sp, #28
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
 800c348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	6a1b      	ldr	r3, [r3, #32]
 800c34e:	f023 0210 	bic.w	r2, r3, #16
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	6a1b      	ldr	r3, [r3, #32]
 800c35a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	685b      	ldr	r3, [r3, #4]
 800c360:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	699b      	ldr	r3, [r3, #24]
 800c366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c36e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c376:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	021b      	lsls	r3, r3, #8
 800c37e:	68fa      	ldr	r2, [r7, #12]
 800c380:	4313      	orrs	r3, r2
 800c382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c384:	697b      	ldr	r3, [r7, #20]
 800c386:	f023 0320 	bic.w	r3, r3, #32
 800c38a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c38c:	683b      	ldr	r3, [r7, #0]
 800c38e:	689b      	ldr	r3, [r3, #8]
 800c390:	011b      	lsls	r3, r3, #4
 800c392:	697a      	ldr	r2, [r7, #20]
 800c394:	4313      	orrs	r3, r2
 800c396:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	4a22      	ldr	r2, [pc, #136]	; (800c424 <TIM_OC2_SetConfig+0xe4>)
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d003      	beq.n	800c3a8 <TIM_OC2_SetConfig+0x68>
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	4a21      	ldr	r2, [pc, #132]	; (800c428 <TIM_OC2_SetConfig+0xe8>)
 800c3a4:	4293      	cmp	r3, r2
 800c3a6:	d10d      	bne.n	800c3c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c3a8:	697b      	ldr	r3, [r7, #20]
 800c3aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c3ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c3b0:	683b      	ldr	r3, [r7, #0]
 800c3b2:	68db      	ldr	r3, [r3, #12]
 800c3b4:	011b      	lsls	r3, r3, #4
 800c3b6:	697a      	ldr	r2, [r7, #20]
 800c3b8:	4313      	orrs	r3, r2
 800c3ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c3bc:	697b      	ldr	r3, [r7, #20]
 800c3be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c3c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	4a17      	ldr	r2, [pc, #92]	; (800c424 <TIM_OC2_SetConfig+0xe4>)
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d003      	beq.n	800c3d4 <TIM_OC2_SetConfig+0x94>
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	4a16      	ldr	r2, [pc, #88]	; (800c428 <TIM_OC2_SetConfig+0xe8>)
 800c3d0:	4293      	cmp	r3, r2
 800c3d2:	d113      	bne.n	800c3fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c3d4:	693b      	ldr	r3, [r7, #16]
 800c3d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c3da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c3dc:	693b      	ldr	r3, [r7, #16]
 800c3de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c3e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	695b      	ldr	r3, [r3, #20]
 800c3e8:	009b      	lsls	r3, r3, #2
 800c3ea:	693a      	ldr	r2, [r7, #16]
 800c3ec:	4313      	orrs	r3, r2
 800c3ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c3f0:	683b      	ldr	r3, [r7, #0]
 800c3f2:	699b      	ldr	r3, [r3, #24]
 800c3f4:	009b      	lsls	r3, r3, #2
 800c3f6:	693a      	ldr	r2, [r7, #16]
 800c3f8:	4313      	orrs	r3, r2
 800c3fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	693a      	ldr	r2, [r7, #16]
 800c400:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	68fa      	ldr	r2, [r7, #12]
 800c406:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c408:	683b      	ldr	r3, [r7, #0]
 800c40a:	685a      	ldr	r2, [r3, #4]
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	697a      	ldr	r2, [r7, #20]
 800c414:	621a      	str	r2, [r3, #32]
}
 800c416:	bf00      	nop
 800c418:	371c      	adds	r7, #28
 800c41a:	46bd      	mov	sp, r7
 800c41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c420:	4770      	bx	lr
 800c422:	bf00      	nop
 800c424:	40010000 	.word	0x40010000
 800c428:	40010400 	.word	0x40010400

0800c42c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c42c:	b480      	push	{r7}
 800c42e:	b087      	sub	sp, #28
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
 800c434:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	6a1b      	ldr	r3, [r3, #32]
 800c43a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	6a1b      	ldr	r3, [r3, #32]
 800c446:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	685b      	ldr	r3, [r3, #4]
 800c44c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	69db      	ldr	r3, [r3, #28]
 800c452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c45a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	f023 0303 	bic.w	r3, r3, #3
 800c462:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	68fa      	ldr	r2, [r7, #12]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c46e:	697b      	ldr	r3, [r7, #20]
 800c470:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c474:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c476:	683b      	ldr	r3, [r7, #0]
 800c478:	689b      	ldr	r3, [r3, #8]
 800c47a:	021b      	lsls	r3, r3, #8
 800c47c:	697a      	ldr	r2, [r7, #20]
 800c47e:	4313      	orrs	r3, r2
 800c480:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	4a21      	ldr	r2, [pc, #132]	; (800c50c <TIM_OC3_SetConfig+0xe0>)
 800c486:	4293      	cmp	r3, r2
 800c488:	d003      	beq.n	800c492 <TIM_OC3_SetConfig+0x66>
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	4a20      	ldr	r2, [pc, #128]	; (800c510 <TIM_OC3_SetConfig+0xe4>)
 800c48e:	4293      	cmp	r3, r2
 800c490:	d10d      	bne.n	800c4ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c492:	697b      	ldr	r3, [r7, #20]
 800c494:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c498:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c49a:	683b      	ldr	r3, [r7, #0]
 800c49c:	68db      	ldr	r3, [r3, #12]
 800c49e:	021b      	lsls	r3, r3, #8
 800c4a0:	697a      	ldr	r2, [r7, #20]
 800c4a2:	4313      	orrs	r3, r2
 800c4a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c4a6:	697b      	ldr	r3, [r7, #20]
 800c4a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c4ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	4a16      	ldr	r2, [pc, #88]	; (800c50c <TIM_OC3_SetConfig+0xe0>)
 800c4b2:	4293      	cmp	r3, r2
 800c4b4:	d003      	beq.n	800c4be <TIM_OC3_SetConfig+0x92>
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	4a15      	ldr	r2, [pc, #84]	; (800c510 <TIM_OC3_SetConfig+0xe4>)
 800c4ba:	4293      	cmp	r3, r2
 800c4bc:	d113      	bne.n	800c4e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c4be:	693b      	ldr	r3, [r7, #16]
 800c4c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c4c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c4c6:	693b      	ldr	r3, [r7, #16]
 800c4c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c4cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c4ce:	683b      	ldr	r3, [r7, #0]
 800c4d0:	695b      	ldr	r3, [r3, #20]
 800c4d2:	011b      	lsls	r3, r3, #4
 800c4d4:	693a      	ldr	r2, [r7, #16]
 800c4d6:	4313      	orrs	r3, r2
 800c4d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	699b      	ldr	r3, [r3, #24]
 800c4de:	011b      	lsls	r3, r3, #4
 800c4e0:	693a      	ldr	r2, [r7, #16]
 800c4e2:	4313      	orrs	r3, r2
 800c4e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	693a      	ldr	r2, [r7, #16]
 800c4ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	68fa      	ldr	r2, [r7, #12]
 800c4f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	685a      	ldr	r2, [r3, #4]
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	697a      	ldr	r2, [r7, #20]
 800c4fe:	621a      	str	r2, [r3, #32]
}
 800c500:	bf00      	nop
 800c502:	371c      	adds	r7, #28
 800c504:	46bd      	mov	sp, r7
 800c506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c50a:	4770      	bx	lr
 800c50c:	40010000 	.word	0x40010000
 800c510:	40010400 	.word	0x40010400

0800c514 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c514:	b480      	push	{r7}
 800c516:	b087      	sub	sp, #28
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
 800c51c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	6a1b      	ldr	r3, [r3, #32]
 800c522:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	6a1b      	ldr	r3, [r3, #32]
 800c52e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	685b      	ldr	r3, [r3, #4]
 800c534:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	69db      	ldr	r3, [r3, #28]
 800c53a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c542:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c54a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c54c:	683b      	ldr	r3, [r7, #0]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	021b      	lsls	r3, r3, #8
 800c552:	68fa      	ldr	r2, [r7, #12]
 800c554:	4313      	orrs	r3, r2
 800c556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c558:	693b      	ldr	r3, [r7, #16]
 800c55a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c55e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c560:	683b      	ldr	r3, [r7, #0]
 800c562:	689b      	ldr	r3, [r3, #8]
 800c564:	031b      	lsls	r3, r3, #12
 800c566:	693a      	ldr	r2, [r7, #16]
 800c568:	4313      	orrs	r3, r2
 800c56a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	4a12      	ldr	r2, [pc, #72]	; (800c5b8 <TIM_OC4_SetConfig+0xa4>)
 800c570:	4293      	cmp	r3, r2
 800c572:	d003      	beq.n	800c57c <TIM_OC4_SetConfig+0x68>
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	4a11      	ldr	r2, [pc, #68]	; (800c5bc <TIM_OC4_SetConfig+0xa8>)
 800c578:	4293      	cmp	r3, r2
 800c57a:	d109      	bne.n	800c590 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c57c:	697b      	ldr	r3, [r7, #20]
 800c57e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c582:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	695b      	ldr	r3, [r3, #20]
 800c588:	019b      	lsls	r3, r3, #6
 800c58a:	697a      	ldr	r2, [r7, #20]
 800c58c:	4313      	orrs	r3, r2
 800c58e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	697a      	ldr	r2, [r7, #20]
 800c594:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	68fa      	ldr	r2, [r7, #12]
 800c59a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	685a      	ldr	r2, [r3, #4]
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	693a      	ldr	r2, [r7, #16]
 800c5a8:	621a      	str	r2, [r3, #32]
}
 800c5aa:	bf00      	nop
 800c5ac:	371c      	adds	r7, #28
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b4:	4770      	bx	lr
 800c5b6:	bf00      	nop
 800c5b8:	40010000 	.word	0x40010000
 800c5bc:	40010400 	.word	0x40010400

0800c5c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c5c0:	b480      	push	{r7}
 800c5c2:	b087      	sub	sp, #28
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	60f8      	str	r0, [r7, #12]
 800c5c8:	60b9      	str	r1, [r7, #8]
 800c5ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	6a1b      	ldr	r3, [r3, #32]
 800c5d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	6a1b      	ldr	r3, [r3, #32]
 800c5d6:	f023 0201 	bic.w	r2, r3, #1
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	699b      	ldr	r3, [r3, #24]
 800c5e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c5e4:	693b      	ldr	r3, [r7, #16]
 800c5e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c5ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	011b      	lsls	r3, r3, #4
 800c5f0:	693a      	ldr	r2, [r7, #16]
 800c5f2:	4313      	orrs	r3, r2
 800c5f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c5f6:	697b      	ldr	r3, [r7, #20]
 800c5f8:	f023 030a 	bic.w	r3, r3, #10
 800c5fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c5fe:	697a      	ldr	r2, [r7, #20]
 800c600:	68bb      	ldr	r3, [r7, #8]
 800c602:	4313      	orrs	r3, r2
 800c604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	693a      	ldr	r2, [r7, #16]
 800c60a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	697a      	ldr	r2, [r7, #20]
 800c610:	621a      	str	r2, [r3, #32]
}
 800c612:	bf00      	nop
 800c614:	371c      	adds	r7, #28
 800c616:	46bd      	mov	sp, r7
 800c618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61c:	4770      	bx	lr

0800c61e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c61e:	b480      	push	{r7}
 800c620:	b087      	sub	sp, #28
 800c622:	af00      	add	r7, sp, #0
 800c624:	60f8      	str	r0, [r7, #12]
 800c626:	60b9      	str	r1, [r7, #8]
 800c628:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	6a1b      	ldr	r3, [r3, #32]
 800c62e:	f023 0210 	bic.w	r2, r3, #16
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	699b      	ldr	r3, [r3, #24]
 800c63a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	6a1b      	ldr	r3, [r3, #32]
 800c640:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c642:	697b      	ldr	r3, [r7, #20]
 800c644:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c648:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	031b      	lsls	r3, r3, #12
 800c64e:	697a      	ldr	r2, [r7, #20]
 800c650:	4313      	orrs	r3, r2
 800c652:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c654:	693b      	ldr	r3, [r7, #16]
 800c656:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c65a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	011b      	lsls	r3, r3, #4
 800c660:	693a      	ldr	r2, [r7, #16]
 800c662:	4313      	orrs	r3, r2
 800c664:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	697a      	ldr	r2, [r7, #20]
 800c66a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	693a      	ldr	r2, [r7, #16]
 800c670:	621a      	str	r2, [r3, #32]
}
 800c672:	bf00      	nop
 800c674:	371c      	adds	r7, #28
 800c676:	46bd      	mov	sp, r7
 800c678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67c:	4770      	bx	lr

0800c67e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c67e:	b480      	push	{r7}
 800c680:	b085      	sub	sp, #20
 800c682:	af00      	add	r7, sp, #0
 800c684:	6078      	str	r0, [r7, #4]
 800c686:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	689b      	ldr	r3, [r3, #8]
 800c68c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c694:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c696:	683a      	ldr	r2, [r7, #0]
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	4313      	orrs	r3, r2
 800c69c:	f043 0307 	orr.w	r3, r3, #7
 800c6a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	68fa      	ldr	r2, [r7, #12]
 800c6a6:	609a      	str	r2, [r3, #8]
}
 800c6a8:	bf00      	nop
 800c6aa:	3714      	adds	r7, #20
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b2:	4770      	bx	lr

0800c6b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c6b4:	b480      	push	{r7}
 800c6b6:	b087      	sub	sp, #28
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	60f8      	str	r0, [r7, #12]
 800c6bc:	60b9      	str	r1, [r7, #8]
 800c6be:	607a      	str	r2, [r7, #4]
 800c6c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	689b      	ldr	r3, [r3, #8]
 800c6c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c6c8:	697b      	ldr	r3, [r7, #20]
 800c6ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c6ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	021a      	lsls	r2, r3, #8
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	431a      	orrs	r2, r3
 800c6d8:	68bb      	ldr	r3, [r7, #8]
 800c6da:	4313      	orrs	r3, r2
 800c6dc:	697a      	ldr	r2, [r7, #20]
 800c6de:	4313      	orrs	r3, r2
 800c6e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	697a      	ldr	r2, [r7, #20]
 800c6e6:	609a      	str	r2, [r3, #8]
}
 800c6e8:	bf00      	nop
 800c6ea:	371c      	adds	r7, #28
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f2:	4770      	bx	lr

0800c6f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c6f4:	b480      	push	{r7}
 800c6f6:	b085      	sub	sp, #20
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
 800c6fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c704:	2b01      	cmp	r3, #1
 800c706:	d101      	bne.n	800c70c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c708:	2302      	movs	r3, #2
 800c70a:	e05a      	b.n	800c7c2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	2201      	movs	r2, #1
 800c710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	2202      	movs	r2, #2
 800c718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	685b      	ldr	r3, [r3, #4]
 800c722:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	689b      	ldr	r3, [r3, #8]
 800c72a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c732:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	68fa      	ldr	r2, [r7, #12]
 800c73a:	4313      	orrs	r3, r2
 800c73c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	68fa      	ldr	r2, [r7, #12]
 800c744:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	4a21      	ldr	r2, [pc, #132]	; (800c7d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c74c:	4293      	cmp	r3, r2
 800c74e:	d022      	beq.n	800c796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c758:	d01d      	beq.n	800c796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	4a1d      	ldr	r2, [pc, #116]	; (800c7d4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c760:	4293      	cmp	r3, r2
 800c762:	d018      	beq.n	800c796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	4a1b      	ldr	r2, [pc, #108]	; (800c7d8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c76a:	4293      	cmp	r3, r2
 800c76c:	d013      	beq.n	800c796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	4a1a      	ldr	r2, [pc, #104]	; (800c7dc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c774:	4293      	cmp	r3, r2
 800c776:	d00e      	beq.n	800c796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	4a18      	ldr	r2, [pc, #96]	; (800c7e0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c77e:	4293      	cmp	r3, r2
 800c780:	d009      	beq.n	800c796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	4a17      	ldr	r2, [pc, #92]	; (800c7e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c788:	4293      	cmp	r3, r2
 800c78a:	d004      	beq.n	800c796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	4a15      	ldr	r2, [pc, #84]	; (800c7e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c792:	4293      	cmp	r3, r2
 800c794:	d10c      	bne.n	800c7b0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c796:	68bb      	ldr	r3, [r7, #8]
 800c798:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c79c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c79e:	683b      	ldr	r3, [r7, #0]
 800c7a0:	685b      	ldr	r3, [r3, #4]
 800c7a2:	68ba      	ldr	r2, [r7, #8]
 800c7a4:	4313      	orrs	r3, r2
 800c7a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	68ba      	ldr	r2, [r7, #8]
 800c7ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	2201      	movs	r2, #1
 800c7b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c7c0:	2300      	movs	r3, #0
}
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	3714      	adds	r7, #20
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7cc:	4770      	bx	lr
 800c7ce:	bf00      	nop
 800c7d0:	40010000 	.word	0x40010000
 800c7d4:	40000400 	.word	0x40000400
 800c7d8:	40000800 	.word	0x40000800
 800c7dc:	40000c00 	.word	0x40000c00
 800c7e0:	40010400 	.word	0x40010400
 800c7e4:	40014000 	.word	0x40014000
 800c7e8:	40001800 	.word	0x40001800

0800c7ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c7ec:	b480      	push	{r7}
 800c7ee:	b085      	sub	sp, #20
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
 800c7f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c800:	2b01      	cmp	r3, #1
 800c802:	d101      	bne.n	800c808 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c804:	2302      	movs	r3, #2
 800c806:	e03d      	b.n	800c884 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	2201      	movs	r2, #1
 800c80c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c816:	683b      	ldr	r3, [r7, #0]
 800c818:	68db      	ldr	r3, [r3, #12]
 800c81a:	4313      	orrs	r3, r2
 800c81c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	689b      	ldr	r3, [r3, #8]
 800c828:	4313      	orrs	r3, r2
 800c82a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	685b      	ldr	r3, [r3, #4]
 800c836:	4313      	orrs	r3, r2
 800c838:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c840:	683b      	ldr	r3, [r7, #0]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	4313      	orrs	r3, r2
 800c846:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	691b      	ldr	r3, [r3, #16]
 800c852:	4313      	orrs	r3, r2
 800c854:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c85c:	683b      	ldr	r3, [r7, #0]
 800c85e:	695b      	ldr	r3, [r3, #20]
 800c860:	4313      	orrs	r3, r2
 800c862:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c86a:	683b      	ldr	r3, [r7, #0]
 800c86c:	69db      	ldr	r3, [r3, #28]
 800c86e:	4313      	orrs	r3, r2
 800c870:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	68fa      	ldr	r2, [r7, #12]
 800c878:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	2200      	movs	r2, #0
 800c87e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c882:	2300      	movs	r3, #0
}
 800c884:	4618      	mov	r0, r3
 800c886:	3714      	adds	r7, #20
 800c888:	46bd      	mov	sp, r7
 800c88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88e:	4770      	bx	lr

0800c890 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c890:	b480      	push	{r7}
 800c892:	b083      	sub	sp, #12
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c898:	bf00      	nop
 800c89a:	370c      	adds	r7, #12
 800c89c:	46bd      	mov	sp, r7
 800c89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a2:	4770      	bx	lr

0800c8a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c8a4:	b480      	push	{r7}
 800c8a6:	b083      	sub	sp, #12
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c8ac:	bf00      	nop
 800c8ae:	370c      	adds	r7, #12
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b6:	4770      	bx	lr

0800c8b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c8b8:	b580      	push	{r7, lr}
 800c8ba:	b082      	sub	sp, #8
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d101      	bne.n	800c8ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c8c6:	2301      	movs	r3, #1
 800c8c8:	e03f      	b.n	800c94a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c8d0:	b2db      	uxtb	r3, r3
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d106      	bne.n	800c8e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	2200      	movs	r2, #0
 800c8da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c8de:	6878      	ldr	r0, [r7, #4]
 800c8e0:	f7fc f8ae 	bl	8008a40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	2224      	movs	r2, #36	; 0x24
 800c8e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	68da      	ldr	r2, [r3, #12]
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c8fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c8fc:	6878      	ldr	r0, [r7, #4]
 800c8fe:	f000 fc7b 	bl	800d1f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	691a      	ldr	r2, [r3, #16]
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c910:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	695a      	ldr	r2, [r3, #20]
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c920:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	68da      	ldr	r2, [r3, #12]
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c930:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	2200      	movs	r2, #0
 800c936:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2220      	movs	r2, #32
 800c93c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	2220      	movs	r2, #32
 800c944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800c948:	2300      	movs	r3, #0
}
 800c94a:	4618      	mov	r0, r3
 800c94c:	3708      	adds	r7, #8
 800c94e:	46bd      	mov	sp, r7
 800c950:	bd80      	pop	{r7, pc}
	...

0800c954 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b0ba      	sub	sp, #232	; 0xe8
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	68db      	ldr	r3, [r3, #12]
 800c96c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	695b      	ldr	r3, [r3, #20]
 800c976:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800c97a:	2300      	movs	r3, #0
 800c97c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800c980:	2300      	movs	r3, #0
 800c982:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800c986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c98a:	f003 030f 	and.w	r3, r3, #15
 800c98e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800c992:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c996:	2b00      	cmp	r3, #0
 800c998:	d10f      	bne.n	800c9ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c99a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c99e:	f003 0320 	and.w	r3, r3, #32
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d009      	beq.n	800c9ba <HAL_UART_IRQHandler+0x66>
 800c9a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c9aa:	f003 0320 	and.w	r3, r3, #32
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d003      	beq.n	800c9ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800c9b2:	6878      	ldr	r0, [r7, #4]
 800c9b4:	f000 fb65 	bl	800d082 <UART_Receive_IT>
      return;
 800c9b8:	e256      	b.n	800ce68 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800c9ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	f000 80de 	beq.w	800cb80 <HAL_UART_IRQHandler+0x22c>
 800c9c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c9c8:	f003 0301 	and.w	r3, r3, #1
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d106      	bne.n	800c9de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800c9d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c9d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	f000 80d1 	beq.w	800cb80 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800c9de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c9e2:	f003 0301 	and.w	r3, r3, #1
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d00b      	beq.n	800ca02 <HAL_UART_IRQHandler+0xae>
 800c9ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c9ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d005      	beq.n	800ca02 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9fa:	f043 0201 	orr.w	r2, r3, #1
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ca02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ca06:	f003 0304 	and.w	r3, r3, #4
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d00b      	beq.n	800ca26 <HAL_UART_IRQHandler+0xd2>
 800ca0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ca12:	f003 0301 	and.w	r3, r3, #1
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d005      	beq.n	800ca26 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca1e:	f043 0202 	orr.w	r2, r3, #2
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ca26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ca2a:	f003 0302 	and.w	r3, r3, #2
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d00b      	beq.n	800ca4a <HAL_UART_IRQHandler+0xf6>
 800ca32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ca36:	f003 0301 	and.w	r3, r3, #1
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d005      	beq.n	800ca4a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca42:	f043 0204 	orr.w	r2, r3, #4
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ca4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ca4e:	f003 0308 	and.w	r3, r3, #8
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d011      	beq.n	800ca7a <HAL_UART_IRQHandler+0x126>
 800ca56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ca5a:	f003 0320 	and.w	r3, r3, #32
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d105      	bne.n	800ca6e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ca62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ca66:	f003 0301 	and.w	r3, r3, #1
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d005      	beq.n	800ca7a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca72:	f043 0208 	orr.w	r2, r3, #8
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	f000 81ed 	beq.w	800ce5e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ca84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ca88:	f003 0320 	and.w	r3, r3, #32
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d008      	beq.n	800caa2 <HAL_UART_IRQHandler+0x14e>
 800ca90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ca94:	f003 0320 	and.w	r3, r3, #32
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d002      	beq.n	800caa2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ca9c:	6878      	ldr	r0, [r7, #4]
 800ca9e:	f000 faf0 	bl	800d082 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	695b      	ldr	r3, [r3, #20]
 800caa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800caac:	2b40      	cmp	r3, #64	; 0x40
 800caae:	bf0c      	ite	eq
 800cab0:	2301      	moveq	r3, #1
 800cab2:	2300      	movne	r3, #0
 800cab4:	b2db      	uxtb	r3, r3
 800cab6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cabe:	f003 0308 	and.w	r3, r3, #8
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d103      	bne.n	800cace <HAL_UART_IRQHandler+0x17a>
 800cac6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d04f      	beq.n	800cb6e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cace:	6878      	ldr	r0, [r7, #4]
 800cad0:	f000 f9f8 	bl	800cec4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	695b      	ldr	r3, [r3, #20]
 800cada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cade:	2b40      	cmp	r3, #64	; 0x40
 800cae0:	d141      	bne.n	800cb66 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	3314      	adds	r3, #20
 800cae8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800caf0:	e853 3f00 	ldrex	r3, [r3]
 800caf4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800caf8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cafc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cb00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	3314      	adds	r3, #20
 800cb0a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800cb0e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800cb12:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb16:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800cb1a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800cb1e:	e841 2300 	strex	r3, r2, [r1]
 800cb22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800cb26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d1d9      	bne.n	800cae2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d013      	beq.n	800cb5e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb3a:	4a7d      	ldr	r2, [pc, #500]	; (800cd30 <HAL_UART_IRQHandler+0x3dc>)
 800cb3c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb42:	4618      	mov	r0, r3
 800cb44:	f7fd fdac 	bl	800a6a0 <HAL_DMA_Abort_IT>
 800cb48:	4603      	mov	r3, r0
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d016      	beq.n	800cb7c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb54:	687a      	ldr	r2, [r7, #4]
 800cb56:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800cb58:	4610      	mov	r0, r2
 800cb5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb5c:	e00e      	b.n	800cb7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cb5e:	6878      	ldr	r0, [r7, #4]
 800cb60:	f000 f99a 	bl	800ce98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb64:	e00a      	b.n	800cb7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cb66:	6878      	ldr	r0, [r7, #4]
 800cb68:	f000 f996 	bl	800ce98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb6c:	e006      	b.n	800cb7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cb6e:	6878      	ldr	r0, [r7, #4]
 800cb70:	f000 f992 	bl	800ce98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	2200      	movs	r2, #0
 800cb78:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800cb7a:	e170      	b.n	800ce5e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb7c:	bf00      	nop
    return;
 800cb7e:	e16e      	b.n	800ce5e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb84:	2b01      	cmp	r3, #1
 800cb86:	f040 814a 	bne.w	800ce1e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800cb8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cb8e:	f003 0310 	and.w	r3, r3, #16
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	f000 8143 	beq.w	800ce1e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800cb98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cb9c:	f003 0310 	and.w	r3, r3, #16
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	f000 813c 	beq.w	800ce1e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800cba6:	2300      	movs	r3, #0
 800cba8:	60bb      	str	r3, [r7, #8]
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	60bb      	str	r3, [r7, #8]
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	685b      	ldr	r3, [r3, #4]
 800cbb8:	60bb      	str	r3, [r7, #8]
 800cbba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	695b      	ldr	r3, [r3, #20]
 800cbc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cbc6:	2b40      	cmp	r3, #64	; 0x40
 800cbc8:	f040 80b4 	bne.w	800cd34 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	685b      	ldr	r3, [r3, #4]
 800cbd4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cbd8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	f000 8140 	beq.w	800ce62 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800cbe6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800cbea:	429a      	cmp	r2, r3
 800cbec:	f080 8139 	bcs.w	800ce62 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800cbf6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbfc:	69db      	ldr	r3, [r3, #28]
 800cbfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cc02:	f000 8088 	beq.w	800cd16 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	330c      	adds	r3, #12
 800cc0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc10:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800cc14:	e853 3f00 	ldrex	r3, [r3]
 800cc18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800cc1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800cc20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cc24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	330c      	adds	r3, #12
 800cc2e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800cc32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800cc36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc3a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800cc3e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800cc42:	e841 2300 	strex	r3, r2, [r1]
 800cc46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800cc4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d1d9      	bne.n	800cc06 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	3314      	adds	r3, #20
 800cc58:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cc5c:	e853 3f00 	ldrex	r3, [r3]
 800cc60:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800cc62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cc64:	f023 0301 	bic.w	r3, r3, #1
 800cc68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	3314      	adds	r3, #20
 800cc72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800cc76:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800cc7a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc7c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800cc7e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800cc82:	e841 2300 	strex	r3, r2, [r1]
 800cc86:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800cc88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d1e1      	bne.n	800cc52 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	3314      	adds	r3, #20
 800cc94:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cc98:	e853 3f00 	ldrex	r3, [r3]
 800cc9c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800cc9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cca0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cca4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	3314      	adds	r3, #20
 800ccae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ccb2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ccb4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccb6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ccb8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ccba:	e841 2300 	strex	r3, r2, [r1]
 800ccbe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800ccc0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d1e3      	bne.n	800cc8e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2220      	movs	r2, #32
 800ccca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	330c      	adds	r3, #12
 800ccda:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccdc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ccde:	e853 3f00 	ldrex	r3, [r3]
 800cce2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800cce4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cce6:	f023 0310 	bic.w	r3, r3, #16
 800ccea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	330c      	adds	r3, #12
 800ccf4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800ccf8:	65ba      	str	r2, [r7, #88]	; 0x58
 800ccfa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccfc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ccfe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800cd00:	e841 2300 	strex	r3, r2, [r1]
 800cd04:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800cd06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d1e3      	bne.n	800ccd4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd10:	4618      	mov	r0, r3
 800cd12:	f7fd fc55 	bl	800a5c0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800cd1e:	b29b      	uxth	r3, r3
 800cd20:	1ad3      	subs	r3, r2, r3
 800cd22:	b29b      	uxth	r3, r3
 800cd24:	4619      	mov	r1, r3
 800cd26:	6878      	ldr	r0, [r7, #4]
 800cd28:	f000 f8c0 	bl	800ceac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800cd2c:	e099      	b.n	800ce62 <HAL_UART_IRQHandler+0x50e>
 800cd2e:	bf00      	nop
 800cd30:	0800cf8b 	.word	0x0800cf8b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800cd3c:	b29b      	uxth	r3, r3
 800cd3e:	1ad3      	subs	r3, r2, r3
 800cd40:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800cd48:	b29b      	uxth	r3, r3
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	f000 808b 	beq.w	800ce66 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800cd50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	f000 8086 	beq.w	800ce66 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	330c      	adds	r3, #12
 800cd60:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd64:	e853 3f00 	ldrex	r3, [r3]
 800cd68:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800cd6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd6c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800cd70:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	330c      	adds	r3, #12
 800cd7a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800cd7e:	647a      	str	r2, [r7, #68]	; 0x44
 800cd80:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd82:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800cd84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cd86:	e841 2300 	strex	r3, r2, [r1]
 800cd8a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800cd8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d1e3      	bne.n	800cd5a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	3314      	adds	r3, #20
 800cd98:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd9c:	e853 3f00 	ldrex	r3, [r3]
 800cda0:	623b      	str	r3, [r7, #32]
   return(result);
 800cda2:	6a3b      	ldr	r3, [r7, #32]
 800cda4:	f023 0301 	bic.w	r3, r3, #1
 800cda8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	3314      	adds	r3, #20
 800cdb2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800cdb6:	633a      	str	r2, [r7, #48]	; 0x30
 800cdb8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800cdbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cdbe:	e841 2300 	strex	r3, r2, [r1]
 800cdc2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800cdc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d1e3      	bne.n	800cd92 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	2220      	movs	r2, #32
 800cdce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	330c      	adds	r3, #12
 800cdde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cde0:	693b      	ldr	r3, [r7, #16]
 800cde2:	e853 3f00 	ldrex	r3, [r3]
 800cde6:	60fb      	str	r3, [r7, #12]
   return(result);
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	f023 0310 	bic.w	r3, r3, #16
 800cdee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	330c      	adds	r3, #12
 800cdf8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800cdfc:	61fa      	str	r2, [r7, #28]
 800cdfe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce00:	69b9      	ldr	r1, [r7, #24]
 800ce02:	69fa      	ldr	r2, [r7, #28]
 800ce04:	e841 2300 	strex	r3, r2, [r1]
 800ce08:	617b      	str	r3, [r7, #20]
   return(result);
 800ce0a:	697b      	ldr	r3, [r7, #20]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d1e3      	bne.n	800cdd8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ce10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ce14:	4619      	mov	r1, r3
 800ce16:	6878      	ldr	r0, [r7, #4]
 800ce18:	f000 f848 	bl	800ceac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ce1c:	e023      	b.n	800ce66 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ce1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ce22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d009      	beq.n	800ce3e <HAL_UART_IRQHandler+0x4ea>
 800ce2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ce2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d003      	beq.n	800ce3e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800ce36:	6878      	ldr	r0, [r7, #4]
 800ce38:	f000 f8bb 	bl	800cfb2 <UART_Transmit_IT>
    return;
 800ce3c:	e014      	b.n	800ce68 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ce3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ce42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d00e      	beq.n	800ce68 <HAL_UART_IRQHandler+0x514>
 800ce4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ce4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d008      	beq.n	800ce68 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800ce56:	6878      	ldr	r0, [r7, #4]
 800ce58:	f000 f8fb 	bl	800d052 <UART_EndTransmit_IT>
    return;
 800ce5c:	e004      	b.n	800ce68 <HAL_UART_IRQHandler+0x514>
    return;
 800ce5e:	bf00      	nop
 800ce60:	e002      	b.n	800ce68 <HAL_UART_IRQHandler+0x514>
      return;
 800ce62:	bf00      	nop
 800ce64:	e000      	b.n	800ce68 <HAL_UART_IRQHandler+0x514>
      return;
 800ce66:	bf00      	nop
  }
}
 800ce68:	37e8      	adds	r7, #232	; 0xe8
 800ce6a:	46bd      	mov	sp, r7
 800ce6c:	bd80      	pop	{r7, pc}
 800ce6e:	bf00      	nop

0800ce70 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ce70:	b480      	push	{r7}
 800ce72:	b083      	sub	sp, #12
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800ce78:	bf00      	nop
 800ce7a:	370c      	adds	r7, #12
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce82:	4770      	bx	lr

0800ce84 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ce84:	b480      	push	{r7}
 800ce86:	b083      	sub	sp, #12
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800ce8c:	bf00      	nop
 800ce8e:	370c      	adds	r7, #12
 800ce90:	46bd      	mov	sp, r7
 800ce92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce96:	4770      	bx	lr

0800ce98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ce98:	b480      	push	{r7}
 800ce9a:	b083      	sub	sp, #12
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800cea0:	bf00      	nop
 800cea2:	370c      	adds	r7, #12
 800cea4:	46bd      	mov	sp, r7
 800cea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceaa:	4770      	bx	lr

0800ceac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ceac:	b480      	push	{r7}
 800ceae:	b083      	sub	sp, #12
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
 800ceb4:	460b      	mov	r3, r1
 800ceb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ceb8:	bf00      	nop
 800ceba:	370c      	adds	r7, #12
 800cebc:	46bd      	mov	sp, r7
 800cebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec2:	4770      	bx	lr

0800cec4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cec4:	b480      	push	{r7}
 800cec6:	b095      	sub	sp, #84	; 0x54
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	330c      	adds	r3, #12
 800ced2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ced4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ced6:	e853 3f00 	ldrex	r3, [r3]
 800ceda:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800cedc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cede:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800cee2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	330c      	adds	r3, #12
 800ceea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ceec:	643a      	str	r2, [r7, #64]	; 0x40
 800ceee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cef0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800cef2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cef4:	e841 2300 	strex	r3, r2, [r1]
 800cef8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800cefa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d1e5      	bne.n	800cecc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	3314      	adds	r3, #20
 800cf06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf08:	6a3b      	ldr	r3, [r7, #32]
 800cf0a:	e853 3f00 	ldrex	r3, [r3]
 800cf0e:	61fb      	str	r3, [r7, #28]
   return(result);
 800cf10:	69fb      	ldr	r3, [r7, #28]
 800cf12:	f023 0301 	bic.w	r3, r3, #1
 800cf16:	64bb      	str	r3, [r7, #72]	; 0x48
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	3314      	adds	r3, #20
 800cf1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cf20:	62fa      	str	r2, [r7, #44]	; 0x2c
 800cf22:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cf26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cf28:	e841 2300 	strex	r3, r2, [r1]
 800cf2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800cf2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d1e5      	bne.n	800cf00 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf38:	2b01      	cmp	r3, #1
 800cf3a:	d119      	bne.n	800cf70 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	330c      	adds	r3, #12
 800cf42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	e853 3f00 	ldrex	r3, [r3]
 800cf4a:	60bb      	str	r3, [r7, #8]
   return(result);
 800cf4c:	68bb      	ldr	r3, [r7, #8]
 800cf4e:	f023 0310 	bic.w	r3, r3, #16
 800cf52:	647b      	str	r3, [r7, #68]	; 0x44
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	330c      	adds	r3, #12
 800cf5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cf5c:	61ba      	str	r2, [r7, #24]
 800cf5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf60:	6979      	ldr	r1, [r7, #20]
 800cf62:	69ba      	ldr	r2, [r7, #24]
 800cf64:	e841 2300 	strex	r3, r2, [r1]
 800cf68:	613b      	str	r3, [r7, #16]
   return(result);
 800cf6a:	693b      	ldr	r3, [r7, #16]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d1e5      	bne.n	800cf3c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	2220      	movs	r2, #32
 800cf74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800cf7e:	bf00      	nop
 800cf80:	3754      	adds	r7, #84	; 0x54
 800cf82:	46bd      	mov	sp, r7
 800cf84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf88:	4770      	bx	lr

0800cf8a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cf8a:	b580      	push	{r7, lr}
 800cf8c:	b084      	sub	sp, #16
 800cf8e:	af00      	add	r7, sp, #0
 800cf90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf96:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	2200      	movs	r2, #0
 800cfa2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cfa4:	68f8      	ldr	r0, [r7, #12]
 800cfa6:	f7ff ff77 	bl	800ce98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cfaa:	bf00      	nop
 800cfac:	3710      	adds	r7, #16
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}

0800cfb2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800cfb2:	b480      	push	{r7}
 800cfb4:	b085      	sub	sp, #20
 800cfb6:	af00      	add	r7, sp, #0
 800cfb8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cfc0:	b2db      	uxtb	r3, r3
 800cfc2:	2b21      	cmp	r3, #33	; 0x21
 800cfc4:	d13e      	bne.n	800d044 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	689b      	ldr	r3, [r3, #8]
 800cfca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cfce:	d114      	bne.n	800cffa <UART_Transmit_IT+0x48>
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	691b      	ldr	r3, [r3, #16]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d110      	bne.n	800cffa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	6a1b      	ldr	r3, [r3, #32]
 800cfdc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	881b      	ldrh	r3, [r3, #0]
 800cfe2:	461a      	mov	r2, r3
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cfec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	6a1b      	ldr	r3, [r3, #32]
 800cff2:	1c9a      	adds	r2, r3, #2
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	621a      	str	r2, [r3, #32]
 800cff8:	e008      	b.n	800d00c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	6a1b      	ldr	r3, [r3, #32]
 800cffe:	1c59      	adds	r1, r3, #1
 800d000:	687a      	ldr	r2, [r7, #4]
 800d002:	6211      	str	r1, [r2, #32]
 800d004:	781a      	ldrb	r2, [r3, #0]
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d010:	b29b      	uxth	r3, r3
 800d012:	3b01      	subs	r3, #1
 800d014:	b29b      	uxth	r3, r3
 800d016:	687a      	ldr	r2, [r7, #4]
 800d018:	4619      	mov	r1, r3
 800d01a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d10f      	bne.n	800d040 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	68da      	ldr	r2, [r3, #12]
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d02e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	68da      	ldr	r2, [r3, #12]
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d03e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d040:	2300      	movs	r3, #0
 800d042:	e000      	b.n	800d046 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800d044:	2302      	movs	r3, #2
  }
}
 800d046:	4618      	mov	r0, r3
 800d048:	3714      	adds	r7, #20
 800d04a:	46bd      	mov	sp, r7
 800d04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d050:	4770      	bx	lr

0800d052 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d052:	b580      	push	{r7, lr}
 800d054:	b082      	sub	sp, #8
 800d056:	af00      	add	r7, sp, #0
 800d058:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	68da      	ldr	r2, [r3, #12]
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d068:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2220      	movs	r2, #32
 800d06e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d072:	6878      	ldr	r0, [r7, #4]
 800d074:	f7ff fefc 	bl	800ce70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d078:	2300      	movs	r3, #0
}
 800d07a:	4618      	mov	r0, r3
 800d07c:	3708      	adds	r7, #8
 800d07e:	46bd      	mov	sp, r7
 800d080:	bd80      	pop	{r7, pc}

0800d082 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d082:	b580      	push	{r7, lr}
 800d084:	b08c      	sub	sp, #48	; 0x30
 800d086:	af00      	add	r7, sp, #0
 800d088:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d090:	b2db      	uxtb	r3, r3
 800d092:	2b22      	cmp	r3, #34	; 0x22
 800d094:	f040 80ab 	bne.w	800d1ee <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	689b      	ldr	r3, [r3, #8]
 800d09c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d0a0:	d117      	bne.n	800d0d2 <UART_Receive_IT+0x50>
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	691b      	ldr	r3, [r3, #16]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d113      	bne.n	800d0d2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0b2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	685b      	ldr	r3, [r3, #4]
 800d0ba:	b29b      	uxth	r3, r3
 800d0bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d0c0:	b29a      	uxth	r2, r3
 800d0c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0ca:	1c9a      	adds	r2, r3, #2
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	629a      	str	r2, [r3, #40]	; 0x28
 800d0d0:	e026      	b.n	800d120 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800d0d8:	2300      	movs	r3, #0
 800d0da:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	689b      	ldr	r3, [r3, #8]
 800d0e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d0e4:	d007      	beq.n	800d0f6 <UART_Receive_IT+0x74>
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	689b      	ldr	r3, [r3, #8]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d10a      	bne.n	800d104 <UART_Receive_IT+0x82>
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	691b      	ldr	r3, [r3, #16]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d106      	bne.n	800d104 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	685b      	ldr	r3, [r3, #4]
 800d0fc:	b2da      	uxtb	r2, r3
 800d0fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d100:	701a      	strb	r2, [r3, #0]
 800d102:	e008      	b.n	800d116 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	685b      	ldr	r3, [r3, #4]
 800d10a:	b2db      	uxtb	r3, r3
 800d10c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d110:	b2da      	uxtb	r2, r3
 800d112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d114:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d11a:	1c5a      	adds	r2, r3, #1
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d124:	b29b      	uxth	r3, r3
 800d126:	3b01      	subs	r3, #1
 800d128:	b29b      	uxth	r3, r3
 800d12a:	687a      	ldr	r2, [r7, #4]
 800d12c:	4619      	mov	r1, r3
 800d12e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800d130:	2b00      	cmp	r3, #0
 800d132:	d15a      	bne.n	800d1ea <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	68da      	ldr	r2, [r3, #12]
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	f022 0220 	bic.w	r2, r2, #32
 800d142:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	68da      	ldr	r2, [r3, #12]
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d152:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	695a      	ldr	r2, [r3, #20]
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	f022 0201 	bic.w	r2, r2, #1
 800d162:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	2220      	movs	r2, #32
 800d168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d170:	2b01      	cmp	r3, #1
 800d172:	d135      	bne.n	800d1e0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	2200      	movs	r2, #0
 800d178:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	330c      	adds	r3, #12
 800d180:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d182:	697b      	ldr	r3, [r7, #20]
 800d184:	e853 3f00 	ldrex	r3, [r3]
 800d188:	613b      	str	r3, [r7, #16]
   return(result);
 800d18a:	693b      	ldr	r3, [r7, #16]
 800d18c:	f023 0310 	bic.w	r3, r3, #16
 800d190:	627b      	str	r3, [r7, #36]	; 0x24
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	330c      	adds	r3, #12
 800d198:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d19a:	623a      	str	r2, [r7, #32]
 800d19c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d19e:	69f9      	ldr	r1, [r7, #28]
 800d1a0:	6a3a      	ldr	r2, [r7, #32]
 800d1a2:	e841 2300 	strex	r3, r2, [r1]
 800d1a6:	61bb      	str	r3, [r7, #24]
   return(result);
 800d1a8:	69bb      	ldr	r3, [r7, #24]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d1e5      	bne.n	800d17a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	f003 0310 	and.w	r3, r3, #16
 800d1b8:	2b10      	cmp	r3, #16
 800d1ba:	d10a      	bne.n	800d1d2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d1bc:	2300      	movs	r3, #0
 800d1be:	60fb      	str	r3, [r7, #12]
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	60fb      	str	r3, [r7, #12]
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	685b      	ldr	r3, [r3, #4]
 800d1ce:	60fb      	str	r3, [r7, #12]
 800d1d0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800d1d6:	4619      	mov	r1, r3
 800d1d8:	6878      	ldr	r0, [r7, #4]
 800d1da:	f7ff fe67 	bl	800ceac <HAL_UARTEx_RxEventCallback>
 800d1de:	e002      	b.n	800d1e6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d1e0:	6878      	ldr	r0, [r7, #4]
 800d1e2:	f7ff fe4f 	bl	800ce84 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	e002      	b.n	800d1f0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	e000      	b.n	800d1f0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800d1ee:	2302      	movs	r3, #2
  }
}
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	3730      	adds	r7, #48	; 0x30
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	bd80      	pop	{r7, pc}

0800d1f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d1f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d1fc:	b0c0      	sub	sp, #256	; 0x100
 800d1fe:	af00      	add	r7, sp, #0
 800d200:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	691b      	ldr	r3, [r3, #16]
 800d20c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800d210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d214:	68d9      	ldr	r1, [r3, #12]
 800d216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d21a:	681a      	ldr	r2, [r3, #0]
 800d21c:	ea40 0301 	orr.w	r3, r0, r1
 800d220:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d226:	689a      	ldr	r2, [r3, #8]
 800d228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d22c:	691b      	ldr	r3, [r3, #16]
 800d22e:	431a      	orrs	r2, r3
 800d230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d234:	695b      	ldr	r3, [r3, #20]
 800d236:	431a      	orrs	r2, r3
 800d238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d23c:	69db      	ldr	r3, [r3, #28]
 800d23e:	4313      	orrs	r3, r2
 800d240:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800d244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	68db      	ldr	r3, [r3, #12]
 800d24c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800d250:	f021 010c 	bic.w	r1, r1, #12
 800d254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d258:	681a      	ldr	r2, [r3, #0]
 800d25a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800d25e:	430b      	orrs	r3, r1
 800d260:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	695b      	ldr	r3, [r3, #20]
 800d26a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800d26e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d272:	6999      	ldr	r1, [r3, #24]
 800d274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d278:	681a      	ldr	r2, [r3, #0]
 800d27a:	ea40 0301 	orr.w	r3, r0, r1
 800d27e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d284:	681a      	ldr	r2, [r3, #0]
 800d286:	4b8f      	ldr	r3, [pc, #572]	; (800d4c4 <UART_SetConfig+0x2cc>)
 800d288:	429a      	cmp	r2, r3
 800d28a:	d005      	beq.n	800d298 <UART_SetConfig+0xa0>
 800d28c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d290:	681a      	ldr	r2, [r3, #0]
 800d292:	4b8d      	ldr	r3, [pc, #564]	; (800d4c8 <UART_SetConfig+0x2d0>)
 800d294:	429a      	cmp	r2, r3
 800d296:	d104      	bne.n	800d2a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d298:	f7fe fb08 	bl	800b8ac <HAL_RCC_GetPCLK2Freq>
 800d29c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800d2a0:	e003      	b.n	800d2aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d2a2:	f7fe faef 	bl	800b884 <HAL_RCC_GetPCLK1Freq>
 800d2a6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d2aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d2ae:	69db      	ldr	r3, [r3, #28]
 800d2b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d2b4:	f040 810c 	bne.w	800d4d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d2b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d2bc:	2200      	movs	r2, #0
 800d2be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800d2c2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800d2c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800d2ca:	4622      	mov	r2, r4
 800d2cc:	462b      	mov	r3, r5
 800d2ce:	1891      	adds	r1, r2, r2
 800d2d0:	65b9      	str	r1, [r7, #88]	; 0x58
 800d2d2:	415b      	adcs	r3, r3
 800d2d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d2d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800d2da:	4621      	mov	r1, r4
 800d2dc:	eb12 0801 	adds.w	r8, r2, r1
 800d2e0:	4629      	mov	r1, r5
 800d2e2:	eb43 0901 	adc.w	r9, r3, r1
 800d2e6:	f04f 0200 	mov.w	r2, #0
 800d2ea:	f04f 0300 	mov.w	r3, #0
 800d2ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d2f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d2f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d2fa:	4690      	mov	r8, r2
 800d2fc:	4699      	mov	r9, r3
 800d2fe:	4623      	mov	r3, r4
 800d300:	eb18 0303 	adds.w	r3, r8, r3
 800d304:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800d308:	462b      	mov	r3, r5
 800d30a:	eb49 0303 	adc.w	r3, r9, r3
 800d30e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800d312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d316:	685b      	ldr	r3, [r3, #4]
 800d318:	2200      	movs	r2, #0
 800d31a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800d31e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800d322:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800d326:	460b      	mov	r3, r1
 800d328:	18db      	adds	r3, r3, r3
 800d32a:	653b      	str	r3, [r7, #80]	; 0x50
 800d32c:	4613      	mov	r3, r2
 800d32e:	eb42 0303 	adc.w	r3, r2, r3
 800d332:	657b      	str	r3, [r7, #84]	; 0x54
 800d334:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800d338:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800d33c:	f7f3 fc4c 	bl	8000bd8 <__aeabi_uldivmod>
 800d340:	4602      	mov	r2, r0
 800d342:	460b      	mov	r3, r1
 800d344:	4b61      	ldr	r3, [pc, #388]	; (800d4cc <UART_SetConfig+0x2d4>)
 800d346:	fba3 2302 	umull	r2, r3, r3, r2
 800d34a:	095b      	lsrs	r3, r3, #5
 800d34c:	011c      	lsls	r4, r3, #4
 800d34e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d352:	2200      	movs	r2, #0
 800d354:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800d358:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800d35c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800d360:	4642      	mov	r2, r8
 800d362:	464b      	mov	r3, r9
 800d364:	1891      	adds	r1, r2, r2
 800d366:	64b9      	str	r1, [r7, #72]	; 0x48
 800d368:	415b      	adcs	r3, r3
 800d36a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d36c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800d370:	4641      	mov	r1, r8
 800d372:	eb12 0a01 	adds.w	sl, r2, r1
 800d376:	4649      	mov	r1, r9
 800d378:	eb43 0b01 	adc.w	fp, r3, r1
 800d37c:	f04f 0200 	mov.w	r2, #0
 800d380:	f04f 0300 	mov.w	r3, #0
 800d384:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d388:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800d38c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d390:	4692      	mov	sl, r2
 800d392:	469b      	mov	fp, r3
 800d394:	4643      	mov	r3, r8
 800d396:	eb1a 0303 	adds.w	r3, sl, r3
 800d39a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800d39e:	464b      	mov	r3, r9
 800d3a0:	eb4b 0303 	adc.w	r3, fp, r3
 800d3a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800d3a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d3ac:	685b      	ldr	r3, [r3, #4]
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800d3b4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800d3b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800d3bc:	460b      	mov	r3, r1
 800d3be:	18db      	adds	r3, r3, r3
 800d3c0:	643b      	str	r3, [r7, #64]	; 0x40
 800d3c2:	4613      	mov	r3, r2
 800d3c4:	eb42 0303 	adc.w	r3, r2, r3
 800d3c8:	647b      	str	r3, [r7, #68]	; 0x44
 800d3ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800d3ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800d3d2:	f7f3 fc01 	bl	8000bd8 <__aeabi_uldivmod>
 800d3d6:	4602      	mov	r2, r0
 800d3d8:	460b      	mov	r3, r1
 800d3da:	4611      	mov	r1, r2
 800d3dc:	4b3b      	ldr	r3, [pc, #236]	; (800d4cc <UART_SetConfig+0x2d4>)
 800d3de:	fba3 2301 	umull	r2, r3, r3, r1
 800d3e2:	095b      	lsrs	r3, r3, #5
 800d3e4:	2264      	movs	r2, #100	; 0x64
 800d3e6:	fb02 f303 	mul.w	r3, r2, r3
 800d3ea:	1acb      	subs	r3, r1, r3
 800d3ec:	00db      	lsls	r3, r3, #3
 800d3ee:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800d3f2:	4b36      	ldr	r3, [pc, #216]	; (800d4cc <UART_SetConfig+0x2d4>)
 800d3f4:	fba3 2302 	umull	r2, r3, r3, r2
 800d3f8:	095b      	lsrs	r3, r3, #5
 800d3fa:	005b      	lsls	r3, r3, #1
 800d3fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d400:	441c      	add	r4, r3
 800d402:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d406:	2200      	movs	r2, #0
 800d408:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800d40c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800d410:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800d414:	4642      	mov	r2, r8
 800d416:	464b      	mov	r3, r9
 800d418:	1891      	adds	r1, r2, r2
 800d41a:	63b9      	str	r1, [r7, #56]	; 0x38
 800d41c:	415b      	adcs	r3, r3
 800d41e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d420:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800d424:	4641      	mov	r1, r8
 800d426:	1851      	adds	r1, r2, r1
 800d428:	6339      	str	r1, [r7, #48]	; 0x30
 800d42a:	4649      	mov	r1, r9
 800d42c:	414b      	adcs	r3, r1
 800d42e:	637b      	str	r3, [r7, #52]	; 0x34
 800d430:	f04f 0200 	mov.w	r2, #0
 800d434:	f04f 0300 	mov.w	r3, #0
 800d438:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800d43c:	4659      	mov	r1, fp
 800d43e:	00cb      	lsls	r3, r1, #3
 800d440:	4651      	mov	r1, sl
 800d442:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d446:	4651      	mov	r1, sl
 800d448:	00ca      	lsls	r2, r1, #3
 800d44a:	4610      	mov	r0, r2
 800d44c:	4619      	mov	r1, r3
 800d44e:	4603      	mov	r3, r0
 800d450:	4642      	mov	r2, r8
 800d452:	189b      	adds	r3, r3, r2
 800d454:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d458:	464b      	mov	r3, r9
 800d45a:	460a      	mov	r2, r1
 800d45c:	eb42 0303 	adc.w	r3, r2, r3
 800d460:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d468:	685b      	ldr	r3, [r3, #4]
 800d46a:	2200      	movs	r2, #0
 800d46c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800d470:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800d474:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800d478:	460b      	mov	r3, r1
 800d47a:	18db      	adds	r3, r3, r3
 800d47c:	62bb      	str	r3, [r7, #40]	; 0x28
 800d47e:	4613      	mov	r3, r2
 800d480:	eb42 0303 	adc.w	r3, r2, r3
 800d484:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d486:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800d48a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800d48e:	f7f3 fba3 	bl	8000bd8 <__aeabi_uldivmod>
 800d492:	4602      	mov	r2, r0
 800d494:	460b      	mov	r3, r1
 800d496:	4b0d      	ldr	r3, [pc, #52]	; (800d4cc <UART_SetConfig+0x2d4>)
 800d498:	fba3 1302 	umull	r1, r3, r3, r2
 800d49c:	095b      	lsrs	r3, r3, #5
 800d49e:	2164      	movs	r1, #100	; 0x64
 800d4a0:	fb01 f303 	mul.w	r3, r1, r3
 800d4a4:	1ad3      	subs	r3, r2, r3
 800d4a6:	00db      	lsls	r3, r3, #3
 800d4a8:	3332      	adds	r3, #50	; 0x32
 800d4aa:	4a08      	ldr	r2, [pc, #32]	; (800d4cc <UART_SetConfig+0x2d4>)
 800d4ac:	fba2 2303 	umull	r2, r3, r2, r3
 800d4b0:	095b      	lsrs	r3, r3, #5
 800d4b2:	f003 0207 	and.w	r2, r3, #7
 800d4b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	4422      	add	r2, r4
 800d4be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800d4c0:	e105      	b.n	800d6ce <UART_SetConfig+0x4d6>
 800d4c2:	bf00      	nop
 800d4c4:	40011000 	.word	0x40011000
 800d4c8:	40011400 	.word	0x40011400
 800d4cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d4d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800d4da:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800d4de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800d4e2:	4642      	mov	r2, r8
 800d4e4:	464b      	mov	r3, r9
 800d4e6:	1891      	adds	r1, r2, r2
 800d4e8:	6239      	str	r1, [r7, #32]
 800d4ea:	415b      	adcs	r3, r3
 800d4ec:	627b      	str	r3, [r7, #36]	; 0x24
 800d4ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d4f2:	4641      	mov	r1, r8
 800d4f4:	1854      	adds	r4, r2, r1
 800d4f6:	4649      	mov	r1, r9
 800d4f8:	eb43 0501 	adc.w	r5, r3, r1
 800d4fc:	f04f 0200 	mov.w	r2, #0
 800d500:	f04f 0300 	mov.w	r3, #0
 800d504:	00eb      	lsls	r3, r5, #3
 800d506:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d50a:	00e2      	lsls	r2, r4, #3
 800d50c:	4614      	mov	r4, r2
 800d50e:	461d      	mov	r5, r3
 800d510:	4643      	mov	r3, r8
 800d512:	18e3      	adds	r3, r4, r3
 800d514:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800d518:	464b      	mov	r3, r9
 800d51a:	eb45 0303 	adc.w	r3, r5, r3
 800d51e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800d522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d526:	685b      	ldr	r3, [r3, #4]
 800d528:	2200      	movs	r2, #0
 800d52a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800d52e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800d532:	f04f 0200 	mov.w	r2, #0
 800d536:	f04f 0300 	mov.w	r3, #0
 800d53a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800d53e:	4629      	mov	r1, r5
 800d540:	008b      	lsls	r3, r1, #2
 800d542:	4621      	mov	r1, r4
 800d544:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d548:	4621      	mov	r1, r4
 800d54a:	008a      	lsls	r2, r1, #2
 800d54c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800d550:	f7f3 fb42 	bl	8000bd8 <__aeabi_uldivmod>
 800d554:	4602      	mov	r2, r0
 800d556:	460b      	mov	r3, r1
 800d558:	4b60      	ldr	r3, [pc, #384]	; (800d6dc <UART_SetConfig+0x4e4>)
 800d55a:	fba3 2302 	umull	r2, r3, r3, r2
 800d55e:	095b      	lsrs	r3, r3, #5
 800d560:	011c      	lsls	r4, r3, #4
 800d562:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d566:	2200      	movs	r2, #0
 800d568:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800d56c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800d570:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800d574:	4642      	mov	r2, r8
 800d576:	464b      	mov	r3, r9
 800d578:	1891      	adds	r1, r2, r2
 800d57a:	61b9      	str	r1, [r7, #24]
 800d57c:	415b      	adcs	r3, r3
 800d57e:	61fb      	str	r3, [r7, #28]
 800d580:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d584:	4641      	mov	r1, r8
 800d586:	1851      	adds	r1, r2, r1
 800d588:	6139      	str	r1, [r7, #16]
 800d58a:	4649      	mov	r1, r9
 800d58c:	414b      	adcs	r3, r1
 800d58e:	617b      	str	r3, [r7, #20]
 800d590:	f04f 0200 	mov.w	r2, #0
 800d594:	f04f 0300 	mov.w	r3, #0
 800d598:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800d59c:	4659      	mov	r1, fp
 800d59e:	00cb      	lsls	r3, r1, #3
 800d5a0:	4651      	mov	r1, sl
 800d5a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d5a6:	4651      	mov	r1, sl
 800d5a8:	00ca      	lsls	r2, r1, #3
 800d5aa:	4610      	mov	r0, r2
 800d5ac:	4619      	mov	r1, r3
 800d5ae:	4603      	mov	r3, r0
 800d5b0:	4642      	mov	r2, r8
 800d5b2:	189b      	adds	r3, r3, r2
 800d5b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d5b8:	464b      	mov	r3, r9
 800d5ba:	460a      	mov	r2, r1
 800d5bc:	eb42 0303 	adc.w	r3, r2, r3
 800d5c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d5c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d5c8:	685b      	ldr	r3, [r3, #4]
 800d5ca:	2200      	movs	r2, #0
 800d5cc:	67bb      	str	r3, [r7, #120]	; 0x78
 800d5ce:	67fa      	str	r2, [r7, #124]	; 0x7c
 800d5d0:	f04f 0200 	mov.w	r2, #0
 800d5d4:	f04f 0300 	mov.w	r3, #0
 800d5d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800d5dc:	4649      	mov	r1, r9
 800d5de:	008b      	lsls	r3, r1, #2
 800d5e0:	4641      	mov	r1, r8
 800d5e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d5e6:	4641      	mov	r1, r8
 800d5e8:	008a      	lsls	r2, r1, #2
 800d5ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800d5ee:	f7f3 faf3 	bl	8000bd8 <__aeabi_uldivmod>
 800d5f2:	4602      	mov	r2, r0
 800d5f4:	460b      	mov	r3, r1
 800d5f6:	4b39      	ldr	r3, [pc, #228]	; (800d6dc <UART_SetConfig+0x4e4>)
 800d5f8:	fba3 1302 	umull	r1, r3, r3, r2
 800d5fc:	095b      	lsrs	r3, r3, #5
 800d5fe:	2164      	movs	r1, #100	; 0x64
 800d600:	fb01 f303 	mul.w	r3, r1, r3
 800d604:	1ad3      	subs	r3, r2, r3
 800d606:	011b      	lsls	r3, r3, #4
 800d608:	3332      	adds	r3, #50	; 0x32
 800d60a:	4a34      	ldr	r2, [pc, #208]	; (800d6dc <UART_SetConfig+0x4e4>)
 800d60c:	fba2 2303 	umull	r2, r3, r2, r3
 800d610:	095b      	lsrs	r3, r3, #5
 800d612:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d616:	441c      	add	r4, r3
 800d618:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800d61c:	2200      	movs	r2, #0
 800d61e:	673b      	str	r3, [r7, #112]	; 0x70
 800d620:	677a      	str	r2, [r7, #116]	; 0x74
 800d622:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800d626:	4642      	mov	r2, r8
 800d628:	464b      	mov	r3, r9
 800d62a:	1891      	adds	r1, r2, r2
 800d62c:	60b9      	str	r1, [r7, #8]
 800d62e:	415b      	adcs	r3, r3
 800d630:	60fb      	str	r3, [r7, #12]
 800d632:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d636:	4641      	mov	r1, r8
 800d638:	1851      	adds	r1, r2, r1
 800d63a:	6039      	str	r1, [r7, #0]
 800d63c:	4649      	mov	r1, r9
 800d63e:	414b      	adcs	r3, r1
 800d640:	607b      	str	r3, [r7, #4]
 800d642:	f04f 0200 	mov.w	r2, #0
 800d646:	f04f 0300 	mov.w	r3, #0
 800d64a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800d64e:	4659      	mov	r1, fp
 800d650:	00cb      	lsls	r3, r1, #3
 800d652:	4651      	mov	r1, sl
 800d654:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d658:	4651      	mov	r1, sl
 800d65a:	00ca      	lsls	r2, r1, #3
 800d65c:	4610      	mov	r0, r2
 800d65e:	4619      	mov	r1, r3
 800d660:	4603      	mov	r3, r0
 800d662:	4642      	mov	r2, r8
 800d664:	189b      	adds	r3, r3, r2
 800d666:	66bb      	str	r3, [r7, #104]	; 0x68
 800d668:	464b      	mov	r3, r9
 800d66a:	460a      	mov	r2, r1
 800d66c:	eb42 0303 	adc.w	r3, r2, r3
 800d670:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d676:	685b      	ldr	r3, [r3, #4]
 800d678:	2200      	movs	r2, #0
 800d67a:	663b      	str	r3, [r7, #96]	; 0x60
 800d67c:	667a      	str	r2, [r7, #100]	; 0x64
 800d67e:	f04f 0200 	mov.w	r2, #0
 800d682:	f04f 0300 	mov.w	r3, #0
 800d686:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800d68a:	4649      	mov	r1, r9
 800d68c:	008b      	lsls	r3, r1, #2
 800d68e:	4641      	mov	r1, r8
 800d690:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d694:	4641      	mov	r1, r8
 800d696:	008a      	lsls	r2, r1, #2
 800d698:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800d69c:	f7f3 fa9c 	bl	8000bd8 <__aeabi_uldivmod>
 800d6a0:	4602      	mov	r2, r0
 800d6a2:	460b      	mov	r3, r1
 800d6a4:	4b0d      	ldr	r3, [pc, #52]	; (800d6dc <UART_SetConfig+0x4e4>)
 800d6a6:	fba3 1302 	umull	r1, r3, r3, r2
 800d6aa:	095b      	lsrs	r3, r3, #5
 800d6ac:	2164      	movs	r1, #100	; 0x64
 800d6ae:	fb01 f303 	mul.w	r3, r1, r3
 800d6b2:	1ad3      	subs	r3, r2, r3
 800d6b4:	011b      	lsls	r3, r3, #4
 800d6b6:	3332      	adds	r3, #50	; 0x32
 800d6b8:	4a08      	ldr	r2, [pc, #32]	; (800d6dc <UART_SetConfig+0x4e4>)
 800d6ba:	fba2 2303 	umull	r2, r3, r2, r3
 800d6be:	095b      	lsrs	r3, r3, #5
 800d6c0:	f003 020f 	and.w	r2, r3, #15
 800d6c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	4422      	add	r2, r4
 800d6cc:	609a      	str	r2, [r3, #8]
}
 800d6ce:	bf00      	nop
 800d6d0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d6da:	bf00      	nop
 800d6dc:	51eb851f 	.word	0x51eb851f

0800d6e0 <_ZN26AdcConvCpltCallbackHandler6notifyEP17ADC_HandleTypeDef>:
	void notify(ADC_HandleTypeDef *hadc) {
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b084      	sub	sp, #16
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
 800d6e8:	6039      	str	r1, [r7, #0]
		for (unsigned int i = 0; i < m_size; i++) {
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	60fb      	str	r3, [r7, #12]
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800d6f4:	68fa      	ldr	r2, [r7, #12]
 800d6f6:	429a      	cmp	r2, r3
 800d6f8:	d20b      	bcs.n	800d712 <_ZN26AdcConvCpltCallbackHandler6notifyEP17ADC_HandleTypeDef+0x32>
			m_listeners[i](hadc);
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	011b      	lsls	r3, r3, #4
 800d6fe:	687a      	ldr	r2, [r7, #4]
 800d700:	4413      	add	r3, r2
 800d702:	6839      	ldr	r1, [r7, #0]
 800d704:	4618      	mov	r0, r3
 800d706:	f000 f817 	bl	800d738 <_ZNKSt8functionIFvP17ADC_HandleTypeDefEEclES1_>
		for (unsigned int i = 0; i < m_size; i++) {
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	3301      	adds	r3, #1
 800d70e:	60fb      	str	r3, [r7, #12]
 800d710:	e7ed      	b.n	800d6ee <_ZN26AdcConvCpltCallbackHandler6notifyEP17ADC_HandleTypeDef+0xe>
	}
 800d712:	bf00      	nop
 800d714:	3710      	adds	r7, #16
 800d716:	46bd      	mov	sp, r7
 800d718:	bd80      	pop	{r7, pc}

0800d71a <HAL_ADC_ConvCpltCallback>:
 */

#include "AdcConvCpltCallbackHandler.hpp"

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800d71a:	b580      	push	{r7, lr}
 800d71c:	b082      	sub	sp, #8
 800d71e:	af00      	add	r7, sp, #0
 800d720:	6078      	str	r0, [r7, #4]
	AdcConvCpltCallbackHandler::getInstance().notify(hadc);
 800d722:	f7f8 fd85 	bl	8006230 <_ZN26AdcConvCpltCallbackHandler11getInstanceEv>
 800d726:	4603      	mov	r3, r0
 800d728:	6879      	ldr	r1, [r7, #4]
 800d72a:	4618      	mov	r0, r3
 800d72c:	f7ff ffd8 	bl	800d6e0 <_ZN26AdcConvCpltCallbackHandler6notifyEP17ADC_HandleTypeDef>
}
 800d730:	bf00      	nop
 800d732:	3708      	adds	r7, #8
 800d734:	46bd      	mov	sp, r7
 800d736:	bd80      	pop	{r7, pc}

0800d738 <_ZNKSt8functionIFvP17ADC_HandleTypeDefEEclES1_>:
    function<_Res(_ArgTypes...)>::
 800d738:	b5b0      	push	{r4, r5, r7, lr}
 800d73a:	b082      	sub	sp, #8
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
 800d740:	6039      	str	r1, [r7, #0]
      if (_M_empty())
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	4618      	mov	r0, r3
 800d746:	f7f3 fe32 	bl	80013ae <_ZNKSt14_Function_base8_M_emptyEv>
 800d74a:	4603      	mov	r3, r0
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d001      	beq.n	800d754 <_ZNKSt8functionIFvP17ADC_HandleTypeDefEEclES1_+0x1c>
	__throw_bad_function_call();
 800d750:	f006 f8df 	bl	8013912 <_ZSt25__throw_bad_function_callv>
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	68dc      	ldr	r4, [r3, #12]
 800d758:	687d      	ldr	r5, [r7, #4]
 800d75a:	463b      	mov	r3, r7
 800d75c:	4618      	mov	r0, r3
 800d75e:	f7f9 f866 	bl	800682e <_ZSt7forwardIP17ADC_HandleTypeDefEOT_RNSt16remove_referenceIS2_E4typeE>
 800d762:	4603      	mov	r3, r0
 800d764:	4619      	mov	r1, r3
 800d766:	4628      	mov	r0, r5
 800d768:	47a0      	blx	r4
 800d76a:	bf00      	nop
    }
 800d76c:	3708      	adds	r7, #8
 800d76e:	46bd      	mov	sp, r7
 800d770:	bdb0      	pop	{r4, r5, r7, pc}

0800d772 <_ZN30AdcConvHalfCpltCallbackHandlerC1Ev>:
			m_listeners[i](hadc);
		}
	}

private:
	AdcConvHalfCpltCallbackHandler() = default;
 800d772:	b5b0      	push	{r4, r5, r7, lr}
 800d774:	b082      	sub	sp, #8
 800d776:	af00      	add	r7, sp, #0
 800d778:	6078      	str	r0, [r7, #4]
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	240f      	movs	r4, #15
 800d77e:	461d      	mov	r5, r3
 800d780:	2c00      	cmp	r4, #0
 800d782:	db05      	blt.n	800d790 <_ZN30AdcConvHalfCpltCallbackHandlerC1Ev+0x1e>
 800d784:	4628      	mov	r0, r5
 800d786:	f7f8 ff37 	bl	80065f8 <_ZNSt8functionIFvP17ADC_HandleTypeDefEEC1Ev>
 800d78a:	3510      	adds	r5, #16
 800d78c:	3c01      	subs	r4, #1
 800d78e:	e7f7      	b.n	800d780 <_ZN30AdcConvHalfCpltCallbackHandlerC1Ev+0xe>
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	2200      	movs	r2, #0
 800d794:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	4618      	mov	r0, r3
 800d79c:	3708      	adds	r7, #8
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	bdb0      	pop	{r4, r5, r7, pc}

0800d7a2 <_ZN30AdcConvHalfCpltCallbackHandlerD1Ev>:
class AdcConvHalfCpltCallbackHandler {
 800d7a2:	b590      	push	{r4, r7, lr}
 800d7a4:	b083      	sub	sp, #12
 800d7a6:	af00      	add	r7, sp, #0
 800d7a8:	6078      	str	r0, [r7, #4]
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d00a      	beq.n	800d7c6 <_ZN30AdcConvHalfCpltCallbackHandlerD1Ev+0x24>
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	f503 7480 	add.w	r4, r3, #256	; 0x100
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	429c      	cmp	r4, r3
 800d7ba:	d004      	beq.n	800d7c6 <_ZN30AdcConvHalfCpltCallbackHandlerD1Ev+0x24>
 800d7bc:	3c10      	subs	r4, #16
 800d7be:	4620      	mov	r0, r4
 800d7c0:	f7f8 fcf2 	bl	80061a8 <_ZNSt8functionIFvP17ADC_HandleTypeDefEED1Ev>
 800d7c4:	e7f7      	b.n	800d7b6 <_ZN30AdcConvHalfCpltCallbackHandlerD1Ev+0x14>
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	370c      	adds	r7, #12
 800d7cc:	46bd      	mov	sp, r7
 800d7ce:	bd90      	pop	{r4, r7, pc}

0800d7d0 <__tcf_0>:
		static AdcConvHalfCpltCallbackHandler instance;
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	af00      	add	r7, sp, #0
 800d7d4:	4801      	ldr	r0, [pc, #4]	; (800d7dc <__tcf_0+0xc>)
 800d7d6:	f7ff ffe4 	bl	800d7a2 <_ZN30AdcConvHalfCpltCallbackHandlerD1Ev>
 800d7da:	bd80      	pop	{r7, pc}
 800d7dc:	200010e4 	.word	0x200010e4

0800d7e0 <_ZN30AdcConvHalfCpltCallbackHandler11getInstanceEv>:
	static AdcConvHalfCpltCallbackHandler& getInstance() {
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	af00      	add	r7, sp, #0
		static AdcConvHalfCpltCallbackHandler instance;
 800d7e4:	4b12      	ldr	r3, [pc, #72]	; (800d830 <_ZN30AdcConvHalfCpltCallbackHandler11getInstanceEv+0x50>)
 800d7e6:	781b      	ldrb	r3, [r3, #0]
 800d7e8:	f3bf 8f5b 	dmb	ish
 800d7ec:	b2db      	uxtb	r3, r3
 800d7ee:	f003 0301 	and.w	r3, r3, #1
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	bf0c      	ite	eq
 800d7f6:	2301      	moveq	r3, #1
 800d7f8:	2300      	movne	r3, #0
 800d7fa:	b2db      	uxtb	r3, r3
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d013      	beq.n	800d828 <_ZN30AdcConvHalfCpltCallbackHandler11getInstanceEv+0x48>
 800d800:	480b      	ldr	r0, [pc, #44]	; (800d830 <_ZN30AdcConvHalfCpltCallbackHandler11getInstanceEv+0x50>)
 800d802:	f006 f875 	bl	80138f0 <__cxa_guard_acquire>
 800d806:	4603      	mov	r3, r0
 800d808:	2b00      	cmp	r3, #0
 800d80a:	bf14      	ite	ne
 800d80c:	2301      	movne	r3, #1
 800d80e:	2300      	moveq	r3, #0
 800d810:	b2db      	uxtb	r3, r3
 800d812:	2b00      	cmp	r3, #0
 800d814:	d008      	beq.n	800d828 <_ZN30AdcConvHalfCpltCallbackHandler11getInstanceEv+0x48>
 800d816:	4807      	ldr	r0, [pc, #28]	; (800d834 <_ZN30AdcConvHalfCpltCallbackHandler11getInstanceEv+0x54>)
 800d818:	f7ff ffab 	bl	800d772 <_ZN30AdcConvHalfCpltCallbackHandlerC1Ev>
 800d81c:	4806      	ldr	r0, [pc, #24]	; (800d838 <_ZN30AdcConvHalfCpltCallbackHandler11getInstanceEv+0x58>)
 800d81e:	f006 fac6 	bl	8013dae <atexit>
 800d822:	4803      	ldr	r0, [pc, #12]	; (800d830 <_ZN30AdcConvHalfCpltCallbackHandler11getInstanceEv+0x50>)
 800d824:	f006 f870 	bl	8013908 <__cxa_guard_release>
		return instance;
 800d828:	4b02      	ldr	r3, [pc, #8]	; (800d834 <_ZN30AdcConvHalfCpltCallbackHandler11getInstanceEv+0x54>)
	}
 800d82a:	4618      	mov	r0, r3
 800d82c:	bd80      	pop	{r7, pc}
 800d82e:	bf00      	nop
 800d830:	200011e8 	.word	0x200011e8
 800d834:	200010e4 	.word	0x200010e4
 800d838:	0800d7d1 	.word	0x0800d7d1

0800d83c <_ZN30AdcConvHalfCpltCallbackHandler6notifyEP17ADC_HandleTypeDef>:
	void notify(ADC_HandleTypeDef *hadc) {
 800d83c:	b580      	push	{r7, lr}
 800d83e:	b084      	sub	sp, #16
 800d840:	af00      	add	r7, sp, #0
 800d842:	6078      	str	r0, [r7, #4]
 800d844:	6039      	str	r1, [r7, #0]
		for (unsigned int i = 0; i < m_size; i++) {
 800d846:	2300      	movs	r3, #0
 800d848:	60fb      	str	r3, [r7, #12]
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800d850:	68fa      	ldr	r2, [r7, #12]
 800d852:	429a      	cmp	r2, r3
 800d854:	d20b      	bcs.n	800d86e <_ZN30AdcConvHalfCpltCallbackHandler6notifyEP17ADC_HandleTypeDef+0x32>
			m_listeners[i](hadc);
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	011b      	lsls	r3, r3, #4
 800d85a:	687a      	ldr	r2, [r7, #4]
 800d85c:	4413      	add	r3, r2
 800d85e:	6839      	ldr	r1, [r7, #0]
 800d860:	4618      	mov	r0, r3
 800d862:	f7ff ff69 	bl	800d738 <_ZNKSt8functionIFvP17ADC_HandleTypeDefEEclES1_>
		for (unsigned int i = 0; i < m_size; i++) {
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	3301      	adds	r3, #1
 800d86a:	60fb      	str	r3, [r7, #12]
 800d86c:	e7ed      	b.n	800d84a <_ZN30AdcConvHalfCpltCallbackHandler6notifyEP17ADC_HandleTypeDef+0xe>
	}
 800d86e:	bf00      	nop
 800d870:	3710      	adds	r7, #16
 800d872:	46bd      	mov	sp, r7
 800d874:	bd80      	pop	{r7, pc}

0800d876 <HAL_ADC_ConvHalfCpltCallback>:


#include "AdcConvHalfCpltCallbackHandler.hpp"

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800d876:	b580      	push	{r7, lr}
 800d878:	b082      	sub	sp, #8
 800d87a:	af00      	add	r7, sp, #0
 800d87c:	6078      	str	r0, [r7, #4]
	AdcConvHalfCpltCallbackHandler::getInstance().notify(hadc);
 800d87e:	f7ff ffaf 	bl	800d7e0 <_ZN30AdcConvHalfCpltCallbackHandler11getInstanceEv>
 800d882:	4603      	mov	r3, r0
 800d884:	6879      	ldr	r1, [r7, #4]
 800d886:	4618      	mov	r0, r3
 800d888:	f7ff ffd8 	bl	800d83c <_ZN30AdcConvHalfCpltCallbackHandler6notifyEP17ADC_HandleTypeDef>
}
 800d88c:	bf00      	nop
 800d88e:	3708      	adds	r7, #8
 800d890:	46bd      	mov	sp, r7
 800d892:	bd80      	pop	{r7, pc}

0800d894 <_ZL9_out_nullcPvjj>:
}


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 800d894:	b480      	push	{r7}
 800d896:	b085      	sub	sp, #20
 800d898:	af00      	add	r7, sp, #0
 800d89a:	60b9      	str	r1, [r7, #8]
 800d89c:	607a      	str	r2, [r7, #4]
 800d89e:	603b      	str	r3, [r7, #0]
 800d8a0:	4603      	mov	r3, r0
 800d8a2:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 800d8a4:	bf00      	nop
 800d8a6:	3714      	adds	r7, #20
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ae:	4770      	bx	lr

0800d8b0 <_ZL9_out_charcPvjj>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b084      	sub	sp, #16
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	60b9      	str	r1, [r7, #8]
 800d8b8:	607a      	str	r2, [r7, #4]
 800d8ba:	603b      	str	r3, [r7, #0]
 800d8bc:	4603      	mov	r3, r0
 800d8be:	73fb      	strb	r3, [r7, #15]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 800d8c0:	7bfb      	ldrb	r3, [r7, #15]
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d003      	beq.n	800d8ce <_ZL9_out_charcPvjj+0x1e>
    _putchar(character);
 800d8c6:	7bfb      	ldrb	r3, [r7, #15]
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	f001 fc70 	bl	800f1ae <_putchar>
  }
}
 800d8ce:	bf00      	nop
 800d8d0:	3710      	adds	r7, #16
 800d8d2:	46bd      	mov	sp, r7
 800d8d4:	bd80      	pop	{r7, pc}

0800d8d6 <_ZL10_strnlen_sPKcj>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 800d8d6:	b480      	push	{r7}
 800d8d8:	b085      	sub	sp, #20
 800d8da:	af00      	add	r7, sp, #0
 800d8dc:	6078      	str	r0, [r7, #4]
 800d8de:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	60fb      	str	r3, [r7, #12]
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	781b      	ldrb	r3, [r3, #0]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d006      	beq.n	800d8fa <_ZL10_strnlen_sPKcj+0x24>
 800d8ec:	683b      	ldr	r3, [r7, #0]
 800d8ee:	1e5a      	subs	r2, r3, #1
 800d8f0:	603a      	str	r2, [r7, #0]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d001      	beq.n	800d8fa <_ZL10_strnlen_sPKcj+0x24>
 800d8f6:	2301      	movs	r3, #1
 800d8f8:	e000      	b.n	800d8fc <_ZL10_strnlen_sPKcj+0x26>
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d003      	beq.n	800d908 <_ZL10_strnlen_sPKcj+0x32>
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	3301      	adds	r3, #1
 800d904:	60fb      	str	r3, [r7, #12]
 800d906:	e7ed      	b.n	800d8e4 <_ZL10_strnlen_sPKcj+0xe>
  return (unsigned int)(s - str);
 800d908:	68fa      	ldr	r2, [r7, #12]
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	1ad3      	subs	r3, r2, r3
}
 800d90e:	4618      	mov	r0, r3
 800d910:	3714      	adds	r7, #20
 800d912:	46bd      	mov	sp, r7
 800d914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d918:	4770      	bx	lr

0800d91a <_ZL9_is_digitc>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 800d91a:	b480      	push	{r7}
 800d91c:	b083      	sub	sp, #12
 800d91e:	af00      	add	r7, sp, #0
 800d920:	4603      	mov	r3, r0
 800d922:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 800d924:	79fb      	ldrb	r3, [r7, #7]
 800d926:	2b2f      	cmp	r3, #47	; 0x2f
 800d928:	d904      	bls.n	800d934 <_ZL9_is_digitc+0x1a>
 800d92a:	79fb      	ldrb	r3, [r7, #7]
 800d92c:	2b39      	cmp	r3, #57	; 0x39
 800d92e:	d801      	bhi.n	800d934 <_ZL9_is_digitc+0x1a>
 800d930:	2301      	movs	r3, #1
 800d932:	e000      	b.n	800d936 <_ZL9_is_digitc+0x1c>
 800d934:	2300      	movs	r3, #0
}
 800d936:	4618      	mov	r0, r3
 800d938:	370c      	adds	r7, #12
 800d93a:	46bd      	mov	sp, r7
 800d93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d940:	4770      	bx	lr

0800d942 <_ZL5_atoiPPKc>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 800d942:	b580      	push	{r7, lr}
 800d944:	b084      	sub	sp, #16
 800d946:	af00      	add	r7, sp, #0
 800d948:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 800d94a:	2300      	movs	r3, #0
 800d94c:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	781b      	ldrb	r3, [r3, #0]
 800d954:	4618      	mov	r0, r3
 800d956:	f7ff ffe0 	bl	800d91a <_ZL9_is_digitc>
 800d95a:	4603      	mov	r3, r0
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d00f      	beq.n	800d980 <_ZL5_atoiPPKc+0x3e>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 800d960:	68fa      	ldr	r2, [r7, #12]
 800d962:	4613      	mov	r3, r2
 800d964:	009b      	lsls	r3, r3, #2
 800d966:	4413      	add	r3, r2
 800d968:	005b      	lsls	r3, r3, #1
 800d96a:	4618      	mov	r0, r3
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	1c59      	adds	r1, r3, #1
 800d972:	687a      	ldr	r2, [r7, #4]
 800d974:	6011      	str	r1, [r2, #0]
 800d976:	781b      	ldrb	r3, [r3, #0]
 800d978:	4403      	add	r3, r0
 800d97a:	3b30      	subs	r3, #48	; 0x30
 800d97c:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 800d97e:	e7e6      	b.n	800d94e <_ZL5_atoiPPKc+0xc>
  }
  return i;
 800d980:	68fb      	ldr	r3, [r7, #12]
}
 800d982:	4618      	mov	r0, r3
 800d984:	3710      	adds	r7, #16
 800d986:	46bd      	mov	sp, r7
 800d988:	bd80      	pop	{r7, pc}

0800d98a <_ZL8_out_revPFvcPvjjEPcjjPKcjjj>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 800d98a:	b590      	push	{r4, r7, lr}
 800d98c:	b087      	sub	sp, #28
 800d98e:	af00      	add	r7, sp, #0
 800d990:	60f8      	str	r0, [r7, #12]
 800d992:	60b9      	str	r1, [r7, #8]
 800d994:	607a      	str	r2, [r7, #4]
 800d996:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 800d99c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d99e:	f003 0302 	and.w	r3, r3, #2
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d116      	bne.n	800d9d4 <_ZL8_out_revPFvcPvjjEPcjjPKcjjj+0x4a>
 800d9a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9a8:	f003 0301 	and.w	r3, r3, #1
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d111      	bne.n	800d9d4 <_ZL8_out_revPFvcPvjjEPcjjPKcjjj+0x4a>
    for (size_t i = len; i < width; i++) {
 800d9b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9b2:	617b      	str	r3, [r7, #20]
 800d9b4:	697a      	ldr	r2, [r7, #20]
 800d9b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9b8:	429a      	cmp	r2, r3
 800d9ba:	d20b      	bcs.n	800d9d4 <_ZL8_out_revPFvcPvjjEPcjjPKcjjj+0x4a>
      out(' ', buffer, idx++, maxlen);
 800d9bc:	687a      	ldr	r2, [r7, #4]
 800d9be:	1c53      	adds	r3, r2, #1
 800d9c0:	607b      	str	r3, [r7, #4]
 800d9c2:	68fc      	ldr	r4, [r7, #12]
 800d9c4:	683b      	ldr	r3, [r7, #0]
 800d9c6:	68b9      	ldr	r1, [r7, #8]
 800d9c8:	2020      	movs	r0, #32
 800d9ca:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 800d9cc:	697b      	ldr	r3, [r7, #20]
 800d9ce:	3301      	adds	r3, #1
 800d9d0:	617b      	str	r3, [r7, #20]
 800d9d2:	e7ef      	b.n	800d9b4 <_ZL8_out_revPFvcPvjjEPcjjPKcjjj+0x2a>
    }
  }

  // reverse string
  while (len) {
 800d9d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d00e      	beq.n	800d9f8 <_ZL8_out_revPFvcPvjjEPcjjPKcjjj+0x6e>
    out(buf[--len], buffer, idx++, maxlen);
 800d9da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9dc:	3b01      	subs	r3, #1
 800d9de:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d9e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d9e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9e4:	4413      	add	r3, r2
 800d9e6:	7818      	ldrb	r0, [r3, #0]
 800d9e8:	687a      	ldr	r2, [r7, #4]
 800d9ea:	1c53      	adds	r3, r2, #1
 800d9ec:	607b      	str	r3, [r7, #4]
 800d9ee:	68fc      	ldr	r4, [r7, #12]
 800d9f0:	683b      	ldr	r3, [r7, #0]
 800d9f2:	68b9      	ldr	r1, [r7, #8]
 800d9f4:	47a0      	blx	r4
  while (len) {
 800d9f6:	e7ed      	b.n	800d9d4 <_ZL8_out_revPFvcPvjjEPcjjPKcjjj+0x4a>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 800d9f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9fa:	f003 0302 	and.w	r3, r3, #2
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d00e      	beq.n	800da20 <_ZL8_out_revPFvcPvjjEPcjjPKcjjj+0x96>
    while (idx - start_idx < width) {
 800da02:	687a      	ldr	r2, [r7, #4]
 800da04:	693b      	ldr	r3, [r7, #16]
 800da06:	1ad3      	subs	r3, r2, r3
 800da08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800da0a:	429a      	cmp	r2, r3
 800da0c:	d908      	bls.n	800da20 <_ZL8_out_revPFvcPvjjEPcjjPKcjjj+0x96>
      out(' ', buffer, idx++, maxlen);
 800da0e:	687a      	ldr	r2, [r7, #4]
 800da10:	1c53      	adds	r3, r2, #1
 800da12:	607b      	str	r3, [r7, #4]
 800da14:	68fc      	ldr	r4, [r7, #12]
 800da16:	683b      	ldr	r3, [r7, #0]
 800da18:	68b9      	ldr	r1, [r7, #8]
 800da1a:	2020      	movs	r0, #32
 800da1c:	47a0      	blx	r4
    while (idx - start_idx < width) {
 800da1e:	e7f0      	b.n	800da02 <_ZL8_out_revPFvcPvjjEPcjjPKcjjj+0x78>
    }
  }

  return idx;
 800da20:	687b      	ldr	r3, [r7, #4]
}
 800da22:	4618      	mov	r0, r3
 800da24:	371c      	adds	r7, #28
 800da26:	46bd      	mov	sp, r7
 800da28:	bd90      	pop	{r4, r7, pc}

0800da2a <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800da2a:	b580      	push	{r7, lr}
 800da2c:	b088      	sub	sp, #32
 800da2e:	af04      	add	r7, sp, #16
 800da30:	60f8      	str	r0, [r7, #12]
 800da32:	60b9      	str	r1, [r7, #8]
 800da34:	607a      	str	r2, [r7, #4]
 800da36:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 800da38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da3a:	f003 0302 	and.w	r3, r3, #2
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d136      	bne.n	800dab0 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 800da42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da44:	2b00      	cmp	r3, #0
 800da46:	d010      	beq.n	800da6a <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x40>
 800da48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da4a:	f003 0301 	and.w	r3, r3, #1
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d00b      	beq.n	800da6a <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x40>
 800da52:	f897 3020 	ldrb.w	r3, [r7, #32]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d104      	bne.n	800da64 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x3a>
 800da5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da5c:	f003 030c 	and.w	r3, r3, #12
 800da60:	2b00      	cmp	r3, #0
 800da62:	d002      	beq.n	800da6a <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x40>
      width--;
 800da64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da66:	3b01      	subs	r3, #1
 800da68:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800da6a:	69fa      	ldr	r2, [r7, #28]
 800da6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da6e:	429a      	cmp	r2, r3
 800da70:	d20a      	bcs.n	800da88 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x5e>
 800da72:	69fb      	ldr	r3, [r7, #28]
 800da74:	2b1f      	cmp	r3, #31
 800da76:	d807      	bhi.n	800da88 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x5e>
      buf[len++] = '0';
 800da78:	69fb      	ldr	r3, [r7, #28]
 800da7a:	1c5a      	adds	r2, r3, #1
 800da7c:	61fa      	str	r2, [r7, #28]
 800da7e:	69ba      	ldr	r2, [r7, #24]
 800da80:	4413      	add	r3, r2
 800da82:	2230      	movs	r2, #48	; 0x30
 800da84:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800da86:	e7f0      	b.n	800da6a <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x40>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800da88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da8a:	f003 0301 	and.w	r3, r3, #1
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d00e      	beq.n	800dab0 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x86>
 800da92:	69fa      	ldr	r2, [r7, #28]
 800da94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da96:	429a      	cmp	r2, r3
 800da98:	d20a      	bcs.n	800dab0 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x86>
 800da9a:	69fb      	ldr	r3, [r7, #28]
 800da9c:	2b1f      	cmp	r3, #31
 800da9e:	d807      	bhi.n	800dab0 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x86>
      buf[len++] = '0';
 800daa0:	69fb      	ldr	r3, [r7, #28]
 800daa2:	1c5a      	adds	r2, r3, #1
 800daa4:	61fa      	str	r2, [r7, #28]
 800daa6:	69ba      	ldr	r2, [r7, #24]
 800daa8:	4413      	add	r3, r2
 800daaa:	2230      	movs	r2, #48	; 0x30
 800daac:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800daae:	e7eb      	b.n	800da88 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x5e>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 800dab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dab2:	f003 0310 	and.w	r3, r3, #16
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d058      	beq.n	800db6c <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 800daba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dabc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d116      	bne.n	800daf2 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0xc8>
 800dac4:	69fb      	ldr	r3, [r7, #28]
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d013      	beq.n	800daf2 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0xc8>
 800daca:	69fa      	ldr	r2, [r7, #28]
 800dacc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dace:	429a      	cmp	r2, r3
 800dad0:	d003      	beq.n	800dada <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0xb0>
 800dad2:	69fa      	ldr	r2, [r7, #28]
 800dad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dad6:	429a      	cmp	r2, r3
 800dad8:	d10b      	bne.n	800daf2 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0xc8>
      len--;
 800dada:	69fb      	ldr	r3, [r7, #28]
 800dadc:	3b01      	subs	r3, #1
 800dade:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 800dae0:	69fb      	ldr	r3, [r7, #28]
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d005      	beq.n	800daf2 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0xc8>
 800dae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dae8:	2b10      	cmp	r3, #16
 800daea:	d102      	bne.n	800daf2 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0xc8>
        len--;
 800daec:	69fb      	ldr	r3, [r7, #28]
 800daee:	3b01      	subs	r3, #1
 800daf0:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800daf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daf4:	2b10      	cmp	r3, #16
 800daf6:	d10f      	bne.n	800db18 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0xee>
 800daf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dafa:	f003 0320 	and.w	r3, r3, #32
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d10a      	bne.n	800db18 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0xee>
 800db02:	69fb      	ldr	r3, [r7, #28]
 800db04:	2b1f      	cmp	r3, #31
 800db06:	d807      	bhi.n	800db18 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0xee>
      buf[len++] = 'x';
 800db08:	69fb      	ldr	r3, [r7, #28]
 800db0a:	1c5a      	adds	r2, r3, #1
 800db0c:	61fa      	str	r2, [r7, #28]
 800db0e:	69ba      	ldr	r2, [r7, #24]
 800db10:	4413      	add	r3, r2
 800db12:	2278      	movs	r2, #120	; 0x78
 800db14:	701a      	strb	r2, [r3, #0]
 800db16:	e01f      	b.n	800db58 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800db18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db1a:	2b10      	cmp	r3, #16
 800db1c:	d10f      	bne.n	800db3e <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x114>
 800db1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db20:	f003 0320 	and.w	r3, r3, #32
 800db24:	2b00      	cmp	r3, #0
 800db26:	d00a      	beq.n	800db3e <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x114>
 800db28:	69fb      	ldr	r3, [r7, #28]
 800db2a:	2b1f      	cmp	r3, #31
 800db2c:	d807      	bhi.n	800db3e <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x114>
      buf[len++] = 'X';
 800db2e:	69fb      	ldr	r3, [r7, #28]
 800db30:	1c5a      	adds	r2, r3, #1
 800db32:	61fa      	str	r2, [r7, #28]
 800db34:	69ba      	ldr	r2, [r7, #24]
 800db36:	4413      	add	r3, r2
 800db38:	2258      	movs	r2, #88	; 0x58
 800db3a:	701a      	strb	r2, [r3, #0]
 800db3c:	e00c      	b.n	800db58 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800db3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db40:	2b02      	cmp	r3, #2
 800db42:	d109      	bne.n	800db58 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x12e>
 800db44:	69fb      	ldr	r3, [r7, #28]
 800db46:	2b1f      	cmp	r3, #31
 800db48:	d806      	bhi.n	800db58 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x12e>
      buf[len++] = 'b';
 800db4a:	69fb      	ldr	r3, [r7, #28]
 800db4c:	1c5a      	adds	r2, r3, #1
 800db4e:	61fa      	str	r2, [r7, #28]
 800db50:	69ba      	ldr	r2, [r7, #24]
 800db52:	4413      	add	r3, r2
 800db54:	2262      	movs	r2, #98	; 0x62
 800db56:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 800db58:	69fb      	ldr	r3, [r7, #28]
 800db5a:	2b1f      	cmp	r3, #31
 800db5c:	d806      	bhi.n	800db6c <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x142>
      buf[len++] = '0';
 800db5e:	69fb      	ldr	r3, [r7, #28]
 800db60:	1c5a      	adds	r2, r3, #1
 800db62:	61fa      	str	r2, [r7, #28]
 800db64:	69ba      	ldr	r2, [r7, #24]
 800db66:	4413      	add	r3, r2
 800db68:	2230      	movs	r2, #48	; 0x30
 800db6a:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 800db6c:	69fb      	ldr	r3, [r7, #28]
 800db6e:	2b1f      	cmp	r3, #31
 800db70:	d824      	bhi.n	800dbbc <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x192>
    if (negative) {
 800db72:	f897 3020 	ldrb.w	r3, [r7, #32]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d007      	beq.n	800db8a <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x160>
      buf[len++] = '-';
 800db7a:	69fb      	ldr	r3, [r7, #28]
 800db7c:	1c5a      	adds	r2, r3, #1
 800db7e:	61fa      	str	r2, [r7, #28]
 800db80:	69ba      	ldr	r2, [r7, #24]
 800db82:	4413      	add	r3, r2
 800db84:	222d      	movs	r2, #45	; 0x2d
 800db86:	701a      	strb	r2, [r3, #0]
 800db88:	e018      	b.n	800dbbc <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 800db8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db8c:	f003 0304 	and.w	r3, r3, #4
 800db90:	2b00      	cmp	r3, #0
 800db92:	d007      	beq.n	800dba4 <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800db94:	69fb      	ldr	r3, [r7, #28]
 800db96:	1c5a      	adds	r2, r3, #1
 800db98:	61fa      	str	r2, [r7, #28]
 800db9a:	69ba      	ldr	r2, [r7, #24]
 800db9c:	4413      	add	r3, r2
 800db9e:	222b      	movs	r2, #43	; 0x2b
 800dba0:	701a      	strb	r2, [r3, #0]
 800dba2:	e00b      	b.n	800dbbc <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 800dba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dba6:	f003 0308 	and.w	r3, r3, #8
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d006      	beq.n	800dbbc <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj+0x192>
      buf[len++] = ' ';
 800dbae:	69fb      	ldr	r3, [r7, #28]
 800dbb0:	1c5a      	adds	r2, r3, #1
 800dbb2:	61fa      	str	r2, [r7, #28]
 800dbb4:	69ba      	ldr	r2, [r7, #24]
 800dbb6:	4413      	add	r3, r2
 800dbb8:	2220      	movs	r2, #32
 800dbba:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 800dbbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbbe:	9303      	str	r3, [sp, #12]
 800dbc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbc2:	9302      	str	r3, [sp, #8]
 800dbc4:	69fb      	ldr	r3, [r7, #28]
 800dbc6:	9301      	str	r3, [sp, #4]
 800dbc8:	69bb      	ldr	r3, [r7, #24]
 800dbca:	9300      	str	r3, [sp, #0]
 800dbcc:	683b      	ldr	r3, [r7, #0]
 800dbce:	687a      	ldr	r2, [r7, #4]
 800dbd0:	68b9      	ldr	r1, [r7, #8]
 800dbd2:	68f8      	ldr	r0, [r7, #12]
 800dbd4:	f7ff fed9 	bl	800d98a <_ZL8_out_revPFvcPvjjEPcjjPKcjjj>
 800dbd8:	4603      	mov	r3, r0
}
 800dbda:	4618      	mov	r0, r3
 800dbdc:	3710      	adds	r7, #16
 800dbde:	46bd      	mov	sp, r7
 800dbe0:	bd80      	pop	{r7, pc}

0800dbe2 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800dbe2:	b580      	push	{r7, lr}
 800dbe4:	b096      	sub	sp, #88	; 0x58
 800dbe6:	af08      	add	r7, sp, #32
 800dbe8:	60f8      	str	r0, [r7, #12]
 800dbea:	60b9      	str	r1, [r7, #8]
 800dbec:	607a      	str	r2, [r7, #4]
 800dbee:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 800dbf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d103      	bne.n	800dc02 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj+0x20>
    flags &= ~FLAGS_HASH;
 800dbfa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dbfc:	f023 0310 	bic.w	r3, r3, #16
 800dc00:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 800dc02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dc04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d002      	beq.n	800dc12 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj+0x30>
 800dc0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d033      	beq.n	800dc7a <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj+0x98>
    do {
      const char digit = (char)(value % base);
 800dc12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dc16:	fbb3 f2f2 	udiv	r2, r3, r2
 800dc1a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800dc1c:	fb01 f202 	mul.w	r2, r1, r2
 800dc20:	1a9b      	subs	r3, r3, r2
 800dc22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 800dc26:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800dc2a:	2b09      	cmp	r3, #9
 800dc2c:	d804      	bhi.n	800dc38 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj+0x56>
 800dc2e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800dc32:	3330      	adds	r3, #48	; 0x30
 800dc34:	b2da      	uxtb	r2, r3
 800dc36:	e00d      	b.n	800dc54 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj+0x72>
 800dc38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dc3a:	f003 0320 	and.w	r3, r3, #32
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d001      	beq.n	800dc46 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj+0x64>
 800dc42:	2241      	movs	r2, #65	; 0x41
 800dc44:	e000      	b.n	800dc48 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj+0x66>
 800dc46:	2261      	movs	r2, #97	; 0x61
 800dc48:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800dc4c:	4413      	add	r3, r2
 800dc4e:	b2db      	uxtb	r3, r3
 800dc50:	3b0a      	subs	r3, #10
 800dc52:	b2da      	uxtb	r2, r3
 800dc54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc56:	1c59      	adds	r1, r3, #1
 800dc58:	6379      	str	r1, [r7, #52]	; 0x34
 800dc5a:	3338      	adds	r3, #56	; 0x38
 800dc5c:	443b      	add	r3, r7
 800dc5e:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 800dc62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800dc64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc66:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc6a:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 800dc6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d003      	beq.n	800dc7a <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj+0x98>
 800dc72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc74:	2b1f      	cmp	r3, #31
 800dc76:	d800      	bhi.n	800dc7a <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj+0x98>
    do {
 800dc78:	e7cb      	b.n	800dc12 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 800dc7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dc7c:	9306      	str	r3, [sp, #24]
 800dc7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dc80:	9305      	str	r3, [sp, #20]
 800dc82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc84:	9304      	str	r3, [sp, #16]
 800dc86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc88:	9303      	str	r3, [sp, #12]
 800dc8a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800dc8e:	9302      	str	r3, [sp, #8]
 800dc90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc92:	9301      	str	r3, [sp, #4]
 800dc94:	f107 0310 	add.w	r3, r7, #16
 800dc98:	9300      	str	r3, [sp, #0]
 800dc9a:	683b      	ldr	r3, [r7, #0]
 800dc9c:	687a      	ldr	r2, [r7, #4]
 800dc9e:	68b9      	ldr	r1, [r7, #8]
 800dca0:	68f8      	ldr	r0, [r7, #12]
 800dca2:	f7ff fec2 	bl	800da2a <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj>
 800dca6:	4603      	mov	r3, r0
}
 800dca8:	4618      	mov	r0, r3
 800dcaa:	3738      	adds	r7, #56	; 0x38
 800dcac:	46bd      	mov	sp, r7
 800dcae:	bd80      	pop	{r7, pc}

0800dcb0 <_ZL15_ntoa_long_longPFvcPvjjEPcjjybyjjj>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b096      	sub	sp, #88	; 0x58
 800dcb4:	af08      	add	r7, sp, #32
 800dcb6:	60f8      	str	r0, [r7, #12]
 800dcb8:	60b9      	str	r1, [r7, #8]
 800dcba:	607a      	str	r2, [r7, #4]
 800dcbc:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 800dcbe:	2300      	movs	r3, #0
 800dcc0:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 800dcc2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800dcc6:	4313      	orrs	r3, r2
 800dcc8:	d103      	bne.n	800dcd2 <_ZL15_ntoa_long_longPFvcPvjjEPcjjybyjjj+0x22>
    flags &= ~FLAGS_HASH;
 800dcca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dccc:	f023 0310 	bic.w	r3, r3, #16
 800dcd0:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 800dcd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dcd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d003      	beq.n	800dce4 <_ZL15_ntoa_long_longPFvcPvjjEPcjjybyjjj+0x34>
 800dcdc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800dce0:	4313      	orrs	r3, r2
 800dce2:	d038      	beq.n	800dd56 <_ZL15_ntoa_long_longPFvcPvjjEPcjjybyjjj+0xa6>
    do {
      const char digit = (char)(value % base);
 800dce4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800dce8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800dcec:	f7f2 ff74 	bl	8000bd8 <__aeabi_uldivmod>
 800dcf0:	4613      	mov	r3, r2
 800dcf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 800dcf6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800dcfa:	2b09      	cmp	r3, #9
 800dcfc:	d804      	bhi.n	800dd08 <_ZL15_ntoa_long_longPFvcPvjjEPcjjybyjjj+0x58>
 800dcfe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800dd02:	3330      	adds	r3, #48	; 0x30
 800dd04:	b2da      	uxtb	r2, r3
 800dd06:	e00d      	b.n	800dd24 <_ZL15_ntoa_long_longPFvcPvjjEPcjjybyjjj+0x74>
 800dd08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dd0a:	f003 0320 	and.w	r3, r3, #32
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d001      	beq.n	800dd16 <_ZL15_ntoa_long_longPFvcPvjjEPcjjybyjjj+0x66>
 800dd12:	2241      	movs	r2, #65	; 0x41
 800dd14:	e000      	b.n	800dd18 <_ZL15_ntoa_long_longPFvcPvjjEPcjjybyjjj+0x68>
 800dd16:	2261      	movs	r2, #97	; 0x61
 800dd18:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800dd1c:	4413      	add	r3, r2
 800dd1e:	b2db      	uxtb	r3, r3
 800dd20:	3b0a      	subs	r3, #10
 800dd22:	b2da      	uxtb	r2, r3
 800dd24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd26:	1c59      	adds	r1, r3, #1
 800dd28:	6379      	str	r1, [r7, #52]	; 0x34
 800dd2a:	3338      	adds	r3, #56	; 0x38
 800dd2c:	443b      	add	r3, r7
 800dd2e:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 800dd32:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800dd36:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800dd3a:	f7f2 ff4d 	bl	8000bd8 <__aeabi_uldivmod>
 800dd3e:	4602      	mov	r2, r0
 800dd40:	460b      	mov	r3, r1
 800dd42:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 800dd46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800dd4a:	4313      	orrs	r3, r2
 800dd4c:	d003      	beq.n	800dd56 <_ZL15_ntoa_long_longPFvcPvjjEPcjjybyjjj+0xa6>
 800dd4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd50:	2b1f      	cmp	r3, #31
 800dd52:	d800      	bhi.n	800dd56 <_ZL15_ntoa_long_longPFvcPvjjEPcjjybyjjj+0xa6>
    do {
 800dd54:	e7c6      	b.n	800dce4 <_ZL15_ntoa_long_longPFvcPvjjEPcjjybyjjj+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 800dd56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dd58:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800dd5a:	9206      	str	r2, [sp, #24]
 800dd5c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800dd5e:	9205      	str	r2, [sp, #20]
 800dd60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800dd62:	9204      	str	r2, [sp, #16]
 800dd64:	9303      	str	r3, [sp, #12]
 800dd66:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800dd6a:	9302      	str	r3, [sp, #8]
 800dd6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd6e:	9301      	str	r3, [sp, #4]
 800dd70:	f107 0310 	add.w	r3, r7, #16
 800dd74:	9300      	str	r3, [sp, #0]
 800dd76:	683b      	ldr	r3, [r7, #0]
 800dd78:	687a      	ldr	r2, [r7, #4]
 800dd7a:	68b9      	ldr	r1, [r7, #8]
 800dd7c:	68f8      	ldr	r0, [r7, #12]
 800dd7e:	f7ff fe54 	bl	800da2a <_ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj>
 800dd82:	4603      	mov	r3, r0
}
 800dd84:	4618      	mov	r0, r3
 800dd86:	3738      	adds	r7, #56	; 0x38
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	bd80      	pop	{r7, pc}
 800dd8c:	0000      	movs	r0, r0
	...

0800dd90 <_ZL5_ftoaPFvcPvjjEPcjjdjjj>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 800dd90:	b590      	push	{r4, r7, lr}
 800dd92:	b09d      	sub	sp, #116	; 0x74
 800dd94:	af04      	add	r7, sp, #16
 800dd96:	6178      	str	r0, [r7, #20]
 800dd98:	6139      	str	r1, [r7, #16]
 800dd9a:	60fa      	str	r2, [r7, #12]
 800dd9c:	60bb      	str	r3, [r7, #8]
 800dd9e:	ed87 0b00 	vstr	d0, [r7]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 800dda2:	2300      	movs	r3, #0
 800dda4:	65fb      	str	r3, [r7, #92]	; 0x5c
  double diff = 0.0;
 800dda6:	f04f 0200 	mov.w	r2, #0
 800ddaa:	f04f 0300 	mov.w	r3, #0
 800ddae:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 800ddb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ddb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ddba:	f7f2 fe2d 	bl	8000a18 <__aeabi_dcmpeq>
 800ddbe:	4603      	mov	r3, r0
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d10f      	bne.n	800dde4 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x54>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 800ddc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ddc6:	9303      	str	r3, [sp, #12]
 800ddc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ddca:	9302      	str	r3, [sp, #8]
 800ddcc:	2303      	movs	r3, #3
 800ddce:	9301      	str	r3, [sp, #4]
 800ddd0:	4ba7      	ldr	r3, [pc, #668]	; (800e070 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2e0>)
 800ddd2:	9300      	str	r3, [sp, #0]
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	68fa      	ldr	r2, [r7, #12]
 800ddd8:	6939      	ldr	r1, [r7, #16]
 800ddda:	6978      	ldr	r0, [r7, #20]
 800dddc:	f7ff fdd5 	bl	800d98a <_ZL8_out_revPFvcPvjjEPcjjPKcjjj>
 800dde0:	4603      	mov	r3, r0
 800dde2:	e230      	b.n	800e246 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x4b6>
  if (value < -DBL_MAX)
 800dde4:	f04f 32ff 	mov.w	r2, #4294967295
 800dde8:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 800ddec:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ddf0:	f7f2 fe1c 	bl	8000a2c <__aeabi_dcmplt>
 800ddf4:	4603      	mov	r3, r0
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d00f      	beq.n	800de1a <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x8a>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 800ddfa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ddfc:	9303      	str	r3, [sp, #12]
 800ddfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800de00:	9302      	str	r3, [sp, #8]
 800de02:	2304      	movs	r3, #4
 800de04:	9301      	str	r3, [sp, #4]
 800de06:	4b9b      	ldr	r3, [pc, #620]	; (800e074 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2e4>)
 800de08:	9300      	str	r3, [sp, #0]
 800de0a:	68bb      	ldr	r3, [r7, #8]
 800de0c:	68fa      	ldr	r2, [r7, #12]
 800de0e:	6939      	ldr	r1, [r7, #16]
 800de10:	6978      	ldr	r0, [r7, #20]
 800de12:	f7ff fdba 	bl	800d98a <_ZL8_out_revPFvcPvjjEPcjjPKcjjj>
 800de16:	4603      	mov	r3, r0
 800de18:	e215      	b.n	800e246 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x4b6>
  if (value > DBL_MAX)
 800de1a:	f04f 32ff 	mov.w	r2, #4294967295
 800de1e:	4b96      	ldr	r3, [pc, #600]	; (800e078 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2e8>)
 800de20:	e9d7 0100 	ldrd	r0, r1, [r7]
 800de24:	f7f2 fe20 	bl	8000a68 <__aeabi_dcmpgt>
 800de28:	4603      	mov	r3, r0
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d01d      	beq.n	800de6a <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0xda>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 800de2e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800de30:	f003 0304 	and.w	r3, r3, #4
 800de34:	2b00      	cmp	r3, #0
 800de36:	d001      	beq.n	800de3c <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0xac>
 800de38:	4b90      	ldr	r3, [pc, #576]	; (800e07c <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2ec>)
 800de3a:	e000      	b.n	800de3e <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0xae>
 800de3c:	4b90      	ldr	r3, [pc, #576]	; (800e080 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2f0>)
 800de3e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800de40:	f002 0204 	and.w	r2, r2, #4
 800de44:	2a00      	cmp	r2, #0
 800de46:	d001      	beq.n	800de4c <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0xbc>
 800de48:	2204      	movs	r2, #4
 800de4a:	e000      	b.n	800de4e <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0xbe>
 800de4c:	2203      	movs	r2, #3
 800de4e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800de50:	9103      	str	r1, [sp, #12]
 800de52:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800de54:	9102      	str	r1, [sp, #8]
 800de56:	9201      	str	r2, [sp, #4]
 800de58:	9300      	str	r3, [sp, #0]
 800de5a:	68bb      	ldr	r3, [r7, #8]
 800de5c:	68fa      	ldr	r2, [r7, #12]
 800de5e:	6939      	ldr	r1, [r7, #16]
 800de60:	6978      	ldr	r0, [r7, #20]
 800de62:	f7ff fd92 	bl	800d98a <_ZL8_out_revPFvcPvjjEPcjjPKcjjj>
 800de66:	4603      	mov	r3, r0
 800de68:	e1ed      	b.n	800e246 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x4b6>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 800de6a:	a37d      	add	r3, pc, #500	; (adr r3, 800e060 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2d0>)
 800de6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de70:	e9d7 0100 	ldrd	r0, r1, [r7]
 800de74:	f7f2 fdf8 	bl	8000a68 <__aeabi_dcmpgt>
 800de78:	4603      	mov	r3, r0
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d109      	bne.n	800de92 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x102>
 800de7e:	a37a      	add	r3, pc, #488	; (adr r3, 800e068 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2d8>)
 800de80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de84:	e9d7 0100 	ldrd	r0, r1, [r7]
 800de88:	f7f2 fdd0 	bl	8000a2c <__aeabi_dcmplt>
 800de8c:	4603      	mov	r3, r0
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d00f      	beq.n	800deb2 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 800de92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800de94:	9302      	str	r3, [sp, #8]
 800de96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800de98:	9301      	str	r3, [sp, #4]
 800de9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800de9c:	9300      	str	r3, [sp, #0]
 800de9e:	ed97 0b00 	vldr	d0, [r7]
 800dea2:	68bb      	ldr	r3, [r7, #8]
 800dea4:	68fa      	ldr	r2, [r7, #12]
 800dea6:	6939      	ldr	r1, [r7, #16]
 800dea8:	6978      	ldr	r0, [r7, #20]
 800deaa:	f000 f9d5 	bl	800e258 <_ZL5_etoaPFvcPvjjEPcjjdjjj>
 800deae:	4603      	mov	r3, r0
 800deb0:	e1c9      	b.n	800e246 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x4b6>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 800deb2:	2300      	movs	r3, #0
 800deb4:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
  if (value < 0) {
 800deb8:	f04f 0200 	mov.w	r2, #0
 800debc:	f04f 0300 	mov.w	r3, #0
 800dec0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dec4:	f7f2 fdb2 	bl	8000a2c <__aeabi_dcmplt>
 800dec8:	4603      	mov	r3, r0
 800deca:	2b00      	cmp	r3, #0
 800decc:	d00e      	beq.n	800deec <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x15c>
    negative = true;
 800dece:	2301      	movs	r3, #1
 800ded0:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    value = 0 - value;
 800ded4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ded8:	f04f 0000 	mov.w	r0, #0
 800dedc:	f04f 0100 	mov.w	r1, #0
 800dee0:	f7f2 f97a 	bl	80001d8 <__aeabi_dsub>
 800dee4:	4602      	mov	r2, r0
 800dee6:	460b      	mov	r3, r1
 800dee8:	e9c7 2300 	strd	r2, r3, [r7]
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 800deec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800deee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800def2:	2b00      	cmp	r3, #0
 800def4:	d101      	bne.n	800defa <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x16a>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 800def6:	2306      	movs	r3, #6
 800def8:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 800defa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800defc:	2b1f      	cmp	r3, #31
 800defe:	d80e      	bhi.n	800df1e <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x18e>
 800df00:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800df02:	2b09      	cmp	r3, #9
 800df04:	d90b      	bls.n	800df1e <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x18e>
    buf[len++] = '0';
 800df06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800df08:	1c5a      	adds	r2, r3, #1
 800df0a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800df0c:	3360      	adds	r3, #96	; 0x60
 800df0e:	443b      	add	r3, r7
 800df10:	2230      	movs	r2, #48	; 0x30
 800df12:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 800df16:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800df18:	3b01      	subs	r3, #1
 800df1a:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 800df1c:	e7ed      	b.n	800defa <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x16a>
  }

  int whole = (int)value;
 800df1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800df22:	f7f2 fdc1 	bl	8000aa8 <__aeabi_d2iz>
 800df26:	4603      	mov	r3, r0
 800df28:	657b      	str	r3, [r7, #84]	; 0x54
  double tmp = (value - whole) * pow10[prec];
 800df2a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800df2c:	f7f2 faa2 	bl	8000474 <__aeabi_i2d>
 800df30:	4602      	mov	r2, r0
 800df32:	460b      	mov	r3, r1
 800df34:	e9d7 0100 	ldrd	r0, r1, [r7]
 800df38:	f7f2 f94e 	bl	80001d8 <__aeabi_dsub>
 800df3c:	4602      	mov	r2, r0
 800df3e:	460b      	mov	r3, r1
 800df40:	4610      	mov	r0, r2
 800df42:	4619      	mov	r1, r3
 800df44:	4a4f      	ldr	r2, [pc, #316]	; (800e084 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2f4>)
 800df46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800df48:	00db      	lsls	r3, r3, #3
 800df4a:	4413      	add	r3, r2
 800df4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df50:	f7f2 fafa 	bl	8000548 <__aeabi_dmul>
 800df54:	4602      	mov	r2, r0
 800df56:	460b      	mov	r3, r1
 800df58:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  unsigned long frac = (unsigned long)tmp;
 800df5c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800df60:	f7f2 fdca 	bl	8000af8 <__aeabi_d2uiz>
 800df64:	4603      	mov	r3, r0
 800df66:	653b      	str	r3, [r7, #80]	; 0x50
  diff = tmp - frac;
 800df68:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800df6a:	f7f2 fa73 	bl	8000454 <__aeabi_ui2d>
 800df6e:	4602      	mov	r2, r0
 800df70:	460b      	mov	r3, r1
 800df72:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800df76:	f7f2 f92f 	bl	80001d8 <__aeabi_dsub>
 800df7a:	4602      	mov	r2, r0
 800df7c:	460b      	mov	r3, r1
 800df7e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  if (diff > 0.5) {
 800df82:	f04f 0200 	mov.w	r2, #0
 800df86:	4b40      	ldr	r3, [pc, #256]	; (800e088 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2f8>)
 800df88:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800df8c:	f7f2 fd6c 	bl	8000a68 <__aeabi_dcmpgt>
 800df90:	4603      	mov	r3, r0
 800df92:	2b00      	cmp	r3, #0
 800df94:	d016      	beq.n	800dfc4 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x234>
    ++frac;
 800df96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800df98:	3301      	adds	r3, #1
 800df9a:	653b      	str	r3, [r7, #80]	; 0x50
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 800df9c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800df9e:	f7f2 fa59 	bl	8000454 <__aeabi_ui2d>
 800dfa2:	4a38      	ldr	r2, [pc, #224]	; (800e084 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2f4>)
 800dfa4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800dfa6:	00db      	lsls	r3, r3, #3
 800dfa8:	4413      	add	r3, r2
 800dfaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfae:	f7f2 fd51 	bl	8000a54 <__aeabi_dcmpge>
 800dfb2:	4603      	mov	r3, r0
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d01a      	beq.n	800dfee <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x25e>
      frac = 0;
 800dfb8:	2300      	movs	r3, #0
 800dfba:	653b      	str	r3, [r7, #80]	; 0x50
      ++whole;
 800dfbc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dfbe:	3301      	adds	r3, #1
 800dfc0:	657b      	str	r3, [r7, #84]	; 0x54
 800dfc2:	e014      	b.n	800dfee <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x25e>
    }
  }
  else if (diff < 0.5) {
 800dfc4:	f04f 0200 	mov.w	r2, #0
 800dfc8:	4b2f      	ldr	r3, [pc, #188]	; (800e088 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2f8>)
 800dfca:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800dfce:	f7f2 fd2d 	bl	8000a2c <__aeabi_dcmplt>
 800dfd2:	4603      	mov	r3, r0
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d10a      	bne.n	800dfee <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x25e>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 800dfd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d004      	beq.n	800dfe8 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x258>
 800dfde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dfe0:	f003 0301 	and.w	r3, r3, #1
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d002      	beq.n	800dfee <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x25e>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 800dfe8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dfea:	3301      	adds	r3, #1
 800dfec:	653b      	str	r3, [r7, #80]	; 0x50
  }

  if (prec == 0U) {
 800dfee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d14b      	bne.n	800e08c <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2fc>
    diff = value - (double)whole;
 800dff4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800dff6:	f7f2 fa3d 	bl	8000474 <__aeabi_i2d>
 800dffa:	4602      	mov	r2, r0
 800dffc:	460b      	mov	r3, r1
 800dffe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e002:	f7f2 f8e9 	bl	80001d8 <__aeabi_dsub>
 800e006:	4602      	mov	r2, r0
 800e008:	460b      	mov	r3, r1
 800e00a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 800e00e:	2301      	movs	r3, #1
 800e010:	461c      	mov	r4, r3
 800e012:	f04f 0200 	mov.w	r2, #0
 800e016:	4b1c      	ldr	r3, [pc, #112]	; (800e088 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2f8>)
 800e018:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800e01c:	f7f2 fd06 	bl	8000a2c <__aeabi_dcmplt>
 800e020:	4603      	mov	r3, r0
 800e022:	2b00      	cmp	r3, #0
 800e024:	d101      	bne.n	800e02a <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x29a>
 800e026:	2300      	movs	r3, #0
 800e028:	461c      	mov	r4, r3
 800e02a:	b2e3      	uxtb	r3, r4
 800e02c:	f083 0301 	eor.w	r3, r3, #1
 800e030:	b2db      	uxtb	r3, r3
 800e032:	2b00      	cmp	r3, #0
 800e034:	d109      	bne.n	800e04a <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2ba>
 800e036:	f04f 0200 	mov.w	r2, #0
 800e03a:	4b13      	ldr	r3, [pc, #76]	; (800e088 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x2f8>)
 800e03c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800e040:	f7f2 fd12 	bl	8000a68 <__aeabi_dcmpgt>
 800e044:	4603      	mov	r3, r0
 800e046:	2b00      	cmp	r3, #0
 800e048:	d06d      	beq.n	800e126 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x396>
 800e04a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e04c:	f003 0301 	and.w	r3, r3, #1
 800e050:	2b00      	cmp	r3, #0
 800e052:	d068      	beq.n	800e126 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x396>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 800e054:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e056:	3301      	adds	r3, #1
 800e058:	657b      	str	r3, [r7, #84]	; 0x54
 800e05a:	e064      	b.n	800e126 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x396>
 800e05c:	f3af 8000 	nop.w
 800e060:	00000000 	.word	0x00000000
 800e064:	41cdcd65 	.word	0x41cdcd65
 800e068:	00000000 	.word	0x00000000
 800e06c:	c1cdcd65 	.word	0xc1cdcd65
 800e070:	080144d8 	.word	0x080144d8
 800e074:	080144dc 	.word	0x080144dc
 800e078:	7fefffff 	.word	0x7fefffff
 800e07c:	080144e4 	.word	0x080144e4
 800e080:	080144ec 	.word	0x080144ec
 800e084:	080146c0 	.word	0x080146c0
 800e088:	3fe00000 	.word	0x3fe00000
    }
  }
  else {
    unsigned int count = prec;
 800e08c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e08e:	64fb      	str	r3, [r7, #76]	; 0x4c
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800e090:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e092:	2b1f      	cmp	r3, #31
 800e094:	d826      	bhi.n	800e0e4 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x354>
      --count;
 800e096:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e098:	3b01      	subs	r3, #1
 800e09a:	64fb      	str	r3, [r7, #76]	; 0x4c
      buf[len++] = (char)(48U + (frac % 10U));
 800e09c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e09e:	4b6c      	ldr	r3, [pc, #432]	; (800e250 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x4c0>)
 800e0a0:	fba3 2301 	umull	r2, r3, r3, r1
 800e0a4:	08da      	lsrs	r2, r3, #3
 800e0a6:	4613      	mov	r3, r2
 800e0a8:	009b      	lsls	r3, r3, #2
 800e0aa:	4413      	add	r3, r2
 800e0ac:	005b      	lsls	r3, r3, #1
 800e0ae:	1aca      	subs	r2, r1, r3
 800e0b0:	b2d2      	uxtb	r2, r2
 800e0b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e0b4:	1c59      	adds	r1, r3, #1
 800e0b6:	65f9      	str	r1, [r7, #92]	; 0x5c
 800e0b8:	3230      	adds	r2, #48	; 0x30
 800e0ba:	b2d2      	uxtb	r2, r2
 800e0bc:	3360      	adds	r3, #96	; 0x60
 800e0be:	443b      	add	r3, r7
 800e0c0:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 800e0c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e0c6:	4a62      	ldr	r2, [pc, #392]	; (800e250 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x4c0>)
 800e0c8:	fba2 2303 	umull	r2, r3, r2, r3
 800e0cc:	08db      	lsrs	r3, r3, #3
 800e0ce:	653b      	str	r3, [r7, #80]	; 0x50
 800e0d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	bf0c      	ite	eq
 800e0d6:	2301      	moveq	r3, #1
 800e0d8:	2300      	movne	r3, #0
 800e0da:	b2db      	uxtb	r3, r3
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d100      	bne.n	800e0e2 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x352>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800e0e0:	e7d6      	b.n	800e090 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x300>
        break;
 800e0e2:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800e0e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e0e6:	2b1f      	cmp	r3, #31
 800e0e8:	d806      	bhi.n	800e0f8 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x368>
 800e0ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e0ec:	1e5a      	subs	r2, r3, #1
 800e0ee:	64fa      	str	r2, [r7, #76]	; 0x4c
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d001      	beq.n	800e0f8 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x368>
 800e0f4:	2301      	movs	r3, #1
 800e0f6:	e000      	b.n	800e0fa <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x36a>
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d008      	beq.n	800e110 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x380>
      buf[len++] = '0';
 800e0fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e100:	1c5a      	adds	r2, r3, #1
 800e102:	65fa      	str	r2, [r7, #92]	; 0x5c
 800e104:	3360      	adds	r3, #96	; 0x60
 800e106:	443b      	add	r3, r7
 800e108:	2230      	movs	r2, #48	; 0x30
 800e10a:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800e10e:	e7e9      	b.n	800e0e4 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x354>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800e110:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e112:	2b1f      	cmp	r3, #31
 800e114:	d807      	bhi.n	800e126 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x396>
      // add decimal
      buf[len++] = '.';
 800e116:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e118:	1c5a      	adds	r2, r3, #1
 800e11a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800e11c:	3360      	adds	r3, #96	; 0x60
 800e11e:	443b      	add	r3, r7
 800e120:	222e      	movs	r2, #46	; 0x2e
 800e122:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800e126:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e128:	2b1f      	cmp	r3, #31
 800e12a:	d827      	bhi.n	800e17c <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x3ec>
    buf[len++] = (char)(48 + (whole % 10));
 800e12c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e12e:	4b49      	ldr	r3, [pc, #292]	; (800e254 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x4c4>)
 800e130:	fb83 1302 	smull	r1, r3, r3, r2
 800e134:	1099      	asrs	r1, r3, #2
 800e136:	17d3      	asrs	r3, r2, #31
 800e138:	1ac9      	subs	r1, r1, r3
 800e13a:	460b      	mov	r3, r1
 800e13c:	009b      	lsls	r3, r3, #2
 800e13e:	440b      	add	r3, r1
 800e140:	005b      	lsls	r3, r3, #1
 800e142:	1ad1      	subs	r1, r2, r3
 800e144:	b2ca      	uxtb	r2, r1
 800e146:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e148:	1c59      	adds	r1, r3, #1
 800e14a:	65f9      	str	r1, [r7, #92]	; 0x5c
 800e14c:	3230      	adds	r2, #48	; 0x30
 800e14e:	b2d2      	uxtb	r2, r2
 800e150:	3360      	adds	r3, #96	; 0x60
 800e152:	443b      	add	r3, r7
 800e154:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 800e158:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e15a:	4a3e      	ldr	r2, [pc, #248]	; (800e254 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x4c4>)
 800e15c:	fb82 1203 	smull	r1, r2, r2, r3
 800e160:	1092      	asrs	r2, r2, #2
 800e162:	17db      	asrs	r3, r3, #31
 800e164:	1ad3      	subs	r3, r2, r3
 800e166:	657b      	str	r3, [r7, #84]	; 0x54
 800e168:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	bf0c      	ite	eq
 800e16e:	2301      	moveq	r3, #1
 800e170:	2300      	movne	r3, #0
 800e172:	b2db      	uxtb	r3, r3
 800e174:	2b00      	cmp	r3, #0
 800e176:	d100      	bne.n	800e17a <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x3ea>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800e178:	e7d5      	b.n	800e126 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x396>
      break;
 800e17a:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 800e17c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e17e:	f003 0302 	and.w	r3, r3, #2
 800e182:	2b00      	cmp	r3, #0
 800e184:	d123      	bne.n	800e1ce <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x43e>
 800e186:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e188:	f003 0301 	and.w	r3, r3, #1
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d01e      	beq.n	800e1ce <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x43e>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 800e190:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e192:	2b00      	cmp	r3, #0
 800e194:	d00b      	beq.n	800e1ae <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x41e>
 800e196:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d104      	bne.n	800e1a8 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x418>
 800e19e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e1a0:	f003 030c 	and.w	r3, r3, #12
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d002      	beq.n	800e1ae <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x41e>
      width--;
 800e1a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e1aa:	3b01      	subs	r3, #1
 800e1ac:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800e1ae:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e1b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e1b2:	429a      	cmp	r2, r3
 800e1b4:	d20b      	bcs.n	800e1ce <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x43e>
 800e1b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e1b8:	2b1f      	cmp	r3, #31
 800e1ba:	d808      	bhi.n	800e1ce <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x43e>
      buf[len++] = '0';
 800e1bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e1be:	1c5a      	adds	r2, r3, #1
 800e1c0:	65fa      	str	r2, [r7, #92]	; 0x5c
 800e1c2:	3360      	adds	r3, #96	; 0x60
 800e1c4:	443b      	add	r3, r7
 800e1c6:	2230      	movs	r2, #48	; 0x30
 800e1c8:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800e1cc:	e7ef      	b.n	800e1ae <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x41e>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800e1ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e1d0:	2b1f      	cmp	r3, #31
 800e1d2:	d827      	bhi.n	800e224 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x494>
    if (negative) {
 800e1d4:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d008      	beq.n	800e1ee <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x45e>
      buf[len++] = '-';
 800e1dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e1de:	1c5a      	adds	r2, r3, #1
 800e1e0:	65fa      	str	r2, [r7, #92]	; 0x5c
 800e1e2:	3360      	adds	r3, #96	; 0x60
 800e1e4:	443b      	add	r3, r7
 800e1e6:	222d      	movs	r2, #45	; 0x2d
 800e1e8:	f803 2c48 	strb.w	r2, [r3, #-72]
 800e1ec:	e01a      	b.n	800e224 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x494>
    }
    else if (flags & FLAGS_PLUS) {
 800e1ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e1f0:	f003 0304 	and.w	r3, r3, #4
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d008      	beq.n	800e20a <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x47a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800e1f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e1fa:	1c5a      	adds	r2, r3, #1
 800e1fc:	65fa      	str	r2, [r7, #92]	; 0x5c
 800e1fe:	3360      	adds	r3, #96	; 0x60
 800e200:	443b      	add	r3, r7
 800e202:	222b      	movs	r2, #43	; 0x2b
 800e204:	f803 2c48 	strb.w	r2, [r3, #-72]
 800e208:	e00c      	b.n	800e224 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x494>
    }
    else if (flags & FLAGS_SPACE) {
 800e20a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e20c:	f003 0308 	and.w	r3, r3, #8
 800e210:	2b00      	cmp	r3, #0
 800e212:	d007      	beq.n	800e224 <_ZL5_ftoaPFvcPvjjEPcjjdjjj+0x494>
      buf[len++] = ' ';
 800e214:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e216:	1c5a      	adds	r2, r3, #1
 800e218:	65fa      	str	r2, [r7, #92]	; 0x5c
 800e21a:	3360      	adds	r3, #96	; 0x60
 800e21c:	443b      	add	r3, r7
 800e21e:	2220      	movs	r2, #32
 800e220:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 800e224:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e226:	9303      	str	r3, [sp, #12]
 800e228:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e22a:	9302      	str	r3, [sp, #8]
 800e22c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e22e:	9301      	str	r3, [sp, #4]
 800e230:	f107 0318 	add.w	r3, r7, #24
 800e234:	9300      	str	r3, [sp, #0]
 800e236:	68bb      	ldr	r3, [r7, #8]
 800e238:	68fa      	ldr	r2, [r7, #12]
 800e23a:	6939      	ldr	r1, [r7, #16]
 800e23c:	6978      	ldr	r0, [r7, #20]
 800e23e:	f7ff fba4 	bl	800d98a <_ZL8_out_revPFvcPvjjEPcjjPKcjjj>
 800e242:	4603      	mov	r3, r0
 800e244:	bf00      	nop
}
 800e246:	4618      	mov	r0, r3
 800e248:	3764      	adds	r7, #100	; 0x64
 800e24a:	46bd      	mov	sp, r7
 800e24c:	bd90      	pop	{r4, r7, pc}
 800e24e:	bf00      	nop
 800e250:	cccccccd 	.word	0xcccccccd
 800e254:	66666667 	.word	0x66666667

0800e258 <_ZL5_etoaPFvcPvjjEPcjjdjjj>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 800e258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e25c:	b09f      	sub	sp, #124	; 0x7c
 800e25e:	af06      	add	r7, sp, #24
 800e260:	6278      	str	r0, [r7, #36]	; 0x24
 800e262:	6239      	str	r1, [r7, #32]
 800e264:	61fa      	str	r2, [r7, #28]
 800e266:	61bb      	str	r3, [r7, #24]
 800e268:	ed87 0b04 	vstr	d0, [r7, #16]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 800e26c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e270:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800e274:	f7f2 fbd0 	bl	8000a18 <__aeabi_dcmpeq>
 800e278:	4603      	mov	r3, r0
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d014      	beq.n	800e2a8 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x50>
 800e27e:	f04f 32ff 	mov.w	r2, #4294967295
 800e282:	4bc1      	ldr	r3, [pc, #772]	; (800e588 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x330>)
 800e284:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800e288:	f7f2 fbee 	bl	8000a68 <__aeabi_dcmpgt>
 800e28c:	4603      	mov	r3, r0
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d10a      	bne.n	800e2a8 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x50>
 800e292:	f04f 32ff 	mov.w	r2, #4294967295
 800e296:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 800e29a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800e29e:	f7f2 fbc5 	bl	8000a2c <__aeabi_dcmplt>
 800e2a2:	4603      	mov	r3, r0
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d012      	beq.n	800e2ce <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 800e2a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e2ac:	9302      	str	r3, [sp, #8]
 800e2ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e2b2:	9301      	str	r3, [sp, #4]
 800e2b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e2b8:	9300      	str	r3, [sp, #0]
 800e2ba:	ed97 0b04 	vldr	d0, [r7, #16]
 800e2be:	69bb      	ldr	r3, [r7, #24]
 800e2c0:	69fa      	ldr	r2, [r7, #28]
 800e2c2:	6a39      	ldr	r1, [r7, #32]
 800e2c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e2c6:	f7ff fd63 	bl	800dd90 <_ZL5_ftoaPFvcPvjjEPcjjdjjj>
 800e2ca:	4603      	mov	r3, r0
 800e2cc:	e23f      	b.n	800e74e <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x4f6>
  }

  // determine the sign
  const bool negative = value < 0;
 800e2ce:	2301      	movs	r3, #1
 800e2d0:	461e      	mov	r6, r3
 800e2d2:	f04f 0200 	mov.w	r2, #0
 800e2d6:	f04f 0300 	mov.w	r3, #0
 800e2da:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800e2de:	f7f2 fba5 	bl	8000a2c <__aeabi_dcmplt>
 800e2e2:	4603      	mov	r3, r0
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d101      	bne.n	800e2ec <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x94>
 800e2e8:	2300      	movs	r3, #0
 800e2ea:	461e      	mov	r6, r3
 800e2ec:	f887 6053 	strb.w	r6, [r7, #83]	; 0x53
  if (negative) {
 800e2f0:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d009      	beq.n	800e30c <_ZL5_etoaPFvcPvjjEPcjjdjjj+0xb4>
    value = -value;
 800e2f8:	693b      	ldr	r3, [r7, #16]
 800e2fa:	603b      	str	r3, [r7, #0]
 800e2fc:	697b      	ldr	r3, [r7, #20]
 800e2fe:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800e302:	607b      	str	r3, [r7, #4]
 800e304:	ed97 7b00 	vldr	d7, [r7]
 800e308:	ed87 7b04 	vstr	d7, [r7, #16]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 800e30c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e310:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e314:	2b00      	cmp	r3, #0
 800e316:	d102      	bne.n	800e31e <_ZL5_etoaPFvcPvjjEPcjjdjjj+0xc6>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 800e318:	2306      	movs	r3, #6
 800e31a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 800e31e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e322:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 800e326:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e32a:	f04f 0200 	mov.w	r2, #0
 800e32e:	f04f 0300 	mov.w	r3, #0
 800e332:	0d0a      	lsrs	r2, r1, #20
 800e334:	2300      	movs	r3, #0
 800e336:	4613      	mov	r3, r2
 800e338:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e33c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e340:	64fb      	str	r3, [r7, #76]	; 0x4c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 800e342:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e346:	4690      	mov	r8, r2
 800e348:	f3c3 0913 	ubfx	r9, r3, #0, #20
 800e34c:	4644      	mov	r4, r8
 800e34e:	f049 557f 	orr.w	r5, r9, #1069547520	; 0x3fc00000
 800e352:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800e356:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 800e35a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800e35c:	f7f2 f88a 	bl	8000474 <__aeabi_i2d>
 800e360:	a37d      	add	r3, pc, #500	; (adr r3, 800e558 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x300>)
 800e362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e366:	f7f2 f8ef 	bl	8000548 <__aeabi_dmul>
 800e36a:	4602      	mov	r2, r0
 800e36c:	460b      	mov	r3, r1
 800e36e:	4610      	mov	r0, r2
 800e370:	4619      	mov	r1, r3
 800e372:	a37b      	add	r3, pc, #492	; (adr r3, 800e560 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x308>)
 800e374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e378:	f7f1 ff30 	bl	80001dc <__adddf3>
 800e37c:	4602      	mov	r2, r0
 800e37e:	460b      	mov	r3, r1
 800e380:	4614      	mov	r4, r2
 800e382:	461d      	mov	r5, r3
 800e384:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e388:	f04f 0200 	mov.w	r2, #0
 800e38c:	4b7f      	ldr	r3, [pc, #508]	; (800e58c <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x334>)
 800e38e:	f7f1 ff23 	bl	80001d8 <__aeabi_dsub>
 800e392:	4602      	mov	r2, r0
 800e394:	460b      	mov	r3, r1
 800e396:	4610      	mov	r0, r2
 800e398:	4619      	mov	r1, r3
 800e39a:	a373      	add	r3, pc, #460	; (adr r3, 800e568 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x310>)
 800e39c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3a0:	f7f2 f8d2 	bl	8000548 <__aeabi_dmul>
 800e3a4:	4602      	mov	r2, r0
 800e3a6:	460b      	mov	r3, r1
 800e3a8:	4620      	mov	r0, r4
 800e3aa:	4629      	mov	r1, r5
 800e3ac:	f7f1 ff16 	bl	80001dc <__adddf3>
 800e3b0:	4602      	mov	r2, r0
 800e3b2:	460b      	mov	r3, r1
 800e3b4:	4610      	mov	r0, r2
 800e3b6:	4619      	mov	r1, r3
 800e3b8:	f7f2 fb76 	bl	8000aa8 <__aeabi_d2iz>
 800e3bc:	4603      	mov	r3, r0
 800e3be:	65fb      	str	r3, [r7, #92]	; 0x5c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 800e3c0:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800e3c2:	f7f2 f857 	bl	8000474 <__aeabi_i2d>
 800e3c6:	a36a      	add	r3, pc, #424	; (adr r3, 800e570 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x318>)
 800e3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3cc:	f7f2 f8bc 	bl	8000548 <__aeabi_dmul>
 800e3d0:	4602      	mov	r2, r0
 800e3d2:	460b      	mov	r3, r1
 800e3d4:	4610      	mov	r0, r2
 800e3d6:	4619      	mov	r1, r3
 800e3d8:	f04f 0200 	mov.w	r2, #0
 800e3dc:	4b6c      	ldr	r3, [pc, #432]	; (800e590 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x338>)
 800e3de:	f7f1 fefd 	bl	80001dc <__adddf3>
 800e3e2:	4602      	mov	r2, r0
 800e3e4:	460b      	mov	r3, r1
 800e3e6:	4610      	mov	r0, r2
 800e3e8:	4619      	mov	r1, r3
 800e3ea:	f7f2 fb5d 	bl	8000aa8 <__aeabi_d2iz>
 800e3ee:	4603      	mov	r3, r0
 800e3f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 800e3f2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800e3f4:	f7f2 f83e 	bl	8000474 <__aeabi_i2d>
 800e3f8:	a35f      	add	r3, pc, #380	; (adr r3, 800e578 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x320>)
 800e3fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3fe:	f7f2 f8a3 	bl	8000548 <__aeabi_dmul>
 800e402:	4602      	mov	r2, r0
 800e404:	460b      	mov	r3, r1
 800e406:	4614      	mov	r4, r2
 800e408:	461d      	mov	r5, r3
 800e40a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800e40c:	f7f2 f832 	bl	8000474 <__aeabi_i2d>
 800e410:	a35b      	add	r3, pc, #364	; (adr r3, 800e580 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x328>)
 800e412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e416:	f7f2 f897 	bl	8000548 <__aeabi_dmul>
 800e41a:	4602      	mov	r2, r0
 800e41c:	460b      	mov	r3, r1
 800e41e:	4620      	mov	r0, r4
 800e420:	4629      	mov	r1, r5
 800e422:	f7f1 fed9 	bl	80001d8 <__aeabi_dsub>
 800e426:	4602      	mov	r2, r0
 800e428:	460b      	mov	r3, r1
 800e42a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  const double z2 = z * z;
 800e42e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800e432:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800e436:	f7f2 f887 	bl	8000548 <__aeabi_dmul>
 800e43a:	4602      	mov	r2, r0
 800e43c:	460b      	mov	r3, r1
 800e43e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 800e442:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e444:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800e448:	17da      	asrs	r2, r3, #31
 800e44a:	469a      	mov	sl, r3
 800e44c:	4693      	mov	fp, r2
 800e44e:	f04f 0200 	mov.w	r2, #0
 800e452:	f04f 0300 	mov.w	r3, #0
 800e456:	ea4f 530a 	mov.w	r3, sl, lsl #20
 800e45a:	2200      	movs	r2, #0
 800e45c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 800e460:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 800e464:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800e468:	4602      	mov	r2, r0
 800e46a:	460b      	mov	r3, r1
 800e46c:	f7f1 feb6 	bl	80001dc <__adddf3>
 800e470:	4602      	mov	r2, r0
 800e472:	460b      	mov	r3, r1
 800e474:	4690      	mov	r8, r2
 800e476:	4699      	mov	r9, r3
 800e478:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800e47c:	f04f 0000 	mov.w	r0, #0
 800e480:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800e484:	f7f1 fea8 	bl	80001d8 <__aeabi_dsub>
 800e488:	4602      	mov	r2, r0
 800e48a:	460b      	mov	r3, r1
 800e48c:	4692      	mov	sl, r2
 800e48e:	469b      	mov	fp, r3
 800e490:	f04f 0200 	mov.w	r2, #0
 800e494:	4b3f      	ldr	r3, [pc, #252]	; (800e594 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x33c>)
 800e496:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800e49a:	f7f2 f97f 	bl	800079c <__aeabi_ddiv>
 800e49e:	4602      	mov	r2, r0
 800e4a0:	460b      	mov	r3, r1
 800e4a2:	4610      	mov	r0, r2
 800e4a4:	4619      	mov	r1, r3
 800e4a6:	f04f 0200 	mov.w	r2, #0
 800e4aa:	4b3b      	ldr	r3, [pc, #236]	; (800e598 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x340>)
 800e4ac:	f7f1 fe96 	bl	80001dc <__adddf3>
 800e4b0:	4602      	mov	r2, r0
 800e4b2:	460b      	mov	r3, r1
 800e4b4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800e4b8:	f7f2 f970 	bl	800079c <__aeabi_ddiv>
 800e4bc:	4602      	mov	r2, r0
 800e4be:	460b      	mov	r3, r1
 800e4c0:	4610      	mov	r0, r2
 800e4c2:	4619      	mov	r1, r3
 800e4c4:	f04f 0200 	mov.w	r2, #0
 800e4c8:	4b34      	ldr	r3, [pc, #208]	; (800e59c <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x344>)
 800e4ca:	f7f1 fe87 	bl	80001dc <__adddf3>
 800e4ce:	4602      	mov	r2, r0
 800e4d0:	460b      	mov	r3, r1
 800e4d2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800e4d6:	f7f2 f961 	bl	800079c <__aeabi_ddiv>
 800e4da:	4602      	mov	r2, r0
 800e4dc:	460b      	mov	r3, r1
 800e4de:	4650      	mov	r0, sl
 800e4e0:	4659      	mov	r1, fp
 800e4e2:	f7f1 fe7b 	bl	80001dc <__adddf3>
 800e4e6:	4602      	mov	r2, r0
 800e4e8:	460b      	mov	r3, r1
 800e4ea:	4640      	mov	r0, r8
 800e4ec:	4649      	mov	r1, r9
 800e4ee:	f7f2 f955 	bl	800079c <__aeabi_ddiv>
 800e4f2:	4602      	mov	r2, r0
 800e4f4:	460b      	mov	r3, r1
 800e4f6:	4610      	mov	r0, r2
 800e4f8:	4619      	mov	r1, r3
 800e4fa:	f04f 0200 	mov.w	r2, #0
 800e4fe:	4b28      	ldr	r3, [pc, #160]	; (800e5a0 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x348>)
 800e500:	f7f1 fe6c 	bl	80001dc <__adddf3>
 800e504:	4602      	mov	r2, r0
 800e506:	460b      	mov	r3, r1
 800e508:	4620      	mov	r0, r4
 800e50a:	4629      	mov	r1, r5
 800e50c:	f7f2 f81c 	bl	8000548 <__aeabi_dmul>
 800e510:	4602      	mov	r2, r0
 800e512:	460b      	mov	r3, r1
 800e514:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // correct for rounding errors
  if (value < conv.F) {
 800e518:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e51c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800e520:	f7f2 fa84 	bl	8000a2c <__aeabi_dcmplt>
 800e524:	4603      	mov	r3, r0
 800e526:	2b00      	cmp	r3, #0
 800e528:	d00d      	beq.n	800e546 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x2ee>
    expval--;
 800e52a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e52c:	3b01      	subs	r3, #1
 800e52e:	65fb      	str	r3, [r7, #92]	; 0x5c
    conv.F /= 10;
 800e530:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e534:	f04f 0200 	mov.w	r2, #0
 800e538:	4b17      	ldr	r3, [pc, #92]	; (800e598 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x340>)
 800e53a:	f7f2 f92f 	bl	800079c <__aeabi_ddiv>
 800e53e:	4602      	mov	r2, r0
 800e540:	460b      	mov	r3, r1
 800e542:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 800e546:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e548:	2b63      	cmp	r3, #99	; 0x63
 800e54a:	dc2b      	bgt.n	800e5a4 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x34c>
 800e54c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e54e:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800e552:	db27      	blt.n	800e5a4 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x34c>
 800e554:	2304      	movs	r3, #4
 800e556:	e026      	b.n	800e5a6 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x34e>
 800e558:	509f79fb 	.word	0x509f79fb
 800e55c:	3fd34413 	.word	0x3fd34413
 800e560:	8b60c8b3 	.word	0x8b60c8b3
 800e564:	3fc68a28 	.word	0x3fc68a28
 800e568:	636f4361 	.word	0x636f4361
 800e56c:	3fd287a7 	.word	0x3fd287a7
 800e570:	0979a371 	.word	0x0979a371
 800e574:	400a934f 	.word	0x400a934f
 800e578:	bbb55516 	.word	0xbbb55516
 800e57c:	40026bb1 	.word	0x40026bb1
 800e580:	fefa39ef 	.word	0xfefa39ef
 800e584:	3fe62e42 	.word	0x3fe62e42
 800e588:	7fefffff 	.word	0x7fefffff
 800e58c:	3ff80000 	.word	0x3ff80000
 800e590:	3fe00000 	.word	0x3fe00000
 800e594:	402c0000 	.word	0x402c0000
 800e598:	40240000 	.word	0x40240000
 800e59c:	40180000 	.word	0x40180000
 800e5a0:	3ff00000 	.word	0x3ff00000
 800e5a4:	2305      	movs	r3, #5
 800e5a6:	65bb      	str	r3, [r7, #88]	; 0x58

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 800e5a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e5ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d03d      	beq.n	800e630 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x3d8>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 800e5b4:	a368      	add	r3, pc, #416	; (adr r3, 800e758 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x500>)
 800e5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800e5be:	f7f2 fa49 	bl	8000a54 <__aeabi_dcmpge>
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d024      	beq.n	800e612 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x3ba>
 800e5c8:	a365      	add	r3, pc, #404	; (adr r3, 800e760 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x508>)
 800e5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ce:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800e5d2:	f7f2 fa2b 	bl	8000a2c <__aeabi_dcmplt>
 800e5d6:	4603      	mov	r3, r0
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d01a      	beq.n	800e612 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x3ba>
      if ((int)prec > expval) {
 800e5dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e5e0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e5e2:	429a      	cmp	r2, r3
 800e5e4:	da07      	bge.n	800e5f6 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x39e>
        prec = (unsigned)((int)prec - expval - 1);
 800e5e6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e5ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e5ec:	1ad3      	subs	r3, r2, r3
 800e5ee:	3b01      	subs	r3, #1
 800e5f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800e5f4:	e002      	b.n	800e5fc <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x3a4>
      }
      else {
        prec = 0;
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 800e5fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e600:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800e604:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      // no characters in exponent
      minwidth = 0U;
 800e608:	2300      	movs	r3, #0
 800e60a:	65bb      	str	r3, [r7, #88]	; 0x58
      expval   = 0;
 800e60c:	2300      	movs	r3, #0
 800e60e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e610:	e00e      	b.n	800e630 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x3d8>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 800e612:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e616:	2b00      	cmp	r3, #0
 800e618:	d00a      	beq.n	800e630 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x3d8>
 800e61a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e61e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e622:	2b00      	cmp	r3, #0
 800e624:	d004      	beq.n	800e630 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x3d8>
        --prec;
 800e626:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e62a:	3b01      	subs	r3, #1
 800e62c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 800e630:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e634:	657b      	str	r3, [r7, #84]	; 0x54
  if (width > minwidth) {
 800e636:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800e63a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e63c:	429a      	cmp	r2, r3
 800e63e:	d904      	bls.n	800e64a <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x3f2>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 800e640:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e642:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e644:	1ad3      	subs	r3, r2, r3
 800e646:	657b      	str	r3, [r7, #84]	; 0x54
 800e648:	e001      	b.n	800e64e <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x3f6>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 800e64a:	2300      	movs	r3, #0
 800e64c:	657b      	str	r3, [r7, #84]	; 0x54
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 800e64e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e652:	f003 0302 	and.w	r3, r3, #2
 800e656:	2b00      	cmp	r3, #0
 800e658:	d004      	beq.n	800e664 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x40c>
 800e65a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d001      	beq.n	800e664 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x40c>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 800e660:	2300      	movs	r3, #0
 800e662:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // rescale the float value
  if (expval) {
 800e664:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e666:	2b00      	cmp	r3, #0
 800e668:	d009      	beq.n	800e67e <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x426>
    value /= conv.F;
 800e66a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e66e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800e672:	f7f2 f893 	bl	800079c <__aeabi_ddiv>
 800e676:	4602      	mov	r2, r0
 800e678:	460b      	mov	r3, r1
 800e67a:	e9c7 2304 	strd	r2, r3, [r7, #16]
  }

  // output the floating part
  const size_t start_idx = idx;
 800e67e:	69fb      	ldr	r3, [r7, #28]
 800e680:	637b      	str	r3, [r7, #52]	; 0x34
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 800e682:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800e686:	2b00      	cmp	r3, #0
 800e688:	d006      	beq.n	800e698 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x440>
 800e68a:	693b      	ldr	r3, [r7, #16]
 800e68c:	60bb      	str	r3, [r7, #8]
 800e68e:	697b      	ldr	r3, [r7, #20]
 800e690:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800e694:	60fb      	str	r3, [r7, #12]
 800e696:	e003      	b.n	800e6a0 <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x448>
 800e698:	ed97 7b04 	vldr	d7, [r7, #16]
 800e69c:	ed87 7b02 	vstr	d7, [r7, #8]
 800e6a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e6a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e6a8:	9302      	str	r3, [sp, #8]
 800e6aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e6ac:	9301      	str	r3, [sp, #4]
 800e6ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e6b2:	9300      	str	r3, [sp, #0]
 800e6b4:	ed97 0b02 	vldr	d0, [r7, #8]
 800e6b8:	69bb      	ldr	r3, [r7, #24]
 800e6ba:	69fa      	ldr	r2, [r7, #28]
 800e6bc:	6a39      	ldr	r1, [r7, #32]
 800e6be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e6c0:	f7ff fb66 	bl	800dd90 <_ZL5_ftoaPFvcPvjjEPcjjdjjj>
 800e6c4:	61f8      	str	r0, [r7, #28]

  // output the exponent part
  if (minwidth) {
 800e6c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d03f      	beq.n	800e74c <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x4f4>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 800e6cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e6d0:	f003 0320 	and.w	r3, r3, #32
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d001      	beq.n	800e6dc <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x484>
 800e6d8:	2045      	movs	r0, #69	; 0x45
 800e6da:	e000      	b.n	800e6de <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x486>
 800e6dc:	2065      	movs	r0, #101	; 0x65
 800e6de:	69fa      	ldr	r2, [r7, #28]
 800e6e0:	1c53      	adds	r3, r2, #1
 800e6e2:	61fb      	str	r3, [r7, #28]
 800e6e4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800e6e6:	69bb      	ldr	r3, [r7, #24]
 800e6e8:	6a39      	ldr	r1, [r7, #32]
 800e6ea:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 800e6ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	bfb8      	it	lt
 800e6f2:	425b      	neglt	r3, r3
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e6f8:	0fdb      	lsrs	r3, r3, #31
 800e6fa:	b2db      	uxtb	r3, r3
 800e6fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e6fe:	3a01      	subs	r2, #1
 800e700:	2105      	movs	r1, #5
 800e702:	9105      	str	r1, [sp, #20]
 800e704:	9204      	str	r2, [sp, #16]
 800e706:	2200      	movs	r2, #0
 800e708:	9203      	str	r2, [sp, #12]
 800e70a:	220a      	movs	r2, #10
 800e70c:	9202      	str	r2, [sp, #8]
 800e70e:	9301      	str	r3, [sp, #4]
 800e710:	9000      	str	r0, [sp, #0]
 800e712:	69bb      	ldr	r3, [r7, #24]
 800e714:	69fa      	ldr	r2, [r7, #28]
 800e716:	6a39      	ldr	r1, [r7, #32]
 800e718:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e71a:	f7ff fa62 	bl	800dbe2 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj>
 800e71e:	61f8      	str	r0, [r7, #28]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 800e720:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e724:	f003 0302 	and.w	r3, r3, #2
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d00f      	beq.n	800e74c <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x4f4>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 800e72c:	69fa      	ldr	r2, [r7, #28]
 800e72e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e730:	1ad3      	subs	r3, r2, r3
 800e732:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800e736:	429a      	cmp	r2, r3
 800e738:	d908      	bls.n	800e74c <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x4f4>
 800e73a:	69fa      	ldr	r2, [r7, #28]
 800e73c:	1c53      	adds	r3, r2, #1
 800e73e:	61fb      	str	r3, [r7, #28]
 800e740:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800e742:	69bb      	ldr	r3, [r7, #24]
 800e744:	6a39      	ldr	r1, [r7, #32]
 800e746:	2020      	movs	r0, #32
 800e748:	47a0      	blx	r4
 800e74a:	e7ef      	b.n	800e72c <_ZL5_etoaPFvcPvjjEPcjjdjjj+0x4d4>
    }
  }
  return idx;
 800e74c:	69fb      	ldr	r3, [r7, #28]
}
 800e74e:	4618      	mov	r0, r3
 800e750:	3764      	adds	r7, #100	; 0x64
 800e752:	46bd      	mov	sp, r7
 800e754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e758:	eb1c432d 	.word	0xeb1c432d
 800e75c:	3f1a36e2 	.word	0x3f1a36e2
 800e760:	00000000 	.word	0x00000000
 800e764:	412e8480 	.word	0x412e8480

0800e768 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 800e768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e76c:	b0a1      	sub	sp, #132	; 0x84
 800e76e:	af0a      	add	r7, sp, #40	; 0x28
 800e770:	60f8      	str	r0, [r7, #12]
 800e772:	60b9      	str	r1, [r7, #8]
 800e774:	607a      	str	r2, [r7, #4]
 800e776:	603b      	str	r3, [r7, #0]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 800e778:	2300      	movs	r3, #0
 800e77a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!buffer) {
 800e77c:	68bb      	ldr	r3, [r7, #8]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d101      	bne.n	800e786 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x1e>
    // use null output function
    out = _out_null;
 800e782:	4ba5      	ldr	r3, [pc, #660]	; (800ea18 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x2b0>)
 800e784:	60fb      	str	r3, [r7, #12]
  }

  while (*format)
 800e786:	683b      	ldr	r3, [r7, #0]
 800e788:	781b      	ldrb	r3, [r3, #0]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	f000 84ae 	beq.w	800f0ec <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x984>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 800e790:	683b      	ldr	r3, [r7, #0]
 800e792:	781b      	ldrb	r3, [r3, #0]
 800e794:	2b25      	cmp	r3, #37	; 0x25
 800e796:	d00d      	beq.n	800e7b4 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x4c>
      // no
      out(*format, buffer, idx++, maxlen);
 800e798:	683b      	ldr	r3, [r7, #0]
 800e79a:	7818      	ldrb	r0, [r3, #0]
 800e79c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e79e:	1c53      	adds	r3, r2, #1
 800e7a0:	647b      	str	r3, [r7, #68]	; 0x44
 800e7a2:	68fe      	ldr	r6, [r7, #12]
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	68b9      	ldr	r1, [r7, #8]
 800e7a8:	47b0      	blx	r6
      format++;
 800e7aa:	683b      	ldr	r3, [r7, #0]
 800e7ac:	3301      	adds	r3, #1
 800e7ae:	603b      	str	r3, [r7, #0]
      continue;
 800e7b0:	f000 bc9a 	b.w	800f0e8 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x980>
    }
    else {
      // yes, evaluate it
      format++;
 800e7b4:	683b      	ldr	r3, [r7, #0]
 800e7b6:	3301      	adds	r3, #1
 800e7b8:	603b      	str	r3, [r7, #0]
    }

    // evaluate flags
    flags = 0U;
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	657b      	str	r3, [r7, #84]	; 0x54
    do {
      switch (*format) {
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	781b      	ldrb	r3, [r3, #0]
 800e7c2:	3b20      	subs	r3, #32
 800e7c4:	2b10      	cmp	r3, #16
 800e7c6:	d857      	bhi.n	800e878 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x110>
 800e7c8:	a201      	add	r2, pc, #4	; (adr r2, 800e7d0 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x68>)
 800e7ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7ce:	bf00      	nop
 800e7d0:	0800e851 	.word	0x0800e851
 800e7d4:	0800e879 	.word	0x0800e879
 800e7d8:	0800e879 	.word	0x0800e879
 800e7dc:	0800e865 	.word	0x0800e865
 800e7e0:	0800e879 	.word	0x0800e879
 800e7e4:	0800e879 	.word	0x0800e879
 800e7e8:	0800e879 	.word	0x0800e879
 800e7ec:	0800e879 	.word	0x0800e879
 800e7f0:	0800e879 	.word	0x0800e879
 800e7f4:	0800e879 	.word	0x0800e879
 800e7f8:	0800e879 	.word	0x0800e879
 800e7fc:	0800e83d 	.word	0x0800e83d
 800e800:	0800e879 	.word	0x0800e879
 800e804:	0800e829 	.word	0x0800e829
 800e808:	0800e879 	.word	0x0800e879
 800e80c:	0800e879 	.word	0x0800e879
 800e810:	0800e815 	.word	0x0800e815
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 800e814:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e816:	f043 0301 	orr.w	r3, r3, #1
 800e81a:	657b      	str	r3, [r7, #84]	; 0x54
 800e81c:	683b      	ldr	r3, [r7, #0]
 800e81e:	3301      	adds	r3, #1
 800e820:	603b      	str	r3, [r7, #0]
 800e822:	2301      	movs	r3, #1
 800e824:	64bb      	str	r3, [r7, #72]	; 0x48
 800e826:	e02a      	b.n	800e87e <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x116>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 800e828:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e82a:	f043 0302 	orr.w	r3, r3, #2
 800e82e:	657b      	str	r3, [r7, #84]	; 0x54
 800e830:	683b      	ldr	r3, [r7, #0]
 800e832:	3301      	adds	r3, #1
 800e834:	603b      	str	r3, [r7, #0]
 800e836:	2301      	movs	r3, #1
 800e838:	64bb      	str	r3, [r7, #72]	; 0x48
 800e83a:	e020      	b.n	800e87e <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x116>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 800e83c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e83e:	f043 0304 	orr.w	r3, r3, #4
 800e842:	657b      	str	r3, [r7, #84]	; 0x54
 800e844:	683b      	ldr	r3, [r7, #0]
 800e846:	3301      	adds	r3, #1
 800e848:	603b      	str	r3, [r7, #0]
 800e84a:	2301      	movs	r3, #1
 800e84c:	64bb      	str	r3, [r7, #72]	; 0x48
 800e84e:	e016      	b.n	800e87e <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x116>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 800e850:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e852:	f043 0308 	orr.w	r3, r3, #8
 800e856:	657b      	str	r3, [r7, #84]	; 0x54
 800e858:	683b      	ldr	r3, [r7, #0]
 800e85a:	3301      	adds	r3, #1
 800e85c:	603b      	str	r3, [r7, #0]
 800e85e:	2301      	movs	r3, #1
 800e860:	64bb      	str	r3, [r7, #72]	; 0x48
 800e862:	e00c      	b.n	800e87e <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x116>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 800e864:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e866:	f043 0310 	orr.w	r3, r3, #16
 800e86a:	657b      	str	r3, [r7, #84]	; 0x54
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	3301      	adds	r3, #1
 800e870:	603b      	str	r3, [r7, #0]
 800e872:	2301      	movs	r3, #1
 800e874:	64bb      	str	r3, [r7, #72]	; 0x48
 800e876:	e002      	b.n	800e87e <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x116>
        default :                                   n = 0U; break;
 800e878:	2300      	movs	r3, #0
 800e87a:	64bb      	str	r3, [r7, #72]	; 0x48
 800e87c:	bf00      	nop
      }
    } while (n);
 800e87e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e880:	2b00      	cmp	r3, #0
 800e882:	d000      	beq.n	800e886 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x11e>
    do {
 800e884:	e79b      	b.n	800e7be <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x56>

    // evaluate width field
    width = 0U;
 800e886:	2300      	movs	r3, #0
 800e888:	653b      	str	r3, [r7, #80]	; 0x50
    if (_is_digit(*format)) {
 800e88a:	683b      	ldr	r3, [r7, #0]
 800e88c:	781b      	ldrb	r3, [r3, #0]
 800e88e:	4618      	mov	r0, r3
 800e890:	f7ff f843 	bl	800d91a <_ZL9_is_digitc>
 800e894:	4603      	mov	r3, r0
 800e896:	2b00      	cmp	r3, #0
 800e898:	d005      	beq.n	800e8a6 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x13e>
      width = _atoi(&format);
 800e89a:	463b      	mov	r3, r7
 800e89c:	4618      	mov	r0, r3
 800e89e:	f7ff f850 	bl	800d942 <_ZL5_atoiPPKc>
 800e8a2:	6538      	str	r0, [r7, #80]	; 0x50
 800e8a4:	e01a      	b.n	800e8dc <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x174>
    }
    else if (*format == '*') {
 800e8a6:	683b      	ldr	r3, [r7, #0]
 800e8a8:	781b      	ldrb	r3, [r3, #0]
 800e8aa:	2b2a      	cmp	r3, #42	; 0x2a
 800e8ac:	d116      	bne.n	800e8dc <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x174>
      const int w = va_arg(va, int);
 800e8ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800e8b2:	1d1a      	adds	r2, r3, #4
 800e8b4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	633b      	str	r3, [r7, #48]	; 0x30
      if (w < 0) {
 800e8bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	da07      	bge.n	800e8d2 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x16a>
        flags |= FLAGS_LEFT;    // reverse padding
 800e8c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e8c4:	f043 0302 	orr.w	r3, r3, #2
 800e8c8:	657b      	str	r3, [r7, #84]	; 0x54
        width = (unsigned int)-w;
 800e8ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8cc:	425b      	negs	r3, r3
 800e8ce:	653b      	str	r3, [r7, #80]	; 0x50
 800e8d0:	e001      	b.n	800e8d6 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x16e>
      }
      else {
        width = (unsigned int)w;
 800e8d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8d4:	653b      	str	r3, [r7, #80]	; 0x50
      }
      format++;
 800e8d6:	683b      	ldr	r3, [r7, #0]
 800e8d8:	3301      	adds	r3, #1
 800e8da:	603b      	str	r3, [r7, #0]
    }

    // evaluate precision field
    precision = 0U;
 800e8dc:	2300      	movs	r3, #0
 800e8de:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (*format == '.') {
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	781b      	ldrb	r3, [r3, #0]
 800e8e4:	2b2e      	cmp	r3, #46	; 0x2e
 800e8e6:	d126      	bne.n	800e936 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x1ce>
      flags |= FLAGS_PRECISION;
 800e8e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e8ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800e8ee:	657b      	str	r3, [r7, #84]	; 0x54
      format++;
 800e8f0:	683b      	ldr	r3, [r7, #0]
 800e8f2:	3301      	adds	r3, #1
 800e8f4:	603b      	str	r3, [r7, #0]
      if (_is_digit(*format)) {
 800e8f6:	683b      	ldr	r3, [r7, #0]
 800e8f8:	781b      	ldrb	r3, [r3, #0]
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	f7ff f80d 	bl	800d91a <_ZL9_is_digitc>
 800e900:	4603      	mov	r3, r0
 800e902:	2b00      	cmp	r3, #0
 800e904:	d005      	beq.n	800e912 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x1aa>
        precision = _atoi(&format);
 800e906:	463b      	mov	r3, r7
 800e908:	4618      	mov	r0, r3
 800e90a:	f7ff f81a 	bl	800d942 <_ZL5_atoiPPKc>
 800e90e:	64f8      	str	r0, [r7, #76]	; 0x4c
 800e910:	e011      	b.n	800e936 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x1ce>
      }
      else if (*format == '*') {
 800e912:	683b      	ldr	r3, [r7, #0]
 800e914:	781b      	ldrb	r3, [r3, #0]
 800e916:	2b2a      	cmp	r3, #42	; 0x2a
 800e918:	d10d      	bne.n	800e936 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x1ce>
        const int prec = (int)va_arg(va, int);
 800e91a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800e91e:	1d1a      	adds	r2, r3, #4
 800e920:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	62fb      	str	r3, [r7, #44]	; 0x2c
        precision = prec > 0 ? (unsigned int)prec : 0U;
 800e928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e92a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e92e:	64fb      	str	r3, [r7, #76]	; 0x4c
        format++;
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	3301      	adds	r3, #1
 800e934:	603b      	str	r3, [r7, #0]
      }
    }

    // evaluate length field
    switch (*format) {
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	781b      	ldrb	r3, [r3, #0]
 800e93a:	3b68      	subs	r3, #104	; 0x68
 800e93c:	2b12      	cmp	r3, #18
 800e93e:	d867      	bhi.n	800ea10 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x2a8>
 800e940:	a201      	add	r2, pc, #4	; (adr r2, 800e948 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x1e0>)
 800e942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e946:	bf00      	nop
 800e948:	0800e9bb 	.word	0x0800e9bb
 800e94c:	0800ea11 	.word	0x0800ea11
 800e950:	0800e9f1 	.word	0x0800e9f1
 800e954:	0800ea11 	.word	0x0800ea11
 800e958:	0800e995 	.word	0x0800e995
 800e95c:	0800ea11 	.word	0x0800ea11
 800e960:	0800ea11 	.word	0x0800ea11
 800e964:	0800ea11 	.word	0x0800ea11
 800e968:	0800ea11 	.word	0x0800ea11
 800e96c:	0800ea11 	.word	0x0800ea11
 800e970:	0800ea11 	.word	0x0800ea11
 800e974:	0800ea11 	.word	0x0800ea11
 800e978:	0800e9e1 	.word	0x0800e9e1
 800e97c:	0800ea11 	.word	0x0800ea11
 800e980:	0800ea11 	.word	0x0800ea11
 800e984:	0800ea11 	.word	0x0800ea11
 800e988:	0800ea11 	.word	0x0800ea11
 800e98c:	0800ea11 	.word	0x0800ea11
 800e990:	0800ea01 	.word	0x0800ea01
      case 'l' :
        flags |= FLAGS_LONG;
 800e994:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e996:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e99a:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800e99c:	683b      	ldr	r3, [r7, #0]
 800e99e:	3301      	adds	r3, #1
 800e9a0:	603b      	str	r3, [r7, #0]
        if (*format == 'l') {
 800e9a2:	683b      	ldr	r3, [r7, #0]
 800e9a4:	781b      	ldrb	r3, [r3, #0]
 800e9a6:	2b6c      	cmp	r3, #108	; 0x6c
 800e9a8:	d134      	bne.n	800ea14 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x2ac>
          flags |= FLAGS_LONG_LONG;
 800e9aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e9b0:	657b      	str	r3, [r7, #84]	; 0x54
          format++;
 800e9b2:	683b      	ldr	r3, [r7, #0]
 800e9b4:	3301      	adds	r3, #1
 800e9b6:	603b      	str	r3, [r7, #0]
        }
        break;
 800e9b8:	e02c      	b.n	800ea14 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x2ac>
      case 'h' :
        flags |= FLAGS_SHORT;
 800e9ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e9c0:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800e9c2:	683b      	ldr	r3, [r7, #0]
 800e9c4:	3301      	adds	r3, #1
 800e9c6:	603b      	str	r3, [r7, #0]
        if (*format == 'h') {
 800e9c8:	683b      	ldr	r3, [r7, #0]
 800e9ca:	781b      	ldrb	r3, [r3, #0]
 800e9cc:	2b68      	cmp	r3, #104	; 0x68
 800e9ce:	d125      	bne.n	800ea1c <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x2b4>
          flags |= FLAGS_CHAR;
 800e9d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e9d6:	657b      	str	r3, [r7, #84]	; 0x54
          format++;
 800e9d8:	683b      	ldr	r3, [r7, #0]
 800e9da:	3301      	adds	r3, #1
 800e9dc:	603b      	str	r3, [r7, #0]
        }
        break;
 800e9de:	e01d      	b.n	800ea1c <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x2b4>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800e9e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e9e6:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800e9e8:	683b      	ldr	r3, [r7, #0]
 800e9ea:	3301      	adds	r3, #1
 800e9ec:	603b      	str	r3, [r7, #0]
        break;
 800e9ee:	e016      	b.n	800ea1e <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x2b6>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800e9f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e9f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e9f6:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800e9f8:	683b      	ldr	r3, [r7, #0]
 800e9fa:	3301      	adds	r3, #1
 800e9fc:	603b      	str	r3, [r7, #0]
        break;
 800e9fe:	e00e      	b.n	800ea1e <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x2b6>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800ea00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ea02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ea06:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	3301      	adds	r3, #1
 800ea0c:	603b      	str	r3, [r7, #0]
        break;
 800ea0e:	e006      	b.n	800ea1e <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x2b6>
      default :
        break;
 800ea10:	bf00      	nop
 800ea12:	e004      	b.n	800ea1e <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x2b6>
        break;
 800ea14:	bf00      	nop
 800ea16:	e002      	b.n	800ea1e <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x2b6>
 800ea18:	0800d895 	.word	0x0800d895
        break;
 800ea1c:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 800ea1e:	683b      	ldr	r3, [r7, #0]
 800ea20:	781b      	ldrb	r3, [r3, #0]
 800ea22:	3b25      	subs	r3, #37	; 0x25
 800ea24:	2b53      	cmp	r3, #83	; 0x53
 800ea26:	f200 8352 	bhi.w	800f0ce <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x966>
 800ea2a:	a201      	add	r2, pc, #4	; (adr r2, 800ea30 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x2c8>)
 800ea2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea30:	0800f0b7 	.word	0x0800f0b7
 800ea34:	0800f0cf 	.word	0x0800f0cf
 800ea38:	0800f0cf 	.word	0x0800f0cf
 800ea3c:	0800f0cf 	.word	0x0800f0cf
 800ea40:	0800f0cf 	.word	0x0800f0cf
 800ea44:	0800f0cf 	.word	0x0800f0cf
 800ea48:	0800f0cf 	.word	0x0800f0cf
 800ea4c:	0800f0cf 	.word	0x0800f0cf
 800ea50:	0800f0cf 	.word	0x0800f0cf
 800ea54:	0800f0cf 	.word	0x0800f0cf
 800ea58:	0800f0cf 	.word	0x0800f0cf
 800ea5c:	0800f0cf 	.word	0x0800f0cf
 800ea60:	0800f0cf 	.word	0x0800f0cf
 800ea64:	0800f0cf 	.word	0x0800f0cf
 800ea68:	0800f0cf 	.word	0x0800f0cf
 800ea6c:	0800f0cf 	.word	0x0800f0cf
 800ea70:	0800f0cf 	.word	0x0800f0cf
 800ea74:	0800f0cf 	.word	0x0800f0cf
 800ea78:	0800f0cf 	.word	0x0800f0cf
 800ea7c:	0800f0cf 	.word	0x0800f0cf
 800ea80:	0800f0cf 	.word	0x0800f0cf
 800ea84:	0800f0cf 	.word	0x0800f0cf
 800ea88:	0800f0cf 	.word	0x0800f0cf
 800ea8c:	0800f0cf 	.word	0x0800f0cf
 800ea90:	0800f0cf 	.word	0x0800f0cf
 800ea94:	0800f0cf 	.word	0x0800f0cf
 800ea98:	0800f0cf 	.word	0x0800f0cf
 800ea9c:	0800f0cf 	.word	0x0800f0cf
 800eaa0:	0800f0cf 	.word	0x0800f0cf
 800eaa4:	0800f0cf 	.word	0x0800f0cf
 800eaa8:	0800f0cf 	.word	0x0800f0cf
 800eaac:	0800f0cf 	.word	0x0800f0cf
 800eab0:	0800ee85 	.word	0x0800ee85
 800eab4:	0800ee35 	.word	0x0800ee35
 800eab8:	0800ee85 	.word	0x0800ee85
 800eabc:	0800f0cf 	.word	0x0800f0cf
 800eac0:	0800f0cf 	.word	0x0800f0cf
 800eac4:	0800f0cf 	.word	0x0800f0cf
 800eac8:	0800f0cf 	.word	0x0800f0cf
 800eacc:	0800f0cf 	.word	0x0800f0cf
 800ead0:	0800f0cf 	.word	0x0800f0cf
 800ead4:	0800f0cf 	.word	0x0800f0cf
 800ead8:	0800f0cf 	.word	0x0800f0cf
 800eadc:	0800f0cf 	.word	0x0800f0cf
 800eae0:	0800f0cf 	.word	0x0800f0cf
 800eae4:	0800f0cf 	.word	0x0800f0cf
 800eae8:	0800f0cf 	.word	0x0800f0cf
 800eaec:	0800f0cf 	.word	0x0800f0cf
 800eaf0:	0800f0cf 	.word	0x0800f0cf
 800eaf4:	0800f0cf 	.word	0x0800f0cf
 800eaf8:	0800f0cf 	.word	0x0800f0cf
 800eafc:	0800eb81 	.word	0x0800eb81
 800eb00:	0800f0cf 	.word	0x0800f0cf
 800eb04:	0800f0cf 	.word	0x0800f0cf
 800eb08:	0800f0cf 	.word	0x0800f0cf
 800eb0c:	0800f0cf 	.word	0x0800f0cf
 800eb10:	0800f0cf 	.word	0x0800f0cf
 800eb14:	0800f0cf 	.word	0x0800f0cf
 800eb18:	0800f0cf 	.word	0x0800f0cf
 800eb1c:	0800f0cf 	.word	0x0800f0cf
 800eb20:	0800f0cf 	.word	0x0800f0cf
 800eb24:	0800eb81 	.word	0x0800eb81
 800eb28:	0800eef5 	.word	0x0800eef5
 800eb2c:	0800eb81 	.word	0x0800eb81
 800eb30:	0800ee85 	.word	0x0800ee85
 800eb34:	0800ee35 	.word	0x0800ee35
 800eb38:	0800ee85 	.word	0x0800ee85
 800eb3c:	0800f0cf 	.word	0x0800f0cf
 800eb40:	0800eb81 	.word	0x0800eb81
 800eb44:	0800f0cf 	.word	0x0800f0cf
 800eb48:	0800f0cf 	.word	0x0800f0cf
 800eb4c:	0800f0cf 	.word	0x0800f0cf
 800eb50:	0800f0cf 	.word	0x0800f0cf
 800eb54:	0800f0cf 	.word	0x0800f0cf
 800eb58:	0800eb81 	.word	0x0800eb81
 800eb5c:	0800f06b 	.word	0x0800f06b
 800eb60:	0800f0cf 	.word	0x0800f0cf
 800eb64:	0800f0cf 	.word	0x0800f0cf
 800eb68:	0800ef81 	.word	0x0800ef81
 800eb6c:	0800f0cf 	.word	0x0800f0cf
 800eb70:	0800eb81 	.word	0x0800eb81
 800eb74:	0800f0cf 	.word	0x0800f0cf
 800eb78:	0800f0cf 	.word	0x0800f0cf
 800eb7c:	0800eb81 	.word	0x0800eb81
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 800eb80:	683b      	ldr	r3, [r7, #0]
 800eb82:	781b      	ldrb	r3, [r3, #0]
 800eb84:	2b78      	cmp	r3, #120	; 0x78
 800eb86:	d003      	beq.n	800eb90 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x428>
 800eb88:	683b      	ldr	r3, [r7, #0]
 800eb8a:	781b      	ldrb	r3, [r3, #0]
 800eb8c:	2b58      	cmp	r3, #88	; 0x58
 800eb8e:	d102      	bne.n	800eb96 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x42e>
          base = 16U;
 800eb90:	2310      	movs	r3, #16
 800eb92:	643b      	str	r3, [r7, #64]	; 0x40
 800eb94:	e013      	b.n	800ebbe <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x456>
        }
        else if (*format == 'o') {
 800eb96:	683b      	ldr	r3, [r7, #0]
 800eb98:	781b      	ldrb	r3, [r3, #0]
 800eb9a:	2b6f      	cmp	r3, #111	; 0x6f
 800eb9c:	d102      	bne.n	800eba4 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x43c>
          base =  8U;
 800eb9e:	2308      	movs	r3, #8
 800eba0:	643b      	str	r3, [r7, #64]	; 0x40
 800eba2:	e00c      	b.n	800ebbe <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x456>
        }
        else if (*format == 'b') {
 800eba4:	683b      	ldr	r3, [r7, #0]
 800eba6:	781b      	ldrb	r3, [r3, #0]
 800eba8:	2b62      	cmp	r3, #98	; 0x62
 800ebaa:	d102      	bne.n	800ebb2 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x44a>
          base =  2U;
 800ebac:	2302      	movs	r3, #2
 800ebae:	643b      	str	r3, [r7, #64]	; 0x40
 800ebb0:	e005      	b.n	800ebbe <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x456>
        }
        else {
          base = 10U;
 800ebb2:	230a      	movs	r3, #10
 800ebb4:	643b      	str	r3, [r7, #64]	; 0x40
          flags &= ~FLAGS_HASH;   // no hash for dec format
 800ebb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ebb8:	f023 0310 	bic.w	r3, r3, #16
 800ebbc:	657b      	str	r3, [r7, #84]	; 0x54
        }
        // uppercase
        if (*format == 'X') {
 800ebbe:	683b      	ldr	r3, [r7, #0]
 800ebc0:	781b      	ldrb	r3, [r3, #0]
 800ebc2:	2b58      	cmp	r3, #88	; 0x58
 800ebc4:	d103      	bne.n	800ebce <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x466>
          flags |= FLAGS_UPPERCASE;
 800ebc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ebc8:	f043 0320 	orr.w	r3, r3, #32
 800ebcc:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 800ebce:	683b      	ldr	r3, [r7, #0]
 800ebd0:	781b      	ldrb	r3, [r3, #0]
 800ebd2:	2b69      	cmp	r3, #105	; 0x69
 800ebd4:	d007      	beq.n	800ebe6 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x47e>
 800ebd6:	683b      	ldr	r3, [r7, #0]
 800ebd8:	781b      	ldrb	r3, [r3, #0]
 800ebda:	2b64      	cmp	r3, #100	; 0x64
 800ebdc:	d003      	beq.n	800ebe6 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x47e>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 800ebde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ebe0:	f023 030c 	bic.w	r3, r3, #12
 800ebe4:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 800ebe6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ebe8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d003      	beq.n	800ebf8 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x490>
          flags &= ~FLAGS_ZEROPAD;
 800ebf0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ebf2:	f023 0301 	bic.w	r3, r3, #1
 800ebf6:	657b      	str	r3, [r7, #84]	; 0x54
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	781b      	ldrb	r3, [r3, #0]
 800ebfc:	2b69      	cmp	r3, #105	; 0x69
 800ebfe:	d004      	beq.n	800ec0a <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x4a2>
 800ec00:	683b      	ldr	r3, [r7, #0]
 800ec02:	781b      	ldrb	r3, [r3, #0]
 800ec04:	2b64      	cmp	r3, #100	; 0x64
 800ec06:	f040 8097 	bne.w	800ed38 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x5d0>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 800ec0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ec0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d030      	beq.n	800ec76 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x50e>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 800ec14:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ec18:	3307      	adds	r3, #7
 800ec1a:	f023 0307 	bic.w	r3, r3, #7
 800ec1e:	f103 0208 	add.w	r2, r3, #8
 800ec22:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ec26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec2a:	e9c7 2304 	strd	r2, r3, [r7, #16]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800ec2e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	da05      	bge.n	800ec42 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x4da>
 800ec36:	2100      	movs	r1, #0
 800ec38:	4254      	negs	r4, r2
 800ec3a:	eb61 0503 	sbc.w	r5, r1, r3
 800ec3e:	4622      	mov	r2, r4
 800ec40:	462b      	mov	r3, r5
 800ec42:	6979      	ldr	r1, [r7, #20]
 800ec44:	0fc9      	lsrs	r1, r1, #31
 800ec46:	b2c9      	uxtb	r1, r1
 800ec48:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800ec4a:	2600      	movs	r6, #0
 800ec4c:	4680      	mov	r8, r0
 800ec4e:	46b1      	mov	r9, r6
 800ec50:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800ec52:	9008      	str	r0, [sp, #32]
 800ec54:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800ec56:	9007      	str	r0, [sp, #28]
 800ec58:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800ec5a:	9006      	str	r0, [sp, #24]
 800ec5c:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800ec60:	9102      	str	r1, [sp, #8]
 800ec62:	e9cd 2300 	strd	r2, r3, [sp]
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ec6a:	68b9      	ldr	r1, [r7, #8]
 800ec6c:	68f8      	ldr	r0, [r7, #12]
 800ec6e:	f7ff f81f 	bl	800dcb0 <_ZL15_ntoa_long_longPFvcPvjjEPcjjybyjjj>
 800ec72:	6478      	str	r0, [r7, #68]	; 0x44
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
          }
 800ec74:	e0da      	b.n	800ee2c <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x6c4>
          else if (flags & FLAGS_LONG) {
 800ec76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ec78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d020      	beq.n	800ecc2 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x55a>
            const long value = va_arg(va, long);
 800ec80:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ec84:	1d1a      	adds	r2, r3, #4
 800ec86:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	61fb      	str	r3, [r7, #28]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800ec8e:	69fb      	ldr	r3, [r7, #28]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	bfb8      	it	lt
 800ec94:	425b      	neglt	r3, r3
 800ec96:	4619      	mov	r1, r3
 800ec98:	69fb      	ldr	r3, [r7, #28]
 800ec9a:	0fdb      	lsrs	r3, r3, #31
 800ec9c:	b2db      	uxtb	r3, r3
 800ec9e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800eca0:	9205      	str	r2, [sp, #20]
 800eca2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800eca4:	9204      	str	r2, [sp, #16]
 800eca6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800eca8:	9203      	str	r2, [sp, #12]
 800ecaa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ecac:	9202      	str	r2, [sp, #8]
 800ecae:	9301      	str	r3, [sp, #4]
 800ecb0:	9100      	str	r1, [sp, #0]
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ecb6:	68b9      	ldr	r1, [r7, #8]
 800ecb8:	68f8      	ldr	r0, [r7, #12]
 800ecba:	f7fe ff92 	bl	800dbe2 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj>
 800ecbe:	6478      	str	r0, [r7, #68]	; 0x44
          }
 800ecc0:	e0b4      	b.n	800ee2c <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x6c4>
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 800ecc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ecc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d007      	beq.n	800ecdc <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x574>
 800eccc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ecd0:	1d1a      	adds	r2, r3, #4
 800ecd2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ecd6:	681b      	ldr	r3, [r3, #0]
 800ecd8:	b2db      	uxtb	r3, r3
 800ecda:	e012      	b.n	800ed02 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x59a>
 800ecdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ecde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d007      	beq.n	800ecf6 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x58e>
 800ece6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ecea:	1d1a      	adds	r2, r3, #4
 800ecec:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	b21b      	sxth	r3, r3
 800ecf4:	e005      	b.n	800ed02 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x59a>
 800ecf6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ecfa:	1d1a      	adds	r2, r3, #4
 800ecfc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	623b      	str	r3, [r7, #32]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800ed04:	6a3b      	ldr	r3, [r7, #32]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	bfb8      	it	lt
 800ed0a:	425b      	neglt	r3, r3
 800ed0c:	4619      	mov	r1, r3
 800ed0e:	6a3b      	ldr	r3, [r7, #32]
 800ed10:	0fdb      	lsrs	r3, r3, #31
 800ed12:	b2db      	uxtb	r3, r3
 800ed14:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ed16:	9205      	str	r2, [sp, #20]
 800ed18:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ed1a:	9204      	str	r2, [sp, #16]
 800ed1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ed1e:	9203      	str	r2, [sp, #12]
 800ed20:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ed22:	9202      	str	r2, [sp, #8]
 800ed24:	9301      	str	r3, [sp, #4]
 800ed26:	9100      	str	r1, [sp, #0]
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ed2c:	68b9      	ldr	r1, [r7, #8]
 800ed2e:	68f8      	ldr	r0, [r7, #12]
 800ed30:	f7fe ff57 	bl	800dbe2 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj>
 800ed34:	6478      	str	r0, [r7, #68]	; 0x44
          }
 800ed36:	e079      	b.n	800ee2c <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x6c4>
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 800ed38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ed3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d022      	beq.n	800ed88 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x620>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 800ed42:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ed46:	3307      	adds	r3, #7
 800ed48:	f023 0307 	bic.w	r3, r3, #7
 800ed4c:	f103 0208 	add.w	r2, r3, #8
 800ed50:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ed54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed58:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ed5a:	2000      	movs	r0, #0
 800ed5c:	468a      	mov	sl, r1
 800ed5e:	4683      	mov	fp, r0
 800ed60:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ed62:	9108      	str	r1, [sp, #32]
 800ed64:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ed66:	9107      	str	r1, [sp, #28]
 800ed68:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ed6a:	9106      	str	r1, [sp, #24]
 800ed6c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800ed70:	2100      	movs	r1, #0
 800ed72:	9102      	str	r1, [sp, #8]
 800ed74:	e9cd 2300 	strd	r2, r3, [sp]
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ed7c:	68b9      	ldr	r1, [r7, #8]
 800ed7e:	68f8      	ldr	r0, [r7, #12]
 800ed80:	f7fe ff96 	bl	800dcb0 <_ZL15_ntoa_long_longPFvcPvjjEPcjjybyjjj>
 800ed84:	6478      	str	r0, [r7, #68]	; 0x44
 800ed86:	e051      	b.n	800ee2c <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x6c4>
#endif
          }
          else if (flags & FLAGS_LONG) {
 800ed88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ed8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d018      	beq.n	800edc4 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x65c>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 800ed92:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ed96:	1d1a      	adds	r2, r3, #4
 800ed98:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800eda0:	9205      	str	r2, [sp, #20]
 800eda2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800eda4:	9204      	str	r2, [sp, #16]
 800eda6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800eda8:	9203      	str	r2, [sp, #12]
 800edaa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800edac:	9202      	str	r2, [sp, #8]
 800edae:	2200      	movs	r2, #0
 800edb0:	9201      	str	r2, [sp, #4]
 800edb2:	9300      	str	r3, [sp, #0]
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800edb8:	68b9      	ldr	r1, [r7, #8]
 800edba:	68f8      	ldr	r0, [r7, #12]
 800edbc:	f7fe ff11 	bl	800dbe2 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj>
 800edc0:	6478      	str	r0, [r7, #68]	; 0x44
 800edc2:	e033      	b.n	800ee2c <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x6c4>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 800edc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800edc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d007      	beq.n	800edde <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x676>
 800edce:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800edd2:	1d1a      	adds	r2, r3, #4
 800edd4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	b2db      	uxtb	r3, r3
 800eddc:	e012      	b.n	800ee04 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x69c>
 800edde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ede0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d007      	beq.n	800edf8 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x690>
 800ede8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800edec:	1d1a      	adds	r2, r3, #4
 800edee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	b29b      	uxth	r3, r3
 800edf6:	e005      	b.n	800ee04 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x69c>
 800edf8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800edfc:	1d1a      	adds	r2, r3, #4
 800edfe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 800ee06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ee08:	9305      	str	r3, [sp, #20]
 800ee0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ee0c:	9304      	str	r3, [sp, #16]
 800ee0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ee10:	9303      	str	r3, [sp, #12]
 800ee12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee14:	9302      	str	r3, [sp, #8]
 800ee16:	2300      	movs	r3, #0
 800ee18:	9301      	str	r3, [sp, #4]
 800ee1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee1c:	9300      	str	r3, [sp, #0]
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ee22:	68b9      	ldr	r1, [r7, #8]
 800ee24:	68f8      	ldr	r0, [r7, #12]
 800ee26:	f7fe fedc 	bl	800dbe2 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj>
 800ee2a:	6478      	str	r0, [r7, #68]	; 0x44
          }
        }
        format++;
 800ee2c:	683b      	ldr	r3, [r7, #0]
 800ee2e:	3301      	adds	r3, #1
 800ee30:	603b      	str	r3, [r7, #0]
        break;
 800ee32:	e159      	b.n	800f0e8 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x980>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 800ee34:	683b      	ldr	r3, [r7, #0]
 800ee36:	781b      	ldrb	r3, [r3, #0]
 800ee38:	2b46      	cmp	r3, #70	; 0x46
 800ee3a:	d103      	bne.n	800ee44 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x6dc>
 800ee3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ee3e:	f043 0320 	orr.w	r3, r3, #32
 800ee42:	657b      	str	r3, [r7, #84]	; 0x54
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 800ee44:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ee48:	3307      	adds	r3, #7
 800ee4a:	f023 0307 	bic.w	r3, r3, #7
 800ee4e:	f103 0208 	add.w	r2, r3, #8
 800ee52:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ee56:	ed93 7b00 	vldr	d7, [r3]
 800ee5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ee5c:	9302      	str	r3, [sp, #8]
 800ee5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ee60:	9301      	str	r3, [sp, #4]
 800ee62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ee64:	9300      	str	r3, [sp, #0]
 800ee66:	eeb0 0a47 	vmov.f32	s0, s14
 800ee6a:	eef0 0a67 	vmov.f32	s1, s15
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ee72:	68b9      	ldr	r1, [r7, #8]
 800ee74:	68f8      	ldr	r0, [r7, #12]
 800ee76:	f7fe ff8b 	bl	800dd90 <_ZL5_ftoaPFvcPvjjEPcjjdjjj>
 800ee7a:	6478      	str	r0, [r7, #68]	; 0x44
        format++;
 800ee7c:	683b      	ldr	r3, [r7, #0]
 800ee7e:	3301      	adds	r3, #1
 800ee80:	603b      	str	r3, [r7, #0]
        break;
 800ee82:	e131      	b.n	800f0e8 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x980>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 800ee84:	683b      	ldr	r3, [r7, #0]
 800ee86:	781b      	ldrb	r3, [r3, #0]
 800ee88:	2b67      	cmp	r3, #103	; 0x67
 800ee8a:	d003      	beq.n	800ee94 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x72c>
 800ee8c:	683b      	ldr	r3, [r7, #0]
 800ee8e:	781b      	ldrb	r3, [r3, #0]
 800ee90:	2b47      	cmp	r3, #71	; 0x47
 800ee92:	d103      	bne.n	800ee9c <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x734>
 800ee94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ee96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ee9a:	657b      	str	r3, [r7, #84]	; 0x54
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 800ee9c:	683b      	ldr	r3, [r7, #0]
 800ee9e:	781b      	ldrb	r3, [r3, #0]
 800eea0:	2b45      	cmp	r3, #69	; 0x45
 800eea2:	d003      	beq.n	800eeac <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x744>
 800eea4:	683b      	ldr	r3, [r7, #0]
 800eea6:	781b      	ldrb	r3, [r3, #0]
 800eea8:	2b47      	cmp	r3, #71	; 0x47
 800eeaa:	d103      	bne.n	800eeb4 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x74c>
 800eeac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800eeae:	f043 0320 	orr.w	r3, r3, #32
 800eeb2:	657b      	str	r3, [r7, #84]	; 0x54
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 800eeb4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800eeb8:	3307      	adds	r3, #7
 800eeba:	f023 0307 	bic.w	r3, r3, #7
 800eebe:	f103 0208 	add.w	r2, r3, #8
 800eec2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800eec6:	ed93 7b00 	vldr	d7, [r3]
 800eeca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800eecc:	9302      	str	r3, [sp, #8]
 800eece:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eed0:	9301      	str	r3, [sp, #4]
 800eed2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eed4:	9300      	str	r3, [sp, #0]
 800eed6:	eeb0 0a47 	vmov.f32	s0, s14
 800eeda:	eef0 0a67 	vmov.f32	s1, s15
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eee2:	68b9      	ldr	r1, [r7, #8]
 800eee4:	68f8      	ldr	r0, [r7, #12]
 800eee6:	f7ff f9b7 	bl	800e258 <_ZL5_etoaPFvcPvjjEPcjjdjjj>
 800eeea:	6478      	str	r0, [r7, #68]	; 0x44
        format++;
 800eeec:	683b      	ldr	r3, [r7, #0]
 800eeee:	3301      	adds	r3, #1
 800eef0:	603b      	str	r3, [r7, #0]
        break;
 800eef2:	e0f9      	b.n	800f0e8 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x980>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 800eef4:	2301      	movs	r3, #1
 800eef6:	63fb      	str	r3, [r7, #60]	; 0x3c
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 800eef8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800eefa:	f003 0302 	and.w	r3, r3, #2
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d113      	bne.n	800ef2a <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x7c2>
          while (l++ < width) {
 800ef02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef04:	1c5a      	adds	r2, r3, #1
 800ef06:	63fa      	str	r2, [r7, #60]	; 0x3c
 800ef08:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ef0a:	429a      	cmp	r2, r3
 800ef0c:	bf8c      	ite	hi
 800ef0e:	2301      	movhi	r3, #1
 800ef10:	2300      	movls	r3, #0
 800ef12:	b2db      	uxtb	r3, r3
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d008      	beq.n	800ef2a <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x7c2>
            out(' ', buffer, idx++, maxlen);
 800ef18:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef1a:	1c53      	adds	r3, r2, #1
 800ef1c:	647b      	str	r3, [r7, #68]	; 0x44
 800ef1e:	68fe      	ldr	r6, [r7, #12]
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	68b9      	ldr	r1, [r7, #8]
 800ef24:	2020      	movs	r0, #32
 800ef26:	47b0      	blx	r6
          while (l++ < width) {
 800ef28:	e7eb      	b.n	800ef02 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x79a>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 800ef2a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ef2e:	1d1a      	adds	r2, r3, #4
 800ef30:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	b2d8      	uxtb	r0, r3
 800ef38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef3a:	1c53      	adds	r3, r2, #1
 800ef3c:	647b      	str	r3, [r7, #68]	; 0x44
 800ef3e:	68fe      	ldr	r6, [r7, #12]
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	68b9      	ldr	r1, [r7, #8]
 800ef44:	47b0      	blx	r6
        // post padding
        if (flags & FLAGS_LEFT) {
 800ef46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ef48:	f003 0302 	and.w	r3, r3, #2
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d013      	beq.n	800ef78 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x810>
          while (l++ < width) {
 800ef50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef52:	1c5a      	adds	r2, r3, #1
 800ef54:	63fa      	str	r2, [r7, #60]	; 0x3c
 800ef56:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ef58:	429a      	cmp	r2, r3
 800ef5a:	bf8c      	ite	hi
 800ef5c:	2301      	movhi	r3, #1
 800ef5e:	2300      	movls	r3, #0
 800ef60:	b2db      	uxtb	r3, r3
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d008      	beq.n	800ef78 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x810>
            out(' ', buffer, idx++, maxlen);
 800ef66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef68:	1c53      	adds	r3, r2, #1
 800ef6a:	647b      	str	r3, [r7, #68]	; 0x44
 800ef6c:	68fe      	ldr	r6, [r7, #12]
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	68b9      	ldr	r1, [r7, #8]
 800ef72:	2020      	movs	r0, #32
 800ef74:	47b0      	blx	r6
          while (l++ < width) {
 800ef76:	e7eb      	b.n	800ef50 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x7e8>
          }
        }
        format++;
 800ef78:	683b      	ldr	r3, [r7, #0]
 800ef7a:	3301      	adds	r3, #1
 800ef7c:	603b      	str	r3, [r7, #0]
        break;
 800ef7e:	e0b3      	b.n	800f0e8 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x980>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 800ef80:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ef84:	1d1a      	adds	r2, r3, #4
 800ef86:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	63bb      	str	r3, [r7, #56]	; 0x38
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 800ef8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d001      	beq.n	800ef98 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x830>
 800ef94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ef96:	e001      	b.n	800ef9c <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x834>
 800ef98:	f04f 33ff 	mov.w	r3, #4294967295
 800ef9c:	4619      	mov	r1, r3
 800ef9e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800efa0:	f7fe fc99 	bl	800d8d6 <_ZL10_strnlen_sPKcj>
 800efa4:	6378      	str	r0, [r7, #52]	; 0x34
        // pre padding
        if (flags & FLAGS_PRECISION) {
 800efa6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800efa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800efac:	2b00      	cmp	r3, #0
 800efae:	d007      	beq.n	800efc0 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x858>
          l = (l < precision ? l : precision);
 800efb0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800efb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800efb4:	429a      	cmp	r2, r3
 800efb6:	d201      	bcs.n	800efbc <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x854>
 800efb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800efba:	e000      	b.n	800efbe <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x856>
 800efbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800efbe:	637b      	str	r3, [r7, #52]	; 0x34
        }
        if (!(flags & FLAGS_LEFT)) {
 800efc0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800efc2:	f003 0302 	and.w	r3, r3, #2
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d113      	bne.n	800eff2 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x88a>
          while (l++ < width) {
 800efca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800efcc:	1c5a      	adds	r2, r3, #1
 800efce:	637a      	str	r2, [r7, #52]	; 0x34
 800efd0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800efd2:	429a      	cmp	r2, r3
 800efd4:	bf8c      	ite	hi
 800efd6:	2301      	movhi	r3, #1
 800efd8:	2300      	movls	r3, #0
 800efda:	b2db      	uxtb	r3, r3
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d008      	beq.n	800eff2 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x88a>
            out(' ', buffer, idx++, maxlen);
 800efe0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800efe2:	1c53      	adds	r3, r2, #1
 800efe4:	647b      	str	r3, [r7, #68]	; 0x44
 800efe6:	68fe      	ldr	r6, [r7, #12]
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	68b9      	ldr	r1, [r7, #8]
 800efec:	2020      	movs	r0, #32
 800efee:	47b0      	blx	r6
          while (l++ < width) {
 800eff0:	e7eb      	b.n	800efca <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x862>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 800eff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eff4:	781b      	ldrb	r3, [r3, #0]
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d00b      	beq.n	800f012 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x8aa>
 800effa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800effc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f000:	2b00      	cmp	r3, #0
 800f002:	d004      	beq.n	800f00e <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x8a6>
 800f004:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f006:	1e5a      	subs	r2, r3, #1
 800f008:	64fa      	str	r2, [r7, #76]	; 0x4c
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d001      	beq.n	800f012 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x8aa>
 800f00e:	2301      	movs	r3, #1
 800f010:	e000      	b.n	800f014 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x8ac>
 800f012:	2300      	movs	r3, #0
 800f014:	2b00      	cmp	r3, #0
 800f016:	d00b      	beq.n	800f030 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x8c8>
          out(*(p++), buffer, idx++, maxlen);
 800f018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f01a:	1c5a      	adds	r2, r3, #1
 800f01c:	63ba      	str	r2, [r7, #56]	; 0x38
 800f01e:	7818      	ldrb	r0, [r3, #0]
 800f020:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f022:	1c53      	adds	r3, r2, #1
 800f024:	647b      	str	r3, [r7, #68]	; 0x44
 800f026:	68fe      	ldr	r6, [r7, #12]
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	68b9      	ldr	r1, [r7, #8]
 800f02c:	47b0      	blx	r6
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 800f02e:	e7e0      	b.n	800eff2 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x88a>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 800f030:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f032:	f003 0302 	and.w	r3, r3, #2
 800f036:	2b00      	cmp	r3, #0
 800f038:	d013      	beq.n	800f062 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x8fa>
          while (l++ < width) {
 800f03a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f03c:	1c5a      	adds	r2, r3, #1
 800f03e:	637a      	str	r2, [r7, #52]	; 0x34
 800f040:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f042:	429a      	cmp	r2, r3
 800f044:	bf8c      	ite	hi
 800f046:	2301      	movhi	r3, #1
 800f048:	2300      	movls	r3, #0
 800f04a:	b2db      	uxtb	r3, r3
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d008      	beq.n	800f062 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x8fa>
            out(' ', buffer, idx++, maxlen);
 800f050:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f052:	1c53      	adds	r3, r2, #1
 800f054:	647b      	str	r3, [r7, #68]	; 0x44
 800f056:	68fe      	ldr	r6, [r7, #12]
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	68b9      	ldr	r1, [r7, #8]
 800f05c:	2020      	movs	r0, #32
 800f05e:	47b0      	blx	r6
          while (l++ < width) {
 800f060:	e7eb      	b.n	800f03a <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x8d2>
          }
        }
        format++;
 800f062:	683b      	ldr	r3, [r7, #0]
 800f064:	3301      	adds	r3, #1
 800f066:	603b      	str	r3, [r7, #0]
        break;
 800f068:	e03e      	b.n	800f0e8 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x980>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 800f06a:	2308      	movs	r3, #8
 800f06c:	653b      	str	r3, [r7, #80]	; 0x50
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 800f06e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f070:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 800f074:	657b      	str	r3, [r7, #84]	; 0x54
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 800f076:	2300      	movs	r3, #0
 800f078:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        if (is_ll) {
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 800f07c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f080:	1d1a      	adds	r2, r3, #4
 800f082:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	461a      	mov	r2, r3
 800f08a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f08c:	9305      	str	r3, [sp, #20]
 800f08e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f090:	9304      	str	r3, [sp, #16]
 800f092:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f094:	9303      	str	r3, [sp, #12]
 800f096:	2310      	movs	r3, #16
 800f098:	9302      	str	r3, [sp, #8]
 800f09a:	2300      	movs	r3, #0
 800f09c:	9301      	str	r3, [sp, #4]
 800f09e:	9200      	str	r2, [sp, #0]
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f0a4:	68b9      	ldr	r1, [r7, #8]
 800f0a6:	68f8      	ldr	r0, [r7, #12]
 800f0a8:	f7fe fd9b 	bl	800dbe2 <_ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj>
 800f0ac:	6478      	str	r0, [r7, #68]	; 0x44
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 800f0ae:	683b      	ldr	r3, [r7, #0]
 800f0b0:	3301      	adds	r3, #1
 800f0b2:	603b      	str	r3, [r7, #0]
        break;
 800f0b4:	e018      	b.n	800f0e8 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x980>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 800f0b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f0b8:	1c53      	adds	r3, r2, #1
 800f0ba:	647b      	str	r3, [r7, #68]	; 0x44
 800f0bc:	68fe      	ldr	r6, [r7, #12]
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	68b9      	ldr	r1, [r7, #8]
 800f0c2:	2025      	movs	r0, #37	; 0x25
 800f0c4:	47b0      	blx	r6
        format++;
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	3301      	adds	r3, #1
 800f0ca:	603b      	str	r3, [r7, #0]
        break;
 800f0cc:	e00c      	b.n	800f0e8 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x980>

      default :
        out(*format, buffer, idx++, maxlen);
 800f0ce:	683b      	ldr	r3, [r7, #0]
 800f0d0:	7818      	ldrb	r0, [r3, #0]
 800f0d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f0d4:	1c53      	adds	r3, r2, #1
 800f0d6:	647b      	str	r3, [r7, #68]	; 0x44
 800f0d8:	68fe      	ldr	r6, [r7, #12]
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	68b9      	ldr	r1, [r7, #8]
 800f0de:	47b0      	blx	r6
        format++;
 800f0e0:	683b      	ldr	r3, [r7, #0]
 800f0e2:	3301      	adds	r3, #1
 800f0e4:	603b      	str	r3, [r7, #0]
        break;
 800f0e6:	bf00      	nop
  while (*format)
 800f0e8:	f7ff bb4d 	b.w	800e786 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x1e>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 800f0ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	429a      	cmp	r2, r3
 800f0f2:	d302      	bcc.n	800f0fa <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x992>
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	1e5a      	subs	r2, r3, #1
 800f0f8:	e000      	b.n	800f0fc <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list+0x994>
 800f0fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f0fc:	68fc      	ldr	r4, [r7, #12]
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	68b9      	ldr	r1, [r7, #8]
 800f102:	2000      	movs	r0, #0
 800f104:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 800f106:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800f108:	4618      	mov	r0, r3
 800f10a:	375c      	adds	r7, #92	; 0x5c
 800f10c:	46bd      	mov	sp, r7
 800f10e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f112:	bf00      	nop

0800f114 <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 800f114:	b40f      	push	{r0, r1, r2, r3}
 800f116:	b580      	push	{r7, lr}
 800f118:	b086      	sub	sp, #24
 800f11a:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 800f11c:	f107 031c 	add.w	r3, r7, #28
 800f120:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 800f122:	1d39      	adds	r1, r7, #4
 800f124:	68bb      	ldr	r3, [r7, #8]
 800f126:	9300      	str	r3, [sp, #0]
 800f128:	69bb      	ldr	r3, [r7, #24]
 800f12a:	f04f 32ff 	mov.w	r2, #4294967295
 800f12e:	4806      	ldr	r0, [pc, #24]	; (800f148 <printf_+0x34>)
 800f130:	f7ff fb1a 	bl	800e768 <_ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list>
 800f134:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 800f136:	68fb      	ldr	r3, [r7, #12]
}
 800f138:	4618      	mov	r0, r3
 800f13a:	3710      	adds	r7, #16
 800f13c:	46bd      	mov	sp, r7
 800f13e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f142:	b004      	add	sp, #16
 800f144:	4770      	bx	lr
 800f146:	bf00      	nop
 800f148:	0800d8b1 	.word	0x0800d8b1

0800f14c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800f14c:	b480      	push	{r7}
 800f14e:	b083      	sub	sp, #12
 800f150:	af00      	add	r7, sp, #0
 800f152:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800f154:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800f158:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800f15c:	f003 0301 	and.w	r3, r3, #1
 800f160:	2b00      	cmp	r3, #0
 800f162:	d009      	beq.n	800f178 <ITM_SendChar+0x2c>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800f164:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800f168:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800f16c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800f170:	2b00      	cmp	r3, #0
 800f172:	d001      	beq.n	800f178 <ITM_SendChar+0x2c>
 800f174:	2301      	movs	r3, #1
 800f176:	e000      	b.n	800f17a <ITM_SendChar+0x2e>
 800f178:	2300      	movs	r3, #0
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d010      	beq.n	800f1a0 <ITM_SendChar+0x54>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800f17e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	2b00      	cmp	r3, #0
 800f186:	bf0c      	ite	eq
 800f188:	2301      	moveq	r3, #1
 800f18a:	2300      	movne	r3, #0
 800f18c:	b2db      	uxtb	r3, r3
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d001      	beq.n	800f196 <ITM_SendChar+0x4a>
    {
      __NOP();
 800f192:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800f194:	e7f3      	b.n	800f17e <ITM_SendChar+0x32>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800f196:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800f19a:	687a      	ldr	r2, [r7, #4]
 800f19c:	b2d2      	uxtb	r2, r2
 800f19e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800f1a0:	687b      	ldr	r3, [r7, #4]
}
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	370c      	adds	r7, #12
 800f1a6:	46bd      	mov	sp, r7
 800f1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ac:	4770      	bx	lr

0800f1ae <_putchar>:
 */

#include "estdio.hpp"
#include "main.h"

void _putchar(char character) {
 800f1ae:	b580      	push	{r7, lr}
 800f1b0:	b082      	sub	sp, #8
 800f1b2:	af00      	add	r7, sp, #0
 800f1b4:	4603      	mov	r3, r0
 800f1b6:	71fb      	strb	r3, [r7, #7]
	ITM_SendChar(character);
 800f1b8:	79fb      	ldrb	r3, [r7, #7]
 800f1ba:	4618      	mov	r0, r3
 800f1bc:	f7ff ffc6 	bl	800f14c <ITM_SendChar>
}
 800f1c0:	bf00      	nop
 800f1c2:	3708      	adds	r7, #8
 800f1c4:	46bd      	mov	sp, r7
 800f1c6:	bd80      	pop	{r7, pc}

0800f1c8 <__NVIC_SetPriority>:
{
 800f1c8:	b480      	push	{r7}
 800f1ca:	b083      	sub	sp, #12
 800f1cc:	af00      	add	r7, sp, #0
 800f1ce:	4603      	mov	r3, r0
 800f1d0:	6039      	str	r1, [r7, #0]
 800f1d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f1d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	db0a      	blt.n	800f1f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	b2da      	uxtb	r2, r3
 800f1e0:	490c      	ldr	r1, [pc, #48]	; (800f214 <__NVIC_SetPriority+0x4c>)
 800f1e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f1e6:	0112      	lsls	r2, r2, #4
 800f1e8:	b2d2      	uxtb	r2, r2
 800f1ea:	440b      	add	r3, r1
 800f1ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800f1f0:	e00a      	b.n	800f208 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f1f2:	683b      	ldr	r3, [r7, #0]
 800f1f4:	b2da      	uxtb	r2, r3
 800f1f6:	4908      	ldr	r1, [pc, #32]	; (800f218 <__NVIC_SetPriority+0x50>)
 800f1f8:	79fb      	ldrb	r3, [r7, #7]
 800f1fa:	f003 030f 	and.w	r3, r3, #15
 800f1fe:	3b04      	subs	r3, #4
 800f200:	0112      	lsls	r2, r2, #4
 800f202:	b2d2      	uxtb	r2, r2
 800f204:	440b      	add	r3, r1
 800f206:	761a      	strb	r2, [r3, #24]
}
 800f208:	bf00      	nop
 800f20a:	370c      	adds	r7, #12
 800f20c:	46bd      	mov	sp, r7
 800f20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f212:	4770      	bx	lr
 800f214:	e000e100 	.word	0xe000e100
 800f218:	e000ed00 	.word	0xe000ed00

0800f21c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800f21c:	b580      	push	{r7, lr}
 800f21e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800f220:	4b05      	ldr	r3, [pc, #20]	; (800f238 <SysTick_Handler+0x1c>)
 800f222:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800f224:	f003 f8a8 	bl	8012378 <xTaskGetSchedulerState>
 800f228:	4603      	mov	r3, r0
 800f22a:	2b01      	cmp	r3, #1
 800f22c:	d001      	beq.n	800f232 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800f22e:	f004 f8d3 	bl	80133d8 <xPortSysTickHandler>
  }
}
 800f232:	bf00      	nop
 800f234:	bd80      	pop	{r7, pc}
 800f236:	bf00      	nop
 800f238:	e000e010 	.word	0xe000e010

0800f23c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800f23c:	b580      	push	{r7, lr}
 800f23e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800f240:	2100      	movs	r1, #0
 800f242:	f06f 0004 	mvn.w	r0, #4
 800f246:	f7ff ffbf 	bl	800f1c8 <__NVIC_SetPriority>
#endif
}
 800f24a:	bf00      	nop
 800f24c:	bd80      	pop	{r7, pc}
	...

0800f250 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800f250:	b480      	push	{r7}
 800f252:	b083      	sub	sp, #12
 800f254:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f256:	f3ef 8305 	mrs	r3, IPSR
 800f25a:	603b      	str	r3, [r7, #0]
  return(result);
 800f25c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d003      	beq.n	800f26a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800f262:	f06f 0305 	mvn.w	r3, #5
 800f266:	607b      	str	r3, [r7, #4]
 800f268:	e00c      	b.n	800f284 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800f26a:	4b0a      	ldr	r3, [pc, #40]	; (800f294 <osKernelInitialize+0x44>)
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d105      	bne.n	800f27e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800f272:	4b08      	ldr	r3, [pc, #32]	; (800f294 <osKernelInitialize+0x44>)
 800f274:	2201      	movs	r2, #1
 800f276:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800f278:	2300      	movs	r3, #0
 800f27a:	607b      	str	r3, [r7, #4]
 800f27c:	e002      	b.n	800f284 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800f27e:	f04f 33ff 	mov.w	r3, #4294967295
 800f282:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f284:	687b      	ldr	r3, [r7, #4]
}
 800f286:	4618      	mov	r0, r3
 800f288:	370c      	adds	r7, #12
 800f28a:	46bd      	mov	sp, r7
 800f28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f290:	4770      	bx	lr
 800f292:	bf00      	nop
 800f294:	200011ec 	.word	0x200011ec

0800f298 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800f298:	b580      	push	{r7, lr}
 800f29a:	b082      	sub	sp, #8
 800f29c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f29e:	f3ef 8305 	mrs	r3, IPSR
 800f2a2:	603b      	str	r3, [r7, #0]
  return(result);
 800f2a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d003      	beq.n	800f2b2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800f2aa:	f06f 0305 	mvn.w	r3, #5
 800f2ae:	607b      	str	r3, [r7, #4]
 800f2b0:	e010      	b.n	800f2d4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800f2b2:	4b0b      	ldr	r3, [pc, #44]	; (800f2e0 <osKernelStart+0x48>)
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	2b01      	cmp	r3, #1
 800f2b8:	d109      	bne.n	800f2ce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800f2ba:	f7ff ffbf 	bl	800f23c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800f2be:	4b08      	ldr	r3, [pc, #32]	; (800f2e0 <osKernelStart+0x48>)
 800f2c0:	2202      	movs	r2, #2
 800f2c2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800f2c4:	f002 fb98 	bl	80119f8 <vTaskStartScheduler>
      stat = osOK;
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	607b      	str	r3, [r7, #4]
 800f2cc:	e002      	b.n	800f2d4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800f2ce:	f04f 33ff 	mov.w	r3, #4294967295
 800f2d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f2d4:	687b      	ldr	r3, [r7, #4]
}
 800f2d6:	4618      	mov	r0, r3
 800f2d8:	3708      	adds	r7, #8
 800f2da:	46bd      	mov	sp, r7
 800f2dc:	bd80      	pop	{r7, pc}
 800f2de:	bf00      	nop
 800f2e0:	200011ec 	.word	0x200011ec

0800f2e4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f2e4:	b580      	push	{r7, lr}
 800f2e6:	b08e      	sub	sp, #56	; 0x38
 800f2e8:	af04      	add	r7, sp, #16
 800f2ea:	60f8      	str	r0, [r7, #12]
 800f2ec:	60b9      	str	r1, [r7, #8]
 800f2ee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f2f0:	2300      	movs	r3, #0
 800f2f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f2f4:	f3ef 8305 	mrs	r3, IPSR
 800f2f8:	617b      	str	r3, [r7, #20]
  return(result);
 800f2fa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d17e      	bne.n	800f3fe <osThreadNew+0x11a>
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	2b00      	cmp	r3, #0
 800f304:	d07b      	beq.n	800f3fe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800f306:	2380      	movs	r3, #128	; 0x80
 800f308:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800f30a:	2318      	movs	r3, #24
 800f30c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800f30e:	2300      	movs	r3, #0
 800f310:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800f312:	f04f 33ff 	mov.w	r3, #4294967295
 800f316:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d045      	beq.n	800f3aa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	2b00      	cmp	r3, #0
 800f324:	d002      	beq.n	800f32c <osThreadNew+0x48>
        name = attr->name;
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	699b      	ldr	r3, [r3, #24]
 800f330:	2b00      	cmp	r3, #0
 800f332:	d002      	beq.n	800f33a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	699b      	ldr	r3, [r3, #24]
 800f338:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f33a:	69fb      	ldr	r3, [r7, #28]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d008      	beq.n	800f352 <osThreadNew+0x6e>
 800f340:	69fb      	ldr	r3, [r7, #28]
 800f342:	2b38      	cmp	r3, #56	; 0x38
 800f344:	d805      	bhi.n	800f352 <osThreadNew+0x6e>
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	685b      	ldr	r3, [r3, #4]
 800f34a:	f003 0301 	and.w	r3, r3, #1
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d001      	beq.n	800f356 <osThreadNew+0x72>
        return (NULL);
 800f352:	2300      	movs	r3, #0
 800f354:	e054      	b.n	800f400 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	695b      	ldr	r3, [r3, #20]
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d003      	beq.n	800f366 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	695b      	ldr	r3, [r3, #20]
 800f362:	089b      	lsrs	r3, r3, #2
 800f364:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	689b      	ldr	r3, [r3, #8]
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d00e      	beq.n	800f38c <osThreadNew+0xa8>
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	68db      	ldr	r3, [r3, #12]
 800f372:	2bbf      	cmp	r3, #191	; 0xbf
 800f374:	d90a      	bls.n	800f38c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d006      	beq.n	800f38c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	695b      	ldr	r3, [r3, #20]
 800f382:	2b00      	cmp	r3, #0
 800f384:	d002      	beq.n	800f38c <osThreadNew+0xa8>
        mem = 1;
 800f386:	2301      	movs	r3, #1
 800f388:	61bb      	str	r3, [r7, #24]
 800f38a:	e010      	b.n	800f3ae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	689b      	ldr	r3, [r3, #8]
 800f390:	2b00      	cmp	r3, #0
 800f392:	d10c      	bne.n	800f3ae <osThreadNew+0xca>
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	68db      	ldr	r3, [r3, #12]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d108      	bne.n	800f3ae <osThreadNew+0xca>
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	691b      	ldr	r3, [r3, #16]
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d104      	bne.n	800f3ae <osThreadNew+0xca>
          mem = 0;
 800f3a4:	2300      	movs	r3, #0
 800f3a6:	61bb      	str	r3, [r7, #24]
 800f3a8:	e001      	b.n	800f3ae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800f3aa:	2300      	movs	r3, #0
 800f3ac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f3ae:	69bb      	ldr	r3, [r7, #24]
 800f3b0:	2b01      	cmp	r3, #1
 800f3b2:	d110      	bne.n	800f3d6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f3b8:	687a      	ldr	r2, [r7, #4]
 800f3ba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f3bc:	9202      	str	r2, [sp, #8]
 800f3be:	9301      	str	r3, [sp, #4]
 800f3c0:	69fb      	ldr	r3, [r7, #28]
 800f3c2:	9300      	str	r3, [sp, #0]
 800f3c4:	68bb      	ldr	r3, [r7, #8]
 800f3c6:	6a3a      	ldr	r2, [r7, #32]
 800f3c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f3ca:	68f8      	ldr	r0, [r7, #12]
 800f3cc:	f002 f924 	bl	8011618 <xTaskCreateStatic>
 800f3d0:	4603      	mov	r3, r0
 800f3d2:	613b      	str	r3, [r7, #16]
 800f3d4:	e013      	b.n	800f3fe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800f3d6:	69bb      	ldr	r3, [r7, #24]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d110      	bne.n	800f3fe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f3dc:	6a3b      	ldr	r3, [r7, #32]
 800f3de:	b29a      	uxth	r2, r3
 800f3e0:	f107 0310 	add.w	r3, r7, #16
 800f3e4:	9301      	str	r3, [sp, #4]
 800f3e6:	69fb      	ldr	r3, [r7, #28]
 800f3e8:	9300      	str	r3, [sp, #0]
 800f3ea:	68bb      	ldr	r3, [r7, #8]
 800f3ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f3ee:	68f8      	ldr	r0, [r7, #12]
 800f3f0:	f002 f96f 	bl	80116d2 <xTaskCreate>
 800f3f4:	4603      	mov	r3, r0
 800f3f6:	2b01      	cmp	r3, #1
 800f3f8:	d001      	beq.n	800f3fe <osThreadNew+0x11a>
            hTask = NULL;
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f3fe:	693b      	ldr	r3, [r7, #16]
}
 800f400:	4618      	mov	r0, r3
 800f402:	3728      	adds	r7, #40	; 0x28
 800f404:	46bd      	mov	sp, r7
 800f406:	bd80      	pop	{r7, pc}

0800f408 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800f408:	b580      	push	{r7, lr}
 800f40a:	b084      	sub	sp, #16
 800f40c:	af00      	add	r7, sp, #0
 800f40e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f410:	f3ef 8305 	mrs	r3, IPSR
 800f414:	60bb      	str	r3, [r7, #8]
  return(result);
 800f416:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d003      	beq.n	800f424 <osDelay+0x1c>
    stat = osErrorISR;
 800f41c:	f06f 0305 	mvn.w	r3, #5
 800f420:	60fb      	str	r3, [r7, #12]
 800f422:	e007      	b.n	800f434 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800f424:	2300      	movs	r3, #0
 800f426:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d002      	beq.n	800f434 <osDelay+0x2c>
      vTaskDelay(ticks);
 800f42e:	6878      	ldr	r0, [r7, #4]
 800f430:	f002 faae 	bl	8011990 <vTaskDelay>
    }
  }

  return (stat);
 800f434:	68fb      	ldr	r3, [r7, #12]
}
 800f436:	4618      	mov	r0, r3
 800f438:	3710      	adds	r7, #16
 800f43a:	46bd      	mov	sp, r7
 800f43c:	bd80      	pop	{r7, pc}

0800f43e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800f43e:	b580      	push	{r7, lr}
 800f440:	b088      	sub	sp, #32
 800f442:	af00      	add	r7, sp, #0
 800f444:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800f446:	2300      	movs	r3, #0
 800f448:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f44a:	f3ef 8305 	mrs	r3, IPSR
 800f44e:	60bb      	str	r3, [r7, #8]
  return(result);
 800f450:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800f452:	2b00      	cmp	r3, #0
 800f454:	d174      	bne.n	800f540 <osMutexNew+0x102>
    if (attr != NULL) {
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d003      	beq.n	800f464 <osMutexNew+0x26>
      type = attr->attr_bits;
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	685b      	ldr	r3, [r3, #4]
 800f460:	61bb      	str	r3, [r7, #24]
 800f462:	e001      	b.n	800f468 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800f464:	2300      	movs	r3, #0
 800f466:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800f468:	69bb      	ldr	r3, [r7, #24]
 800f46a:	f003 0301 	and.w	r3, r3, #1
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d002      	beq.n	800f478 <osMutexNew+0x3a>
      rmtx = 1U;
 800f472:	2301      	movs	r3, #1
 800f474:	617b      	str	r3, [r7, #20]
 800f476:	e001      	b.n	800f47c <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800f478:	2300      	movs	r3, #0
 800f47a:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800f47c:	69bb      	ldr	r3, [r7, #24]
 800f47e:	f003 0308 	and.w	r3, r3, #8
 800f482:	2b00      	cmp	r3, #0
 800f484:	d15c      	bne.n	800f540 <osMutexNew+0x102>
      mem = -1;
 800f486:	f04f 33ff 	mov.w	r3, #4294967295
 800f48a:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d015      	beq.n	800f4be <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	689b      	ldr	r3, [r3, #8]
 800f496:	2b00      	cmp	r3, #0
 800f498:	d006      	beq.n	800f4a8 <osMutexNew+0x6a>
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	68db      	ldr	r3, [r3, #12]
 800f49e:	2b4f      	cmp	r3, #79	; 0x4f
 800f4a0:	d902      	bls.n	800f4a8 <osMutexNew+0x6a>
          mem = 1;
 800f4a2:	2301      	movs	r3, #1
 800f4a4:	613b      	str	r3, [r7, #16]
 800f4a6:	e00c      	b.n	800f4c2 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	689b      	ldr	r3, [r3, #8]
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d108      	bne.n	800f4c2 <osMutexNew+0x84>
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	68db      	ldr	r3, [r3, #12]
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	d104      	bne.n	800f4c2 <osMutexNew+0x84>
            mem = 0;
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	613b      	str	r3, [r7, #16]
 800f4bc:	e001      	b.n	800f4c2 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800f4be:	2300      	movs	r3, #0
 800f4c0:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800f4c2:	693b      	ldr	r3, [r7, #16]
 800f4c4:	2b01      	cmp	r3, #1
 800f4c6:	d112      	bne.n	800f4ee <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800f4c8:	697b      	ldr	r3, [r7, #20]
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d007      	beq.n	800f4de <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	689b      	ldr	r3, [r3, #8]
 800f4d2:	4619      	mov	r1, r3
 800f4d4:	2004      	movs	r0, #4
 800f4d6:	f000 fd88 	bl	800ffea <xQueueCreateMutexStatic>
 800f4da:	61f8      	str	r0, [r7, #28]
 800f4dc:	e016      	b.n	800f50c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	689b      	ldr	r3, [r3, #8]
 800f4e2:	4619      	mov	r1, r3
 800f4e4:	2001      	movs	r0, #1
 800f4e6:	f000 fd80 	bl	800ffea <xQueueCreateMutexStatic>
 800f4ea:	61f8      	str	r0, [r7, #28]
 800f4ec:	e00e      	b.n	800f50c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800f4ee:	693b      	ldr	r3, [r7, #16]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d10b      	bne.n	800f50c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800f4f4:	697b      	ldr	r3, [r7, #20]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d004      	beq.n	800f504 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800f4fa:	2004      	movs	r0, #4
 800f4fc:	f000 fd5d 	bl	800ffba <xQueueCreateMutex>
 800f500:	61f8      	str	r0, [r7, #28]
 800f502:	e003      	b.n	800f50c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800f504:	2001      	movs	r0, #1
 800f506:	f000 fd58 	bl	800ffba <xQueueCreateMutex>
 800f50a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800f50c:	69fb      	ldr	r3, [r7, #28]
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d00c      	beq.n	800f52c <osMutexNew+0xee>
        if (attr != NULL) {
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d003      	beq.n	800f520 <osMutexNew+0xe2>
          name = attr->name;
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	60fb      	str	r3, [r7, #12]
 800f51e:	e001      	b.n	800f524 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800f520:	2300      	movs	r3, #0
 800f522:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800f524:	68f9      	ldr	r1, [r7, #12]
 800f526:	69f8      	ldr	r0, [r7, #28]
 800f528:	f001 fc68 	bl	8010dfc <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800f52c:	69fb      	ldr	r3, [r7, #28]
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d006      	beq.n	800f540 <osMutexNew+0x102>
 800f532:	697b      	ldr	r3, [r7, #20]
 800f534:	2b00      	cmp	r3, #0
 800f536:	d003      	beq.n	800f540 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800f538:	69fb      	ldr	r3, [r7, #28]
 800f53a:	f043 0301 	orr.w	r3, r3, #1
 800f53e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800f540:	69fb      	ldr	r3, [r7, #28]
}
 800f542:	4618      	mov	r0, r3
 800f544:	3720      	adds	r7, #32
 800f546:	46bd      	mov	sp, r7
 800f548:	bd80      	pop	{r7, pc}

0800f54a <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800f54a:	b580      	push	{r7, lr}
 800f54c:	b086      	sub	sp, #24
 800f54e:	af00      	add	r7, sp, #0
 800f550:	6078      	str	r0, [r7, #4]
 800f552:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	f023 0301 	bic.w	r3, r3, #1
 800f55a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	f003 0301 	and.w	r3, r3, #1
 800f562:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800f564:	2300      	movs	r3, #0
 800f566:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f568:	f3ef 8305 	mrs	r3, IPSR
 800f56c:	60bb      	str	r3, [r7, #8]
  return(result);
 800f56e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800f570:	2b00      	cmp	r3, #0
 800f572:	d003      	beq.n	800f57c <osMutexAcquire+0x32>
    stat = osErrorISR;
 800f574:	f06f 0305 	mvn.w	r3, #5
 800f578:	617b      	str	r3, [r7, #20]
 800f57a:	e02c      	b.n	800f5d6 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800f57c:	693b      	ldr	r3, [r7, #16]
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d103      	bne.n	800f58a <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800f582:	f06f 0303 	mvn.w	r3, #3
 800f586:	617b      	str	r3, [r7, #20]
 800f588:	e025      	b.n	800f5d6 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d011      	beq.n	800f5b4 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800f590:	6839      	ldr	r1, [r7, #0]
 800f592:	6938      	ldr	r0, [r7, #16]
 800f594:	f000 fd78 	bl	8010088 <xQueueTakeMutexRecursive>
 800f598:	4603      	mov	r3, r0
 800f59a:	2b01      	cmp	r3, #1
 800f59c:	d01b      	beq.n	800f5d6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800f59e:	683b      	ldr	r3, [r7, #0]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d003      	beq.n	800f5ac <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800f5a4:	f06f 0301 	mvn.w	r3, #1
 800f5a8:	617b      	str	r3, [r7, #20]
 800f5aa:	e014      	b.n	800f5d6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800f5ac:	f06f 0302 	mvn.w	r3, #2
 800f5b0:	617b      	str	r3, [r7, #20]
 800f5b2:	e010      	b.n	800f5d6 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800f5b4:	6839      	ldr	r1, [r7, #0]
 800f5b6:	6938      	ldr	r0, [r7, #16]
 800f5b8:	f001 f90c 	bl	80107d4 <xQueueSemaphoreTake>
 800f5bc:	4603      	mov	r3, r0
 800f5be:	2b01      	cmp	r3, #1
 800f5c0:	d009      	beq.n	800f5d6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800f5c2:	683b      	ldr	r3, [r7, #0]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d003      	beq.n	800f5d0 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800f5c8:	f06f 0301 	mvn.w	r3, #1
 800f5cc:	617b      	str	r3, [r7, #20]
 800f5ce:	e002      	b.n	800f5d6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800f5d0:	f06f 0302 	mvn.w	r3, #2
 800f5d4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800f5d6:	697b      	ldr	r3, [r7, #20]
}
 800f5d8:	4618      	mov	r0, r3
 800f5da:	3718      	adds	r7, #24
 800f5dc:	46bd      	mov	sp, r7
 800f5de:	bd80      	pop	{r7, pc}

0800f5e0 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800f5e0:	b580      	push	{r7, lr}
 800f5e2:	b086      	sub	sp, #24
 800f5e4:	af00      	add	r7, sp, #0
 800f5e6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	f023 0301 	bic.w	r3, r3, #1
 800f5ee:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	f003 0301 	and.w	r3, r3, #1
 800f5f6:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800f5f8:	2300      	movs	r3, #0
 800f5fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f5fc:	f3ef 8305 	mrs	r3, IPSR
 800f600:	60bb      	str	r3, [r7, #8]
  return(result);
 800f602:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800f604:	2b00      	cmp	r3, #0
 800f606:	d003      	beq.n	800f610 <osMutexRelease+0x30>
    stat = osErrorISR;
 800f608:	f06f 0305 	mvn.w	r3, #5
 800f60c:	617b      	str	r3, [r7, #20]
 800f60e:	e01f      	b.n	800f650 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800f610:	693b      	ldr	r3, [r7, #16]
 800f612:	2b00      	cmp	r3, #0
 800f614:	d103      	bne.n	800f61e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800f616:	f06f 0303 	mvn.w	r3, #3
 800f61a:	617b      	str	r3, [r7, #20]
 800f61c:	e018      	b.n	800f650 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	2b00      	cmp	r3, #0
 800f622:	d009      	beq.n	800f638 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800f624:	6938      	ldr	r0, [r7, #16]
 800f626:	f000 fcfb 	bl	8010020 <xQueueGiveMutexRecursive>
 800f62a:	4603      	mov	r3, r0
 800f62c:	2b01      	cmp	r3, #1
 800f62e:	d00f      	beq.n	800f650 <osMutexRelease+0x70>
        stat = osErrorResource;
 800f630:	f06f 0302 	mvn.w	r3, #2
 800f634:	617b      	str	r3, [r7, #20]
 800f636:	e00b      	b.n	800f650 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800f638:	2300      	movs	r3, #0
 800f63a:	2200      	movs	r2, #0
 800f63c:	2100      	movs	r1, #0
 800f63e:	6938      	ldr	r0, [r7, #16]
 800f640:	f000 fdc2 	bl	80101c8 <xQueueGenericSend>
 800f644:	4603      	mov	r3, r0
 800f646:	2b01      	cmp	r3, #1
 800f648:	d002      	beq.n	800f650 <osMutexRelease+0x70>
        stat = osErrorResource;
 800f64a:	f06f 0302 	mvn.w	r3, #2
 800f64e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800f650:	697b      	ldr	r3, [r7, #20]
}
 800f652:	4618      	mov	r0, r3
 800f654:	3718      	adds	r7, #24
 800f656:	46bd      	mov	sp, r7
 800f658:	bd80      	pop	{r7, pc}

0800f65a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800f65a:	b580      	push	{r7, lr}
 800f65c:	b08a      	sub	sp, #40	; 0x28
 800f65e:	af02      	add	r7, sp, #8
 800f660:	60f8      	str	r0, [r7, #12]
 800f662:	60b9      	str	r1, [r7, #8]
 800f664:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800f666:	2300      	movs	r3, #0
 800f668:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f66a:	f3ef 8305 	mrs	r3, IPSR
 800f66e:	613b      	str	r3, [r7, #16]
  return(result);
 800f670:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800f672:	2b00      	cmp	r3, #0
 800f674:	d175      	bne.n	800f762 <osSemaphoreNew+0x108>
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d072      	beq.n	800f762 <osSemaphoreNew+0x108>
 800f67c:	68ba      	ldr	r2, [r7, #8]
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	429a      	cmp	r2, r3
 800f682:	d86e      	bhi.n	800f762 <osSemaphoreNew+0x108>
    mem = -1;
 800f684:	f04f 33ff 	mov.w	r3, #4294967295
 800f688:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d015      	beq.n	800f6bc <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	689b      	ldr	r3, [r3, #8]
 800f694:	2b00      	cmp	r3, #0
 800f696:	d006      	beq.n	800f6a6 <osSemaphoreNew+0x4c>
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	68db      	ldr	r3, [r3, #12]
 800f69c:	2b4f      	cmp	r3, #79	; 0x4f
 800f69e:	d902      	bls.n	800f6a6 <osSemaphoreNew+0x4c>
        mem = 1;
 800f6a0:	2301      	movs	r3, #1
 800f6a2:	61bb      	str	r3, [r7, #24]
 800f6a4:	e00c      	b.n	800f6c0 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	689b      	ldr	r3, [r3, #8]
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d108      	bne.n	800f6c0 <osSemaphoreNew+0x66>
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	68db      	ldr	r3, [r3, #12]
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d104      	bne.n	800f6c0 <osSemaphoreNew+0x66>
          mem = 0;
 800f6b6:	2300      	movs	r3, #0
 800f6b8:	61bb      	str	r3, [r7, #24]
 800f6ba:	e001      	b.n	800f6c0 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800f6bc:	2300      	movs	r3, #0
 800f6be:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800f6c0:	69bb      	ldr	r3, [r7, #24]
 800f6c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6c6:	d04c      	beq.n	800f762 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	2b01      	cmp	r3, #1
 800f6cc:	d128      	bne.n	800f720 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800f6ce:	69bb      	ldr	r3, [r7, #24]
 800f6d0:	2b01      	cmp	r3, #1
 800f6d2:	d10a      	bne.n	800f6ea <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	689b      	ldr	r3, [r3, #8]
 800f6d8:	2203      	movs	r2, #3
 800f6da:	9200      	str	r2, [sp, #0]
 800f6dc:	2200      	movs	r2, #0
 800f6de:	2100      	movs	r1, #0
 800f6e0:	2001      	movs	r0, #1
 800f6e2:	f000 fb7b 	bl	800fddc <xQueueGenericCreateStatic>
 800f6e6:	61f8      	str	r0, [r7, #28]
 800f6e8:	e005      	b.n	800f6f6 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800f6ea:	2203      	movs	r2, #3
 800f6ec:	2100      	movs	r1, #0
 800f6ee:	2001      	movs	r0, #1
 800f6f0:	f000 fbec 	bl	800fecc <xQueueGenericCreate>
 800f6f4:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800f6f6:	69fb      	ldr	r3, [r7, #28]
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d022      	beq.n	800f742 <osSemaphoreNew+0xe8>
 800f6fc:	68bb      	ldr	r3, [r7, #8]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d01f      	beq.n	800f742 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f702:	2300      	movs	r3, #0
 800f704:	2200      	movs	r2, #0
 800f706:	2100      	movs	r1, #0
 800f708:	69f8      	ldr	r0, [r7, #28]
 800f70a:	f000 fd5d 	bl	80101c8 <xQueueGenericSend>
 800f70e:	4603      	mov	r3, r0
 800f710:	2b01      	cmp	r3, #1
 800f712:	d016      	beq.n	800f742 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800f714:	69f8      	ldr	r0, [r7, #28]
 800f716:	f001 fa25 	bl	8010b64 <vQueueDelete>
            hSemaphore = NULL;
 800f71a:	2300      	movs	r3, #0
 800f71c:	61fb      	str	r3, [r7, #28]
 800f71e:	e010      	b.n	800f742 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800f720:	69bb      	ldr	r3, [r7, #24]
 800f722:	2b01      	cmp	r3, #1
 800f724:	d108      	bne.n	800f738 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	689b      	ldr	r3, [r3, #8]
 800f72a:	461a      	mov	r2, r3
 800f72c:	68b9      	ldr	r1, [r7, #8]
 800f72e:	68f8      	ldr	r0, [r7, #12]
 800f730:	f000 fce0 	bl	80100f4 <xQueueCreateCountingSemaphoreStatic>
 800f734:	61f8      	str	r0, [r7, #28]
 800f736:	e004      	b.n	800f742 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800f738:	68b9      	ldr	r1, [r7, #8]
 800f73a:	68f8      	ldr	r0, [r7, #12]
 800f73c:	f000 fd11 	bl	8010162 <xQueueCreateCountingSemaphore>
 800f740:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800f742:	69fb      	ldr	r3, [r7, #28]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d00c      	beq.n	800f762 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d003      	beq.n	800f756 <osSemaphoreNew+0xfc>
          name = attr->name;
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	617b      	str	r3, [r7, #20]
 800f754:	e001      	b.n	800f75a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800f756:	2300      	movs	r3, #0
 800f758:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800f75a:	6979      	ldr	r1, [r7, #20]
 800f75c:	69f8      	ldr	r0, [r7, #28]
 800f75e:	f001 fb4d 	bl	8010dfc <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800f762:	69fb      	ldr	r3, [r7, #28]
}
 800f764:	4618      	mov	r0, r3
 800f766:	3720      	adds	r7, #32
 800f768:	46bd      	mov	sp, r7
 800f76a:	bd80      	pop	{r7, pc}

0800f76c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800f76c:	b580      	push	{r7, lr}
 800f76e:	b086      	sub	sp, #24
 800f770:	af00      	add	r7, sp, #0
 800f772:	6078      	str	r0, [r7, #4]
 800f774:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f77a:	2300      	movs	r3, #0
 800f77c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800f77e:	693b      	ldr	r3, [r7, #16]
 800f780:	2b00      	cmp	r3, #0
 800f782:	d103      	bne.n	800f78c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800f784:	f06f 0303 	mvn.w	r3, #3
 800f788:	617b      	str	r3, [r7, #20]
 800f78a:	e039      	b.n	800f800 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f78c:	f3ef 8305 	mrs	r3, IPSR
 800f790:	60fb      	str	r3, [r7, #12]
  return(result);
 800f792:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f794:	2b00      	cmp	r3, #0
 800f796:	d022      	beq.n	800f7de <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800f798:	683b      	ldr	r3, [r7, #0]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d003      	beq.n	800f7a6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800f79e:	f06f 0303 	mvn.w	r3, #3
 800f7a2:	617b      	str	r3, [r7, #20]
 800f7a4:	e02c      	b.n	800f800 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800f7aa:	f107 0308 	add.w	r3, r7, #8
 800f7ae:	461a      	mov	r2, r3
 800f7b0:	2100      	movs	r1, #0
 800f7b2:	6938      	ldr	r0, [r7, #16]
 800f7b4:	f001 f91a 	bl	80109ec <xQueueReceiveFromISR>
 800f7b8:	4603      	mov	r3, r0
 800f7ba:	2b01      	cmp	r3, #1
 800f7bc:	d003      	beq.n	800f7c6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800f7be:	f06f 0302 	mvn.w	r3, #2
 800f7c2:	617b      	str	r3, [r7, #20]
 800f7c4:	e01c      	b.n	800f800 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800f7c6:	68bb      	ldr	r3, [r7, #8]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d019      	beq.n	800f800 <osSemaphoreAcquire+0x94>
 800f7cc:	4b0f      	ldr	r3, [pc, #60]	; (800f80c <osSemaphoreAcquire+0xa0>)
 800f7ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f7d2:	601a      	str	r2, [r3, #0]
 800f7d4:	f3bf 8f4f 	dsb	sy
 800f7d8:	f3bf 8f6f 	isb	sy
 800f7dc:	e010      	b.n	800f800 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800f7de:	6839      	ldr	r1, [r7, #0]
 800f7e0:	6938      	ldr	r0, [r7, #16]
 800f7e2:	f000 fff7 	bl	80107d4 <xQueueSemaphoreTake>
 800f7e6:	4603      	mov	r3, r0
 800f7e8:	2b01      	cmp	r3, #1
 800f7ea:	d009      	beq.n	800f800 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800f7ec:	683b      	ldr	r3, [r7, #0]
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d003      	beq.n	800f7fa <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800f7f2:	f06f 0301 	mvn.w	r3, #1
 800f7f6:	617b      	str	r3, [r7, #20]
 800f7f8:	e002      	b.n	800f800 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800f7fa:	f06f 0302 	mvn.w	r3, #2
 800f7fe:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800f800:	697b      	ldr	r3, [r7, #20]
}
 800f802:	4618      	mov	r0, r3
 800f804:	3718      	adds	r7, #24
 800f806:	46bd      	mov	sp, r7
 800f808:	bd80      	pop	{r7, pc}
 800f80a:	bf00      	nop
 800f80c:	e000ed04 	.word	0xe000ed04

0800f810 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800f810:	b580      	push	{r7, lr}
 800f812:	b086      	sub	sp, #24
 800f814:	af00      	add	r7, sp, #0
 800f816:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f81c:	2300      	movs	r3, #0
 800f81e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800f820:	693b      	ldr	r3, [r7, #16]
 800f822:	2b00      	cmp	r3, #0
 800f824:	d103      	bne.n	800f82e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800f826:	f06f 0303 	mvn.w	r3, #3
 800f82a:	617b      	str	r3, [r7, #20]
 800f82c:	e02c      	b.n	800f888 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f82e:	f3ef 8305 	mrs	r3, IPSR
 800f832:	60fb      	str	r3, [r7, #12]
  return(result);
 800f834:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f836:	2b00      	cmp	r3, #0
 800f838:	d01a      	beq.n	800f870 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800f83a:	2300      	movs	r3, #0
 800f83c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f83e:	f107 0308 	add.w	r3, r7, #8
 800f842:	4619      	mov	r1, r3
 800f844:	6938      	ldr	r0, [r7, #16]
 800f846:	f000 fe58 	bl	80104fa <xQueueGiveFromISR>
 800f84a:	4603      	mov	r3, r0
 800f84c:	2b01      	cmp	r3, #1
 800f84e:	d003      	beq.n	800f858 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800f850:	f06f 0302 	mvn.w	r3, #2
 800f854:	617b      	str	r3, [r7, #20]
 800f856:	e017      	b.n	800f888 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800f858:	68bb      	ldr	r3, [r7, #8]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d014      	beq.n	800f888 <osSemaphoreRelease+0x78>
 800f85e:	4b0d      	ldr	r3, [pc, #52]	; (800f894 <osSemaphoreRelease+0x84>)
 800f860:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f864:	601a      	str	r2, [r3, #0]
 800f866:	f3bf 8f4f 	dsb	sy
 800f86a:	f3bf 8f6f 	isb	sy
 800f86e:	e00b      	b.n	800f888 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f870:	2300      	movs	r3, #0
 800f872:	2200      	movs	r2, #0
 800f874:	2100      	movs	r1, #0
 800f876:	6938      	ldr	r0, [r7, #16]
 800f878:	f000 fca6 	bl	80101c8 <xQueueGenericSend>
 800f87c:	4603      	mov	r3, r0
 800f87e:	2b01      	cmp	r3, #1
 800f880:	d002      	beq.n	800f888 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800f882:	f06f 0302 	mvn.w	r3, #2
 800f886:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800f888:	697b      	ldr	r3, [r7, #20]
}
 800f88a:	4618      	mov	r0, r3
 800f88c:	3718      	adds	r7, #24
 800f88e:	46bd      	mov	sp, r7
 800f890:	bd80      	pop	{r7, pc}
 800f892:	bf00      	nop
 800f894:	e000ed04 	.word	0xe000ed04

0800f898 <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 800f898:	b580      	push	{r7, lr}
 800f89a:	b086      	sub	sp, #24
 800f89c:	af00      	add	r7, sp, #0
 800f89e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	613b      	str	r3, [r7, #16]
  uint32_t count;

  if (hSemaphore == NULL) {
 800f8a4:	693b      	ldr	r3, [r7, #16]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d102      	bne.n	800f8b0 <osSemaphoreGetCount+0x18>
    count = 0U;
 800f8aa:	2300      	movs	r3, #0
 800f8ac:	617b      	str	r3, [r7, #20]
 800f8ae:	e00e      	b.n	800f8ce <osSemaphoreGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f8b0:	f3ef 8305 	mrs	r3, IPSR
 800f8b4:	60fb      	str	r3, [r7, #12]
  return(result);
 800f8b6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d004      	beq.n	800f8c6 <osSemaphoreGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 800f8bc:	6938      	ldr	r0, [r7, #16]
 800f8be:	f001 f933 	bl	8010b28 <uxQueueMessagesWaitingFromISR>
 800f8c2:	6178      	str	r0, [r7, #20]
 800f8c4:	e003      	b.n	800f8ce <osSemaphoreGetCount+0x36>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 800f8c6:	6938      	ldr	r0, [r7, #16]
 800f8c8:	f001 f910 	bl	8010aec <uxQueueMessagesWaiting>
 800f8cc:	6178      	str	r0, [r7, #20]
  }

  return (count);
 800f8ce:	697b      	ldr	r3, [r7, #20]
}
 800f8d0:	4618      	mov	r0, r3
 800f8d2:	3718      	adds	r7, #24
 800f8d4:	46bd      	mov	sp, r7
 800f8d6:	bd80      	pop	{r7, pc}

0800f8d8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800f8d8:	b580      	push	{r7, lr}
 800f8da:	b08a      	sub	sp, #40	; 0x28
 800f8dc:	af02      	add	r7, sp, #8
 800f8de:	60f8      	str	r0, [r7, #12]
 800f8e0:	60b9      	str	r1, [r7, #8]
 800f8e2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800f8e4:	2300      	movs	r3, #0
 800f8e6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f8e8:	f3ef 8305 	mrs	r3, IPSR
 800f8ec:	613b      	str	r3, [r7, #16]
  return(result);
 800f8ee:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d15f      	bne.n	800f9b4 <osMessageQueueNew+0xdc>
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d05c      	beq.n	800f9b4 <osMessageQueueNew+0xdc>
 800f8fa:	68bb      	ldr	r3, [r7, #8]
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d059      	beq.n	800f9b4 <osMessageQueueNew+0xdc>
    mem = -1;
 800f900:	f04f 33ff 	mov.w	r3, #4294967295
 800f904:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d029      	beq.n	800f960 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	689b      	ldr	r3, [r3, #8]
 800f910:	2b00      	cmp	r3, #0
 800f912:	d012      	beq.n	800f93a <osMessageQueueNew+0x62>
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	68db      	ldr	r3, [r3, #12]
 800f918:	2b4f      	cmp	r3, #79	; 0x4f
 800f91a:	d90e      	bls.n	800f93a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f920:	2b00      	cmp	r3, #0
 800f922:	d00a      	beq.n	800f93a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	695a      	ldr	r2, [r3, #20]
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	68b9      	ldr	r1, [r7, #8]
 800f92c:	fb01 f303 	mul.w	r3, r1, r3
 800f930:	429a      	cmp	r2, r3
 800f932:	d302      	bcc.n	800f93a <osMessageQueueNew+0x62>
        mem = 1;
 800f934:	2301      	movs	r3, #1
 800f936:	61bb      	str	r3, [r7, #24]
 800f938:	e014      	b.n	800f964 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	689b      	ldr	r3, [r3, #8]
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d110      	bne.n	800f964 <osMessageQueueNew+0x8c>
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	68db      	ldr	r3, [r3, #12]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d10c      	bne.n	800f964 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d108      	bne.n	800f964 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	695b      	ldr	r3, [r3, #20]
 800f956:	2b00      	cmp	r3, #0
 800f958:	d104      	bne.n	800f964 <osMessageQueueNew+0x8c>
          mem = 0;
 800f95a:	2300      	movs	r3, #0
 800f95c:	61bb      	str	r3, [r7, #24]
 800f95e:	e001      	b.n	800f964 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800f960:	2300      	movs	r3, #0
 800f962:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f964:	69bb      	ldr	r3, [r7, #24]
 800f966:	2b01      	cmp	r3, #1
 800f968:	d10b      	bne.n	800f982 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	691a      	ldr	r2, [r3, #16]
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	689b      	ldr	r3, [r3, #8]
 800f972:	2100      	movs	r1, #0
 800f974:	9100      	str	r1, [sp, #0]
 800f976:	68b9      	ldr	r1, [r7, #8]
 800f978:	68f8      	ldr	r0, [r7, #12]
 800f97a:	f000 fa2f 	bl	800fddc <xQueueGenericCreateStatic>
 800f97e:	61f8      	str	r0, [r7, #28]
 800f980:	e008      	b.n	800f994 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800f982:	69bb      	ldr	r3, [r7, #24]
 800f984:	2b00      	cmp	r3, #0
 800f986:	d105      	bne.n	800f994 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800f988:	2200      	movs	r2, #0
 800f98a:	68b9      	ldr	r1, [r7, #8]
 800f98c:	68f8      	ldr	r0, [r7, #12]
 800f98e:	f000 fa9d 	bl	800fecc <xQueueGenericCreate>
 800f992:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800f994:	69fb      	ldr	r3, [r7, #28]
 800f996:	2b00      	cmp	r3, #0
 800f998:	d00c      	beq.n	800f9b4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d003      	beq.n	800f9a8 <osMessageQueueNew+0xd0>
        name = attr->name;
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	617b      	str	r3, [r7, #20]
 800f9a6:	e001      	b.n	800f9ac <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800f9a8:	2300      	movs	r3, #0
 800f9aa:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800f9ac:	6979      	ldr	r1, [r7, #20]
 800f9ae:	69f8      	ldr	r0, [r7, #28]
 800f9b0:	f001 fa24 	bl	8010dfc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800f9b4:	69fb      	ldr	r3, [r7, #28]
}
 800f9b6:	4618      	mov	r0, r3
 800f9b8:	3720      	adds	r7, #32
 800f9ba:	46bd      	mov	sp, r7
 800f9bc:	bd80      	pop	{r7, pc}
	...

0800f9c0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800f9c0:	b580      	push	{r7, lr}
 800f9c2:	b088      	sub	sp, #32
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	60f8      	str	r0, [r7, #12]
 800f9c8:	60b9      	str	r1, [r7, #8]
 800f9ca:	603b      	str	r3, [r7, #0]
 800f9cc:	4613      	mov	r3, r2
 800f9ce:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f9d4:	2300      	movs	r3, #0
 800f9d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f9d8:	f3ef 8305 	mrs	r3, IPSR
 800f9dc:	617b      	str	r3, [r7, #20]
  return(result);
 800f9de:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d028      	beq.n	800fa36 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f9e4:	69bb      	ldr	r3, [r7, #24]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d005      	beq.n	800f9f6 <osMessageQueuePut+0x36>
 800f9ea:	68bb      	ldr	r3, [r7, #8]
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d002      	beq.n	800f9f6 <osMessageQueuePut+0x36>
 800f9f0:	683b      	ldr	r3, [r7, #0]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d003      	beq.n	800f9fe <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800f9f6:	f06f 0303 	mvn.w	r3, #3
 800f9fa:	61fb      	str	r3, [r7, #28]
 800f9fc:	e038      	b.n	800fa70 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800f9fe:	2300      	movs	r3, #0
 800fa00:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800fa02:	f107 0210 	add.w	r2, r7, #16
 800fa06:	2300      	movs	r3, #0
 800fa08:	68b9      	ldr	r1, [r7, #8]
 800fa0a:	69b8      	ldr	r0, [r7, #24]
 800fa0c:	f000 fcda 	bl	80103c4 <xQueueGenericSendFromISR>
 800fa10:	4603      	mov	r3, r0
 800fa12:	2b01      	cmp	r3, #1
 800fa14:	d003      	beq.n	800fa1e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800fa16:	f06f 0302 	mvn.w	r3, #2
 800fa1a:	61fb      	str	r3, [r7, #28]
 800fa1c:	e028      	b.n	800fa70 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800fa1e:	693b      	ldr	r3, [r7, #16]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d025      	beq.n	800fa70 <osMessageQueuePut+0xb0>
 800fa24:	4b15      	ldr	r3, [pc, #84]	; (800fa7c <osMessageQueuePut+0xbc>)
 800fa26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fa2a:	601a      	str	r2, [r3, #0]
 800fa2c:	f3bf 8f4f 	dsb	sy
 800fa30:	f3bf 8f6f 	isb	sy
 800fa34:	e01c      	b.n	800fa70 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800fa36:	69bb      	ldr	r3, [r7, #24]
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d002      	beq.n	800fa42 <osMessageQueuePut+0x82>
 800fa3c:	68bb      	ldr	r3, [r7, #8]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d103      	bne.n	800fa4a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800fa42:	f06f 0303 	mvn.w	r3, #3
 800fa46:	61fb      	str	r3, [r7, #28]
 800fa48:	e012      	b.n	800fa70 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	683a      	ldr	r2, [r7, #0]
 800fa4e:	68b9      	ldr	r1, [r7, #8]
 800fa50:	69b8      	ldr	r0, [r7, #24]
 800fa52:	f000 fbb9 	bl	80101c8 <xQueueGenericSend>
 800fa56:	4603      	mov	r3, r0
 800fa58:	2b01      	cmp	r3, #1
 800fa5a:	d009      	beq.n	800fa70 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800fa5c:	683b      	ldr	r3, [r7, #0]
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d003      	beq.n	800fa6a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800fa62:	f06f 0301 	mvn.w	r3, #1
 800fa66:	61fb      	str	r3, [r7, #28]
 800fa68:	e002      	b.n	800fa70 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800fa6a:	f06f 0302 	mvn.w	r3, #2
 800fa6e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800fa70:	69fb      	ldr	r3, [r7, #28]
}
 800fa72:	4618      	mov	r0, r3
 800fa74:	3720      	adds	r7, #32
 800fa76:	46bd      	mov	sp, r7
 800fa78:	bd80      	pop	{r7, pc}
 800fa7a:	bf00      	nop
 800fa7c:	e000ed04 	.word	0xe000ed04

0800fa80 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800fa80:	b580      	push	{r7, lr}
 800fa82:	b088      	sub	sp, #32
 800fa84:	af00      	add	r7, sp, #0
 800fa86:	60f8      	str	r0, [r7, #12]
 800fa88:	60b9      	str	r1, [r7, #8]
 800fa8a:	607a      	str	r2, [r7, #4]
 800fa8c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800fa92:	2300      	movs	r3, #0
 800fa94:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fa96:	f3ef 8305 	mrs	r3, IPSR
 800fa9a:	617b      	str	r3, [r7, #20]
  return(result);
 800fa9c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d028      	beq.n	800faf4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800faa2:	69bb      	ldr	r3, [r7, #24]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d005      	beq.n	800fab4 <osMessageQueueGet+0x34>
 800faa8:	68bb      	ldr	r3, [r7, #8]
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d002      	beq.n	800fab4 <osMessageQueueGet+0x34>
 800faae:	683b      	ldr	r3, [r7, #0]
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d003      	beq.n	800fabc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800fab4:	f06f 0303 	mvn.w	r3, #3
 800fab8:	61fb      	str	r3, [r7, #28]
 800faba:	e037      	b.n	800fb2c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800fabc:	2300      	movs	r3, #0
 800fabe:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800fac0:	f107 0310 	add.w	r3, r7, #16
 800fac4:	461a      	mov	r2, r3
 800fac6:	68b9      	ldr	r1, [r7, #8]
 800fac8:	69b8      	ldr	r0, [r7, #24]
 800faca:	f000 ff8f 	bl	80109ec <xQueueReceiveFromISR>
 800face:	4603      	mov	r3, r0
 800fad0:	2b01      	cmp	r3, #1
 800fad2:	d003      	beq.n	800fadc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800fad4:	f06f 0302 	mvn.w	r3, #2
 800fad8:	61fb      	str	r3, [r7, #28]
 800fada:	e027      	b.n	800fb2c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800fadc:	693b      	ldr	r3, [r7, #16]
 800fade:	2b00      	cmp	r3, #0
 800fae0:	d024      	beq.n	800fb2c <osMessageQueueGet+0xac>
 800fae2:	4b15      	ldr	r3, [pc, #84]	; (800fb38 <osMessageQueueGet+0xb8>)
 800fae4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fae8:	601a      	str	r2, [r3, #0]
 800faea:	f3bf 8f4f 	dsb	sy
 800faee:	f3bf 8f6f 	isb	sy
 800faf2:	e01b      	b.n	800fb2c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800faf4:	69bb      	ldr	r3, [r7, #24]
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d002      	beq.n	800fb00 <osMessageQueueGet+0x80>
 800fafa:	68bb      	ldr	r3, [r7, #8]
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d103      	bne.n	800fb08 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800fb00:	f06f 0303 	mvn.w	r3, #3
 800fb04:	61fb      	str	r3, [r7, #28]
 800fb06:	e011      	b.n	800fb2c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800fb08:	683a      	ldr	r2, [r7, #0]
 800fb0a:	68b9      	ldr	r1, [r7, #8]
 800fb0c:	69b8      	ldr	r0, [r7, #24]
 800fb0e:	f000 fd81 	bl	8010614 <xQueueReceive>
 800fb12:	4603      	mov	r3, r0
 800fb14:	2b01      	cmp	r3, #1
 800fb16:	d009      	beq.n	800fb2c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800fb18:	683b      	ldr	r3, [r7, #0]
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d003      	beq.n	800fb26 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800fb1e:	f06f 0301 	mvn.w	r3, #1
 800fb22:	61fb      	str	r3, [r7, #28]
 800fb24:	e002      	b.n	800fb2c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800fb26:	f06f 0302 	mvn.w	r3, #2
 800fb2a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800fb2c:	69fb      	ldr	r3, [r7, #28]
}
 800fb2e:	4618      	mov	r0, r3
 800fb30:	3720      	adds	r7, #32
 800fb32:	46bd      	mov	sp, r7
 800fb34:	bd80      	pop	{r7, pc}
 800fb36:	bf00      	nop
 800fb38:	e000ed04 	.word	0xe000ed04

0800fb3c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800fb3c:	b480      	push	{r7}
 800fb3e:	b085      	sub	sp, #20
 800fb40:	af00      	add	r7, sp, #0
 800fb42:	60f8      	str	r0, [r7, #12]
 800fb44:	60b9      	str	r1, [r7, #8]
 800fb46:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	4a07      	ldr	r2, [pc, #28]	; (800fb68 <vApplicationGetIdleTaskMemory+0x2c>)
 800fb4c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800fb4e:	68bb      	ldr	r3, [r7, #8]
 800fb50:	4a06      	ldr	r2, [pc, #24]	; (800fb6c <vApplicationGetIdleTaskMemory+0x30>)
 800fb52:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	2280      	movs	r2, #128	; 0x80
 800fb58:	601a      	str	r2, [r3, #0]
}
 800fb5a:	bf00      	nop
 800fb5c:	3714      	adds	r7, #20
 800fb5e:	46bd      	mov	sp, r7
 800fb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb64:	4770      	bx	lr
 800fb66:	bf00      	nop
 800fb68:	200011f0 	.word	0x200011f0
 800fb6c:	200012b0 	.word	0x200012b0

0800fb70 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800fb70:	b480      	push	{r7}
 800fb72:	b085      	sub	sp, #20
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	60f8      	str	r0, [r7, #12]
 800fb78:	60b9      	str	r1, [r7, #8]
 800fb7a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	4a07      	ldr	r2, [pc, #28]	; (800fb9c <vApplicationGetTimerTaskMemory+0x2c>)
 800fb80:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800fb82:	68bb      	ldr	r3, [r7, #8]
 800fb84:	4a06      	ldr	r2, [pc, #24]	; (800fba0 <vApplicationGetTimerTaskMemory+0x30>)
 800fb86:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800fb8e:	601a      	str	r2, [r3, #0]
}
 800fb90:	bf00      	nop
 800fb92:	3714      	adds	r7, #20
 800fb94:	46bd      	mov	sp, r7
 800fb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9a:	4770      	bx	lr
 800fb9c:	200014b0 	.word	0x200014b0
 800fba0:	20001570 	.word	0x20001570

0800fba4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800fba4:	b480      	push	{r7}
 800fba6:	b083      	sub	sp, #12
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	f103 0208 	add.w	r2, r3, #8
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	f04f 32ff 	mov.w	r2, #4294967295
 800fbbc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	f103 0208 	add.w	r2, r3, #8
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	f103 0208 	add.w	r2, r3, #8
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	2200      	movs	r2, #0
 800fbd6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800fbd8:	bf00      	nop
 800fbda:	370c      	adds	r7, #12
 800fbdc:	46bd      	mov	sp, r7
 800fbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbe2:	4770      	bx	lr

0800fbe4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800fbe4:	b480      	push	{r7}
 800fbe6:	b083      	sub	sp, #12
 800fbe8:	af00      	add	r7, sp, #0
 800fbea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	2200      	movs	r2, #0
 800fbf0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800fbf2:	bf00      	nop
 800fbf4:	370c      	adds	r7, #12
 800fbf6:	46bd      	mov	sp, r7
 800fbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbfc:	4770      	bx	lr

0800fbfe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fbfe:	b480      	push	{r7}
 800fc00:	b085      	sub	sp, #20
 800fc02:	af00      	add	r7, sp, #0
 800fc04:	6078      	str	r0, [r7, #4]
 800fc06:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	685b      	ldr	r3, [r3, #4]
 800fc0c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800fc0e:	683b      	ldr	r3, [r7, #0]
 800fc10:	68fa      	ldr	r2, [r7, #12]
 800fc12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	689a      	ldr	r2, [r3, #8]
 800fc18:	683b      	ldr	r3, [r7, #0]
 800fc1a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800fc1c:	68fb      	ldr	r3, [r7, #12]
 800fc1e:	689b      	ldr	r3, [r3, #8]
 800fc20:	683a      	ldr	r2, [r7, #0]
 800fc22:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	683a      	ldr	r2, [r7, #0]
 800fc28:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800fc2a:	683b      	ldr	r3, [r7, #0]
 800fc2c:	687a      	ldr	r2, [r7, #4]
 800fc2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	1c5a      	adds	r2, r3, #1
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	601a      	str	r2, [r3, #0]
}
 800fc3a:	bf00      	nop
 800fc3c:	3714      	adds	r7, #20
 800fc3e:	46bd      	mov	sp, r7
 800fc40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc44:	4770      	bx	lr

0800fc46 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fc46:	b480      	push	{r7}
 800fc48:	b085      	sub	sp, #20
 800fc4a:	af00      	add	r7, sp, #0
 800fc4c:	6078      	str	r0, [r7, #4]
 800fc4e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800fc50:	683b      	ldr	r3, [r7, #0]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800fc56:	68bb      	ldr	r3, [r7, #8]
 800fc58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc5c:	d103      	bne.n	800fc66 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	691b      	ldr	r3, [r3, #16]
 800fc62:	60fb      	str	r3, [r7, #12]
 800fc64:	e00c      	b.n	800fc80 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	3308      	adds	r3, #8
 800fc6a:	60fb      	str	r3, [r7, #12]
 800fc6c:	e002      	b.n	800fc74 <vListInsert+0x2e>
 800fc6e:	68fb      	ldr	r3, [r7, #12]
 800fc70:	685b      	ldr	r3, [r3, #4]
 800fc72:	60fb      	str	r3, [r7, #12]
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	685b      	ldr	r3, [r3, #4]
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	68ba      	ldr	r2, [r7, #8]
 800fc7c:	429a      	cmp	r2, r3
 800fc7e:	d2f6      	bcs.n	800fc6e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	685a      	ldr	r2, [r3, #4]
 800fc84:	683b      	ldr	r3, [r7, #0]
 800fc86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800fc88:	683b      	ldr	r3, [r7, #0]
 800fc8a:	685b      	ldr	r3, [r3, #4]
 800fc8c:	683a      	ldr	r2, [r7, #0]
 800fc8e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800fc90:	683b      	ldr	r3, [r7, #0]
 800fc92:	68fa      	ldr	r2, [r7, #12]
 800fc94:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	683a      	ldr	r2, [r7, #0]
 800fc9a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800fc9c:	683b      	ldr	r3, [r7, #0]
 800fc9e:	687a      	ldr	r2, [r7, #4]
 800fca0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	1c5a      	adds	r2, r3, #1
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	601a      	str	r2, [r3, #0]
}
 800fcac:	bf00      	nop
 800fcae:	3714      	adds	r7, #20
 800fcb0:	46bd      	mov	sp, r7
 800fcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcb6:	4770      	bx	lr

0800fcb8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800fcb8:	b480      	push	{r7}
 800fcba:	b085      	sub	sp, #20
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	691b      	ldr	r3, [r3, #16]
 800fcc4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	685b      	ldr	r3, [r3, #4]
 800fcca:	687a      	ldr	r2, [r7, #4]
 800fccc:	6892      	ldr	r2, [r2, #8]
 800fcce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	689b      	ldr	r3, [r3, #8]
 800fcd4:	687a      	ldr	r2, [r7, #4]
 800fcd6:	6852      	ldr	r2, [r2, #4]
 800fcd8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	685b      	ldr	r3, [r3, #4]
 800fcde:	687a      	ldr	r2, [r7, #4]
 800fce0:	429a      	cmp	r2, r3
 800fce2:	d103      	bne.n	800fcec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	689a      	ldr	r2, [r3, #8]
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	2200      	movs	r2, #0
 800fcf0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	1e5a      	subs	r2, r3, #1
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	681b      	ldr	r3, [r3, #0]
}
 800fd00:	4618      	mov	r0, r3
 800fd02:	3714      	adds	r7, #20
 800fd04:	46bd      	mov	sp, r7
 800fd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd0a:	4770      	bx	lr

0800fd0c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800fd0c:	b580      	push	{r7, lr}
 800fd0e:	b084      	sub	sp, #16
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	6078      	str	r0, [r7, #4]
 800fd14:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d10a      	bne.n	800fd36 <xQueueGenericReset+0x2a>
	__asm volatile
 800fd20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd24:	f383 8811 	msr	BASEPRI, r3
 800fd28:	f3bf 8f6f 	isb	sy
 800fd2c:	f3bf 8f4f 	dsb	sy
 800fd30:	60bb      	str	r3, [r7, #8]
}
 800fd32:	bf00      	nop
 800fd34:	e7fe      	b.n	800fd34 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800fd36:	f003 fabd 	bl	80132b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	681a      	ldr	r2, [r3, #0]
 800fd3e:	68fb      	ldr	r3, [r7, #12]
 800fd40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd42:	68f9      	ldr	r1, [r7, #12]
 800fd44:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800fd46:	fb01 f303 	mul.w	r3, r1, r3
 800fd4a:	441a      	add	r2, r3
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	2200      	movs	r2, #0
 800fd54:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	681a      	ldr	r2, [r3, #0]
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fd5e:	68fb      	ldr	r3, [r7, #12]
 800fd60:	681a      	ldr	r2, [r3, #0]
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd66:	3b01      	subs	r3, #1
 800fd68:	68f9      	ldr	r1, [r7, #12]
 800fd6a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800fd6c:	fb01 f303 	mul.w	r3, r1, r3
 800fd70:	441a      	add	r2, r3
 800fd72:	68fb      	ldr	r3, [r7, #12]
 800fd74:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	22ff      	movs	r2, #255	; 0xff
 800fd7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	22ff      	movs	r2, #255	; 0xff
 800fd82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800fd86:	683b      	ldr	r3, [r7, #0]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d114      	bne.n	800fdb6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	691b      	ldr	r3, [r3, #16]
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d01a      	beq.n	800fdca <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	3310      	adds	r3, #16
 800fd98:	4618      	mov	r0, r3
 800fd9a:	f002 f8f5 	bl	8011f88 <xTaskRemoveFromEventList>
 800fd9e:	4603      	mov	r3, r0
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d012      	beq.n	800fdca <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800fda4:	4b0c      	ldr	r3, [pc, #48]	; (800fdd8 <xQueueGenericReset+0xcc>)
 800fda6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fdaa:	601a      	str	r2, [r3, #0]
 800fdac:	f3bf 8f4f 	dsb	sy
 800fdb0:	f3bf 8f6f 	isb	sy
 800fdb4:	e009      	b.n	800fdca <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	3310      	adds	r3, #16
 800fdba:	4618      	mov	r0, r3
 800fdbc:	f7ff fef2 	bl	800fba4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	3324      	adds	r3, #36	; 0x24
 800fdc4:	4618      	mov	r0, r3
 800fdc6:	f7ff feed 	bl	800fba4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fdca:	f003 faa3 	bl	8013314 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fdce:	2301      	movs	r3, #1
}
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	3710      	adds	r7, #16
 800fdd4:	46bd      	mov	sp, r7
 800fdd6:	bd80      	pop	{r7, pc}
 800fdd8:	e000ed04 	.word	0xe000ed04

0800fddc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800fddc:	b580      	push	{r7, lr}
 800fdde:	b08e      	sub	sp, #56	; 0x38
 800fde0:	af02      	add	r7, sp, #8
 800fde2:	60f8      	str	r0, [r7, #12]
 800fde4:	60b9      	str	r1, [r7, #8]
 800fde6:	607a      	str	r2, [r7, #4]
 800fde8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fdea:	68fb      	ldr	r3, [r7, #12]
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d10a      	bne.n	800fe06 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800fdf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdf4:	f383 8811 	msr	BASEPRI, r3
 800fdf8:	f3bf 8f6f 	isb	sy
 800fdfc:	f3bf 8f4f 	dsb	sy
 800fe00:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800fe02:	bf00      	nop
 800fe04:	e7fe      	b.n	800fe04 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800fe06:	683b      	ldr	r3, [r7, #0]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d10a      	bne.n	800fe22 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800fe0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe10:	f383 8811 	msr	BASEPRI, r3
 800fe14:	f3bf 8f6f 	isb	sy
 800fe18:	f3bf 8f4f 	dsb	sy
 800fe1c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800fe1e:	bf00      	nop
 800fe20:	e7fe      	b.n	800fe20 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d002      	beq.n	800fe2e <xQueueGenericCreateStatic+0x52>
 800fe28:	68bb      	ldr	r3, [r7, #8]
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d001      	beq.n	800fe32 <xQueueGenericCreateStatic+0x56>
 800fe2e:	2301      	movs	r3, #1
 800fe30:	e000      	b.n	800fe34 <xQueueGenericCreateStatic+0x58>
 800fe32:	2300      	movs	r3, #0
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d10a      	bne.n	800fe4e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800fe38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe3c:	f383 8811 	msr	BASEPRI, r3
 800fe40:	f3bf 8f6f 	isb	sy
 800fe44:	f3bf 8f4f 	dsb	sy
 800fe48:	623b      	str	r3, [r7, #32]
}
 800fe4a:	bf00      	nop
 800fe4c:	e7fe      	b.n	800fe4c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d102      	bne.n	800fe5a <xQueueGenericCreateStatic+0x7e>
 800fe54:	68bb      	ldr	r3, [r7, #8]
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d101      	bne.n	800fe5e <xQueueGenericCreateStatic+0x82>
 800fe5a:	2301      	movs	r3, #1
 800fe5c:	e000      	b.n	800fe60 <xQueueGenericCreateStatic+0x84>
 800fe5e:	2300      	movs	r3, #0
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	d10a      	bne.n	800fe7a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800fe64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe68:	f383 8811 	msr	BASEPRI, r3
 800fe6c:	f3bf 8f6f 	isb	sy
 800fe70:	f3bf 8f4f 	dsb	sy
 800fe74:	61fb      	str	r3, [r7, #28]
}
 800fe76:	bf00      	nop
 800fe78:	e7fe      	b.n	800fe78 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800fe7a:	2350      	movs	r3, #80	; 0x50
 800fe7c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fe7e:	697b      	ldr	r3, [r7, #20]
 800fe80:	2b50      	cmp	r3, #80	; 0x50
 800fe82:	d00a      	beq.n	800fe9a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800fe84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe88:	f383 8811 	msr	BASEPRI, r3
 800fe8c:	f3bf 8f6f 	isb	sy
 800fe90:	f3bf 8f4f 	dsb	sy
 800fe94:	61bb      	str	r3, [r7, #24]
}
 800fe96:	bf00      	nop
 800fe98:	e7fe      	b.n	800fe98 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800fe9a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fe9c:	683b      	ldr	r3, [r7, #0]
 800fe9e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800fea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d00d      	beq.n	800fec2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fea8:	2201      	movs	r2, #1
 800feaa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800feae:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800feb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800feb4:	9300      	str	r3, [sp, #0]
 800feb6:	4613      	mov	r3, r2
 800feb8:	687a      	ldr	r2, [r7, #4]
 800feba:	68b9      	ldr	r1, [r7, #8]
 800febc:	68f8      	ldr	r0, [r7, #12]
 800febe:	f000 f83f 	bl	800ff40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800fec4:	4618      	mov	r0, r3
 800fec6:	3730      	adds	r7, #48	; 0x30
 800fec8:	46bd      	mov	sp, r7
 800feca:	bd80      	pop	{r7, pc}

0800fecc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800fecc:	b580      	push	{r7, lr}
 800fece:	b08a      	sub	sp, #40	; 0x28
 800fed0:	af02      	add	r7, sp, #8
 800fed2:	60f8      	str	r0, [r7, #12]
 800fed4:	60b9      	str	r1, [r7, #8]
 800fed6:	4613      	mov	r3, r2
 800fed8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800feda:	68fb      	ldr	r3, [r7, #12]
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d10a      	bne.n	800fef6 <xQueueGenericCreate+0x2a>
	__asm volatile
 800fee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fee4:	f383 8811 	msr	BASEPRI, r3
 800fee8:	f3bf 8f6f 	isb	sy
 800feec:	f3bf 8f4f 	dsb	sy
 800fef0:	613b      	str	r3, [r7, #16]
}
 800fef2:	bf00      	nop
 800fef4:	e7fe      	b.n	800fef4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	68ba      	ldr	r2, [r7, #8]
 800fefa:	fb02 f303 	mul.w	r3, r2, r3
 800fefe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ff00:	69fb      	ldr	r3, [r7, #28]
 800ff02:	3350      	adds	r3, #80	; 0x50
 800ff04:	4618      	mov	r0, r3
 800ff06:	f003 faf7 	bl	80134f8 <pvPortMalloc>
 800ff0a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ff0c:	69bb      	ldr	r3, [r7, #24]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d011      	beq.n	800ff36 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ff12:	69bb      	ldr	r3, [r7, #24]
 800ff14:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ff16:	697b      	ldr	r3, [r7, #20]
 800ff18:	3350      	adds	r3, #80	; 0x50
 800ff1a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ff1c:	69bb      	ldr	r3, [r7, #24]
 800ff1e:	2200      	movs	r2, #0
 800ff20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ff24:	79fa      	ldrb	r2, [r7, #7]
 800ff26:	69bb      	ldr	r3, [r7, #24]
 800ff28:	9300      	str	r3, [sp, #0]
 800ff2a:	4613      	mov	r3, r2
 800ff2c:	697a      	ldr	r2, [r7, #20]
 800ff2e:	68b9      	ldr	r1, [r7, #8]
 800ff30:	68f8      	ldr	r0, [r7, #12]
 800ff32:	f000 f805 	bl	800ff40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ff36:	69bb      	ldr	r3, [r7, #24]
	}
 800ff38:	4618      	mov	r0, r3
 800ff3a:	3720      	adds	r7, #32
 800ff3c:	46bd      	mov	sp, r7
 800ff3e:	bd80      	pop	{r7, pc}

0800ff40 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ff40:	b580      	push	{r7, lr}
 800ff42:	b084      	sub	sp, #16
 800ff44:	af00      	add	r7, sp, #0
 800ff46:	60f8      	str	r0, [r7, #12]
 800ff48:	60b9      	str	r1, [r7, #8]
 800ff4a:	607a      	str	r2, [r7, #4]
 800ff4c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ff4e:	68bb      	ldr	r3, [r7, #8]
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d103      	bne.n	800ff5c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ff54:	69bb      	ldr	r3, [r7, #24]
 800ff56:	69ba      	ldr	r2, [r7, #24]
 800ff58:	601a      	str	r2, [r3, #0]
 800ff5a:	e002      	b.n	800ff62 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ff5c:	69bb      	ldr	r3, [r7, #24]
 800ff5e:	687a      	ldr	r2, [r7, #4]
 800ff60:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ff62:	69bb      	ldr	r3, [r7, #24]
 800ff64:	68fa      	ldr	r2, [r7, #12]
 800ff66:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ff68:	69bb      	ldr	r3, [r7, #24]
 800ff6a:	68ba      	ldr	r2, [r7, #8]
 800ff6c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ff6e:	2101      	movs	r1, #1
 800ff70:	69b8      	ldr	r0, [r7, #24]
 800ff72:	f7ff fecb 	bl	800fd0c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ff76:	69bb      	ldr	r3, [r7, #24]
 800ff78:	78fa      	ldrb	r2, [r7, #3]
 800ff7a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ff7e:	bf00      	nop
 800ff80:	3710      	adds	r7, #16
 800ff82:	46bd      	mov	sp, r7
 800ff84:	bd80      	pop	{r7, pc}

0800ff86 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800ff86:	b580      	push	{r7, lr}
 800ff88:	b082      	sub	sp, #8
 800ff8a:	af00      	add	r7, sp, #0
 800ff8c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d00e      	beq.n	800ffb2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	2200      	movs	r2, #0
 800ff98:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	2200      	movs	r2, #0
 800ff9e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	2200      	movs	r2, #0
 800ffa4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	2200      	movs	r2, #0
 800ffaa:	2100      	movs	r1, #0
 800ffac:	6878      	ldr	r0, [r7, #4]
 800ffae:	f000 f90b 	bl	80101c8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800ffb2:	bf00      	nop
 800ffb4:	3708      	adds	r7, #8
 800ffb6:	46bd      	mov	sp, r7
 800ffb8:	bd80      	pop	{r7, pc}

0800ffba <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800ffba:	b580      	push	{r7, lr}
 800ffbc:	b086      	sub	sp, #24
 800ffbe:	af00      	add	r7, sp, #0
 800ffc0:	4603      	mov	r3, r0
 800ffc2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ffc4:	2301      	movs	r3, #1
 800ffc6:	617b      	str	r3, [r7, #20]
 800ffc8:	2300      	movs	r3, #0
 800ffca:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800ffcc:	79fb      	ldrb	r3, [r7, #7]
 800ffce:	461a      	mov	r2, r3
 800ffd0:	6939      	ldr	r1, [r7, #16]
 800ffd2:	6978      	ldr	r0, [r7, #20]
 800ffd4:	f7ff ff7a 	bl	800fecc <xQueueGenericCreate>
 800ffd8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ffda:	68f8      	ldr	r0, [r7, #12]
 800ffdc:	f7ff ffd3 	bl	800ff86 <prvInitialiseMutex>

		return xNewQueue;
 800ffe0:	68fb      	ldr	r3, [r7, #12]
	}
 800ffe2:	4618      	mov	r0, r3
 800ffe4:	3718      	adds	r7, #24
 800ffe6:	46bd      	mov	sp, r7
 800ffe8:	bd80      	pop	{r7, pc}

0800ffea <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800ffea:	b580      	push	{r7, lr}
 800ffec:	b088      	sub	sp, #32
 800ffee:	af02      	add	r7, sp, #8
 800fff0:	4603      	mov	r3, r0
 800fff2:	6039      	str	r1, [r7, #0]
 800fff4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800fff6:	2301      	movs	r3, #1
 800fff8:	617b      	str	r3, [r7, #20]
 800fffa:	2300      	movs	r3, #0
 800fffc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800fffe:	79fb      	ldrb	r3, [r7, #7]
 8010000:	9300      	str	r3, [sp, #0]
 8010002:	683b      	ldr	r3, [r7, #0]
 8010004:	2200      	movs	r2, #0
 8010006:	6939      	ldr	r1, [r7, #16]
 8010008:	6978      	ldr	r0, [r7, #20]
 801000a:	f7ff fee7 	bl	800fddc <xQueueGenericCreateStatic>
 801000e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8010010:	68f8      	ldr	r0, [r7, #12]
 8010012:	f7ff ffb8 	bl	800ff86 <prvInitialiseMutex>

		return xNewQueue;
 8010016:	68fb      	ldr	r3, [r7, #12]
	}
 8010018:	4618      	mov	r0, r3
 801001a:	3718      	adds	r7, #24
 801001c:	46bd      	mov	sp, r7
 801001e:	bd80      	pop	{r7, pc}

08010020 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8010020:	b590      	push	{r4, r7, lr}
 8010022:	b087      	sub	sp, #28
 8010024:	af00      	add	r7, sp, #0
 8010026:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 801002c:	693b      	ldr	r3, [r7, #16]
 801002e:	2b00      	cmp	r3, #0
 8010030:	d10a      	bne.n	8010048 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8010032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010036:	f383 8811 	msr	BASEPRI, r3
 801003a:	f3bf 8f6f 	isb	sy
 801003e:	f3bf 8f4f 	dsb	sy
 8010042:	60fb      	str	r3, [r7, #12]
}
 8010044:	bf00      	nop
 8010046:	e7fe      	b.n	8010046 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8010048:	693b      	ldr	r3, [r7, #16]
 801004a:	689c      	ldr	r4, [r3, #8]
 801004c:	f002 f984 	bl	8012358 <xTaskGetCurrentTaskHandle>
 8010050:	4603      	mov	r3, r0
 8010052:	429c      	cmp	r4, r3
 8010054:	d111      	bne.n	801007a <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8010056:	693b      	ldr	r3, [r7, #16]
 8010058:	68db      	ldr	r3, [r3, #12]
 801005a:	1e5a      	subs	r2, r3, #1
 801005c:	693b      	ldr	r3, [r7, #16]
 801005e:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8010060:	693b      	ldr	r3, [r7, #16]
 8010062:	68db      	ldr	r3, [r3, #12]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d105      	bne.n	8010074 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8010068:	2300      	movs	r3, #0
 801006a:	2200      	movs	r2, #0
 801006c:	2100      	movs	r1, #0
 801006e:	6938      	ldr	r0, [r7, #16]
 8010070:	f000 f8aa 	bl	80101c8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8010074:	2301      	movs	r3, #1
 8010076:	617b      	str	r3, [r7, #20]
 8010078:	e001      	b.n	801007e <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 801007a:	2300      	movs	r3, #0
 801007c:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 801007e:	697b      	ldr	r3, [r7, #20]
	}
 8010080:	4618      	mov	r0, r3
 8010082:	371c      	adds	r7, #28
 8010084:	46bd      	mov	sp, r7
 8010086:	bd90      	pop	{r4, r7, pc}

08010088 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8010088:	b590      	push	{r4, r7, lr}
 801008a:	b087      	sub	sp, #28
 801008c:	af00      	add	r7, sp, #0
 801008e:	6078      	str	r0, [r7, #4]
 8010090:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8010096:	693b      	ldr	r3, [r7, #16]
 8010098:	2b00      	cmp	r3, #0
 801009a:	d10a      	bne.n	80100b2 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 801009c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100a0:	f383 8811 	msr	BASEPRI, r3
 80100a4:	f3bf 8f6f 	isb	sy
 80100a8:	f3bf 8f4f 	dsb	sy
 80100ac:	60fb      	str	r3, [r7, #12]
}
 80100ae:	bf00      	nop
 80100b0:	e7fe      	b.n	80100b0 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80100b2:	693b      	ldr	r3, [r7, #16]
 80100b4:	689c      	ldr	r4, [r3, #8]
 80100b6:	f002 f94f 	bl	8012358 <xTaskGetCurrentTaskHandle>
 80100ba:	4603      	mov	r3, r0
 80100bc:	429c      	cmp	r4, r3
 80100be:	d107      	bne.n	80100d0 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80100c0:	693b      	ldr	r3, [r7, #16]
 80100c2:	68db      	ldr	r3, [r3, #12]
 80100c4:	1c5a      	adds	r2, r3, #1
 80100c6:	693b      	ldr	r3, [r7, #16]
 80100c8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80100ca:	2301      	movs	r3, #1
 80100cc:	617b      	str	r3, [r7, #20]
 80100ce:	e00c      	b.n	80100ea <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80100d0:	6839      	ldr	r1, [r7, #0]
 80100d2:	6938      	ldr	r0, [r7, #16]
 80100d4:	f000 fb7e 	bl	80107d4 <xQueueSemaphoreTake>
 80100d8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80100da:	697b      	ldr	r3, [r7, #20]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d004      	beq.n	80100ea <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80100e0:	693b      	ldr	r3, [r7, #16]
 80100e2:	68db      	ldr	r3, [r3, #12]
 80100e4:	1c5a      	adds	r2, r3, #1
 80100e6:	693b      	ldr	r3, [r7, #16]
 80100e8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80100ea:	697b      	ldr	r3, [r7, #20]
	}
 80100ec:	4618      	mov	r0, r3
 80100ee:	371c      	adds	r7, #28
 80100f0:	46bd      	mov	sp, r7
 80100f2:	bd90      	pop	{r4, r7, pc}

080100f4 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80100f4:	b580      	push	{r7, lr}
 80100f6:	b08a      	sub	sp, #40	; 0x28
 80100f8:	af02      	add	r7, sp, #8
 80100fa:	60f8      	str	r0, [r7, #12]
 80100fc:	60b9      	str	r1, [r7, #8]
 80100fe:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	2b00      	cmp	r3, #0
 8010104:	d10a      	bne.n	801011c <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8010106:	f04f 0350 	mov.w	r3, #80	; 0x50
 801010a:	f383 8811 	msr	BASEPRI, r3
 801010e:	f3bf 8f6f 	isb	sy
 8010112:	f3bf 8f4f 	dsb	sy
 8010116:	61bb      	str	r3, [r7, #24]
}
 8010118:	bf00      	nop
 801011a:	e7fe      	b.n	801011a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 801011c:	68ba      	ldr	r2, [r7, #8]
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	429a      	cmp	r2, r3
 8010122:	d90a      	bls.n	801013a <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8010124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010128:	f383 8811 	msr	BASEPRI, r3
 801012c:	f3bf 8f6f 	isb	sy
 8010130:	f3bf 8f4f 	dsb	sy
 8010134:	617b      	str	r3, [r7, #20]
}
 8010136:	bf00      	nop
 8010138:	e7fe      	b.n	8010138 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 801013a:	2302      	movs	r3, #2
 801013c:	9300      	str	r3, [sp, #0]
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	2200      	movs	r2, #0
 8010142:	2100      	movs	r1, #0
 8010144:	68f8      	ldr	r0, [r7, #12]
 8010146:	f7ff fe49 	bl	800fddc <xQueueGenericCreateStatic>
 801014a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 801014c:	69fb      	ldr	r3, [r7, #28]
 801014e:	2b00      	cmp	r3, #0
 8010150:	d002      	beq.n	8010158 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010152:	69fb      	ldr	r3, [r7, #28]
 8010154:	68ba      	ldr	r2, [r7, #8]
 8010156:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8010158:	69fb      	ldr	r3, [r7, #28]
	}
 801015a:	4618      	mov	r0, r3
 801015c:	3720      	adds	r7, #32
 801015e:	46bd      	mov	sp, r7
 8010160:	bd80      	pop	{r7, pc}

08010162 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8010162:	b580      	push	{r7, lr}
 8010164:	b086      	sub	sp, #24
 8010166:	af00      	add	r7, sp, #0
 8010168:	6078      	str	r0, [r7, #4]
 801016a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	2b00      	cmp	r3, #0
 8010170:	d10a      	bne.n	8010188 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8010172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010176:	f383 8811 	msr	BASEPRI, r3
 801017a:	f3bf 8f6f 	isb	sy
 801017e:	f3bf 8f4f 	dsb	sy
 8010182:	613b      	str	r3, [r7, #16]
}
 8010184:	bf00      	nop
 8010186:	e7fe      	b.n	8010186 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010188:	683a      	ldr	r2, [r7, #0]
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	429a      	cmp	r2, r3
 801018e:	d90a      	bls.n	80101a6 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8010190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010194:	f383 8811 	msr	BASEPRI, r3
 8010198:	f3bf 8f6f 	isb	sy
 801019c:	f3bf 8f4f 	dsb	sy
 80101a0:	60fb      	str	r3, [r7, #12]
}
 80101a2:	bf00      	nop
 80101a4:	e7fe      	b.n	80101a4 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80101a6:	2202      	movs	r2, #2
 80101a8:	2100      	movs	r1, #0
 80101aa:	6878      	ldr	r0, [r7, #4]
 80101ac:	f7ff fe8e 	bl	800fecc <xQueueGenericCreate>
 80101b0:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80101b2:	697b      	ldr	r3, [r7, #20]
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d002      	beq.n	80101be <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80101b8:	697b      	ldr	r3, [r7, #20]
 80101ba:	683a      	ldr	r2, [r7, #0]
 80101bc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80101be:	697b      	ldr	r3, [r7, #20]
	}
 80101c0:	4618      	mov	r0, r3
 80101c2:	3718      	adds	r7, #24
 80101c4:	46bd      	mov	sp, r7
 80101c6:	bd80      	pop	{r7, pc}

080101c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	b08e      	sub	sp, #56	; 0x38
 80101cc:	af00      	add	r7, sp, #0
 80101ce:	60f8      	str	r0, [r7, #12]
 80101d0:	60b9      	str	r1, [r7, #8]
 80101d2:	607a      	str	r2, [r7, #4]
 80101d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80101d6:	2300      	movs	r3, #0
 80101d8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80101de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d10a      	bne.n	80101fa <xQueueGenericSend+0x32>
	__asm volatile
 80101e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101e8:	f383 8811 	msr	BASEPRI, r3
 80101ec:	f3bf 8f6f 	isb	sy
 80101f0:	f3bf 8f4f 	dsb	sy
 80101f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80101f6:	bf00      	nop
 80101f8:	e7fe      	b.n	80101f8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80101fa:	68bb      	ldr	r3, [r7, #8]
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d103      	bne.n	8010208 <xQueueGenericSend+0x40>
 8010200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010204:	2b00      	cmp	r3, #0
 8010206:	d101      	bne.n	801020c <xQueueGenericSend+0x44>
 8010208:	2301      	movs	r3, #1
 801020a:	e000      	b.n	801020e <xQueueGenericSend+0x46>
 801020c:	2300      	movs	r3, #0
 801020e:	2b00      	cmp	r3, #0
 8010210:	d10a      	bne.n	8010228 <xQueueGenericSend+0x60>
	__asm volatile
 8010212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010216:	f383 8811 	msr	BASEPRI, r3
 801021a:	f3bf 8f6f 	isb	sy
 801021e:	f3bf 8f4f 	dsb	sy
 8010222:	627b      	str	r3, [r7, #36]	; 0x24
}
 8010224:	bf00      	nop
 8010226:	e7fe      	b.n	8010226 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010228:	683b      	ldr	r3, [r7, #0]
 801022a:	2b02      	cmp	r3, #2
 801022c:	d103      	bne.n	8010236 <xQueueGenericSend+0x6e>
 801022e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010232:	2b01      	cmp	r3, #1
 8010234:	d101      	bne.n	801023a <xQueueGenericSend+0x72>
 8010236:	2301      	movs	r3, #1
 8010238:	e000      	b.n	801023c <xQueueGenericSend+0x74>
 801023a:	2300      	movs	r3, #0
 801023c:	2b00      	cmp	r3, #0
 801023e:	d10a      	bne.n	8010256 <xQueueGenericSend+0x8e>
	__asm volatile
 8010240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010244:	f383 8811 	msr	BASEPRI, r3
 8010248:	f3bf 8f6f 	isb	sy
 801024c:	f3bf 8f4f 	dsb	sy
 8010250:	623b      	str	r3, [r7, #32]
}
 8010252:	bf00      	nop
 8010254:	e7fe      	b.n	8010254 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010256:	f002 f88f 	bl	8012378 <xTaskGetSchedulerState>
 801025a:	4603      	mov	r3, r0
 801025c:	2b00      	cmp	r3, #0
 801025e:	d102      	bne.n	8010266 <xQueueGenericSend+0x9e>
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	2b00      	cmp	r3, #0
 8010264:	d101      	bne.n	801026a <xQueueGenericSend+0xa2>
 8010266:	2301      	movs	r3, #1
 8010268:	e000      	b.n	801026c <xQueueGenericSend+0xa4>
 801026a:	2300      	movs	r3, #0
 801026c:	2b00      	cmp	r3, #0
 801026e:	d10a      	bne.n	8010286 <xQueueGenericSend+0xbe>
	__asm volatile
 8010270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010274:	f383 8811 	msr	BASEPRI, r3
 8010278:	f3bf 8f6f 	isb	sy
 801027c:	f3bf 8f4f 	dsb	sy
 8010280:	61fb      	str	r3, [r7, #28]
}
 8010282:	bf00      	nop
 8010284:	e7fe      	b.n	8010284 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010286:	f003 f815 	bl	80132b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801028a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801028c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801028e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010292:	429a      	cmp	r2, r3
 8010294:	d302      	bcc.n	801029c <xQueueGenericSend+0xd4>
 8010296:	683b      	ldr	r3, [r7, #0]
 8010298:	2b02      	cmp	r3, #2
 801029a:	d129      	bne.n	80102f0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801029c:	683a      	ldr	r2, [r7, #0]
 801029e:	68b9      	ldr	r1, [r7, #8]
 80102a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80102a2:	f000 fc9a 	bl	8010bda <prvCopyDataToQueue>
 80102a6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80102a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d010      	beq.n	80102d2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80102b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102b2:	3324      	adds	r3, #36	; 0x24
 80102b4:	4618      	mov	r0, r3
 80102b6:	f001 fe67 	bl	8011f88 <xTaskRemoveFromEventList>
 80102ba:	4603      	mov	r3, r0
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d013      	beq.n	80102e8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80102c0:	4b3f      	ldr	r3, [pc, #252]	; (80103c0 <xQueueGenericSend+0x1f8>)
 80102c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80102c6:	601a      	str	r2, [r3, #0]
 80102c8:	f3bf 8f4f 	dsb	sy
 80102cc:	f3bf 8f6f 	isb	sy
 80102d0:	e00a      	b.n	80102e8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80102d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d007      	beq.n	80102e8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80102d8:	4b39      	ldr	r3, [pc, #228]	; (80103c0 <xQueueGenericSend+0x1f8>)
 80102da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80102de:	601a      	str	r2, [r3, #0]
 80102e0:	f3bf 8f4f 	dsb	sy
 80102e4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80102e8:	f003 f814 	bl	8013314 <vPortExitCritical>
				return pdPASS;
 80102ec:	2301      	movs	r3, #1
 80102ee:	e063      	b.n	80103b8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d103      	bne.n	80102fe <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80102f6:	f003 f80d 	bl	8013314 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80102fa:	2300      	movs	r3, #0
 80102fc:	e05c      	b.n	80103b8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80102fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010300:	2b00      	cmp	r3, #0
 8010302:	d106      	bne.n	8010312 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010304:	f107 0314 	add.w	r3, r7, #20
 8010308:	4618      	mov	r0, r3
 801030a:	f001 fec7 	bl	801209c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801030e:	2301      	movs	r3, #1
 8010310:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010312:	f002 ffff 	bl	8013314 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010316:	f001 fbe1 	bl	8011adc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801031a:	f002 ffcb 	bl	80132b4 <vPortEnterCritical>
 801031e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010320:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010324:	b25b      	sxtb	r3, r3
 8010326:	f1b3 3fff 	cmp.w	r3, #4294967295
 801032a:	d103      	bne.n	8010334 <xQueueGenericSend+0x16c>
 801032c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801032e:	2200      	movs	r2, #0
 8010330:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010336:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801033a:	b25b      	sxtb	r3, r3
 801033c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010340:	d103      	bne.n	801034a <xQueueGenericSend+0x182>
 8010342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010344:	2200      	movs	r2, #0
 8010346:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801034a:	f002 ffe3 	bl	8013314 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801034e:	1d3a      	adds	r2, r7, #4
 8010350:	f107 0314 	add.w	r3, r7, #20
 8010354:	4611      	mov	r1, r2
 8010356:	4618      	mov	r0, r3
 8010358:	f001 feb6 	bl	80120c8 <xTaskCheckForTimeOut>
 801035c:	4603      	mov	r3, r0
 801035e:	2b00      	cmp	r3, #0
 8010360:	d124      	bne.n	80103ac <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010362:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010364:	f000 fd31 	bl	8010dca <prvIsQueueFull>
 8010368:	4603      	mov	r3, r0
 801036a:	2b00      	cmp	r3, #0
 801036c:	d018      	beq.n	80103a0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801036e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010370:	3310      	adds	r3, #16
 8010372:	687a      	ldr	r2, [r7, #4]
 8010374:	4611      	mov	r1, r2
 8010376:	4618      	mov	r0, r3
 8010378:	f001 fdb6 	bl	8011ee8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801037c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801037e:	f000 fcbc 	bl	8010cfa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010382:	f001 fbb9 	bl	8011af8 <xTaskResumeAll>
 8010386:	4603      	mov	r3, r0
 8010388:	2b00      	cmp	r3, #0
 801038a:	f47f af7c 	bne.w	8010286 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 801038e:	4b0c      	ldr	r3, [pc, #48]	; (80103c0 <xQueueGenericSend+0x1f8>)
 8010390:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010394:	601a      	str	r2, [r3, #0]
 8010396:	f3bf 8f4f 	dsb	sy
 801039a:	f3bf 8f6f 	isb	sy
 801039e:	e772      	b.n	8010286 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80103a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80103a2:	f000 fcaa 	bl	8010cfa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80103a6:	f001 fba7 	bl	8011af8 <xTaskResumeAll>
 80103aa:	e76c      	b.n	8010286 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80103ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80103ae:	f000 fca4 	bl	8010cfa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80103b2:	f001 fba1 	bl	8011af8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80103b6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80103b8:	4618      	mov	r0, r3
 80103ba:	3738      	adds	r7, #56	; 0x38
 80103bc:	46bd      	mov	sp, r7
 80103be:	bd80      	pop	{r7, pc}
 80103c0:	e000ed04 	.word	0xe000ed04

080103c4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80103c4:	b580      	push	{r7, lr}
 80103c6:	b090      	sub	sp, #64	; 0x40
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	60f8      	str	r0, [r7, #12]
 80103cc:	60b9      	str	r1, [r7, #8]
 80103ce:	607a      	str	r2, [r7, #4]
 80103d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80103d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d10a      	bne.n	80103f2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80103dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103e0:	f383 8811 	msr	BASEPRI, r3
 80103e4:	f3bf 8f6f 	isb	sy
 80103e8:	f3bf 8f4f 	dsb	sy
 80103ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80103ee:	bf00      	nop
 80103f0:	e7fe      	b.n	80103f0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80103f2:	68bb      	ldr	r3, [r7, #8]
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d103      	bne.n	8010400 <xQueueGenericSendFromISR+0x3c>
 80103f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d101      	bne.n	8010404 <xQueueGenericSendFromISR+0x40>
 8010400:	2301      	movs	r3, #1
 8010402:	e000      	b.n	8010406 <xQueueGenericSendFromISR+0x42>
 8010404:	2300      	movs	r3, #0
 8010406:	2b00      	cmp	r3, #0
 8010408:	d10a      	bne.n	8010420 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 801040a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801040e:	f383 8811 	msr	BASEPRI, r3
 8010412:	f3bf 8f6f 	isb	sy
 8010416:	f3bf 8f4f 	dsb	sy
 801041a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801041c:	bf00      	nop
 801041e:	e7fe      	b.n	801041e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010420:	683b      	ldr	r3, [r7, #0]
 8010422:	2b02      	cmp	r3, #2
 8010424:	d103      	bne.n	801042e <xQueueGenericSendFromISR+0x6a>
 8010426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010428:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801042a:	2b01      	cmp	r3, #1
 801042c:	d101      	bne.n	8010432 <xQueueGenericSendFromISR+0x6e>
 801042e:	2301      	movs	r3, #1
 8010430:	e000      	b.n	8010434 <xQueueGenericSendFromISR+0x70>
 8010432:	2300      	movs	r3, #0
 8010434:	2b00      	cmp	r3, #0
 8010436:	d10a      	bne.n	801044e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8010438:	f04f 0350 	mov.w	r3, #80	; 0x50
 801043c:	f383 8811 	msr	BASEPRI, r3
 8010440:	f3bf 8f6f 	isb	sy
 8010444:	f3bf 8f4f 	dsb	sy
 8010448:	623b      	str	r3, [r7, #32]
}
 801044a:	bf00      	nop
 801044c:	e7fe      	b.n	801044c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801044e:	f003 f813 	bl	8013478 <vPortValidateInterruptPriority>
	__asm volatile
 8010452:	f3ef 8211 	mrs	r2, BASEPRI
 8010456:	f04f 0350 	mov.w	r3, #80	; 0x50
 801045a:	f383 8811 	msr	BASEPRI, r3
 801045e:	f3bf 8f6f 	isb	sy
 8010462:	f3bf 8f4f 	dsb	sy
 8010466:	61fa      	str	r2, [r7, #28]
 8010468:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 801046a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801046c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801046e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010470:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010476:	429a      	cmp	r2, r3
 8010478:	d302      	bcc.n	8010480 <xQueueGenericSendFromISR+0xbc>
 801047a:	683b      	ldr	r3, [r7, #0]
 801047c:	2b02      	cmp	r3, #2
 801047e:	d12f      	bne.n	80104e0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010482:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010486:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 801048a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801048c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801048e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010490:	683a      	ldr	r2, [r7, #0]
 8010492:	68b9      	ldr	r1, [r7, #8]
 8010494:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010496:	f000 fba0 	bl	8010bda <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801049a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 801049e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104a2:	d112      	bne.n	80104ca <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80104a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d016      	beq.n	80104da <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80104ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104ae:	3324      	adds	r3, #36	; 0x24
 80104b0:	4618      	mov	r0, r3
 80104b2:	f001 fd69 	bl	8011f88 <xTaskRemoveFromEventList>
 80104b6:	4603      	mov	r3, r0
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d00e      	beq.n	80104da <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d00b      	beq.n	80104da <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	2201      	movs	r2, #1
 80104c6:	601a      	str	r2, [r3, #0]
 80104c8:	e007      	b.n	80104da <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80104ca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80104ce:	3301      	adds	r3, #1
 80104d0:	b2db      	uxtb	r3, r3
 80104d2:	b25a      	sxtb	r2, r3
 80104d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80104da:	2301      	movs	r3, #1
 80104dc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80104de:	e001      	b.n	80104e4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80104e0:	2300      	movs	r3, #0
 80104e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80104e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80104e6:	617b      	str	r3, [r7, #20]
	__asm volatile
 80104e8:	697b      	ldr	r3, [r7, #20]
 80104ea:	f383 8811 	msr	BASEPRI, r3
}
 80104ee:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80104f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80104f2:	4618      	mov	r0, r3
 80104f4:	3740      	adds	r7, #64	; 0x40
 80104f6:	46bd      	mov	sp, r7
 80104f8:	bd80      	pop	{r7, pc}

080104fa <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80104fa:	b580      	push	{r7, lr}
 80104fc:	b08e      	sub	sp, #56	; 0x38
 80104fe:	af00      	add	r7, sp, #0
 8010500:	6078      	str	r0, [r7, #4]
 8010502:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801050a:	2b00      	cmp	r3, #0
 801050c:	d10a      	bne.n	8010524 <xQueueGiveFromISR+0x2a>
	__asm volatile
 801050e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010512:	f383 8811 	msr	BASEPRI, r3
 8010516:	f3bf 8f6f 	isb	sy
 801051a:	f3bf 8f4f 	dsb	sy
 801051e:	623b      	str	r3, [r7, #32]
}
 8010520:	bf00      	nop
 8010522:	e7fe      	b.n	8010522 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010528:	2b00      	cmp	r3, #0
 801052a:	d00a      	beq.n	8010542 <xQueueGiveFromISR+0x48>
	__asm volatile
 801052c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010530:	f383 8811 	msr	BASEPRI, r3
 8010534:	f3bf 8f6f 	isb	sy
 8010538:	f3bf 8f4f 	dsb	sy
 801053c:	61fb      	str	r3, [r7, #28]
}
 801053e:	bf00      	nop
 8010540:	e7fe      	b.n	8010540 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	2b00      	cmp	r3, #0
 8010548:	d103      	bne.n	8010552 <xQueueGiveFromISR+0x58>
 801054a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801054c:	689b      	ldr	r3, [r3, #8]
 801054e:	2b00      	cmp	r3, #0
 8010550:	d101      	bne.n	8010556 <xQueueGiveFromISR+0x5c>
 8010552:	2301      	movs	r3, #1
 8010554:	e000      	b.n	8010558 <xQueueGiveFromISR+0x5e>
 8010556:	2300      	movs	r3, #0
 8010558:	2b00      	cmp	r3, #0
 801055a:	d10a      	bne.n	8010572 <xQueueGiveFromISR+0x78>
	__asm volatile
 801055c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010560:	f383 8811 	msr	BASEPRI, r3
 8010564:	f3bf 8f6f 	isb	sy
 8010568:	f3bf 8f4f 	dsb	sy
 801056c:	61bb      	str	r3, [r7, #24]
}
 801056e:	bf00      	nop
 8010570:	e7fe      	b.n	8010570 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010572:	f002 ff81 	bl	8013478 <vPortValidateInterruptPriority>
	__asm volatile
 8010576:	f3ef 8211 	mrs	r2, BASEPRI
 801057a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801057e:	f383 8811 	msr	BASEPRI, r3
 8010582:	f3bf 8f6f 	isb	sy
 8010586:	f3bf 8f4f 	dsb	sy
 801058a:	617a      	str	r2, [r7, #20]
 801058c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801058e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010590:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010596:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8010598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801059a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801059c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801059e:	429a      	cmp	r2, r3
 80105a0:	d22b      	bcs.n	80105fa <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80105a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80105a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80105ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105ae:	1c5a      	adds	r2, r3, #1
 80105b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105b2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80105b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80105b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105bc:	d112      	bne.n	80105e4 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80105be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d016      	beq.n	80105f4 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80105c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105c8:	3324      	adds	r3, #36	; 0x24
 80105ca:	4618      	mov	r0, r3
 80105cc:	f001 fcdc 	bl	8011f88 <xTaskRemoveFromEventList>
 80105d0:	4603      	mov	r3, r0
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d00e      	beq.n	80105f4 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80105d6:	683b      	ldr	r3, [r7, #0]
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d00b      	beq.n	80105f4 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80105dc:	683b      	ldr	r3, [r7, #0]
 80105de:	2201      	movs	r2, #1
 80105e0:	601a      	str	r2, [r3, #0]
 80105e2:	e007      	b.n	80105f4 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80105e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80105e8:	3301      	adds	r3, #1
 80105ea:	b2db      	uxtb	r3, r3
 80105ec:	b25a      	sxtb	r2, r3
 80105ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80105f4:	2301      	movs	r3, #1
 80105f6:	637b      	str	r3, [r7, #52]	; 0x34
 80105f8:	e001      	b.n	80105fe <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80105fa:	2300      	movs	r3, #0
 80105fc:	637b      	str	r3, [r7, #52]	; 0x34
 80105fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010600:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	f383 8811 	msr	BASEPRI, r3
}
 8010608:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801060a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801060c:	4618      	mov	r0, r3
 801060e:	3738      	adds	r7, #56	; 0x38
 8010610:	46bd      	mov	sp, r7
 8010612:	bd80      	pop	{r7, pc}

08010614 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010614:	b580      	push	{r7, lr}
 8010616:	b08c      	sub	sp, #48	; 0x30
 8010618:	af00      	add	r7, sp, #0
 801061a:	60f8      	str	r0, [r7, #12]
 801061c:	60b9      	str	r1, [r7, #8]
 801061e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010620:	2300      	movs	r3, #0
 8010622:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801062a:	2b00      	cmp	r3, #0
 801062c:	d10a      	bne.n	8010644 <xQueueReceive+0x30>
	__asm volatile
 801062e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010632:	f383 8811 	msr	BASEPRI, r3
 8010636:	f3bf 8f6f 	isb	sy
 801063a:	f3bf 8f4f 	dsb	sy
 801063e:	623b      	str	r3, [r7, #32]
}
 8010640:	bf00      	nop
 8010642:	e7fe      	b.n	8010642 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010644:	68bb      	ldr	r3, [r7, #8]
 8010646:	2b00      	cmp	r3, #0
 8010648:	d103      	bne.n	8010652 <xQueueReceive+0x3e>
 801064a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801064c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801064e:	2b00      	cmp	r3, #0
 8010650:	d101      	bne.n	8010656 <xQueueReceive+0x42>
 8010652:	2301      	movs	r3, #1
 8010654:	e000      	b.n	8010658 <xQueueReceive+0x44>
 8010656:	2300      	movs	r3, #0
 8010658:	2b00      	cmp	r3, #0
 801065a:	d10a      	bne.n	8010672 <xQueueReceive+0x5e>
	__asm volatile
 801065c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010660:	f383 8811 	msr	BASEPRI, r3
 8010664:	f3bf 8f6f 	isb	sy
 8010668:	f3bf 8f4f 	dsb	sy
 801066c:	61fb      	str	r3, [r7, #28]
}
 801066e:	bf00      	nop
 8010670:	e7fe      	b.n	8010670 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010672:	f001 fe81 	bl	8012378 <xTaskGetSchedulerState>
 8010676:	4603      	mov	r3, r0
 8010678:	2b00      	cmp	r3, #0
 801067a:	d102      	bne.n	8010682 <xQueueReceive+0x6e>
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	2b00      	cmp	r3, #0
 8010680:	d101      	bne.n	8010686 <xQueueReceive+0x72>
 8010682:	2301      	movs	r3, #1
 8010684:	e000      	b.n	8010688 <xQueueReceive+0x74>
 8010686:	2300      	movs	r3, #0
 8010688:	2b00      	cmp	r3, #0
 801068a:	d10a      	bne.n	80106a2 <xQueueReceive+0x8e>
	__asm volatile
 801068c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010690:	f383 8811 	msr	BASEPRI, r3
 8010694:	f3bf 8f6f 	isb	sy
 8010698:	f3bf 8f4f 	dsb	sy
 801069c:	61bb      	str	r3, [r7, #24]
}
 801069e:	bf00      	nop
 80106a0:	e7fe      	b.n	80106a0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80106a2:	f002 fe07 	bl	80132b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80106a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80106aa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80106ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d01f      	beq.n	80106f2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80106b2:	68b9      	ldr	r1, [r7, #8]
 80106b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80106b6:	f000 fafa 	bl	8010cae <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80106ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106bc:	1e5a      	subs	r2, r3, #1
 80106be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106c0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80106c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106c4:	691b      	ldr	r3, [r3, #16]
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d00f      	beq.n	80106ea <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80106ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106cc:	3310      	adds	r3, #16
 80106ce:	4618      	mov	r0, r3
 80106d0:	f001 fc5a 	bl	8011f88 <xTaskRemoveFromEventList>
 80106d4:	4603      	mov	r3, r0
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d007      	beq.n	80106ea <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80106da:	4b3d      	ldr	r3, [pc, #244]	; (80107d0 <xQueueReceive+0x1bc>)
 80106dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80106e0:	601a      	str	r2, [r3, #0]
 80106e2:	f3bf 8f4f 	dsb	sy
 80106e6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80106ea:	f002 fe13 	bl	8013314 <vPortExitCritical>
				return pdPASS;
 80106ee:	2301      	movs	r3, #1
 80106f0:	e069      	b.n	80107c6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d103      	bne.n	8010700 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80106f8:	f002 fe0c 	bl	8013314 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80106fc:	2300      	movs	r3, #0
 80106fe:	e062      	b.n	80107c6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010702:	2b00      	cmp	r3, #0
 8010704:	d106      	bne.n	8010714 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010706:	f107 0310 	add.w	r3, r7, #16
 801070a:	4618      	mov	r0, r3
 801070c:	f001 fcc6 	bl	801209c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010710:	2301      	movs	r3, #1
 8010712:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010714:	f002 fdfe 	bl	8013314 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010718:	f001 f9e0 	bl	8011adc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801071c:	f002 fdca 	bl	80132b4 <vPortEnterCritical>
 8010720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010722:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010726:	b25b      	sxtb	r3, r3
 8010728:	f1b3 3fff 	cmp.w	r3, #4294967295
 801072c:	d103      	bne.n	8010736 <xQueueReceive+0x122>
 801072e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010730:	2200      	movs	r2, #0
 8010732:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010738:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801073c:	b25b      	sxtb	r3, r3
 801073e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010742:	d103      	bne.n	801074c <xQueueReceive+0x138>
 8010744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010746:	2200      	movs	r2, #0
 8010748:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801074c:	f002 fde2 	bl	8013314 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010750:	1d3a      	adds	r2, r7, #4
 8010752:	f107 0310 	add.w	r3, r7, #16
 8010756:	4611      	mov	r1, r2
 8010758:	4618      	mov	r0, r3
 801075a:	f001 fcb5 	bl	80120c8 <xTaskCheckForTimeOut>
 801075e:	4603      	mov	r3, r0
 8010760:	2b00      	cmp	r3, #0
 8010762:	d123      	bne.n	80107ac <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010764:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010766:	f000 fb1a 	bl	8010d9e <prvIsQueueEmpty>
 801076a:	4603      	mov	r3, r0
 801076c:	2b00      	cmp	r3, #0
 801076e:	d017      	beq.n	80107a0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010772:	3324      	adds	r3, #36	; 0x24
 8010774:	687a      	ldr	r2, [r7, #4]
 8010776:	4611      	mov	r1, r2
 8010778:	4618      	mov	r0, r3
 801077a:	f001 fbb5 	bl	8011ee8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801077e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010780:	f000 fabb 	bl	8010cfa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010784:	f001 f9b8 	bl	8011af8 <xTaskResumeAll>
 8010788:	4603      	mov	r3, r0
 801078a:	2b00      	cmp	r3, #0
 801078c:	d189      	bne.n	80106a2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 801078e:	4b10      	ldr	r3, [pc, #64]	; (80107d0 <xQueueReceive+0x1bc>)
 8010790:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010794:	601a      	str	r2, [r3, #0]
 8010796:	f3bf 8f4f 	dsb	sy
 801079a:	f3bf 8f6f 	isb	sy
 801079e:	e780      	b.n	80106a2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80107a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80107a2:	f000 faaa 	bl	8010cfa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80107a6:	f001 f9a7 	bl	8011af8 <xTaskResumeAll>
 80107aa:	e77a      	b.n	80106a2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80107ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80107ae:	f000 faa4 	bl	8010cfa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80107b2:	f001 f9a1 	bl	8011af8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80107b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80107b8:	f000 faf1 	bl	8010d9e <prvIsQueueEmpty>
 80107bc:	4603      	mov	r3, r0
 80107be:	2b00      	cmp	r3, #0
 80107c0:	f43f af6f 	beq.w	80106a2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80107c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80107c6:	4618      	mov	r0, r3
 80107c8:	3730      	adds	r7, #48	; 0x30
 80107ca:	46bd      	mov	sp, r7
 80107cc:	bd80      	pop	{r7, pc}
 80107ce:	bf00      	nop
 80107d0:	e000ed04 	.word	0xe000ed04

080107d4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80107d4:	b580      	push	{r7, lr}
 80107d6:	b08e      	sub	sp, #56	; 0x38
 80107d8:	af00      	add	r7, sp, #0
 80107da:	6078      	str	r0, [r7, #4]
 80107dc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80107de:	2300      	movs	r3, #0
 80107e0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80107e6:	2300      	movs	r3, #0
 80107e8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80107ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d10a      	bne.n	8010806 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80107f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107f4:	f383 8811 	msr	BASEPRI, r3
 80107f8:	f3bf 8f6f 	isb	sy
 80107fc:	f3bf 8f4f 	dsb	sy
 8010800:	623b      	str	r3, [r7, #32]
}
 8010802:	bf00      	nop
 8010804:	e7fe      	b.n	8010804 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801080a:	2b00      	cmp	r3, #0
 801080c:	d00a      	beq.n	8010824 <xQueueSemaphoreTake+0x50>
	__asm volatile
 801080e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010812:	f383 8811 	msr	BASEPRI, r3
 8010816:	f3bf 8f6f 	isb	sy
 801081a:	f3bf 8f4f 	dsb	sy
 801081e:	61fb      	str	r3, [r7, #28]
}
 8010820:	bf00      	nop
 8010822:	e7fe      	b.n	8010822 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010824:	f001 fda8 	bl	8012378 <xTaskGetSchedulerState>
 8010828:	4603      	mov	r3, r0
 801082a:	2b00      	cmp	r3, #0
 801082c:	d102      	bne.n	8010834 <xQueueSemaphoreTake+0x60>
 801082e:	683b      	ldr	r3, [r7, #0]
 8010830:	2b00      	cmp	r3, #0
 8010832:	d101      	bne.n	8010838 <xQueueSemaphoreTake+0x64>
 8010834:	2301      	movs	r3, #1
 8010836:	e000      	b.n	801083a <xQueueSemaphoreTake+0x66>
 8010838:	2300      	movs	r3, #0
 801083a:	2b00      	cmp	r3, #0
 801083c:	d10a      	bne.n	8010854 <xQueueSemaphoreTake+0x80>
	__asm volatile
 801083e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010842:	f383 8811 	msr	BASEPRI, r3
 8010846:	f3bf 8f6f 	isb	sy
 801084a:	f3bf 8f4f 	dsb	sy
 801084e:	61bb      	str	r3, [r7, #24]
}
 8010850:	bf00      	nop
 8010852:	e7fe      	b.n	8010852 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010854:	f002 fd2e 	bl	80132b4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8010858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801085a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801085c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801085e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010860:	2b00      	cmp	r3, #0
 8010862:	d024      	beq.n	80108ae <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010866:	1e5a      	subs	r2, r3, #1
 8010868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801086a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801086c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	2b00      	cmp	r3, #0
 8010872:	d104      	bne.n	801087e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010874:	f001 fef6 	bl	8012664 <pvTaskIncrementMutexHeldCount>
 8010878:	4602      	mov	r2, r0
 801087a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801087c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801087e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010880:	691b      	ldr	r3, [r3, #16]
 8010882:	2b00      	cmp	r3, #0
 8010884:	d00f      	beq.n	80108a6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010888:	3310      	adds	r3, #16
 801088a:	4618      	mov	r0, r3
 801088c:	f001 fb7c 	bl	8011f88 <xTaskRemoveFromEventList>
 8010890:	4603      	mov	r3, r0
 8010892:	2b00      	cmp	r3, #0
 8010894:	d007      	beq.n	80108a6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010896:	4b54      	ldr	r3, [pc, #336]	; (80109e8 <xQueueSemaphoreTake+0x214>)
 8010898:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801089c:	601a      	str	r2, [r3, #0]
 801089e:	f3bf 8f4f 	dsb	sy
 80108a2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80108a6:	f002 fd35 	bl	8013314 <vPortExitCritical>
				return pdPASS;
 80108aa:	2301      	movs	r3, #1
 80108ac:	e097      	b.n	80109de <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80108ae:	683b      	ldr	r3, [r7, #0]
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d111      	bne.n	80108d8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80108b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d00a      	beq.n	80108d0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80108ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108be:	f383 8811 	msr	BASEPRI, r3
 80108c2:	f3bf 8f6f 	isb	sy
 80108c6:	f3bf 8f4f 	dsb	sy
 80108ca:	617b      	str	r3, [r7, #20]
}
 80108cc:	bf00      	nop
 80108ce:	e7fe      	b.n	80108ce <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80108d0:	f002 fd20 	bl	8013314 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80108d4:	2300      	movs	r3, #0
 80108d6:	e082      	b.n	80109de <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80108d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d106      	bne.n	80108ec <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80108de:	f107 030c 	add.w	r3, r7, #12
 80108e2:	4618      	mov	r0, r3
 80108e4:	f001 fbda 	bl	801209c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80108e8:	2301      	movs	r3, #1
 80108ea:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80108ec:	f002 fd12 	bl	8013314 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80108f0:	f001 f8f4 	bl	8011adc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80108f4:	f002 fcde 	bl	80132b4 <vPortEnterCritical>
 80108f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80108fe:	b25b      	sxtb	r3, r3
 8010900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010904:	d103      	bne.n	801090e <xQueueSemaphoreTake+0x13a>
 8010906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010908:	2200      	movs	r2, #0
 801090a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801090e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010910:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010914:	b25b      	sxtb	r3, r3
 8010916:	f1b3 3fff 	cmp.w	r3, #4294967295
 801091a:	d103      	bne.n	8010924 <xQueueSemaphoreTake+0x150>
 801091c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801091e:	2200      	movs	r2, #0
 8010920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010924:	f002 fcf6 	bl	8013314 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010928:	463a      	mov	r2, r7
 801092a:	f107 030c 	add.w	r3, r7, #12
 801092e:	4611      	mov	r1, r2
 8010930:	4618      	mov	r0, r3
 8010932:	f001 fbc9 	bl	80120c8 <xTaskCheckForTimeOut>
 8010936:	4603      	mov	r3, r0
 8010938:	2b00      	cmp	r3, #0
 801093a:	d132      	bne.n	80109a2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801093c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801093e:	f000 fa2e 	bl	8010d9e <prvIsQueueEmpty>
 8010942:	4603      	mov	r3, r0
 8010944:	2b00      	cmp	r3, #0
 8010946:	d026      	beq.n	8010996 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d109      	bne.n	8010964 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8010950:	f002 fcb0 	bl	80132b4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010956:	689b      	ldr	r3, [r3, #8]
 8010958:	4618      	mov	r0, r3
 801095a:	f001 fd2b 	bl	80123b4 <xTaskPriorityInherit>
 801095e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8010960:	f002 fcd8 	bl	8013314 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010966:	3324      	adds	r3, #36	; 0x24
 8010968:	683a      	ldr	r2, [r7, #0]
 801096a:	4611      	mov	r1, r2
 801096c:	4618      	mov	r0, r3
 801096e:	f001 fabb 	bl	8011ee8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010972:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010974:	f000 f9c1 	bl	8010cfa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010978:	f001 f8be 	bl	8011af8 <xTaskResumeAll>
 801097c:	4603      	mov	r3, r0
 801097e:	2b00      	cmp	r3, #0
 8010980:	f47f af68 	bne.w	8010854 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8010984:	4b18      	ldr	r3, [pc, #96]	; (80109e8 <xQueueSemaphoreTake+0x214>)
 8010986:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801098a:	601a      	str	r2, [r3, #0]
 801098c:	f3bf 8f4f 	dsb	sy
 8010990:	f3bf 8f6f 	isb	sy
 8010994:	e75e      	b.n	8010854 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8010996:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010998:	f000 f9af 	bl	8010cfa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801099c:	f001 f8ac 	bl	8011af8 <xTaskResumeAll>
 80109a0:	e758      	b.n	8010854 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80109a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80109a4:	f000 f9a9 	bl	8010cfa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80109a8:	f001 f8a6 	bl	8011af8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80109ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80109ae:	f000 f9f6 	bl	8010d9e <prvIsQueueEmpty>
 80109b2:	4603      	mov	r3, r0
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	f43f af4d 	beq.w	8010854 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80109ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d00d      	beq.n	80109dc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80109c0:	f002 fc78 	bl	80132b4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80109c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80109c6:	f000 f8f0 	bl	8010baa <prvGetDisinheritPriorityAfterTimeout>
 80109ca:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80109cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109ce:	689b      	ldr	r3, [r3, #8]
 80109d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80109d2:	4618      	mov	r0, r3
 80109d4:	f001 fdc4 	bl	8012560 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80109d8:	f002 fc9c 	bl	8013314 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80109dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80109de:	4618      	mov	r0, r3
 80109e0:	3738      	adds	r7, #56	; 0x38
 80109e2:	46bd      	mov	sp, r7
 80109e4:	bd80      	pop	{r7, pc}
 80109e6:	bf00      	nop
 80109e8:	e000ed04 	.word	0xe000ed04

080109ec <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80109ec:	b580      	push	{r7, lr}
 80109ee:	b08e      	sub	sp, #56	; 0x38
 80109f0:	af00      	add	r7, sp, #0
 80109f2:	60f8      	str	r0, [r7, #12]
 80109f4:	60b9      	str	r1, [r7, #8]
 80109f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80109fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d10a      	bne.n	8010a18 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8010a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a06:	f383 8811 	msr	BASEPRI, r3
 8010a0a:	f3bf 8f6f 	isb	sy
 8010a0e:	f3bf 8f4f 	dsb	sy
 8010a12:	623b      	str	r3, [r7, #32]
}
 8010a14:	bf00      	nop
 8010a16:	e7fe      	b.n	8010a16 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010a18:	68bb      	ldr	r3, [r7, #8]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d103      	bne.n	8010a26 <xQueueReceiveFromISR+0x3a>
 8010a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d101      	bne.n	8010a2a <xQueueReceiveFromISR+0x3e>
 8010a26:	2301      	movs	r3, #1
 8010a28:	e000      	b.n	8010a2c <xQueueReceiveFromISR+0x40>
 8010a2a:	2300      	movs	r3, #0
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d10a      	bne.n	8010a46 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8010a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a34:	f383 8811 	msr	BASEPRI, r3
 8010a38:	f3bf 8f6f 	isb	sy
 8010a3c:	f3bf 8f4f 	dsb	sy
 8010a40:	61fb      	str	r3, [r7, #28]
}
 8010a42:	bf00      	nop
 8010a44:	e7fe      	b.n	8010a44 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010a46:	f002 fd17 	bl	8013478 <vPortValidateInterruptPriority>
	__asm volatile
 8010a4a:	f3ef 8211 	mrs	r2, BASEPRI
 8010a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a52:	f383 8811 	msr	BASEPRI, r3
 8010a56:	f3bf 8f6f 	isb	sy
 8010a5a:	f3bf 8f4f 	dsb	sy
 8010a5e:	61ba      	str	r2, [r7, #24]
 8010a60:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010a62:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010a64:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a6a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d02f      	beq.n	8010ad2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8010a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a74:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010a78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010a7c:	68b9      	ldr	r1, [r7, #8]
 8010a7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010a80:	f000 f915 	bl	8010cae <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a86:	1e5a      	subs	r2, r3, #1
 8010a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a8a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010a8c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a94:	d112      	bne.n	8010abc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a98:	691b      	ldr	r3, [r3, #16]
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d016      	beq.n	8010acc <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010aa0:	3310      	adds	r3, #16
 8010aa2:	4618      	mov	r0, r3
 8010aa4:	f001 fa70 	bl	8011f88 <xTaskRemoveFromEventList>
 8010aa8:	4603      	mov	r3, r0
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d00e      	beq.n	8010acc <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d00b      	beq.n	8010acc <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	2201      	movs	r2, #1
 8010ab8:	601a      	str	r2, [r3, #0]
 8010aba:	e007      	b.n	8010acc <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010abc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010ac0:	3301      	adds	r3, #1
 8010ac2:	b2db      	uxtb	r3, r3
 8010ac4:	b25a      	sxtb	r2, r3
 8010ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ac8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8010acc:	2301      	movs	r3, #1
 8010ace:	637b      	str	r3, [r7, #52]	; 0x34
 8010ad0:	e001      	b.n	8010ad6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8010ad2:	2300      	movs	r3, #0
 8010ad4:	637b      	str	r3, [r7, #52]	; 0x34
 8010ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ad8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010ada:	693b      	ldr	r3, [r7, #16]
 8010adc:	f383 8811 	msr	BASEPRI, r3
}
 8010ae0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010ae2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010ae4:	4618      	mov	r0, r3
 8010ae6:	3738      	adds	r7, #56	; 0x38
 8010ae8:	46bd      	mov	sp, r7
 8010aea:	bd80      	pop	{r7, pc}

08010aec <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8010aec:	b580      	push	{r7, lr}
 8010aee:	b084      	sub	sp, #16
 8010af0:	af00      	add	r7, sp, #0
 8010af2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d10a      	bne.n	8010b10 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8010afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010afe:	f383 8811 	msr	BASEPRI, r3
 8010b02:	f3bf 8f6f 	isb	sy
 8010b06:	f3bf 8f4f 	dsb	sy
 8010b0a:	60bb      	str	r3, [r7, #8]
}
 8010b0c:	bf00      	nop
 8010b0e:	e7fe      	b.n	8010b0e <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8010b10:	f002 fbd0 	bl	80132b4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010b18:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8010b1a:	f002 fbfb 	bl	8013314 <vPortExitCritical>

	return uxReturn;
 8010b1e:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8010b20:	4618      	mov	r0, r3
 8010b22:	3710      	adds	r7, #16
 8010b24:	46bd      	mov	sp, r7
 8010b26:	bd80      	pop	{r7, pc}

08010b28 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8010b28:	b480      	push	{r7}
 8010b2a:	b087      	sub	sp, #28
 8010b2c:	af00      	add	r7, sp, #0
 8010b2e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8010b34:	697b      	ldr	r3, [r7, #20]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d10a      	bne.n	8010b50 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8010b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b3e:	f383 8811 	msr	BASEPRI, r3
 8010b42:	f3bf 8f6f 	isb	sy
 8010b46:	f3bf 8f4f 	dsb	sy
 8010b4a:	60fb      	str	r3, [r7, #12]
}
 8010b4c:	bf00      	nop
 8010b4e:	e7fe      	b.n	8010b4e <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8010b50:	697b      	ldr	r3, [r7, #20]
 8010b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010b54:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8010b56:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8010b58:	4618      	mov	r0, r3
 8010b5a:	371c      	adds	r7, #28
 8010b5c:	46bd      	mov	sp, r7
 8010b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b62:	4770      	bx	lr

08010b64 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	b084      	sub	sp, #16
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010b70:	68fb      	ldr	r3, [r7, #12]
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	d10a      	bne.n	8010b8c <vQueueDelete+0x28>
	__asm volatile
 8010b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b7a:	f383 8811 	msr	BASEPRI, r3
 8010b7e:	f3bf 8f6f 	isb	sy
 8010b82:	f3bf 8f4f 	dsb	sy
 8010b86:	60bb      	str	r3, [r7, #8]
}
 8010b88:	bf00      	nop
 8010b8a:	e7fe      	b.n	8010b8a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8010b8c:	68f8      	ldr	r0, [r7, #12]
 8010b8e:	f000 f95f 	bl	8010e50 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d102      	bne.n	8010ba2 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8010b9c:	68f8      	ldr	r0, [r7, #12]
 8010b9e:	f002 fd7b 	bl	8013698 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8010ba2:	bf00      	nop
 8010ba4:	3710      	adds	r7, #16
 8010ba6:	46bd      	mov	sp, r7
 8010ba8:	bd80      	pop	{r7, pc}

08010baa <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010baa:	b480      	push	{r7}
 8010bac:	b085      	sub	sp, #20
 8010bae:	af00      	add	r7, sp, #0
 8010bb0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d006      	beq.n	8010bc8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8010bc4:	60fb      	str	r3, [r7, #12]
 8010bc6:	e001      	b.n	8010bcc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010bc8:	2300      	movs	r3, #0
 8010bca:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010bcc:	68fb      	ldr	r3, [r7, #12]
	}
 8010bce:	4618      	mov	r0, r3
 8010bd0:	3714      	adds	r7, #20
 8010bd2:	46bd      	mov	sp, r7
 8010bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bd8:	4770      	bx	lr

08010bda <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010bda:	b580      	push	{r7, lr}
 8010bdc:	b086      	sub	sp, #24
 8010bde:	af00      	add	r7, sp, #0
 8010be0:	60f8      	str	r0, [r7, #12]
 8010be2:	60b9      	str	r1, [r7, #8]
 8010be4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010be6:	2300      	movs	r3, #0
 8010be8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010bee:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d10d      	bne.n	8010c14 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010bf8:	68fb      	ldr	r3, [r7, #12]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d14d      	bne.n	8010c9c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010c00:	68fb      	ldr	r3, [r7, #12]
 8010c02:	689b      	ldr	r3, [r3, #8]
 8010c04:	4618      	mov	r0, r3
 8010c06:	f001 fc3d 	bl	8012484 <xTaskPriorityDisinherit>
 8010c0a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	2200      	movs	r2, #0
 8010c10:	609a      	str	r2, [r3, #8]
 8010c12:	e043      	b.n	8010c9c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d119      	bne.n	8010c4e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010c1a:	68fb      	ldr	r3, [r7, #12]
 8010c1c:	6858      	ldr	r0, [r3, #4]
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c22:	461a      	mov	r2, r3
 8010c24:	68b9      	ldr	r1, [r7, #8]
 8010c26:	f003 f907 	bl	8013e38 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	685a      	ldr	r2, [r3, #4]
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c32:	441a      	add	r2, r3
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010c38:	68fb      	ldr	r3, [r7, #12]
 8010c3a:	685a      	ldr	r2, [r3, #4]
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	689b      	ldr	r3, [r3, #8]
 8010c40:	429a      	cmp	r2, r3
 8010c42:	d32b      	bcc.n	8010c9c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010c44:	68fb      	ldr	r3, [r7, #12]
 8010c46:	681a      	ldr	r2, [r3, #0]
 8010c48:	68fb      	ldr	r3, [r7, #12]
 8010c4a:	605a      	str	r2, [r3, #4]
 8010c4c:	e026      	b.n	8010c9c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010c4e:	68fb      	ldr	r3, [r7, #12]
 8010c50:	68d8      	ldr	r0, [r3, #12]
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c56:	461a      	mov	r2, r3
 8010c58:	68b9      	ldr	r1, [r7, #8]
 8010c5a:	f003 f8ed 	bl	8013e38 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010c5e:	68fb      	ldr	r3, [r7, #12]
 8010c60:	68da      	ldr	r2, [r3, #12]
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c66:	425b      	negs	r3, r3
 8010c68:	441a      	add	r2, r3
 8010c6a:	68fb      	ldr	r3, [r7, #12]
 8010c6c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	68da      	ldr	r2, [r3, #12]
 8010c72:	68fb      	ldr	r3, [r7, #12]
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	429a      	cmp	r2, r3
 8010c78:	d207      	bcs.n	8010c8a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	689a      	ldr	r2, [r3, #8]
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c82:	425b      	negs	r3, r3
 8010c84:	441a      	add	r2, r3
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	2b02      	cmp	r3, #2
 8010c8e:	d105      	bne.n	8010c9c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010c90:	693b      	ldr	r3, [r7, #16]
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d002      	beq.n	8010c9c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010c96:	693b      	ldr	r3, [r7, #16]
 8010c98:	3b01      	subs	r3, #1
 8010c9a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010c9c:	693b      	ldr	r3, [r7, #16]
 8010c9e:	1c5a      	adds	r2, r3, #1
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010ca4:	697b      	ldr	r3, [r7, #20]
}
 8010ca6:	4618      	mov	r0, r3
 8010ca8:	3718      	adds	r7, #24
 8010caa:	46bd      	mov	sp, r7
 8010cac:	bd80      	pop	{r7, pc}

08010cae <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010cae:	b580      	push	{r7, lr}
 8010cb0:	b082      	sub	sp, #8
 8010cb2:	af00      	add	r7, sp, #0
 8010cb4:	6078      	str	r0, [r7, #4]
 8010cb6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d018      	beq.n	8010cf2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	68da      	ldr	r2, [r3, #12]
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010cc8:	441a      	add	r2, r3
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	68da      	ldr	r2, [r3, #12]
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	689b      	ldr	r3, [r3, #8]
 8010cd6:	429a      	cmp	r2, r3
 8010cd8:	d303      	bcc.n	8010ce2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	681a      	ldr	r2, [r3, #0]
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	68d9      	ldr	r1, [r3, #12]
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010cea:	461a      	mov	r2, r3
 8010cec:	6838      	ldr	r0, [r7, #0]
 8010cee:	f003 f8a3 	bl	8013e38 <memcpy>
	}
}
 8010cf2:	bf00      	nop
 8010cf4:	3708      	adds	r7, #8
 8010cf6:	46bd      	mov	sp, r7
 8010cf8:	bd80      	pop	{r7, pc}

08010cfa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010cfa:	b580      	push	{r7, lr}
 8010cfc:	b084      	sub	sp, #16
 8010cfe:	af00      	add	r7, sp, #0
 8010d00:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010d02:	f002 fad7 	bl	80132b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010d0c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010d0e:	e011      	b.n	8010d34 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d012      	beq.n	8010d3e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	3324      	adds	r3, #36	; 0x24
 8010d1c:	4618      	mov	r0, r3
 8010d1e:	f001 f933 	bl	8011f88 <xTaskRemoveFromEventList>
 8010d22:	4603      	mov	r3, r0
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d001      	beq.n	8010d2c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010d28:	f001 fa30 	bl	801218c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010d2c:	7bfb      	ldrb	r3, [r7, #15]
 8010d2e:	3b01      	subs	r3, #1
 8010d30:	b2db      	uxtb	r3, r3
 8010d32:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010d34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	dce9      	bgt.n	8010d10 <prvUnlockQueue+0x16>
 8010d3c:	e000      	b.n	8010d40 <prvUnlockQueue+0x46>
					break;
 8010d3e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	22ff      	movs	r2, #255	; 0xff
 8010d44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8010d48:	f002 fae4 	bl	8013314 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010d4c:	f002 fab2 	bl	80132b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010d56:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010d58:	e011      	b.n	8010d7e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	691b      	ldr	r3, [r3, #16]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d012      	beq.n	8010d88 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	3310      	adds	r3, #16
 8010d66:	4618      	mov	r0, r3
 8010d68:	f001 f90e 	bl	8011f88 <xTaskRemoveFromEventList>
 8010d6c:	4603      	mov	r3, r0
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d001      	beq.n	8010d76 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010d72:	f001 fa0b 	bl	801218c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010d76:	7bbb      	ldrb	r3, [r7, #14]
 8010d78:	3b01      	subs	r3, #1
 8010d7a:	b2db      	uxtb	r3, r3
 8010d7c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010d7e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	dce9      	bgt.n	8010d5a <prvUnlockQueue+0x60>
 8010d86:	e000      	b.n	8010d8a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010d88:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	22ff      	movs	r2, #255	; 0xff
 8010d8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010d92:	f002 fabf 	bl	8013314 <vPortExitCritical>
}
 8010d96:	bf00      	nop
 8010d98:	3710      	adds	r7, #16
 8010d9a:	46bd      	mov	sp, r7
 8010d9c:	bd80      	pop	{r7, pc}

08010d9e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010d9e:	b580      	push	{r7, lr}
 8010da0:	b084      	sub	sp, #16
 8010da2:	af00      	add	r7, sp, #0
 8010da4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010da6:	f002 fa85 	bl	80132b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d102      	bne.n	8010db8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010db2:	2301      	movs	r3, #1
 8010db4:	60fb      	str	r3, [r7, #12]
 8010db6:	e001      	b.n	8010dbc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010db8:	2300      	movs	r3, #0
 8010dba:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010dbc:	f002 faaa 	bl	8013314 <vPortExitCritical>

	return xReturn;
 8010dc0:	68fb      	ldr	r3, [r7, #12]
}
 8010dc2:	4618      	mov	r0, r3
 8010dc4:	3710      	adds	r7, #16
 8010dc6:	46bd      	mov	sp, r7
 8010dc8:	bd80      	pop	{r7, pc}

08010dca <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010dca:	b580      	push	{r7, lr}
 8010dcc:	b084      	sub	sp, #16
 8010dce:	af00      	add	r7, sp, #0
 8010dd0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010dd2:	f002 fa6f 	bl	80132b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010dde:	429a      	cmp	r2, r3
 8010de0:	d102      	bne.n	8010de8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010de2:	2301      	movs	r3, #1
 8010de4:	60fb      	str	r3, [r7, #12]
 8010de6:	e001      	b.n	8010dec <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010de8:	2300      	movs	r3, #0
 8010dea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010dec:	f002 fa92 	bl	8013314 <vPortExitCritical>

	return xReturn;
 8010df0:	68fb      	ldr	r3, [r7, #12]
}
 8010df2:	4618      	mov	r0, r3
 8010df4:	3710      	adds	r7, #16
 8010df6:	46bd      	mov	sp, r7
 8010df8:	bd80      	pop	{r7, pc}
	...

08010dfc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010dfc:	b480      	push	{r7}
 8010dfe:	b085      	sub	sp, #20
 8010e00:	af00      	add	r7, sp, #0
 8010e02:	6078      	str	r0, [r7, #4]
 8010e04:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010e06:	2300      	movs	r3, #0
 8010e08:	60fb      	str	r3, [r7, #12]
 8010e0a:	e014      	b.n	8010e36 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010e0c:	4a0f      	ldr	r2, [pc, #60]	; (8010e4c <vQueueAddToRegistry+0x50>)
 8010e0e:	68fb      	ldr	r3, [r7, #12]
 8010e10:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d10b      	bne.n	8010e30 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010e18:	490c      	ldr	r1, [pc, #48]	; (8010e4c <vQueueAddToRegistry+0x50>)
 8010e1a:	68fb      	ldr	r3, [r7, #12]
 8010e1c:	683a      	ldr	r2, [r7, #0]
 8010e1e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010e22:	4a0a      	ldr	r2, [pc, #40]	; (8010e4c <vQueueAddToRegistry+0x50>)
 8010e24:	68fb      	ldr	r3, [r7, #12]
 8010e26:	00db      	lsls	r3, r3, #3
 8010e28:	4413      	add	r3, r2
 8010e2a:	687a      	ldr	r2, [r7, #4]
 8010e2c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010e2e:	e006      	b.n	8010e3e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010e30:	68fb      	ldr	r3, [r7, #12]
 8010e32:	3301      	adds	r3, #1
 8010e34:	60fb      	str	r3, [r7, #12]
 8010e36:	68fb      	ldr	r3, [r7, #12]
 8010e38:	2b07      	cmp	r3, #7
 8010e3a:	d9e7      	bls.n	8010e0c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010e3c:	bf00      	nop
 8010e3e:	bf00      	nop
 8010e40:	3714      	adds	r7, #20
 8010e42:	46bd      	mov	sp, r7
 8010e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e48:	4770      	bx	lr
 8010e4a:	bf00      	nop
 8010e4c:	20001970 	.word	0x20001970

08010e50 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8010e50:	b480      	push	{r7}
 8010e52:	b085      	sub	sp, #20
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010e58:	2300      	movs	r3, #0
 8010e5a:	60fb      	str	r3, [r7, #12]
 8010e5c:	e016      	b.n	8010e8c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8010e5e:	4a10      	ldr	r2, [pc, #64]	; (8010ea0 <vQueueUnregisterQueue+0x50>)
 8010e60:	68fb      	ldr	r3, [r7, #12]
 8010e62:	00db      	lsls	r3, r3, #3
 8010e64:	4413      	add	r3, r2
 8010e66:	685b      	ldr	r3, [r3, #4]
 8010e68:	687a      	ldr	r2, [r7, #4]
 8010e6a:	429a      	cmp	r2, r3
 8010e6c:	d10b      	bne.n	8010e86 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8010e6e:	4a0c      	ldr	r2, [pc, #48]	; (8010ea0 <vQueueUnregisterQueue+0x50>)
 8010e70:	68fb      	ldr	r3, [r7, #12]
 8010e72:	2100      	movs	r1, #0
 8010e74:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8010e78:	4a09      	ldr	r2, [pc, #36]	; (8010ea0 <vQueueUnregisterQueue+0x50>)
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	00db      	lsls	r3, r3, #3
 8010e7e:	4413      	add	r3, r2
 8010e80:	2200      	movs	r2, #0
 8010e82:	605a      	str	r2, [r3, #4]
				break;
 8010e84:	e006      	b.n	8010e94 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	3301      	adds	r3, #1
 8010e8a:	60fb      	str	r3, [r7, #12]
 8010e8c:	68fb      	ldr	r3, [r7, #12]
 8010e8e:	2b07      	cmp	r3, #7
 8010e90:	d9e5      	bls.n	8010e5e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8010e92:	bf00      	nop
 8010e94:	bf00      	nop
 8010e96:	3714      	adds	r7, #20
 8010e98:	46bd      	mov	sp, r7
 8010e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e9e:	4770      	bx	lr
 8010ea0:	20001970 	.word	0x20001970

08010ea4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010ea4:	b580      	push	{r7, lr}
 8010ea6:	b086      	sub	sp, #24
 8010ea8:	af00      	add	r7, sp, #0
 8010eaa:	60f8      	str	r0, [r7, #12]
 8010eac:	60b9      	str	r1, [r7, #8]
 8010eae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010eb0:	68fb      	ldr	r3, [r7, #12]
 8010eb2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010eb4:	f002 f9fe 	bl	80132b4 <vPortEnterCritical>
 8010eb8:	697b      	ldr	r3, [r7, #20]
 8010eba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010ebe:	b25b      	sxtb	r3, r3
 8010ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ec4:	d103      	bne.n	8010ece <vQueueWaitForMessageRestricted+0x2a>
 8010ec6:	697b      	ldr	r3, [r7, #20]
 8010ec8:	2200      	movs	r2, #0
 8010eca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010ece:	697b      	ldr	r3, [r7, #20]
 8010ed0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010ed4:	b25b      	sxtb	r3, r3
 8010ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010eda:	d103      	bne.n	8010ee4 <vQueueWaitForMessageRestricted+0x40>
 8010edc:	697b      	ldr	r3, [r7, #20]
 8010ede:	2200      	movs	r2, #0
 8010ee0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010ee4:	f002 fa16 	bl	8013314 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010ee8:	697b      	ldr	r3, [r7, #20]
 8010eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d106      	bne.n	8010efe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010ef0:	697b      	ldr	r3, [r7, #20]
 8010ef2:	3324      	adds	r3, #36	; 0x24
 8010ef4:	687a      	ldr	r2, [r7, #4]
 8010ef6:	68b9      	ldr	r1, [r7, #8]
 8010ef8:	4618      	mov	r0, r3
 8010efa:	f001 f819 	bl	8011f30 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010efe:	6978      	ldr	r0, [r7, #20]
 8010f00:	f7ff fefb 	bl	8010cfa <prvUnlockQueue>
	}
 8010f04:	bf00      	nop
 8010f06:	3718      	adds	r7, #24
 8010f08:	46bd      	mov	sp, r7
 8010f0a:	bd80      	pop	{r7, pc}

08010f0c <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 8010f0c:	b580      	push	{r7, lr}
 8010f0e:	b08c      	sub	sp, #48	; 0x30
 8010f10:	af02      	add	r7, sp, #8
 8010f12:	60f8      	str	r0, [r7, #12]
 8010f14:	60b9      	str	r1, [r7, #8]
 8010f16:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	2b01      	cmp	r3, #1
 8010f1c:	d110      	bne.n	8010f40 <xStreamBufferGenericCreate+0x34>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 8010f1e:	2301      	movs	r3, #1
 8010f20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8010f24:	68fb      	ldr	r3, [r7, #12]
 8010f26:	2b04      	cmp	r3, #4
 8010f28:	d81b      	bhi.n	8010f62 <xStreamBufferGenericCreate+0x56>
	__asm volatile
 8010f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f2e:	f383 8811 	msr	BASEPRI, r3
 8010f32:	f3bf 8f6f 	isb	sy
 8010f36:	f3bf 8f4f 	dsb	sy
 8010f3a:	61fb      	str	r3, [r7, #28]
}
 8010f3c:	bf00      	nop
 8010f3e:	e7fe      	b.n	8010f3e <xStreamBufferGenericCreate+0x32>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 8010f40:	2300      	movs	r3, #0
 8010f42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > 0 );
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d10a      	bne.n	8010f62 <xStreamBufferGenericCreate+0x56>
	__asm volatile
 8010f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f50:	f383 8811 	msr	BASEPRI, r3
 8010f54:	f3bf 8f6f 	isb	sy
 8010f58:	f3bf 8f4f 	dsb	sy
 8010f5c:	61bb      	str	r3, [r7, #24]
}
 8010f5e:	bf00      	nop
 8010f60:	e7fe      	b.n	8010f60 <xStreamBufferGenericCreate+0x54>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8010f62:	68ba      	ldr	r2, [r7, #8]
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	429a      	cmp	r2, r3
 8010f68:	d90a      	bls.n	8010f80 <xStreamBufferGenericCreate+0x74>
	__asm volatile
 8010f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f6e:	f383 8811 	msr	BASEPRI, r3
 8010f72:	f3bf 8f6f 	isb	sy
 8010f76:	f3bf 8f4f 	dsb	sy
 8010f7a:	617b      	str	r3, [r7, #20]
}
 8010f7c:	bf00      	nop
 8010f7e:	e7fe      	b.n	8010f7e <xStreamBufferGenericCreate+0x72>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 8010f80:	68bb      	ldr	r3, [r7, #8]
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d101      	bne.n	8010f8a <xStreamBufferGenericCreate+0x7e>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 8010f86:	2301      	movs	r3, #1
 8010f88:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	3301      	adds	r3, #1
 8010f8e:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	3324      	adds	r3, #36	; 0x24
 8010f94:	4618      	mov	r0, r3
 8010f96:	f002 faaf 	bl	80134f8 <pvPortMalloc>
 8010f9a:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 8010f9c:	6a3b      	ldr	r3, [r7, #32]
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d00a      	beq.n	8010fb8 <xStreamBufferGenericCreate+0xac>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 8010fa2:	6a3b      	ldr	r3, [r7, #32]
 8010fa4:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8010fa8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010fac:	9300      	str	r3, [sp, #0]
 8010fae:	68bb      	ldr	r3, [r7, #8]
 8010fb0:	68fa      	ldr	r2, [r7, #12]
 8010fb2:	6a38      	ldr	r0, [r7, #32]
 8010fb4:	f000 fafd 	bl	80115b2 <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 8010fb8:	6a3b      	ldr	r3, [r7, #32]
	}
 8010fba:	4618      	mov	r0, r3
 8010fbc:	3728      	adds	r7, #40	; 0x28
 8010fbe:	46bd      	mov	sp, r7
 8010fc0:	bd80      	pop	{r7, pc}

08010fc2 <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 8010fc2:	b480      	push	{r7}
 8010fc4:	b087      	sub	sp, #28
 8010fc6:	af00      	add	r7, sp, #0
 8010fc8:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 8010fce:	693b      	ldr	r3, [r7, #16]
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d10a      	bne.n	8010fea <xStreamBufferSpacesAvailable+0x28>
	__asm volatile
 8010fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010fd8:	f383 8811 	msr	BASEPRI, r3
 8010fdc:	f3bf 8f6f 	isb	sy
 8010fe0:	f3bf 8f4f 	dsb	sy
 8010fe4:	60fb      	str	r3, [r7, #12]
}
 8010fe6:	bf00      	nop
 8010fe8:	e7fe      	b.n	8010fe8 <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 8010fea:	693b      	ldr	r3, [r7, #16]
 8010fec:	689a      	ldr	r2, [r3, #8]
 8010fee:	693b      	ldr	r3, [r7, #16]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	4413      	add	r3, r2
 8010ff4:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 8010ff6:	693b      	ldr	r3, [r7, #16]
 8010ff8:	685b      	ldr	r3, [r3, #4]
 8010ffa:	697a      	ldr	r2, [r7, #20]
 8010ffc:	1ad3      	subs	r3, r2, r3
 8010ffe:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 8011000:	697b      	ldr	r3, [r7, #20]
 8011002:	3b01      	subs	r3, #1
 8011004:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 8011006:	693b      	ldr	r3, [r7, #16]
 8011008:	689b      	ldr	r3, [r3, #8]
 801100a:	697a      	ldr	r2, [r7, #20]
 801100c:	429a      	cmp	r2, r3
 801100e:	d304      	bcc.n	801101a <xStreamBufferSpacesAvailable+0x58>
	{
		xSpace -= pxStreamBuffer->xLength;
 8011010:	693b      	ldr	r3, [r7, #16]
 8011012:	689b      	ldr	r3, [r3, #8]
 8011014:	697a      	ldr	r2, [r7, #20]
 8011016:	1ad3      	subs	r3, r2, r3
 8011018:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 801101a:	697b      	ldr	r3, [r7, #20]
}
 801101c:	4618      	mov	r0, r3
 801101e:	371c      	adds	r7, #28
 8011020:	46bd      	mov	sp, r7
 8011022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011026:	4770      	bx	lr

08011028 <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
 8011028:	b580      	push	{r7, lr}
 801102a:	b090      	sub	sp, #64	; 0x40
 801102c:	af02      	add	r7, sp, #8
 801102e:	60f8      	str	r0, [r7, #12]
 8011030:	60b9      	str	r1, [r7, #8]
 8011032:	607a      	str	r2, [r7, #4]
 8011034:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xReturn, xSpace = 0;
 801103a:	2300      	movs	r3, #0
 801103c:	637b      	str	r3, [r7, #52]	; 0x34
size_t xRequiredSpace = xDataLengthBytes;
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	633b      	str	r3, [r7, #48]	; 0x30
TimeOut_t xTimeOut;

	configASSERT( pvTxData );
 8011042:	68bb      	ldr	r3, [r7, #8]
 8011044:	2b00      	cmp	r3, #0
 8011046:	d10a      	bne.n	801105e <xStreamBufferSend+0x36>
	__asm volatile
 8011048:	f04f 0350 	mov.w	r3, #80	; 0x50
 801104c:	f383 8811 	msr	BASEPRI, r3
 8011050:	f3bf 8f6f 	isb	sy
 8011054:	f3bf 8f4f 	dsb	sy
 8011058:	627b      	str	r3, [r7, #36]	; 0x24
}
 801105a:	bf00      	nop
 801105c:	e7fe      	b.n	801105c <xStreamBufferSend+0x34>
	configASSERT( pxStreamBuffer );
 801105e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011060:	2b00      	cmp	r3, #0
 8011062:	d10a      	bne.n	801107a <xStreamBufferSend+0x52>
	__asm volatile
 8011064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011068:	f383 8811 	msr	BASEPRI, r3
 801106c:	f3bf 8f6f 	isb	sy
 8011070:	f3bf 8f4f 	dsb	sy
 8011074:	623b      	str	r3, [r7, #32]
}
 8011076:	bf00      	nop
 8011078:	e7fe      	b.n	8011078 <xStreamBufferSend+0x50>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 801107a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801107c:	7f1b      	ldrb	r3, [r3, #28]
 801107e:	f003 0301 	and.w	r3, r3, #1
 8011082:	2b00      	cmp	r3, #0
 8011084:	d011      	beq.n	80110aa <xStreamBufferSend+0x82>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8011086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011088:	3304      	adds	r3, #4
 801108a:	633b      	str	r3, [r7, #48]	; 0x30

		/* Overflow? */
		configASSERT( xRequiredSpace > xDataLengthBytes );
 801108c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	429a      	cmp	r2, r3
 8011092:	d80a      	bhi.n	80110aa <xStreamBufferSend+0x82>
	__asm volatile
 8011094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011098:	f383 8811 	msr	BASEPRI, r3
 801109c:	f3bf 8f6f 	isb	sy
 80110a0:	f3bf 8f4f 	dsb	sy
 80110a4:	61fb      	str	r3, [r7, #28]
}
 80110a6:	bf00      	nop
 80110a8:	e7fe      	b.n	80110a8 <xStreamBufferSend+0x80>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 80110aa:	683b      	ldr	r3, [r7, #0]
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d03e      	beq.n	801112e <xStreamBufferSend+0x106>
	{
		vTaskSetTimeOutState( &xTimeOut );
 80110b0:	f107 0310 	add.w	r3, r7, #16
 80110b4:	4618      	mov	r0, r3
 80110b6:	f000 ffcb 	bl	8012050 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
 80110ba:	f002 f8fb 	bl	80132b4 <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 80110be:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80110c0:	f7ff ff7f 	bl	8010fc2 <xStreamBufferSpacesAvailable>
 80110c4:	6378      	str	r0, [r7, #52]	; 0x34

				if( xSpace < xRequiredSpace )
 80110c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80110c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110ca:	429a      	cmp	r2, r3
 80110cc:	d217      	bcs.n	80110fe <xStreamBufferSend+0xd6>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
 80110ce:	2000      	movs	r0, #0
 80110d0:	f001 fbfa 	bl	80128c8 <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
 80110d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110d6:	695b      	ldr	r3, [r3, #20]
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d00a      	beq.n	80110f2 <xStreamBufferSend+0xca>
	__asm volatile
 80110dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110e0:	f383 8811 	msr	BASEPRI, r3
 80110e4:	f3bf 8f6f 	isb	sy
 80110e8:	f3bf 8f4f 	dsb	sy
 80110ec:	61bb      	str	r3, [r7, #24]
}
 80110ee:	bf00      	nop
 80110f0:	e7fe      	b.n	80110f0 <xStreamBufferSend+0xc8>
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
 80110f2:	f001 f931 	bl	8012358 <xTaskGetCurrentTaskHandle>
 80110f6:	4602      	mov	r2, r0
 80110f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110fa:	615a      	str	r2, [r3, #20]
 80110fc:	e002      	b.n	8011104 <xStreamBufferSend+0xdc>
				}
				else
				{
					taskEXIT_CRITICAL();
 80110fe:	f002 f909 	bl	8013314 <vPortExitCritical>
					break;
 8011102:	e014      	b.n	801112e <xStreamBufferSend+0x106>
				}
			}
			taskEXIT_CRITICAL();
 8011104:	f002 f906 	bl	8013314 <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 8011108:	683b      	ldr	r3, [r7, #0]
 801110a:	2200      	movs	r2, #0
 801110c:	2100      	movs	r1, #0
 801110e:	2000      	movs	r0, #0
 8011110:	f001 fabc 	bl	801268c <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
 8011114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011116:	2200      	movs	r2, #0
 8011118:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
 801111a:	463a      	mov	r2, r7
 801111c:	f107 0310 	add.w	r3, r7, #16
 8011120:	4611      	mov	r1, r2
 8011122:	4618      	mov	r0, r3
 8011124:	f000 ffd0 	bl	80120c8 <xTaskCheckForTimeOut>
 8011128:	4603      	mov	r3, r0
 801112a:	2b00      	cmp	r3, #0
 801112c:	d0c5      	beq.n	80110ba <xStreamBufferSend+0x92>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
 801112e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011130:	2b00      	cmp	r3, #0
 8011132:	d103      	bne.n	801113c <xStreamBufferSend+0x114>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8011134:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011136:	f7ff ff44 	bl	8010fc2 <xStreamBufferSpacesAvailable>
 801113a:	6378      	str	r0, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 801113c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801113e:	9300      	str	r3, [sp, #0]
 8011140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011142:	687a      	ldr	r2, [r7, #4]
 8011144:	68b9      	ldr	r1, [r7, #8]
 8011146:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011148:	f000 f823 	bl	8011192 <prvWriteMessageToBuffer>
 801114c:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 801114e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011150:	2b00      	cmp	r3, #0
 8011152:	d019      	beq.n	8011188 <xStreamBufferSend+0x160>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 8011154:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011156:	f000 fa0c 	bl	8011572 <prvBytesInBuffer>
 801115a:	4602      	mov	r2, r0
 801115c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801115e:	68db      	ldr	r3, [r3, #12]
 8011160:	429a      	cmp	r2, r3
 8011162:	d311      	bcc.n	8011188 <xStreamBufferSend+0x160>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
 8011164:	f000 fcba 	bl	8011adc <vTaskSuspendAll>
 8011168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801116a:	691b      	ldr	r3, [r3, #16]
 801116c:	2b00      	cmp	r3, #0
 801116e:	d009      	beq.n	8011184 <xStreamBufferSend+0x15c>
 8011170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011172:	6918      	ldr	r0, [r3, #16]
 8011174:	2300      	movs	r3, #0
 8011176:	2200      	movs	r2, #0
 8011178:	2100      	movs	r1, #0
 801117a:	f001 fae7 	bl	801274c <xTaskGenericNotify>
 801117e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011180:	2200      	movs	r2, #0
 8011182:	611a      	str	r2, [r3, #16]
 8011184:	f000 fcb8 	bl	8011af8 <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
 8011188:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 801118a:	4618      	mov	r0, r3
 801118c:	3738      	adds	r7, #56	; 0x38
 801118e:	46bd      	mov	sp, r7
 8011190:	bd80      	pop	{r7, pc}

08011192 <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 8011192:	b580      	push	{r7, lr}
 8011194:	b086      	sub	sp, #24
 8011196:	af00      	add	r7, sp, #0
 8011198:	60f8      	str	r0, [r7, #12]
 801119a:	60b9      	str	r1, [r7, #8]
 801119c:	607a      	str	r2, [r7, #4]
 801119e:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 80111a0:	683b      	ldr	r3, [r7, #0]
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d102      	bne.n	80111ac <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 80111a6:	2300      	movs	r3, #0
 80111a8:	617b      	str	r3, [r7, #20]
 80111aa:	e01d      	b.n	80111e8 <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 80111ac:	68fb      	ldr	r3, [r7, #12]
 80111ae:	7f1b      	ldrb	r3, [r3, #28]
 80111b0:	f003 0301 	and.w	r3, r3, #1
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d108      	bne.n	80111ca <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 80111b8:	2301      	movs	r3, #1
 80111ba:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 80111bc:	687a      	ldr	r2, [r7, #4]
 80111be:	683b      	ldr	r3, [r7, #0]
 80111c0:	4293      	cmp	r3, r2
 80111c2:	bf28      	it	cs
 80111c4:	4613      	movcs	r3, r2
 80111c6:	607b      	str	r3, [r7, #4]
 80111c8:	e00e      	b.n	80111e8 <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 80111ca:	683a      	ldr	r2, [r7, #0]
 80111cc:	6a3b      	ldr	r3, [r7, #32]
 80111ce:	429a      	cmp	r2, r3
 80111d0:	d308      	bcc.n	80111e4 <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 80111d2:	2301      	movs	r3, #1
 80111d4:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 80111d6:	1d3b      	adds	r3, r7, #4
 80111d8:	2204      	movs	r2, #4
 80111da:	4619      	mov	r1, r3
 80111dc:	68f8      	ldr	r0, [r7, #12]
 80111de:	f000 f8dc 	bl	801139a <prvWriteBytesToBuffer>
 80111e2:	e001      	b.n	80111e8 <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 80111e4:	2300      	movs	r3, #0
 80111e6:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 80111e8:	697b      	ldr	r3, [r7, #20]
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d007      	beq.n	80111fe <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	461a      	mov	r2, r3
 80111f2:	68b9      	ldr	r1, [r7, #8]
 80111f4:	68f8      	ldr	r0, [r7, #12]
 80111f6:	f000 f8d0 	bl	801139a <prvWriteBytesToBuffer>
 80111fa:	6138      	str	r0, [r7, #16]
 80111fc:	e001      	b.n	8011202 <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 80111fe:	2300      	movs	r3, #0
 8011200:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 8011202:	693b      	ldr	r3, [r7, #16]
}
 8011204:	4618      	mov	r0, r3
 8011206:	3718      	adds	r7, #24
 8011208:	46bd      	mov	sp, r7
 801120a:	bd80      	pop	{r7, pc}

0801120c <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 801120c:	b580      	push	{r7, lr}
 801120e:	b08e      	sub	sp, #56	; 0x38
 8011210:	af02      	add	r7, sp, #8
 8011212:	60f8      	str	r0, [r7, #12]
 8011214:	60b9      	str	r1, [r7, #8]
 8011216:	607a      	str	r2, [r7, #4]
 8011218:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 801121e:	2300      	movs	r3, #0
 8011220:	62fb      	str	r3, [r7, #44]	; 0x2c

	configASSERT( pvRxData );
 8011222:	68bb      	ldr	r3, [r7, #8]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d10a      	bne.n	801123e <xStreamBufferReceive+0x32>
	__asm volatile
 8011228:	f04f 0350 	mov.w	r3, #80	; 0x50
 801122c:	f383 8811 	msr	BASEPRI, r3
 8011230:	f3bf 8f6f 	isb	sy
 8011234:	f3bf 8f4f 	dsb	sy
 8011238:	61fb      	str	r3, [r7, #28]
}
 801123a:	bf00      	nop
 801123c:	e7fe      	b.n	801123c <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 801123e:	6a3b      	ldr	r3, [r7, #32]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d10a      	bne.n	801125a <xStreamBufferReceive+0x4e>
	__asm volatile
 8011244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011248:	f383 8811 	msr	BASEPRI, r3
 801124c:	f3bf 8f6f 	isb	sy
 8011250:	f3bf 8f4f 	dsb	sy
 8011254:	61bb      	str	r3, [r7, #24]
}
 8011256:	bf00      	nop
 8011258:	e7fe      	b.n	8011258 <xStreamBufferReceive+0x4c>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 801125a:	6a3b      	ldr	r3, [r7, #32]
 801125c:	7f1b      	ldrb	r3, [r3, #28]
 801125e:	f003 0301 	and.w	r3, r3, #1
 8011262:	2b00      	cmp	r3, #0
 8011264:	d002      	beq.n	801126c <xStreamBufferReceive+0x60>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8011266:	2304      	movs	r3, #4
 8011268:	627b      	str	r3, [r7, #36]	; 0x24
 801126a:	e001      	b.n	8011270 <xStreamBufferReceive+0x64>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 801126c:	2300      	movs	r3, #0
 801126e:	627b      	str	r3, [r7, #36]	; 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 8011270:	683b      	ldr	r3, [r7, #0]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d034      	beq.n	80112e0 <xStreamBufferReceive+0xd4>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 8011276:	f002 f81d 	bl	80132b4 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 801127a:	6a38      	ldr	r0, [r7, #32]
 801127c:	f000 f979 	bl	8011572 <prvBytesInBuffer>
 8011280:	62b8      	str	r0, [r7, #40]	; 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 8011282:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011286:	429a      	cmp	r2, r3
 8011288:	d816      	bhi.n	80112b8 <xStreamBufferReceive+0xac>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 801128a:	2000      	movs	r0, #0
 801128c:	f001 fb1c 	bl	80128c8 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 8011290:	6a3b      	ldr	r3, [r7, #32]
 8011292:	691b      	ldr	r3, [r3, #16]
 8011294:	2b00      	cmp	r3, #0
 8011296:	d00a      	beq.n	80112ae <xStreamBufferReceive+0xa2>
	__asm volatile
 8011298:	f04f 0350 	mov.w	r3, #80	; 0x50
 801129c:	f383 8811 	msr	BASEPRI, r3
 80112a0:	f3bf 8f6f 	isb	sy
 80112a4:	f3bf 8f4f 	dsb	sy
 80112a8:	617b      	str	r3, [r7, #20]
}
 80112aa:	bf00      	nop
 80112ac:	e7fe      	b.n	80112ac <xStreamBufferReceive+0xa0>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 80112ae:	f001 f853 	bl	8012358 <xTaskGetCurrentTaskHandle>
 80112b2:	4602      	mov	r2, r0
 80112b4:	6a3b      	ldr	r3, [r7, #32]
 80112b6:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80112b8:	f002 f82c 	bl	8013314 <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 80112bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80112be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112c0:	429a      	cmp	r2, r3
 80112c2:	d811      	bhi.n	80112e8 <xStreamBufferReceive+0xdc>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 80112c4:	683b      	ldr	r3, [r7, #0]
 80112c6:	2200      	movs	r2, #0
 80112c8:	2100      	movs	r1, #0
 80112ca:	2000      	movs	r0, #0
 80112cc:	f001 f9de 	bl	801268c <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 80112d0:	6a3b      	ldr	r3, [r7, #32]
 80112d2:	2200      	movs	r2, #0
 80112d4:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 80112d6:	6a38      	ldr	r0, [r7, #32]
 80112d8:	f000 f94b 	bl	8011572 <prvBytesInBuffer>
 80112dc:	62b8      	str	r0, [r7, #40]	; 0x28
 80112de:	e003      	b.n	80112e8 <xStreamBufferReceive+0xdc>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 80112e0:	6a38      	ldr	r0, [r7, #32]
 80112e2:	f000 f946 	bl	8011572 <prvBytesInBuffer>
 80112e6:	62b8      	str	r0, [r7, #40]	; 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 80112e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80112ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112ec:	429a      	cmp	r2, r3
 80112ee:	d91d      	bls.n	801132c <xStreamBufferReceive+0x120>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 80112f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112f2:	9300      	str	r3, [sp, #0]
 80112f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112f6:	687a      	ldr	r2, [r7, #4]
 80112f8:	68b9      	ldr	r1, [r7, #8]
 80112fa:	6a38      	ldr	r0, [r7, #32]
 80112fc:	f000 f81b 	bl	8011336 <prvReadMessageFromBuffer>
 8011300:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 8011302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011304:	2b00      	cmp	r3, #0
 8011306:	d011      	beq.n	801132c <xStreamBufferReceive+0x120>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 8011308:	f000 fbe8 	bl	8011adc <vTaskSuspendAll>
 801130c:	6a3b      	ldr	r3, [r7, #32]
 801130e:	695b      	ldr	r3, [r3, #20]
 8011310:	2b00      	cmp	r3, #0
 8011312:	d009      	beq.n	8011328 <xStreamBufferReceive+0x11c>
 8011314:	6a3b      	ldr	r3, [r7, #32]
 8011316:	6958      	ldr	r0, [r3, #20]
 8011318:	2300      	movs	r3, #0
 801131a:	2200      	movs	r2, #0
 801131c:	2100      	movs	r1, #0
 801131e:	f001 fa15 	bl	801274c <xTaskGenericNotify>
 8011322:	6a3b      	ldr	r3, [r7, #32]
 8011324:	2200      	movs	r2, #0
 8011326:	615a      	str	r2, [r3, #20]
 8011328:	f000 fbe6 	bl	8011af8 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 801132c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 801132e:	4618      	mov	r0, r3
 8011330:	3730      	adds	r7, #48	; 0x30
 8011332:	46bd      	mov	sp, r7
 8011334:	bd80      	pop	{r7, pc}

08011336 <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 8011336:	b580      	push	{r7, lr}
 8011338:	b088      	sub	sp, #32
 801133a:	af00      	add	r7, sp, #0
 801133c:	60f8      	str	r0, [r7, #12]
 801133e:	60b9      	str	r1, [r7, #8]
 8011340:	607a      	str	r2, [r7, #4]
 8011342:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 8011344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011346:	2b00      	cmp	r3, #0
 8011348:	d019      	beq.n	801137e <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 8011350:	f107 0110 	add.w	r1, r7, #16
 8011354:	683b      	ldr	r3, [r7, #0]
 8011356:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011358:	68f8      	ldr	r0, [r7, #12]
 801135a:	f000 f890 	bl	801147e <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 801135e:	693b      	ldr	r3, [r7, #16]
 8011360:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 8011362:	683a      	ldr	r2, [r7, #0]
 8011364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011366:	1ad3      	subs	r3, r2, r3
 8011368:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 801136a:	69fa      	ldr	r2, [r7, #28]
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	429a      	cmp	r2, r3
 8011370:	d907      	bls.n	8011382 <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	69ba      	ldr	r2, [r7, #24]
 8011376:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 8011378:	2300      	movs	r3, #0
 801137a:	61fb      	str	r3, [r7, #28]
 801137c:	e001      	b.n	8011382 <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 8011382:	683b      	ldr	r3, [r7, #0]
 8011384:	69fa      	ldr	r2, [r7, #28]
 8011386:	68b9      	ldr	r1, [r7, #8]
 8011388:	68f8      	ldr	r0, [r7, #12]
 801138a:	f000 f878 	bl	801147e <prvReadBytesFromBuffer>
 801138e:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 8011390:	697b      	ldr	r3, [r7, #20]
}
 8011392:	4618      	mov	r0, r3
 8011394:	3720      	adds	r7, #32
 8011396:	46bd      	mov	sp, r7
 8011398:	bd80      	pop	{r7, pc}

0801139a <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 801139a:	b580      	push	{r7, lr}
 801139c:	b08a      	sub	sp, #40	; 0x28
 801139e:	af00      	add	r7, sp, #0
 80113a0:	60f8      	str	r0, [r7, #12]
 80113a2:	60b9      	str	r1, [r7, #8]
 80113a4:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d10a      	bne.n	80113c2 <prvWriteBytesToBuffer+0x28>
	__asm volatile
 80113ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113b0:	f383 8811 	msr	BASEPRI, r3
 80113b4:	f3bf 8f6f 	isb	sy
 80113b8:	f3bf 8f4f 	dsb	sy
 80113bc:	61fb      	str	r3, [r7, #28]
}
 80113be:	bf00      	nop
 80113c0:	e7fe      	b.n	80113c0 <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	685b      	ldr	r3, [r3, #4]
 80113c6:	627b      	str	r3, [r7, #36]	; 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 80113c8:	68fb      	ldr	r3, [r7, #12]
 80113ca:	689a      	ldr	r2, [r3, #8]
 80113cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113ce:	1ad3      	subs	r3, r2, r3
 80113d0:	687a      	ldr	r2, [r7, #4]
 80113d2:	4293      	cmp	r3, r2
 80113d4:	bf28      	it	cs
 80113d6:	4613      	movcs	r3, r2
 80113d8:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 80113da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80113dc:	6a3b      	ldr	r3, [r7, #32]
 80113de:	441a      	add	r2, r3
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	689b      	ldr	r3, [r3, #8]
 80113e4:	429a      	cmp	r2, r3
 80113e6:	d90a      	bls.n	80113fe <prvWriteBytesToBuffer+0x64>
	__asm volatile
 80113e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113ec:	f383 8811 	msr	BASEPRI, r3
 80113f0:	f3bf 8f6f 	isb	sy
 80113f4:	f3bf 8f4f 	dsb	sy
 80113f8:	61bb      	str	r3, [r7, #24]
}
 80113fa:	bf00      	nop
 80113fc:	e7fe      	b.n	80113fc <prvWriteBytesToBuffer+0x62>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	699a      	ldr	r2, [r3, #24]
 8011402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011404:	4413      	add	r3, r2
 8011406:	6a3a      	ldr	r2, [r7, #32]
 8011408:	68b9      	ldr	r1, [r7, #8]
 801140a:	4618      	mov	r0, r3
 801140c:	f002 fd14 	bl	8013e38 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 8011410:	687a      	ldr	r2, [r7, #4]
 8011412:	6a3b      	ldr	r3, [r7, #32]
 8011414:	429a      	cmp	r2, r3
 8011416:	d91c      	bls.n	8011452 <prvWriteBytesToBuffer+0xb8>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 8011418:	687a      	ldr	r2, [r7, #4]
 801141a:	6a3b      	ldr	r3, [r7, #32]
 801141c:	1ad2      	subs	r2, r2, r3
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	689b      	ldr	r3, [r3, #8]
 8011422:	429a      	cmp	r2, r3
 8011424:	d90a      	bls.n	801143c <prvWriteBytesToBuffer+0xa2>
	__asm volatile
 8011426:	f04f 0350 	mov.w	r3, #80	; 0x50
 801142a:	f383 8811 	msr	BASEPRI, r3
 801142e:	f3bf 8f6f 	isb	sy
 8011432:	f3bf 8f4f 	dsb	sy
 8011436:	617b      	str	r3, [r7, #20]
}
 8011438:	bf00      	nop
 801143a:	e7fe      	b.n	801143a <prvWriteBytesToBuffer+0xa0>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	6998      	ldr	r0, [r3, #24]
 8011440:	68ba      	ldr	r2, [r7, #8]
 8011442:	6a3b      	ldr	r3, [r7, #32]
 8011444:	18d1      	adds	r1, r2, r3
 8011446:	687a      	ldr	r2, [r7, #4]
 8011448:	6a3b      	ldr	r3, [r7, #32]
 801144a:	1ad3      	subs	r3, r2, r3
 801144c:	461a      	mov	r2, r3
 801144e:	f002 fcf3 	bl	8013e38 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 8011452:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	4413      	add	r3, r2
 8011458:	627b      	str	r3, [r7, #36]	; 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	689b      	ldr	r3, [r3, #8]
 801145e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011460:	429a      	cmp	r2, r3
 8011462:	d304      	bcc.n	801146e <prvWriteBytesToBuffer+0xd4>
	{
		xNextHead -= pxStreamBuffer->xLength;
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	689b      	ldr	r3, [r3, #8]
 8011468:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801146a:	1ad3      	subs	r3, r2, r3
 801146c:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011472:	605a      	str	r2, [r3, #4]

	return xCount;
 8011474:	687b      	ldr	r3, [r7, #4]
}
 8011476:	4618      	mov	r0, r3
 8011478:	3728      	adds	r7, #40	; 0x28
 801147a:	46bd      	mov	sp, r7
 801147c:	bd80      	pop	{r7, pc}

0801147e <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 801147e:	b580      	push	{r7, lr}
 8011480:	b08a      	sub	sp, #40	; 0x28
 8011482:	af00      	add	r7, sp, #0
 8011484:	60f8      	str	r0, [r7, #12]
 8011486:	60b9      	str	r1, [r7, #8]
 8011488:	607a      	str	r2, [r7, #4]
 801148a:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 801148c:	687a      	ldr	r2, [r7, #4]
 801148e:	683b      	ldr	r3, [r7, #0]
 8011490:	4293      	cmp	r3, r2
 8011492:	bf28      	it	cs
 8011494:	4613      	movcs	r3, r2
 8011496:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 8011498:	6a3b      	ldr	r3, [r7, #32]
 801149a:	2b00      	cmp	r3, #0
 801149c:	d064      	beq.n	8011568 <prvReadBytesFromBuffer+0xea>
	{
		xNextTail = pxStreamBuffer->xTail;
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	627b      	str	r3, [r7, #36]	; 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	689a      	ldr	r2, [r3, #8]
 80114a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114aa:	1ad3      	subs	r3, r2, r3
 80114ac:	6a3a      	ldr	r2, [r7, #32]
 80114ae:	4293      	cmp	r3, r2
 80114b0:	bf28      	it	cs
 80114b2:	4613      	movcs	r3, r2
 80114b4:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 80114b6:	69fa      	ldr	r2, [r7, #28]
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	429a      	cmp	r2, r3
 80114bc:	d90a      	bls.n	80114d4 <prvReadBytesFromBuffer+0x56>
	__asm volatile
 80114be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114c2:	f383 8811 	msr	BASEPRI, r3
 80114c6:	f3bf 8f6f 	isb	sy
 80114ca:	f3bf 8f4f 	dsb	sy
 80114ce:	61bb      	str	r3, [r7, #24]
}
 80114d0:	bf00      	nop
 80114d2:	e7fe      	b.n	80114d2 <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 80114d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80114d6:	69fb      	ldr	r3, [r7, #28]
 80114d8:	441a      	add	r2, r3
 80114da:	68fb      	ldr	r3, [r7, #12]
 80114dc:	689b      	ldr	r3, [r3, #8]
 80114de:	429a      	cmp	r2, r3
 80114e0:	d90a      	bls.n	80114f8 <prvReadBytesFromBuffer+0x7a>
	__asm volatile
 80114e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114e6:	f383 8811 	msr	BASEPRI, r3
 80114ea:	f3bf 8f6f 	isb	sy
 80114ee:	f3bf 8f4f 	dsb	sy
 80114f2:	617b      	str	r3, [r7, #20]
}
 80114f4:	bf00      	nop
 80114f6:	e7fe      	b.n	80114f6 <prvReadBytesFromBuffer+0x78>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80114f8:	68fb      	ldr	r3, [r7, #12]
 80114fa:	699a      	ldr	r2, [r3, #24]
 80114fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114fe:	4413      	add	r3, r2
 8011500:	69fa      	ldr	r2, [r7, #28]
 8011502:	4619      	mov	r1, r3
 8011504:	68b8      	ldr	r0, [r7, #8]
 8011506:	f002 fc97 	bl	8013e38 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 801150a:	6a3a      	ldr	r2, [r7, #32]
 801150c:	69fb      	ldr	r3, [r7, #28]
 801150e:	429a      	cmp	r2, r3
 8011510:	d919      	bls.n	8011546 <prvReadBytesFromBuffer+0xc8>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 8011512:	6a3a      	ldr	r2, [r7, #32]
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	429a      	cmp	r2, r3
 8011518:	d90a      	bls.n	8011530 <prvReadBytesFromBuffer+0xb2>
	__asm volatile
 801151a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801151e:	f383 8811 	msr	BASEPRI, r3
 8011522:	f3bf 8f6f 	isb	sy
 8011526:	f3bf 8f4f 	dsb	sy
 801152a:	613b      	str	r3, [r7, #16]
}
 801152c:	bf00      	nop
 801152e:	e7fe      	b.n	801152e <prvReadBytesFromBuffer+0xb0>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8011530:	68ba      	ldr	r2, [r7, #8]
 8011532:	69fb      	ldr	r3, [r7, #28]
 8011534:	18d0      	adds	r0, r2, r3
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	6999      	ldr	r1, [r3, #24]
 801153a:	6a3a      	ldr	r2, [r7, #32]
 801153c:	69fb      	ldr	r3, [r7, #28]
 801153e:	1ad3      	subs	r3, r2, r3
 8011540:	461a      	mov	r2, r3
 8011542:	f002 fc79 	bl	8013e38 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 8011546:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011548:	6a3b      	ldr	r3, [r7, #32]
 801154a:	4413      	add	r3, r2
 801154c:	627b      	str	r3, [r7, #36]	; 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	689b      	ldr	r3, [r3, #8]
 8011552:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011554:	429a      	cmp	r2, r3
 8011556:	d304      	bcc.n	8011562 <prvReadBytesFromBuffer+0xe4>
		{
			xNextTail -= pxStreamBuffer->xLength;
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	689b      	ldr	r3, [r3, #8]
 801155c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801155e:	1ad3      	subs	r3, r2, r3
 8011560:	627b      	str	r3, [r7, #36]	; 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011566:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 8011568:	6a3b      	ldr	r3, [r7, #32]
}
 801156a:	4618      	mov	r0, r3
 801156c:	3728      	adds	r7, #40	; 0x28
 801156e:	46bd      	mov	sp, r7
 8011570:	bd80      	pop	{r7, pc}

08011572 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 8011572:	b480      	push	{r7}
 8011574:	b085      	sub	sp, #20
 8011576:	af00      	add	r7, sp, #0
 8011578:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	689a      	ldr	r2, [r3, #8]
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	685b      	ldr	r3, [r3, #4]
 8011582:	4413      	add	r3, r2
 8011584:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	681b      	ldr	r3, [r3, #0]
 801158a:	68fa      	ldr	r2, [r7, #12]
 801158c:	1ad3      	subs	r3, r2, r3
 801158e:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	689b      	ldr	r3, [r3, #8]
 8011594:	68fa      	ldr	r2, [r7, #12]
 8011596:	429a      	cmp	r2, r3
 8011598:	d304      	bcc.n	80115a4 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	689b      	ldr	r3, [r3, #8]
 801159e:	68fa      	ldr	r2, [r7, #12]
 80115a0:	1ad3      	subs	r3, r2, r3
 80115a2:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 80115a4:	68fb      	ldr	r3, [r7, #12]
}
 80115a6:	4618      	mov	r0, r3
 80115a8:	3714      	adds	r7, #20
 80115aa:	46bd      	mov	sp, r7
 80115ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b0:	4770      	bx	lr

080115b2 <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 80115b2:	b580      	push	{r7, lr}
 80115b4:	b086      	sub	sp, #24
 80115b6:	af00      	add	r7, sp, #0
 80115b8:	60f8      	str	r0, [r7, #12]
 80115ba:	60b9      	str	r1, [r7, #8]
 80115bc:	607a      	str	r2, [r7, #4]
 80115be:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 80115c0:	2355      	movs	r3, #85	; 0x55
 80115c2:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 80115c4:	687a      	ldr	r2, [r7, #4]
 80115c6:	6979      	ldr	r1, [r7, #20]
 80115c8:	68b8      	ldr	r0, [r7, #8]
 80115ca:	f002 fc43 	bl	8013e54 <memset>
 80115ce:	4602      	mov	r2, r0
 80115d0:	68bb      	ldr	r3, [r7, #8]
 80115d2:	4293      	cmp	r3, r2
 80115d4:	d00a      	beq.n	80115ec <prvInitialiseNewStreamBuffer+0x3a>
	__asm volatile
 80115d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115da:	f383 8811 	msr	BASEPRI, r3
 80115de:	f3bf 8f6f 	isb	sy
 80115e2:	f3bf 8f4f 	dsb	sy
 80115e6:	613b      	str	r3, [r7, #16]
}
 80115e8:	bf00      	nop
 80115ea:	e7fe      	b.n	80115ea <prvInitialiseNewStreamBuffer+0x38>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 80115ec:	2224      	movs	r2, #36	; 0x24
 80115ee:	2100      	movs	r1, #0
 80115f0:	68f8      	ldr	r0, [r7, #12]
 80115f2:	f002 fc2f 	bl	8013e54 <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	68ba      	ldr	r2, [r7, #8]
 80115fa:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	687a      	ldr	r2, [r7, #4]
 8011600:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 8011602:	68fb      	ldr	r3, [r7, #12]
 8011604:	683a      	ldr	r2, [r7, #0]
 8011606:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 8011608:	68fb      	ldr	r3, [r7, #12]
 801160a:	f897 2020 	ldrb.w	r2, [r7, #32]
 801160e:	771a      	strb	r2, [r3, #28]
}
 8011610:	bf00      	nop
 8011612:	3718      	adds	r7, #24
 8011614:	46bd      	mov	sp, r7
 8011616:	bd80      	pop	{r7, pc}

08011618 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011618:	b580      	push	{r7, lr}
 801161a:	b08e      	sub	sp, #56	; 0x38
 801161c:	af04      	add	r7, sp, #16
 801161e:	60f8      	str	r0, [r7, #12]
 8011620:	60b9      	str	r1, [r7, #8]
 8011622:	607a      	str	r2, [r7, #4]
 8011624:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011628:	2b00      	cmp	r3, #0
 801162a:	d10a      	bne.n	8011642 <xTaskCreateStatic+0x2a>
	__asm volatile
 801162c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011630:	f383 8811 	msr	BASEPRI, r3
 8011634:	f3bf 8f6f 	isb	sy
 8011638:	f3bf 8f4f 	dsb	sy
 801163c:	623b      	str	r3, [r7, #32]
}
 801163e:	bf00      	nop
 8011640:	e7fe      	b.n	8011640 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8011642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011644:	2b00      	cmp	r3, #0
 8011646:	d10a      	bne.n	801165e <xTaskCreateStatic+0x46>
	__asm volatile
 8011648:	f04f 0350 	mov.w	r3, #80	; 0x50
 801164c:	f383 8811 	msr	BASEPRI, r3
 8011650:	f3bf 8f6f 	isb	sy
 8011654:	f3bf 8f4f 	dsb	sy
 8011658:	61fb      	str	r3, [r7, #28]
}
 801165a:	bf00      	nop
 801165c:	e7fe      	b.n	801165c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801165e:	23c0      	movs	r3, #192	; 0xc0
 8011660:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011662:	693b      	ldr	r3, [r7, #16]
 8011664:	2bc0      	cmp	r3, #192	; 0xc0
 8011666:	d00a      	beq.n	801167e <xTaskCreateStatic+0x66>
	__asm volatile
 8011668:	f04f 0350 	mov.w	r3, #80	; 0x50
 801166c:	f383 8811 	msr	BASEPRI, r3
 8011670:	f3bf 8f6f 	isb	sy
 8011674:	f3bf 8f4f 	dsb	sy
 8011678:	61bb      	str	r3, [r7, #24]
}
 801167a:	bf00      	nop
 801167c:	e7fe      	b.n	801167c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801167e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011682:	2b00      	cmp	r3, #0
 8011684:	d01e      	beq.n	80116c4 <xTaskCreateStatic+0xac>
 8011686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011688:	2b00      	cmp	r3, #0
 801168a:	d01b      	beq.n	80116c4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801168c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801168e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011692:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011694:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011698:	2202      	movs	r2, #2
 801169a:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801169e:	2300      	movs	r3, #0
 80116a0:	9303      	str	r3, [sp, #12]
 80116a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116a4:	9302      	str	r3, [sp, #8]
 80116a6:	f107 0314 	add.w	r3, r7, #20
 80116aa:	9301      	str	r3, [sp, #4]
 80116ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116ae:	9300      	str	r3, [sp, #0]
 80116b0:	683b      	ldr	r3, [r7, #0]
 80116b2:	687a      	ldr	r2, [r7, #4]
 80116b4:	68b9      	ldr	r1, [r7, #8]
 80116b6:	68f8      	ldr	r0, [r7, #12]
 80116b8:	f000 f850 	bl	801175c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80116bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80116be:	f000 f8f7 	bl	80118b0 <prvAddNewTaskToReadyList>
 80116c2:	e001      	b.n	80116c8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80116c4:	2300      	movs	r3, #0
 80116c6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80116c8:	697b      	ldr	r3, [r7, #20]
	}
 80116ca:	4618      	mov	r0, r3
 80116cc:	3728      	adds	r7, #40	; 0x28
 80116ce:	46bd      	mov	sp, r7
 80116d0:	bd80      	pop	{r7, pc}

080116d2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80116d2:	b580      	push	{r7, lr}
 80116d4:	b08c      	sub	sp, #48	; 0x30
 80116d6:	af04      	add	r7, sp, #16
 80116d8:	60f8      	str	r0, [r7, #12]
 80116da:	60b9      	str	r1, [r7, #8]
 80116dc:	603b      	str	r3, [r7, #0]
 80116de:	4613      	mov	r3, r2
 80116e0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80116e2:	88fb      	ldrh	r3, [r7, #6]
 80116e4:	009b      	lsls	r3, r3, #2
 80116e6:	4618      	mov	r0, r3
 80116e8:	f001 ff06 	bl	80134f8 <pvPortMalloc>
 80116ec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80116ee:	697b      	ldr	r3, [r7, #20]
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d00e      	beq.n	8011712 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80116f4:	20c0      	movs	r0, #192	; 0xc0
 80116f6:	f001 feff 	bl	80134f8 <pvPortMalloc>
 80116fa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80116fc:	69fb      	ldr	r3, [r7, #28]
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d003      	beq.n	801170a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011702:	69fb      	ldr	r3, [r7, #28]
 8011704:	697a      	ldr	r2, [r7, #20]
 8011706:	631a      	str	r2, [r3, #48]	; 0x30
 8011708:	e005      	b.n	8011716 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801170a:	6978      	ldr	r0, [r7, #20]
 801170c:	f001 ffc4 	bl	8013698 <vPortFree>
 8011710:	e001      	b.n	8011716 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011712:	2300      	movs	r3, #0
 8011714:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011716:	69fb      	ldr	r3, [r7, #28]
 8011718:	2b00      	cmp	r3, #0
 801171a:	d017      	beq.n	801174c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801171c:	69fb      	ldr	r3, [r7, #28]
 801171e:	2200      	movs	r2, #0
 8011720:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011724:	88fa      	ldrh	r2, [r7, #6]
 8011726:	2300      	movs	r3, #0
 8011728:	9303      	str	r3, [sp, #12]
 801172a:	69fb      	ldr	r3, [r7, #28]
 801172c:	9302      	str	r3, [sp, #8]
 801172e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011730:	9301      	str	r3, [sp, #4]
 8011732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011734:	9300      	str	r3, [sp, #0]
 8011736:	683b      	ldr	r3, [r7, #0]
 8011738:	68b9      	ldr	r1, [r7, #8]
 801173a:	68f8      	ldr	r0, [r7, #12]
 801173c:	f000 f80e 	bl	801175c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011740:	69f8      	ldr	r0, [r7, #28]
 8011742:	f000 f8b5 	bl	80118b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011746:	2301      	movs	r3, #1
 8011748:	61bb      	str	r3, [r7, #24]
 801174a:	e002      	b.n	8011752 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801174c:	f04f 33ff 	mov.w	r3, #4294967295
 8011750:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011752:	69bb      	ldr	r3, [r7, #24]
	}
 8011754:	4618      	mov	r0, r3
 8011756:	3720      	adds	r7, #32
 8011758:	46bd      	mov	sp, r7
 801175a:	bd80      	pop	{r7, pc}

0801175c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801175c:	b580      	push	{r7, lr}
 801175e:	b088      	sub	sp, #32
 8011760:	af00      	add	r7, sp, #0
 8011762:	60f8      	str	r0, [r7, #12]
 8011764:	60b9      	str	r1, [r7, #8]
 8011766:	607a      	str	r2, [r7, #4]
 8011768:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801176a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801176c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	009b      	lsls	r3, r3, #2
 8011772:	461a      	mov	r2, r3
 8011774:	21a5      	movs	r1, #165	; 0xa5
 8011776:	f002 fb6d 	bl	8013e54 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801177a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801177c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8011784:	3b01      	subs	r3, #1
 8011786:	009b      	lsls	r3, r3, #2
 8011788:	4413      	add	r3, r2
 801178a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801178c:	69bb      	ldr	r3, [r7, #24]
 801178e:	f023 0307 	bic.w	r3, r3, #7
 8011792:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011794:	69bb      	ldr	r3, [r7, #24]
 8011796:	f003 0307 	and.w	r3, r3, #7
 801179a:	2b00      	cmp	r3, #0
 801179c:	d00a      	beq.n	80117b4 <prvInitialiseNewTask+0x58>
	__asm volatile
 801179e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117a2:	f383 8811 	msr	BASEPRI, r3
 80117a6:	f3bf 8f6f 	isb	sy
 80117aa:	f3bf 8f4f 	dsb	sy
 80117ae:	617b      	str	r3, [r7, #20]
}
 80117b0:	bf00      	nop
 80117b2:	e7fe      	b.n	80117b2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80117b4:	68bb      	ldr	r3, [r7, #8]
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d01f      	beq.n	80117fa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80117ba:	2300      	movs	r3, #0
 80117bc:	61fb      	str	r3, [r7, #28]
 80117be:	e012      	b.n	80117e6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80117c0:	68ba      	ldr	r2, [r7, #8]
 80117c2:	69fb      	ldr	r3, [r7, #28]
 80117c4:	4413      	add	r3, r2
 80117c6:	7819      	ldrb	r1, [r3, #0]
 80117c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80117ca:	69fb      	ldr	r3, [r7, #28]
 80117cc:	4413      	add	r3, r2
 80117ce:	3334      	adds	r3, #52	; 0x34
 80117d0:	460a      	mov	r2, r1
 80117d2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80117d4:	68ba      	ldr	r2, [r7, #8]
 80117d6:	69fb      	ldr	r3, [r7, #28]
 80117d8:	4413      	add	r3, r2
 80117da:	781b      	ldrb	r3, [r3, #0]
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d006      	beq.n	80117ee <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80117e0:	69fb      	ldr	r3, [r7, #28]
 80117e2:	3301      	adds	r3, #1
 80117e4:	61fb      	str	r3, [r7, #28]
 80117e6:	69fb      	ldr	r3, [r7, #28]
 80117e8:	2b0f      	cmp	r3, #15
 80117ea:	d9e9      	bls.n	80117c0 <prvInitialiseNewTask+0x64>
 80117ec:	e000      	b.n	80117f0 <prvInitialiseNewTask+0x94>
			{
				break;
 80117ee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80117f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117f2:	2200      	movs	r2, #0
 80117f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80117f8:	e003      	b.n	8011802 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80117fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117fc:	2200      	movs	r2, #0
 80117fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011804:	2b37      	cmp	r3, #55	; 0x37
 8011806:	d901      	bls.n	801180c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8011808:	2337      	movs	r3, #55	; 0x37
 801180a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801180c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801180e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011810:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011814:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011816:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8011818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801181a:	2200      	movs	r2, #0
 801181c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801181e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011820:	3304      	adds	r3, #4
 8011822:	4618      	mov	r0, r3
 8011824:	f7fe f9de 	bl	800fbe4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801182a:	3318      	adds	r3, #24
 801182c:	4618      	mov	r0, r3
 801182e:	f7fe f9d9 	bl	800fbe4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011834:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011836:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801183a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801183e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011840:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011844:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011846:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8011848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801184a:	2200      	movs	r2, #0
 801184c:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801184e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011850:	2200      	movs	r2, #0
 8011852:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011858:	2200      	movs	r2, #0
 801185a:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801185e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011860:	3358      	adds	r3, #88	; 0x58
 8011862:	2260      	movs	r2, #96	; 0x60
 8011864:	2100      	movs	r1, #0
 8011866:	4618      	mov	r0, r3
 8011868:	f002 faf4 	bl	8013e54 <memset>
 801186c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801186e:	4a0d      	ldr	r2, [pc, #52]	; (80118a4 <prvInitialiseNewTask+0x148>)
 8011870:	65da      	str	r2, [r3, #92]	; 0x5c
 8011872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011874:	4a0c      	ldr	r2, [pc, #48]	; (80118a8 <prvInitialiseNewTask+0x14c>)
 8011876:	661a      	str	r2, [r3, #96]	; 0x60
 8011878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801187a:	4a0c      	ldr	r2, [pc, #48]	; (80118ac <prvInitialiseNewTask+0x150>)
 801187c:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801187e:	683a      	ldr	r2, [r7, #0]
 8011880:	68f9      	ldr	r1, [r7, #12]
 8011882:	69b8      	ldr	r0, [r7, #24]
 8011884:	f001 fbe8 	bl	8013058 <pxPortInitialiseStack>
 8011888:	4602      	mov	r2, r0
 801188a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801188c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801188e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011890:	2b00      	cmp	r3, #0
 8011892:	d002      	beq.n	801189a <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011896:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011898:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801189a:	bf00      	nop
 801189c:	3720      	adds	r7, #32
 801189e:	46bd      	mov	sp, r7
 80118a0:	bd80      	pop	{r7, pc}
 80118a2:	bf00      	nop
 80118a4:	08014734 	.word	0x08014734
 80118a8:	08014754 	.word	0x08014754
 80118ac:	08014714 	.word	0x08014714

080118b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80118b0:	b580      	push	{r7, lr}
 80118b2:	b082      	sub	sp, #8
 80118b4:	af00      	add	r7, sp, #0
 80118b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80118b8:	f001 fcfc 	bl	80132b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80118bc:	4b2d      	ldr	r3, [pc, #180]	; (8011974 <prvAddNewTaskToReadyList+0xc4>)
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	3301      	adds	r3, #1
 80118c2:	4a2c      	ldr	r2, [pc, #176]	; (8011974 <prvAddNewTaskToReadyList+0xc4>)
 80118c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80118c6:	4b2c      	ldr	r3, [pc, #176]	; (8011978 <prvAddNewTaskToReadyList+0xc8>)
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d109      	bne.n	80118e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80118ce:	4a2a      	ldr	r2, [pc, #168]	; (8011978 <prvAddNewTaskToReadyList+0xc8>)
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80118d4:	4b27      	ldr	r3, [pc, #156]	; (8011974 <prvAddNewTaskToReadyList+0xc4>)
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	2b01      	cmp	r3, #1
 80118da:	d110      	bne.n	80118fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80118dc:	f000 fc7a 	bl	80121d4 <prvInitialiseTaskLists>
 80118e0:	e00d      	b.n	80118fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80118e2:	4b26      	ldr	r3, [pc, #152]	; (801197c <prvAddNewTaskToReadyList+0xcc>)
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	d109      	bne.n	80118fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80118ea:	4b23      	ldr	r3, [pc, #140]	; (8011978 <prvAddNewTaskToReadyList+0xc8>)
 80118ec:	681b      	ldr	r3, [r3, #0]
 80118ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118f4:	429a      	cmp	r2, r3
 80118f6:	d802      	bhi.n	80118fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80118f8:	4a1f      	ldr	r2, [pc, #124]	; (8011978 <prvAddNewTaskToReadyList+0xc8>)
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80118fe:	4b20      	ldr	r3, [pc, #128]	; (8011980 <prvAddNewTaskToReadyList+0xd0>)
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	3301      	adds	r3, #1
 8011904:	4a1e      	ldr	r2, [pc, #120]	; (8011980 <prvAddNewTaskToReadyList+0xd0>)
 8011906:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011908:	4b1d      	ldr	r3, [pc, #116]	; (8011980 <prvAddNewTaskToReadyList+0xd0>)
 801190a:	681a      	ldr	r2, [r3, #0]
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011914:	4b1b      	ldr	r3, [pc, #108]	; (8011984 <prvAddNewTaskToReadyList+0xd4>)
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	429a      	cmp	r2, r3
 801191a:	d903      	bls.n	8011924 <prvAddNewTaskToReadyList+0x74>
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011920:	4a18      	ldr	r2, [pc, #96]	; (8011984 <prvAddNewTaskToReadyList+0xd4>)
 8011922:	6013      	str	r3, [r2, #0]
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011928:	4613      	mov	r3, r2
 801192a:	009b      	lsls	r3, r3, #2
 801192c:	4413      	add	r3, r2
 801192e:	009b      	lsls	r3, r3, #2
 8011930:	4a15      	ldr	r2, [pc, #84]	; (8011988 <prvAddNewTaskToReadyList+0xd8>)
 8011932:	441a      	add	r2, r3
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	3304      	adds	r3, #4
 8011938:	4619      	mov	r1, r3
 801193a:	4610      	mov	r0, r2
 801193c:	f7fe f95f 	bl	800fbfe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011940:	f001 fce8 	bl	8013314 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011944:	4b0d      	ldr	r3, [pc, #52]	; (801197c <prvAddNewTaskToReadyList+0xcc>)
 8011946:	681b      	ldr	r3, [r3, #0]
 8011948:	2b00      	cmp	r3, #0
 801194a:	d00e      	beq.n	801196a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801194c:	4b0a      	ldr	r3, [pc, #40]	; (8011978 <prvAddNewTaskToReadyList+0xc8>)
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011956:	429a      	cmp	r2, r3
 8011958:	d207      	bcs.n	801196a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801195a:	4b0c      	ldr	r3, [pc, #48]	; (801198c <prvAddNewTaskToReadyList+0xdc>)
 801195c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011960:	601a      	str	r2, [r3, #0]
 8011962:	f3bf 8f4f 	dsb	sy
 8011966:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801196a:	bf00      	nop
 801196c:	3708      	adds	r7, #8
 801196e:	46bd      	mov	sp, r7
 8011970:	bd80      	pop	{r7, pc}
 8011972:	bf00      	nop
 8011974:	20001e84 	.word	0x20001e84
 8011978:	200019b0 	.word	0x200019b0
 801197c:	20001e90 	.word	0x20001e90
 8011980:	20001ea0 	.word	0x20001ea0
 8011984:	20001e8c 	.word	0x20001e8c
 8011988:	200019b4 	.word	0x200019b4
 801198c:	e000ed04 	.word	0xe000ed04

08011990 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8011990:	b580      	push	{r7, lr}
 8011992:	b084      	sub	sp, #16
 8011994:	af00      	add	r7, sp, #0
 8011996:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011998:	2300      	movs	r3, #0
 801199a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d017      	beq.n	80119d2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80119a2:	4b13      	ldr	r3, [pc, #76]	; (80119f0 <vTaskDelay+0x60>)
 80119a4:	681b      	ldr	r3, [r3, #0]
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d00a      	beq.n	80119c0 <vTaskDelay+0x30>
	__asm volatile
 80119aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119ae:	f383 8811 	msr	BASEPRI, r3
 80119b2:	f3bf 8f6f 	isb	sy
 80119b6:	f3bf 8f4f 	dsb	sy
 80119ba:	60bb      	str	r3, [r7, #8]
}
 80119bc:	bf00      	nop
 80119be:	e7fe      	b.n	80119be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80119c0:	f000 f88c 	bl	8011adc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80119c4:	2100      	movs	r1, #0
 80119c6:	6878      	ldr	r0, [r7, #4]
 80119c8:	f000 ffa4 	bl	8012914 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80119cc:	f000 f894 	bl	8011af8 <xTaskResumeAll>
 80119d0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80119d2:	68fb      	ldr	r3, [r7, #12]
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d107      	bne.n	80119e8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80119d8:	4b06      	ldr	r3, [pc, #24]	; (80119f4 <vTaskDelay+0x64>)
 80119da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80119de:	601a      	str	r2, [r3, #0]
 80119e0:	f3bf 8f4f 	dsb	sy
 80119e4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80119e8:	bf00      	nop
 80119ea:	3710      	adds	r7, #16
 80119ec:	46bd      	mov	sp, r7
 80119ee:	bd80      	pop	{r7, pc}
 80119f0:	20001eac 	.word	0x20001eac
 80119f4:	e000ed04 	.word	0xe000ed04

080119f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80119f8:	b580      	push	{r7, lr}
 80119fa:	b08a      	sub	sp, #40	; 0x28
 80119fc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80119fe:	2300      	movs	r3, #0
 8011a00:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011a02:	2300      	movs	r3, #0
 8011a04:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011a06:	463a      	mov	r2, r7
 8011a08:	1d39      	adds	r1, r7, #4
 8011a0a:	f107 0308 	add.w	r3, r7, #8
 8011a0e:	4618      	mov	r0, r3
 8011a10:	f7fe f894 	bl	800fb3c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011a14:	6839      	ldr	r1, [r7, #0]
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	68ba      	ldr	r2, [r7, #8]
 8011a1a:	9202      	str	r2, [sp, #8]
 8011a1c:	9301      	str	r3, [sp, #4]
 8011a1e:	2300      	movs	r3, #0
 8011a20:	9300      	str	r3, [sp, #0]
 8011a22:	2300      	movs	r3, #0
 8011a24:	460a      	mov	r2, r1
 8011a26:	4925      	ldr	r1, [pc, #148]	; (8011abc <vTaskStartScheduler+0xc4>)
 8011a28:	4825      	ldr	r0, [pc, #148]	; (8011ac0 <vTaskStartScheduler+0xc8>)
 8011a2a:	f7ff fdf5 	bl	8011618 <xTaskCreateStatic>
 8011a2e:	4603      	mov	r3, r0
 8011a30:	4a24      	ldr	r2, [pc, #144]	; (8011ac4 <vTaskStartScheduler+0xcc>)
 8011a32:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011a34:	4b23      	ldr	r3, [pc, #140]	; (8011ac4 <vTaskStartScheduler+0xcc>)
 8011a36:	681b      	ldr	r3, [r3, #0]
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	d002      	beq.n	8011a42 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8011a3c:	2301      	movs	r3, #1
 8011a3e:	617b      	str	r3, [r7, #20]
 8011a40:	e001      	b.n	8011a46 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8011a42:	2300      	movs	r3, #0
 8011a44:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8011a46:	697b      	ldr	r3, [r7, #20]
 8011a48:	2b01      	cmp	r3, #1
 8011a4a:	d102      	bne.n	8011a52 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8011a4c:	f000 ffb6 	bl	80129bc <xTimerCreateTimerTask>
 8011a50:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8011a52:	697b      	ldr	r3, [r7, #20]
 8011a54:	2b01      	cmp	r3, #1
 8011a56:	d11d      	bne.n	8011a94 <vTaskStartScheduler+0x9c>
	__asm volatile
 8011a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a5c:	f383 8811 	msr	BASEPRI, r3
 8011a60:	f3bf 8f6f 	isb	sy
 8011a64:	f3bf 8f4f 	dsb	sy
 8011a68:	613b      	str	r3, [r7, #16]
}
 8011a6a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011a6c:	4b16      	ldr	r3, [pc, #88]	; (8011ac8 <vTaskStartScheduler+0xd0>)
 8011a6e:	681b      	ldr	r3, [r3, #0]
 8011a70:	3358      	adds	r3, #88	; 0x58
 8011a72:	4a16      	ldr	r2, [pc, #88]	; (8011acc <vTaskStartScheduler+0xd4>)
 8011a74:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8011a76:	4b16      	ldr	r3, [pc, #88]	; (8011ad0 <vTaskStartScheduler+0xd8>)
 8011a78:	f04f 32ff 	mov.w	r2, #4294967295
 8011a7c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8011a7e:	4b15      	ldr	r3, [pc, #84]	; (8011ad4 <vTaskStartScheduler+0xdc>)
 8011a80:	2201      	movs	r2, #1
 8011a82:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011a84:	4b14      	ldr	r3, [pc, #80]	; (8011ad8 <vTaskStartScheduler+0xe0>)
 8011a86:	2200      	movs	r2, #0
 8011a88:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8011a8a:	f7f5 fe47 	bl	800771c <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8011a8e:	f001 fb6f 	bl	8013170 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8011a92:	e00e      	b.n	8011ab2 <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011a94:	697b      	ldr	r3, [r7, #20]
 8011a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a9a:	d10a      	bne.n	8011ab2 <vTaskStartScheduler+0xba>
	__asm volatile
 8011a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011aa0:	f383 8811 	msr	BASEPRI, r3
 8011aa4:	f3bf 8f6f 	isb	sy
 8011aa8:	f3bf 8f4f 	dsb	sy
 8011aac:	60fb      	str	r3, [r7, #12]
}
 8011aae:	bf00      	nop
 8011ab0:	e7fe      	b.n	8011ab0 <vTaskStartScheduler+0xb8>
}
 8011ab2:	bf00      	nop
 8011ab4:	3718      	adds	r7, #24
 8011ab6:	46bd      	mov	sp, r7
 8011ab8:	bd80      	pop	{r7, pc}
 8011aba:	bf00      	nop
 8011abc:	080144f0 	.word	0x080144f0
 8011ac0:	080121a5 	.word	0x080121a5
 8011ac4:	20001ea8 	.word	0x20001ea8
 8011ac8:	200019b0 	.word	0x200019b0
 8011acc:	20000020 	.word	0x20000020
 8011ad0:	20001ea4 	.word	0x20001ea4
 8011ad4:	20001e90 	.word	0x20001e90
 8011ad8:	20001e88 	.word	0x20001e88

08011adc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011adc:	b480      	push	{r7}
 8011ade:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011ae0:	4b04      	ldr	r3, [pc, #16]	; (8011af4 <vTaskSuspendAll+0x18>)
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	3301      	adds	r3, #1
 8011ae6:	4a03      	ldr	r2, [pc, #12]	; (8011af4 <vTaskSuspendAll+0x18>)
 8011ae8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8011aea:	bf00      	nop
 8011aec:	46bd      	mov	sp, r7
 8011aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011af2:	4770      	bx	lr
 8011af4:	20001eac 	.word	0x20001eac

08011af8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011af8:	b580      	push	{r7, lr}
 8011afa:	b084      	sub	sp, #16
 8011afc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011afe:	2300      	movs	r3, #0
 8011b00:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011b02:	2300      	movs	r3, #0
 8011b04:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011b06:	4b42      	ldr	r3, [pc, #264]	; (8011c10 <xTaskResumeAll+0x118>)
 8011b08:	681b      	ldr	r3, [r3, #0]
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	d10a      	bne.n	8011b24 <xTaskResumeAll+0x2c>
	__asm volatile
 8011b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b12:	f383 8811 	msr	BASEPRI, r3
 8011b16:	f3bf 8f6f 	isb	sy
 8011b1a:	f3bf 8f4f 	dsb	sy
 8011b1e:	603b      	str	r3, [r7, #0]
}
 8011b20:	bf00      	nop
 8011b22:	e7fe      	b.n	8011b22 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011b24:	f001 fbc6 	bl	80132b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011b28:	4b39      	ldr	r3, [pc, #228]	; (8011c10 <xTaskResumeAll+0x118>)
 8011b2a:	681b      	ldr	r3, [r3, #0]
 8011b2c:	3b01      	subs	r3, #1
 8011b2e:	4a38      	ldr	r2, [pc, #224]	; (8011c10 <xTaskResumeAll+0x118>)
 8011b30:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011b32:	4b37      	ldr	r3, [pc, #220]	; (8011c10 <xTaskResumeAll+0x118>)
 8011b34:	681b      	ldr	r3, [r3, #0]
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	d162      	bne.n	8011c00 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011b3a:	4b36      	ldr	r3, [pc, #216]	; (8011c14 <xTaskResumeAll+0x11c>)
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	2b00      	cmp	r3, #0
 8011b40:	d05e      	beq.n	8011c00 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011b42:	e02f      	b.n	8011ba4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011b44:	4b34      	ldr	r3, [pc, #208]	; (8011c18 <xTaskResumeAll+0x120>)
 8011b46:	68db      	ldr	r3, [r3, #12]
 8011b48:	68db      	ldr	r3, [r3, #12]
 8011b4a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	3318      	adds	r3, #24
 8011b50:	4618      	mov	r0, r3
 8011b52:	f7fe f8b1 	bl	800fcb8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011b56:	68fb      	ldr	r3, [r7, #12]
 8011b58:	3304      	adds	r3, #4
 8011b5a:	4618      	mov	r0, r3
 8011b5c:	f7fe f8ac 	bl	800fcb8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011b64:	4b2d      	ldr	r3, [pc, #180]	; (8011c1c <xTaskResumeAll+0x124>)
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	429a      	cmp	r2, r3
 8011b6a:	d903      	bls.n	8011b74 <xTaskResumeAll+0x7c>
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b70:	4a2a      	ldr	r2, [pc, #168]	; (8011c1c <xTaskResumeAll+0x124>)
 8011b72:	6013      	str	r3, [r2, #0]
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011b78:	4613      	mov	r3, r2
 8011b7a:	009b      	lsls	r3, r3, #2
 8011b7c:	4413      	add	r3, r2
 8011b7e:	009b      	lsls	r3, r3, #2
 8011b80:	4a27      	ldr	r2, [pc, #156]	; (8011c20 <xTaskResumeAll+0x128>)
 8011b82:	441a      	add	r2, r3
 8011b84:	68fb      	ldr	r3, [r7, #12]
 8011b86:	3304      	adds	r3, #4
 8011b88:	4619      	mov	r1, r3
 8011b8a:	4610      	mov	r0, r2
 8011b8c:	f7fe f837 	bl	800fbfe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011b94:	4b23      	ldr	r3, [pc, #140]	; (8011c24 <xTaskResumeAll+0x12c>)
 8011b96:	681b      	ldr	r3, [r3, #0]
 8011b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b9a:	429a      	cmp	r2, r3
 8011b9c:	d302      	bcc.n	8011ba4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8011b9e:	4b22      	ldr	r3, [pc, #136]	; (8011c28 <xTaskResumeAll+0x130>)
 8011ba0:	2201      	movs	r2, #1
 8011ba2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011ba4:	4b1c      	ldr	r3, [pc, #112]	; (8011c18 <xTaskResumeAll+0x120>)
 8011ba6:	681b      	ldr	r3, [r3, #0]
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d1cb      	bne.n	8011b44 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011bac:	68fb      	ldr	r3, [r7, #12]
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d001      	beq.n	8011bb6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011bb2:	f000 fbb1 	bl	8012318 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8011bb6:	4b1d      	ldr	r3, [pc, #116]	; (8011c2c <xTaskResumeAll+0x134>)
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d010      	beq.n	8011be4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011bc2:	f000 f847 	bl	8011c54 <xTaskIncrementTick>
 8011bc6:	4603      	mov	r3, r0
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d002      	beq.n	8011bd2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8011bcc:	4b16      	ldr	r3, [pc, #88]	; (8011c28 <xTaskResumeAll+0x130>)
 8011bce:	2201      	movs	r2, #1
 8011bd0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	3b01      	subs	r3, #1
 8011bd6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d1f1      	bne.n	8011bc2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8011bde:	4b13      	ldr	r3, [pc, #76]	; (8011c2c <xTaskResumeAll+0x134>)
 8011be0:	2200      	movs	r2, #0
 8011be2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011be4:	4b10      	ldr	r3, [pc, #64]	; (8011c28 <xTaskResumeAll+0x130>)
 8011be6:	681b      	ldr	r3, [r3, #0]
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d009      	beq.n	8011c00 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011bec:	2301      	movs	r3, #1
 8011bee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011bf0:	4b0f      	ldr	r3, [pc, #60]	; (8011c30 <xTaskResumeAll+0x138>)
 8011bf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011bf6:	601a      	str	r2, [r3, #0]
 8011bf8:	f3bf 8f4f 	dsb	sy
 8011bfc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011c00:	f001 fb88 	bl	8013314 <vPortExitCritical>

	return xAlreadyYielded;
 8011c04:	68bb      	ldr	r3, [r7, #8]
}
 8011c06:	4618      	mov	r0, r3
 8011c08:	3710      	adds	r7, #16
 8011c0a:	46bd      	mov	sp, r7
 8011c0c:	bd80      	pop	{r7, pc}
 8011c0e:	bf00      	nop
 8011c10:	20001eac 	.word	0x20001eac
 8011c14:	20001e84 	.word	0x20001e84
 8011c18:	20001e44 	.word	0x20001e44
 8011c1c:	20001e8c 	.word	0x20001e8c
 8011c20:	200019b4 	.word	0x200019b4
 8011c24:	200019b0 	.word	0x200019b0
 8011c28:	20001e98 	.word	0x20001e98
 8011c2c:	20001e94 	.word	0x20001e94
 8011c30:	e000ed04 	.word	0xe000ed04

08011c34 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011c34:	b480      	push	{r7}
 8011c36:	b083      	sub	sp, #12
 8011c38:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011c3a:	4b05      	ldr	r3, [pc, #20]	; (8011c50 <xTaskGetTickCount+0x1c>)
 8011c3c:	681b      	ldr	r3, [r3, #0]
 8011c3e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011c40:	687b      	ldr	r3, [r7, #4]
}
 8011c42:	4618      	mov	r0, r3
 8011c44:	370c      	adds	r7, #12
 8011c46:	46bd      	mov	sp, r7
 8011c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c4c:	4770      	bx	lr
 8011c4e:	bf00      	nop
 8011c50:	20001e88 	.word	0x20001e88

08011c54 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011c54:	b580      	push	{r7, lr}
 8011c56:	b086      	sub	sp, #24
 8011c58:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011c5a:	2300      	movs	r3, #0
 8011c5c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011c5e:	4b4f      	ldr	r3, [pc, #316]	; (8011d9c <xTaskIncrementTick+0x148>)
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	2b00      	cmp	r3, #0
 8011c64:	f040 808f 	bne.w	8011d86 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011c68:	4b4d      	ldr	r3, [pc, #308]	; (8011da0 <xTaskIncrementTick+0x14c>)
 8011c6a:	681b      	ldr	r3, [r3, #0]
 8011c6c:	3301      	adds	r3, #1
 8011c6e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011c70:	4a4b      	ldr	r2, [pc, #300]	; (8011da0 <xTaskIncrementTick+0x14c>)
 8011c72:	693b      	ldr	r3, [r7, #16]
 8011c74:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011c76:	693b      	ldr	r3, [r7, #16]
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d120      	bne.n	8011cbe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8011c7c:	4b49      	ldr	r3, [pc, #292]	; (8011da4 <xTaskIncrementTick+0x150>)
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	681b      	ldr	r3, [r3, #0]
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d00a      	beq.n	8011c9c <xTaskIncrementTick+0x48>
	__asm volatile
 8011c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c8a:	f383 8811 	msr	BASEPRI, r3
 8011c8e:	f3bf 8f6f 	isb	sy
 8011c92:	f3bf 8f4f 	dsb	sy
 8011c96:	603b      	str	r3, [r7, #0]
}
 8011c98:	bf00      	nop
 8011c9a:	e7fe      	b.n	8011c9a <xTaskIncrementTick+0x46>
 8011c9c:	4b41      	ldr	r3, [pc, #260]	; (8011da4 <xTaskIncrementTick+0x150>)
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	60fb      	str	r3, [r7, #12]
 8011ca2:	4b41      	ldr	r3, [pc, #260]	; (8011da8 <xTaskIncrementTick+0x154>)
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	4a3f      	ldr	r2, [pc, #252]	; (8011da4 <xTaskIncrementTick+0x150>)
 8011ca8:	6013      	str	r3, [r2, #0]
 8011caa:	4a3f      	ldr	r2, [pc, #252]	; (8011da8 <xTaskIncrementTick+0x154>)
 8011cac:	68fb      	ldr	r3, [r7, #12]
 8011cae:	6013      	str	r3, [r2, #0]
 8011cb0:	4b3e      	ldr	r3, [pc, #248]	; (8011dac <xTaskIncrementTick+0x158>)
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	3301      	adds	r3, #1
 8011cb6:	4a3d      	ldr	r2, [pc, #244]	; (8011dac <xTaskIncrementTick+0x158>)
 8011cb8:	6013      	str	r3, [r2, #0]
 8011cba:	f000 fb2d 	bl	8012318 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011cbe:	4b3c      	ldr	r3, [pc, #240]	; (8011db0 <xTaskIncrementTick+0x15c>)
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	693a      	ldr	r2, [r7, #16]
 8011cc4:	429a      	cmp	r2, r3
 8011cc6:	d349      	bcc.n	8011d5c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011cc8:	4b36      	ldr	r3, [pc, #216]	; (8011da4 <xTaskIncrementTick+0x150>)
 8011cca:	681b      	ldr	r3, [r3, #0]
 8011ccc:	681b      	ldr	r3, [r3, #0]
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d104      	bne.n	8011cdc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011cd2:	4b37      	ldr	r3, [pc, #220]	; (8011db0 <xTaskIncrementTick+0x15c>)
 8011cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8011cd8:	601a      	str	r2, [r3, #0]
					break;
 8011cda:	e03f      	b.n	8011d5c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011cdc:	4b31      	ldr	r3, [pc, #196]	; (8011da4 <xTaskIncrementTick+0x150>)
 8011cde:	681b      	ldr	r3, [r3, #0]
 8011ce0:	68db      	ldr	r3, [r3, #12]
 8011ce2:	68db      	ldr	r3, [r3, #12]
 8011ce4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011ce6:	68bb      	ldr	r3, [r7, #8]
 8011ce8:	685b      	ldr	r3, [r3, #4]
 8011cea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011cec:	693a      	ldr	r2, [r7, #16]
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	429a      	cmp	r2, r3
 8011cf2:	d203      	bcs.n	8011cfc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011cf4:	4a2e      	ldr	r2, [pc, #184]	; (8011db0 <xTaskIncrementTick+0x15c>)
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011cfa:	e02f      	b.n	8011d5c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011cfc:	68bb      	ldr	r3, [r7, #8]
 8011cfe:	3304      	adds	r3, #4
 8011d00:	4618      	mov	r0, r3
 8011d02:	f7fd ffd9 	bl	800fcb8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011d06:	68bb      	ldr	r3, [r7, #8]
 8011d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	d004      	beq.n	8011d18 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011d0e:	68bb      	ldr	r3, [r7, #8]
 8011d10:	3318      	adds	r3, #24
 8011d12:	4618      	mov	r0, r3
 8011d14:	f7fd ffd0 	bl	800fcb8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011d18:	68bb      	ldr	r3, [r7, #8]
 8011d1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d1c:	4b25      	ldr	r3, [pc, #148]	; (8011db4 <xTaskIncrementTick+0x160>)
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	429a      	cmp	r2, r3
 8011d22:	d903      	bls.n	8011d2c <xTaskIncrementTick+0xd8>
 8011d24:	68bb      	ldr	r3, [r7, #8]
 8011d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d28:	4a22      	ldr	r2, [pc, #136]	; (8011db4 <xTaskIncrementTick+0x160>)
 8011d2a:	6013      	str	r3, [r2, #0]
 8011d2c:	68bb      	ldr	r3, [r7, #8]
 8011d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d30:	4613      	mov	r3, r2
 8011d32:	009b      	lsls	r3, r3, #2
 8011d34:	4413      	add	r3, r2
 8011d36:	009b      	lsls	r3, r3, #2
 8011d38:	4a1f      	ldr	r2, [pc, #124]	; (8011db8 <xTaskIncrementTick+0x164>)
 8011d3a:	441a      	add	r2, r3
 8011d3c:	68bb      	ldr	r3, [r7, #8]
 8011d3e:	3304      	adds	r3, #4
 8011d40:	4619      	mov	r1, r3
 8011d42:	4610      	mov	r0, r2
 8011d44:	f7fd ff5b 	bl	800fbfe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011d48:	68bb      	ldr	r3, [r7, #8]
 8011d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d4c:	4b1b      	ldr	r3, [pc, #108]	; (8011dbc <xTaskIncrementTick+0x168>)
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d52:	429a      	cmp	r2, r3
 8011d54:	d3b8      	bcc.n	8011cc8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8011d56:	2301      	movs	r3, #1
 8011d58:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011d5a:	e7b5      	b.n	8011cc8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011d5c:	4b17      	ldr	r3, [pc, #92]	; (8011dbc <xTaskIncrementTick+0x168>)
 8011d5e:	681b      	ldr	r3, [r3, #0]
 8011d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d62:	4915      	ldr	r1, [pc, #84]	; (8011db8 <xTaskIncrementTick+0x164>)
 8011d64:	4613      	mov	r3, r2
 8011d66:	009b      	lsls	r3, r3, #2
 8011d68:	4413      	add	r3, r2
 8011d6a:	009b      	lsls	r3, r3, #2
 8011d6c:	440b      	add	r3, r1
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	2b01      	cmp	r3, #1
 8011d72:	d901      	bls.n	8011d78 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8011d74:	2301      	movs	r3, #1
 8011d76:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011d78:	4b11      	ldr	r3, [pc, #68]	; (8011dc0 <xTaskIncrementTick+0x16c>)
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	d007      	beq.n	8011d90 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8011d80:	2301      	movs	r3, #1
 8011d82:	617b      	str	r3, [r7, #20]
 8011d84:	e004      	b.n	8011d90 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011d86:	4b0f      	ldr	r3, [pc, #60]	; (8011dc4 <xTaskIncrementTick+0x170>)
 8011d88:	681b      	ldr	r3, [r3, #0]
 8011d8a:	3301      	adds	r3, #1
 8011d8c:	4a0d      	ldr	r2, [pc, #52]	; (8011dc4 <xTaskIncrementTick+0x170>)
 8011d8e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011d90:	697b      	ldr	r3, [r7, #20]
}
 8011d92:	4618      	mov	r0, r3
 8011d94:	3718      	adds	r7, #24
 8011d96:	46bd      	mov	sp, r7
 8011d98:	bd80      	pop	{r7, pc}
 8011d9a:	bf00      	nop
 8011d9c:	20001eac 	.word	0x20001eac
 8011da0:	20001e88 	.word	0x20001e88
 8011da4:	20001e3c 	.word	0x20001e3c
 8011da8:	20001e40 	.word	0x20001e40
 8011dac:	20001e9c 	.word	0x20001e9c
 8011db0:	20001ea4 	.word	0x20001ea4
 8011db4:	20001e8c 	.word	0x20001e8c
 8011db8:	200019b4 	.word	0x200019b4
 8011dbc:	200019b0 	.word	0x200019b0
 8011dc0:	20001e98 	.word	0x20001e98
 8011dc4:	20001e94 	.word	0x20001e94

08011dc8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011dc8:	b580      	push	{r7, lr}
 8011dca:	b084      	sub	sp, #16
 8011dcc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011dce:	4b3e      	ldr	r3, [pc, #248]	; (8011ec8 <vTaskSwitchContext+0x100>)
 8011dd0:	681b      	ldr	r3, [r3, #0]
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d003      	beq.n	8011dde <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011dd6:	4b3d      	ldr	r3, [pc, #244]	; (8011ecc <vTaskSwitchContext+0x104>)
 8011dd8:	2201      	movs	r2, #1
 8011dda:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011ddc:	e070      	b.n	8011ec0 <vTaskSwitchContext+0xf8>
		xYieldPending = pdFALSE;
 8011dde:	4b3b      	ldr	r3, [pc, #236]	; (8011ecc <vTaskSwitchContext+0x104>)
 8011de0:	2200      	movs	r2, #0
 8011de2:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8011de4:	f7f5 fca1 	bl	800772a <getRunTimeCounterValue>
 8011de8:	4603      	mov	r3, r0
 8011dea:	4a39      	ldr	r2, [pc, #228]	; (8011ed0 <vTaskSwitchContext+0x108>)
 8011dec:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8011dee:	4b38      	ldr	r3, [pc, #224]	; (8011ed0 <vTaskSwitchContext+0x108>)
 8011df0:	681a      	ldr	r2, [r3, #0]
 8011df2:	4b38      	ldr	r3, [pc, #224]	; (8011ed4 <vTaskSwitchContext+0x10c>)
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	429a      	cmp	r2, r3
 8011df8:	d909      	bls.n	8011e0e <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8011dfa:	4b37      	ldr	r3, [pc, #220]	; (8011ed8 <vTaskSwitchContext+0x110>)
 8011dfc:	681b      	ldr	r3, [r3, #0]
 8011dfe:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8011e00:	4a33      	ldr	r2, [pc, #204]	; (8011ed0 <vTaskSwitchContext+0x108>)
 8011e02:	6810      	ldr	r0, [r2, #0]
 8011e04:	4a33      	ldr	r2, [pc, #204]	; (8011ed4 <vTaskSwitchContext+0x10c>)
 8011e06:	6812      	ldr	r2, [r2, #0]
 8011e08:	1a82      	subs	r2, r0, r2
 8011e0a:	440a      	add	r2, r1
 8011e0c:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8011e0e:	4b30      	ldr	r3, [pc, #192]	; (8011ed0 <vTaskSwitchContext+0x108>)
 8011e10:	681b      	ldr	r3, [r3, #0]
 8011e12:	4a30      	ldr	r2, [pc, #192]	; (8011ed4 <vTaskSwitchContext+0x10c>)
 8011e14:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8011e16:	4b30      	ldr	r3, [pc, #192]	; (8011ed8 <vTaskSwitchContext+0x110>)
 8011e18:	681b      	ldr	r3, [r3, #0]
 8011e1a:	681a      	ldr	r2, [r3, #0]
 8011e1c:	4b2e      	ldr	r3, [pc, #184]	; (8011ed8 <vTaskSwitchContext+0x110>)
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011e22:	429a      	cmp	r2, r3
 8011e24:	d808      	bhi.n	8011e38 <vTaskSwitchContext+0x70>
 8011e26:	4b2c      	ldr	r3, [pc, #176]	; (8011ed8 <vTaskSwitchContext+0x110>)
 8011e28:	681a      	ldr	r2, [r3, #0]
 8011e2a:	4b2b      	ldr	r3, [pc, #172]	; (8011ed8 <vTaskSwitchContext+0x110>)
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	3334      	adds	r3, #52	; 0x34
 8011e30:	4619      	mov	r1, r3
 8011e32:	4610      	mov	r0, r2
 8011e34:	f7f5 fc81 	bl	800773a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011e38:	4b28      	ldr	r3, [pc, #160]	; (8011edc <vTaskSwitchContext+0x114>)
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	60fb      	str	r3, [r7, #12]
 8011e3e:	e010      	b.n	8011e62 <vTaskSwitchContext+0x9a>
 8011e40:	68fb      	ldr	r3, [r7, #12]
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	d10a      	bne.n	8011e5c <vTaskSwitchContext+0x94>
	__asm volatile
 8011e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e4a:	f383 8811 	msr	BASEPRI, r3
 8011e4e:	f3bf 8f6f 	isb	sy
 8011e52:	f3bf 8f4f 	dsb	sy
 8011e56:	607b      	str	r3, [r7, #4]
}
 8011e58:	bf00      	nop
 8011e5a:	e7fe      	b.n	8011e5a <vTaskSwitchContext+0x92>
 8011e5c:	68fb      	ldr	r3, [r7, #12]
 8011e5e:	3b01      	subs	r3, #1
 8011e60:	60fb      	str	r3, [r7, #12]
 8011e62:	491f      	ldr	r1, [pc, #124]	; (8011ee0 <vTaskSwitchContext+0x118>)
 8011e64:	68fa      	ldr	r2, [r7, #12]
 8011e66:	4613      	mov	r3, r2
 8011e68:	009b      	lsls	r3, r3, #2
 8011e6a:	4413      	add	r3, r2
 8011e6c:	009b      	lsls	r3, r3, #2
 8011e6e:	440b      	add	r3, r1
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d0e4      	beq.n	8011e40 <vTaskSwitchContext+0x78>
 8011e76:	68fa      	ldr	r2, [r7, #12]
 8011e78:	4613      	mov	r3, r2
 8011e7a:	009b      	lsls	r3, r3, #2
 8011e7c:	4413      	add	r3, r2
 8011e7e:	009b      	lsls	r3, r3, #2
 8011e80:	4a17      	ldr	r2, [pc, #92]	; (8011ee0 <vTaskSwitchContext+0x118>)
 8011e82:	4413      	add	r3, r2
 8011e84:	60bb      	str	r3, [r7, #8]
 8011e86:	68bb      	ldr	r3, [r7, #8]
 8011e88:	685b      	ldr	r3, [r3, #4]
 8011e8a:	685a      	ldr	r2, [r3, #4]
 8011e8c:	68bb      	ldr	r3, [r7, #8]
 8011e8e:	605a      	str	r2, [r3, #4]
 8011e90:	68bb      	ldr	r3, [r7, #8]
 8011e92:	685a      	ldr	r2, [r3, #4]
 8011e94:	68bb      	ldr	r3, [r7, #8]
 8011e96:	3308      	adds	r3, #8
 8011e98:	429a      	cmp	r2, r3
 8011e9a:	d104      	bne.n	8011ea6 <vTaskSwitchContext+0xde>
 8011e9c:	68bb      	ldr	r3, [r7, #8]
 8011e9e:	685b      	ldr	r3, [r3, #4]
 8011ea0:	685a      	ldr	r2, [r3, #4]
 8011ea2:	68bb      	ldr	r3, [r7, #8]
 8011ea4:	605a      	str	r2, [r3, #4]
 8011ea6:	68bb      	ldr	r3, [r7, #8]
 8011ea8:	685b      	ldr	r3, [r3, #4]
 8011eaa:	68db      	ldr	r3, [r3, #12]
 8011eac:	4a0a      	ldr	r2, [pc, #40]	; (8011ed8 <vTaskSwitchContext+0x110>)
 8011eae:	6013      	str	r3, [r2, #0]
 8011eb0:	4a0a      	ldr	r2, [pc, #40]	; (8011edc <vTaskSwitchContext+0x114>)
 8011eb2:	68fb      	ldr	r3, [r7, #12]
 8011eb4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011eb6:	4b08      	ldr	r3, [pc, #32]	; (8011ed8 <vTaskSwitchContext+0x110>)
 8011eb8:	681b      	ldr	r3, [r3, #0]
 8011eba:	3358      	adds	r3, #88	; 0x58
 8011ebc:	4a09      	ldr	r2, [pc, #36]	; (8011ee4 <vTaskSwitchContext+0x11c>)
 8011ebe:	6013      	str	r3, [r2, #0]
}
 8011ec0:	bf00      	nop
 8011ec2:	3710      	adds	r7, #16
 8011ec4:	46bd      	mov	sp, r7
 8011ec6:	bd80      	pop	{r7, pc}
 8011ec8:	20001eac 	.word	0x20001eac
 8011ecc:	20001e98 	.word	0x20001e98
 8011ed0:	20001eb4 	.word	0x20001eb4
 8011ed4:	20001eb0 	.word	0x20001eb0
 8011ed8:	200019b0 	.word	0x200019b0
 8011edc:	20001e8c 	.word	0x20001e8c
 8011ee0:	200019b4 	.word	0x200019b4
 8011ee4:	20000020 	.word	0x20000020

08011ee8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011ee8:	b580      	push	{r7, lr}
 8011eea:	b084      	sub	sp, #16
 8011eec:	af00      	add	r7, sp, #0
 8011eee:	6078      	str	r0, [r7, #4]
 8011ef0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	d10a      	bne.n	8011f0e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8011ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011efc:	f383 8811 	msr	BASEPRI, r3
 8011f00:	f3bf 8f6f 	isb	sy
 8011f04:	f3bf 8f4f 	dsb	sy
 8011f08:	60fb      	str	r3, [r7, #12]
}
 8011f0a:	bf00      	nop
 8011f0c:	e7fe      	b.n	8011f0c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011f0e:	4b07      	ldr	r3, [pc, #28]	; (8011f2c <vTaskPlaceOnEventList+0x44>)
 8011f10:	681b      	ldr	r3, [r3, #0]
 8011f12:	3318      	adds	r3, #24
 8011f14:	4619      	mov	r1, r3
 8011f16:	6878      	ldr	r0, [r7, #4]
 8011f18:	f7fd fe95 	bl	800fc46 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011f1c:	2101      	movs	r1, #1
 8011f1e:	6838      	ldr	r0, [r7, #0]
 8011f20:	f000 fcf8 	bl	8012914 <prvAddCurrentTaskToDelayedList>
}
 8011f24:	bf00      	nop
 8011f26:	3710      	adds	r7, #16
 8011f28:	46bd      	mov	sp, r7
 8011f2a:	bd80      	pop	{r7, pc}
 8011f2c:	200019b0 	.word	0x200019b0

08011f30 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011f30:	b580      	push	{r7, lr}
 8011f32:	b086      	sub	sp, #24
 8011f34:	af00      	add	r7, sp, #0
 8011f36:	60f8      	str	r0, [r7, #12]
 8011f38:	60b9      	str	r1, [r7, #8]
 8011f3a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011f3c:	68fb      	ldr	r3, [r7, #12]
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d10a      	bne.n	8011f58 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8011f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f46:	f383 8811 	msr	BASEPRI, r3
 8011f4a:	f3bf 8f6f 	isb	sy
 8011f4e:	f3bf 8f4f 	dsb	sy
 8011f52:	617b      	str	r3, [r7, #20]
}
 8011f54:	bf00      	nop
 8011f56:	e7fe      	b.n	8011f56 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011f58:	4b0a      	ldr	r3, [pc, #40]	; (8011f84 <vTaskPlaceOnEventListRestricted+0x54>)
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	3318      	adds	r3, #24
 8011f5e:	4619      	mov	r1, r3
 8011f60:	68f8      	ldr	r0, [r7, #12]
 8011f62:	f7fd fe4c 	bl	800fbfe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d002      	beq.n	8011f72 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8011f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8011f70:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011f72:	6879      	ldr	r1, [r7, #4]
 8011f74:	68b8      	ldr	r0, [r7, #8]
 8011f76:	f000 fccd 	bl	8012914 <prvAddCurrentTaskToDelayedList>
	}
 8011f7a:	bf00      	nop
 8011f7c:	3718      	adds	r7, #24
 8011f7e:	46bd      	mov	sp, r7
 8011f80:	bd80      	pop	{r7, pc}
 8011f82:	bf00      	nop
 8011f84:	200019b0 	.word	0x200019b0

08011f88 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011f88:	b580      	push	{r7, lr}
 8011f8a:	b086      	sub	sp, #24
 8011f8c:	af00      	add	r7, sp, #0
 8011f8e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	68db      	ldr	r3, [r3, #12]
 8011f94:	68db      	ldr	r3, [r3, #12]
 8011f96:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011f98:	693b      	ldr	r3, [r7, #16]
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	d10a      	bne.n	8011fb4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8011f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fa2:	f383 8811 	msr	BASEPRI, r3
 8011fa6:	f3bf 8f6f 	isb	sy
 8011faa:	f3bf 8f4f 	dsb	sy
 8011fae:	60fb      	str	r3, [r7, #12]
}
 8011fb0:	bf00      	nop
 8011fb2:	e7fe      	b.n	8011fb2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011fb4:	693b      	ldr	r3, [r7, #16]
 8011fb6:	3318      	adds	r3, #24
 8011fb8:	4618      	mov	r0, r3
 8011fba:	f7fd fe7d 	bl	800fcb8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011fbe:	4b1e      	ldr	r3, [pc, #120]	; (8012038 <xTaskRemoveFromEventList+0xb0>)
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	d11d      	bne.n	8012002 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011fc6:	693b      	ldr	r3, [r7, #16]
 8011fc8:	3304      	adds	r3, #4
 8011fca:	4618      	mov	r0, r3
 8011fcc:	f7fd fe74 	bl	800fcb8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011fd0:	693b      	ldr	r3, [r7, #16]
 8011fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011fd4:	4b19      	ldr	r3, [pc, #100]	; (801203c <xTaskRemoveFromEventList+0xb4>)
 8011fd6:	681b      	ldr	r3, [r3, #0]
 8011fd8:	429a      	cmp	r2, r3
 8011fda:	d903      	bls.n	8011fe4 <xTaskRemoveFromEventList+0x5c>
 8011fdc:	693b      	ldr	r3, [r7, #16]
 8011fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011fe0:	4a16      	ldr	r2, [pc, #88]	; (801203c <xTaskRemoveFromEventList+0xb4>)
 8011fe2:	6013      	str	r3, [r2, #0]
 8011fe4:	693b      	ldr	r3, [r7, #16]
 8011fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011fe8:	4613      	mov	r3, r2
 8011fea:	009b      	lsls	r3, r3, #2
 8011fec:	4413      	add	r3, r2
 8011fee:	009b      	lsls	r3, r3, #2
 8011ff0:	4a13      	ldr	r2, [pc, #76]	; (8012040 <xTaskRemoveFromEventList+0xb8>)
 8011ff2:	441a      	add	r2, r3
 8011ff4:	693b      	ldr	r3, [r7, #16]
 8011ff6:	3304      	adds	r3, #4
 8011ff8:	4619      	mov	r1, r3
 8011ffa:	4610      	mov	r0, r2
 8011ffc:	f7fd fdff 	bl	800fbfe <vListInsertEnd>
 8012000:	e005      	b.n	801200e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012002:	693b      	ldr	r3, [r7, #16]
 8012004:	3318      	adds	r3, #24
 8012006:	4619      	mov	r1, r3
 8012008:	480e      	ldr	r0, [pc, #56]	; (8012044 <xTaskRemoveFromEventList+0xbc>)
 801200a:	f7fd fdf8 	bl	800fbfe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801200e:	693b      	ldr	r3, [r7, #16]
 8012010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012012:	4b0d      	ldr	r3, [pc, #52]	; (8012048 <xTaskRemoveFromEventList+0xc0>)
 8012014:	681b      	ldr	r3, [r3, #0]
 8012016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012018:	429a      	cmp	r2, r3
 801201a:	d905      	bls.n	8012028 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801201c:	2301      	movs	r3, #1
 801201e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012020:	4b0a      	ldr	r3, [pc, #40]	; (801204c <xTaskRemoveFromEventList+0xc4>)
 8012022:	2201      	movs	r2, #1
 8012024:	601a      	str	r2, [r3, #0]
 8012026:	e001      	b.n	801202c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8012028:	2300      	movs	r3, #0
 801202a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801202c:	697b      	ldr	r3, [r7, #20]
}
 801202e:	4618      	mov	r0, r3
 8012030:	3718      	adds	r7, #24
 8012032:	46bd      	mov	sp, r7
 8012034:	bd80      	pop	{r7, pc}
 8012036:	bf00      	nop
 8012038:	20001eac 	.word	0x20001eac
 801203c:	20001e8c 	.word	0x20001e8c
 8012040:	200019b4 	.word	0x200019b4
 8012044:	20001e44 	.word	0x20001e44
 8012048:	200019b0 	.word	0x200019b0
 801204c:	20001e98 	.word	0x20001e98

08012050 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012050:	b580      	push	{r7, lr}
 8012052:	b084      	sub	sp, #16
 8012054:	af00      	add	r7, sp, #0
 8012056:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	2b00      	cmp	r3, #0
 801205c:	d10a      	bne.n	8012074 <vTaskSetTimeOutState+0x24>
	__asm volatile
 801205e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012062:	f383 8811 	msr	BASEPRI, r3
 8012066:	f3bf 8f6f 	isb	sy
 801206a:	f3bf 8f4f 	dsb	sy
 801206e:	60fb      	str	r3, [r7, #12]
}
 8012070:	bf00      	nop
 8012072:	e7fe      	b.n	8012072 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 8012074:	f001 f91e 	bl	80132b4 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012078:	4b06      	ldr	r3, [pc, #24]	; (8012094 <vTaskSetTimeOutState+0x44>)
 801207a:	681a      	ldr	r2, [r3, #0]
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8012080:	4b05      	ldr	r3, [pc, #20]	; (8012098 <vTaskSetTimeOutState+0x48>)
 8012082:	681a      	ldr	r2, [r3, #0]
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8012088:	f001 f944 	bl	8013314 <vPortExitCritical>
}
 801208c:	bf00      	nop
 801208e:	3710      	adds	r7, #16
 8012090:	46bd      	mov	sp, r7
 8012092:	bd80      	pop	{r7, pc}
 8012094:	20001e9c 	.word	0x20001e9c
 8012098:	20001e88 	.word	0x20001e88

0801209c <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801209c:	b480      	push	{r7}
 801209e:	b083      	sub	sp, #12
 80120a0:	af00      	add	r7, sp, #0
 80120a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80120a4:	4b06      	ldr	r3, [pc, #24]	; (80120c0 <vTaskInternalSetTimeOutState+0x24>)
 80120a6:	681a      	ldr	r2, [r3, #0]
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80120ac:	4b05      	ldr	r3, [pc, #20]	; (80120c4 <vTaskInternalSetTimeOutState+0x28>)
 80120ae:	681a      	ldr	r2, [r3, #0]
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	605a      	str	r2, [r3, #4]
}
 80120b4:	bf00      	nop
 80120b6:	370c      	adds	r7, #12
 80120b8:	46bd      	mov	sp, r7
 80120ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120be:	4770      	bx	lr
 80120c0:	20001e9c 	.word	0x20001e9c
 80120c4:	20001e88 	.word	0x20001e88

080120c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80120c8:	b580      	push	{r7, lr}
 80120ca:	b088      	sub	sp, #32
 80120cc:	af00      	add	r7, sp, #0
 80120ce:	6078      	str	r0, [r7, #4]
 80120d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	2b00      	cmp	r3, #0
 80120d6:	d10a      	bne.n	80120ee <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80120d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120dc:	f383 8811 	msr	BASEPRI, r3
 80120e0:	f3bf 8f6f 	isb	sy
 80120e4:	f3bf 8f4f 	dsb	sy
 80120e8:	613b      	str	r3, [r7, #16]
}
 80120ea:	bf00      	nop
 80120ec:	e7fe      	b.n	80120ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80120ee:	683b      	ldr	r3, [r7, #0]
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d10a      	bne.n	801210a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80120f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120f8:	f383 8811 	msr	BASEPRI, r3
 80120fc:	f3bf 8f6f 	isb	sy
 8012100:	f3bf 8f4f 	dsb	sy
 8012104:	60fb      	str	r3, [r7, #12]
}
 8012106:	bf00      	nop
 8012108:	e7fe      	b.n	8012108 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801210a:	f001 f8d3 	bl	80132b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801210e:	4b1d      	ldr	r3, [pc, #116]	; (8012184 <xTaskCheckForTimeOut+0xbc>)
 8012110:	681b      	ldr	r3, [r3, #0]
 8012112:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	685b      	ldr	r3, [r3, #4]
 8012118:	69ba      	ldr	r2, [r7, #24]
 801211a:	1ad3      	subs	r3, r2, r3
 801211c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801211e:	683b      	ldr	r3, [r7, #0]
 8012120:	681b      	ldr	r3, [r3, #0]
 8012122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012126:	d102      	bne.n	801212e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012128:	2300      	movs	r3, #0
 801212a:	61fb      	str	r3, [r7, #28]
 801212c:	e023      	b.n	8012176 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	681a      	ldr	r2, [r3, #0]
 8012132:	4b15      	ldr	r3, [pc, #84]	; (8012188 <xTaskCheckForTimeOut+0xc0>)
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	429a      	cmp	r2, r3
 8012138:	d007      	beq.n	801214a <xTaskCheckForTimeOut+0x82>
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	685b      	ldr	r3, [r3, #4]
 801213e:	69ba      	ldr	r2, [r7, #24]
 8012140:	429a      	cmp	r2, r3
 8012142:	d302      	bcc.n	801214a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012144:	2301      	movs	r3, #1
 8012146:	61fb      	str	r3, [r7, #28]
 8012148:	e015      	b.n	8012176 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801214a:	683b      	ldr	r3, [r7, #0]
 801214c:	681b      	ldr	r3, [r3, #0]
 801214e:	697a      	ldr	r2, [r7, #20]
 8012150:	429a      	cmp	r2, r3
 8012152:	d20b      	bcs.n	801216c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012154:	683b      	ldr	r3, [r7, #0]
 8012156:	681a      	ldr	r2, [r3, #0]
 8012158:	697b      	ldr	r3, [r7, #20]
 801215a:	1ad2      	subs	r2, r2, r3
 801215c:	683b      	ldr	r3, [r7, #0]
 801215e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012160:	6878      	ldr	r0, [r7, #4]
 8012162:	f7ff ff9b 	bl	801209c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012166:	2300      	movs	r3, #0
 8012168:	61fb      	str	r3, [r7, #28]
 801216a:	e004      	b.n	8012176 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 801216c:	683b      	ldr	r3, [r7, #0]
 801216e:	2200      	movs	r2, #0
 8012170:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8012172:	2301      	movs	r3, #1
 8012174:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012176:	f001 f8cd 	bl	8013314 <vPortExitCritical>

	return xReturn;
 801217a:	69fb      	ldr	r3, [r7, #28]
}
 801217c:	4618      	mov	r0, r3
 801217e:	3720      	adds	r7, #32
 8012180:	46bd      	mov	sp, r7
 8012182:	bd80      	pop	{r7, pc}
 8012184:	20001e88 	.word	0x20001e88
 8012188:	20001e9c 	.word	0x20001e9c

0801218c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801218c:	b480      	push	{r7}
 801218e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012190:	4b03      	ldr	r3, [pc, #12]	; (80121a0 <vTaskMissedYield+0x14>)
 8012192:	2201      	movs	r2, #1
 8012194:	601a      	str	r2, [r3, #0]
}
 8012196:	bf00      	nop
 8012198:	46bd      	mov	sp, r7
 801219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801219e:	4770      	bx	lr
 80121a0:	20001e98 	.word	0x20001e98

080121a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80121a4:	b580      	push	{r7, lr}
 80121a6:	b082      	sub	sp, #8
 80121a8:	af00      	add	r7, sp, #0
 80121aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80121ac:	f000 f852 	bl	8012254 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80121b0:	4b06      	ldr	r3, [pc, #24]	; (80121cc <prvIdleTask+0x28>)
 80121b2:	681b      	ldr	r3, [r3, #0]
 80121b4:	2b01      	cmp	r3, #1
 80121b6:	d9f9      	bls.n	80121ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80121b8:	4b05      	ldr	r3, [pc, #20]	; (80121d0 <prvIdleTask+0x2c>)
 80121ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80121be:	601a      	str	r2, [r3, #0]
 80121c0:	f3bf 8f4f 	dsb	sy
 80121c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80121c8:	e7f0      	b.n	80121ac <prvIdleTask+0x8>
 80121ca:	bf00      	nop
 80121cc:	200019b4 	.word	0x200019b4
 80121d0:	e000ed04 	.word	0xe000ed04

080121d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80121d4:	b580      	push	{r7, lr}
 80121d6:	b082      	sub	sp, #8
 80121d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80121da:	2300      	movs	r3, #0
 80121dc:	607b      	str	r3, [r7, #4]
 80121de:	e00c      	b.n	80121fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80121e0:	687a      	ldr	r2, [r7, #4]
 80121e2:	4613      	mov	r3, r2
 80121e4:	009b      	lsls	r3, r3, #2
 80121e6:	4413      	add	r3, r2
 80121e8:	009b      	lsls	r3, r3, #2
 80121ea:	4a12      	ldr	r2, [pc, #72]	; (8012234 <prvInitialiseTaskLists+0x60>)
 80121ec:	4413      	add	r3, r2
 80121ee:	4618      	mov	r0, r3
 80121f0:	f7fd fcd8 	bl	800fba4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	3301      	adds	r3, #1
 80121f8:	607b      	str	r3, [r7, #4]
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	2b37      	cmp	r3, #55	; 0x37
 80121fe:	d9ef      	bls.n	80121e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012200:	480d      	ldr	r0, [pc, #52]	; (8012238 <prvInitialiseTaskLists+0x64>)
 8012202:	f7fd fccf 	bl	800fba4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012206:	480d      	ldr	r0, [pc, #52]	; (801223c <prvInitialiseTaskLists+0x68>)
 8012208:	f7fd fccc 	bl	800fba4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801220c:	480c      	ldr	r0, [pc, #48]	; (8012240 <prvInitialiseTaskLists+0x6c>)
 801220e:	f7fd fcc9 	bl	800fba4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012212:	480c      	ldr	r0, [pc, #48]	; (8012244 <prvInitialiseTaskLists+0x70>)
 8012214:	f7fd fcc6 	bl	800fba4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012218:	480b      	ldr	r0, [pc, #44]	; (8012248 <prvInitialiseTaskLists+0x74>)
 801221a:	f7fd fcc3 	bl	800fba4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801221e:	4b0b      	ldr	r3, [pc, #44]	; (801224c <prvInitialiseTaskLists+0x78>)
 8012220:	4a05      	ldr	r2, [pc, #20]	; (8012238 <prvInitialiseTaskLists+0x64>)
 8012222:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012224:	4b0a      	ldr	r3, [pc, #40]	; (8012250 <prvInitialiseTaskLists+0x7c>)
 8012226:	4a05      	ldr	r2, [pc, #20]	; (801223c <prvInitialiseTaskLists+0x68>)
 8012228:	601a      	str	r2, [r3, #0]
}
 801222a:	bf00      	nop
 801222c:	3708      	adds	r7, #8
 801222e:	46bd      	mov	sp, r7
 8012230:	bd80      	pop	{r7, pc}
 8012232:	bf00      	nop
 8012234:	200019b4 	.word	0x200019b4
 8012238:	20001e14 	.word	0x20001e14
 801223c:	20001e28 	.word	0x20001e28
 8012240:	20001e44 	.word	0x20001e44
 8012244:	20001e58 	.word	0x20001e58
 8012248:	20001e70 	.word	0x20001e70
 801224c:	20001e3c 	.word	0x20001e3c
 8012250:	20001e40 	.word	0x20001e40

08012254 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012254:	b580      	push	{r7, lr}
 8012256:	b082      	sub	sp, #8
 8012258:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801225a:	e019      	b.n	8012290 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801225c:	f001 f82a 	bl	80132b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012260:	4b10      	ldr	r3, [pc, #64]	; (80122a4 <prvCheckTasksWaitingTermination+0x50>)
 8012262:	68db      	ldr	r3, [r3, #12]
 8012264:	68db      	ldr	r3, [r3, #12]
 8012266:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	3304      	adds	r3, #4
 801226c:	4618      	mov	r0, r3
 801226e:	f7fd fd23 	bl	800fcb8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8012272:	4b0d      	ldr	r3, [pc, #52]	; (80122a8 <prvCheckTasksWaitingTermination+0x54>)
 8012274:	681b      	ldr	r3, [r3, #0]
 8012276:	3b01      	subs	r3, #1
 8012278:	4a0b      	ldr	r2, [pc, #44]	; (80122a8 <prvCheckTasksWaitingTermination+0x54>)
 801227a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801227c:	4b0b      	ldr	r3, [pc, #44]	; (80122ac <prvCheckTasksWaitingTermination+0x58>)
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	3b01      	subs	r3, #1
 8012282:	4a0a      	ldr	r2, [pc, #40]	; (80122ac <prvCheckTasksWaitingTermination+0x58>)
 8012284:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012286:	f001 f845 	bl	8013314 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801228a:	6878      	ldr	r0, [r7, #4]
 801228c:	f000 f810 	bl	80122b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012290:	4b06      	ldr	r3, [pc, #24]	; (80122ac <prvCheckTasksWaitingTermination+0x58>)
 8012292:	681b      	ldr	r3, [r3, #0]
 8012294:	2b00      	cmp	r3, #0
 8012296:	d1e1      	bne.n	801225c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012298:	bf00      	nop
 801229a:	bf00      	nop
 801229c:	3708      	adds	r7, #8
 801229e:	46bd      	mov	sp, r7
 80122a0:	bd80      	pop	{r7, pc}
 80122a2:	bf00      	nop
 80122a4:	20001e58 	.word	0x20001e58
 80122a8:	20001e84 	.word	0x20001e84
 80122ac:	20001e6c 	.word	0x20001e6c

080122b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80122b0:	b580      	push	{r7, lr}
 80122b2:	b084      	sub	sp, #16
 80122b4:	af00      	add	r7, sp, #0
 80122b6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	3358      	adds	r3, #88	; 0x58
 80122bc:	4618      	mov	r0, r3
 80122be:	f001 febf 	bl	8014040 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d108      	bne.n	80122de <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80122d0:	4618      	mov	r0, r3
 80122d2:	f001 f9e1 	bl	8013698 <vPortFree>
				vPortFree( pxTCB );
 80122d6:	6878      	ldr	r0, [r7, #4]
 80122d8:	f001 f9de 	bl	8013698 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80122dc:	e018      	b.n	8012310 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80122e4:	2b01      	cmp	r3, #1
 80122e6:	d103      	bne.n	80122f0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80122e8:	6878      	ldr	r0, [r7, #4]
 80122ea:	f001 f9d5 	bl	8013698 <vPortFree>
	}
 80122ee:	e00f      	b.n	8012310 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80122f6:	2b02      	cmp	r3, #2
 80122f8:	d00a      	beq.n	8012310 <prvDeleteTCB+0x60>
	__asm volatile
 80122fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122fe:	f383 8811 	msr	BASEPRI, r3
 8012302:	f3bf 8f6f 	isb	sy
 8012306:	f3bf 8f4f 	dsb	sy
 801230a:	60fb      	str	r3, [r7, #12]
}
 801230c:	bf00      	nop
 801230e:	e7fe      	b.n	801230e <prvDeleteTCB+0x5e>
	}
 8012310:	bf00      	nop
 8012312:	3710      	adds	r7, #16
 8012314:	46bd      	mov	sp, r7
 8012316:	bd80      	pop	{r7, pc}

08012318 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012318:	b480      	push	{r7}
 801231a:	b083      	sub	sp, #12
 801231c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801231e:	4b0c      	ldr	r3, [pc, #48]	; (8012350 <prvResetNextTaskUnblockTime+0x38>)
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	681b      	ldr	r3, [r3, #0]
 8012324:	2b00      	cmp	r3, #0
 8012326:	d104      	bne.n	8012332 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012328:	4b0a      	ldr	r3, [pc, #40]	; (8012354 <prvResetNextTaskUnblockTime+0x3c>)
 801232a:	f04f 32ff 	mov.w	r2, #4294967295
 801232e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012330:	e008      	b.n	8012344 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012332:	4b07      	ldr	r3, [pc, #28]	; (8012350 <prvResetNextTaskUnblockTime+0x38>)
 8012334:	681b      	ldr	r3, [r3, #0]
 8012336:	68db      	ldr	r3, [r3, #12]
 8012338:	68db      	ldr	r3, [r3, #12]
 801233a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	685b      	ldr	r3, [r3, #4]
 8012340:	4a04      	ldr	r2, [pc, #16]	; (8012354 <prvResetNextTaskUnblockTime+0x3c>)
 8012342:	6013      	str	r3, [r2, #0]
}
 8012344:	bf00      	nop
 8012346:	370c      	adds	r7, #12
 8012348:	46bd      	mov	sp, r7
 801234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801234e:	4770      	bx	lr
 8012350:	20001e3c 	.word	0x20001e3c
 8012354:	20001ea4 	.word	0x20001ea4

08012358 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8012358:	b480      	push	{r7}
 801235a:	b083      	sub	sp, #12
 801235c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801235e:	4b05      	ldr	r3, [pc, #20]	; (8012374 <xTaskGetCurrentTaskHandle+0x1c>)
 8012360:	681b      	ldr	r3, [r3, #0]
 8012362:	607b      	str	r3, [r7, #4]

		return xReturn;
 8012364:	687b      	ldr	r3, [r7, #4]
	}
 8012366:	4618      	mov	r0, r3
 8012368:	370c      	adds	r7, #12
 801236a:	46bd      	mov	sp, r7
 801236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012370:	4770      	bx	lr
 8012372:	bf00      	nop
 8012374:	200019b0 	.word	0x200019b0

08012378 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012378:	b480      	push	{r7}
 801237a:	b083      	sub	sp, #12
 801237c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801237e:	4b0b      	ldr	r3, [pc, #44]	; (80123ac <xTaskGetSchedulerState+0x34>)
 8012380:	681b      	ldr	r3, [r3, #0]
 8012382:	2b00      	cmp	r3, #0
 8012384:	d102      	bne.n	801238c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012386:	2301      	movs	r3, #1
 8012388:	607b      	str	r3, [r7, #4]
 801238a:	e008      	b.n	801239e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801238c:	4b08      	ldr	r3, [pc, #32]	; (80123b0 <xTaskGetSchedulerState+0x38>)
 801238e:	681b      	ldr	r3, [r3, #0]
 8012390:	2b00      	cmp	r3, #0
 8012392:	d102      	bne.n	801239a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012394:	2302      	movs	r3, #2
 8012396:	607b      	str	r3, [r7, #4]
 8012398:	e001      	b.n	801239e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801239a:	2300      	movs	r3, #0
 801239c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801239e:	687b      	ldr	r3, [r7, #4]
	}
 80123a0:	4618      	mov	r0, r3
 80123a2:	370c      	adds	r7, #12
 80123a4:	46bd      	mov	sp, r7
 80123a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123aa:	4770      	bx	lr
 80123ac:	20001e90 	.word	0x20001e90
 80123b0:	20001eac 	.word	0x20001eac

080123b4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80123b4:	b580      	push	{r7, lr}
 80123b6:	b084      	sub	sp, #16
 80123b8:	af00      	add	r7, sp, #0
 80123ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80123c0:	2300      	movs	r3, #0
 80123c2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d051      	beq.n	801246e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80123ca:	68bb      	ldr	r3, [r7, #8]
 80123cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80123ce:	4b2a      	ldr	r3, [pc, #168]	; (8012478 <xTaskPriorityInherit+0xc4>)
 80123d0:	681b      	ldr	r3, [r3, #0]
 80123d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80123d4:	429a      	cmp	r2, r3
 80123d6:	d241      	bcs.n	801245c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80123d8:	68bb      	ldr	r3, [r7, #8]
 80123da:	699b      	ldr	r3, [r3, #24]
 80123dc:	2b00      	cmp	r3, #0
 80123de:	db06      	blt.n	80123ee <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80123e0:	4b25      	ldr	r3, [pc, #148]	; (8012478 <xTaskPriorityInherit+0xc4>)
 80123e2:	681b      	ldr	r3, [r3, #0]
 80123e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80123e6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80123ea:	68bb      	ldr	r3, [r7, #8]
 80123ec:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80123ee:	68bb      	ldr	r3, [r7, #8]
 80123f0:	6959      	ldr	r1, [r3, #20]
 80123f2:	68bb      	ldr	r3, [r7, #8]
 80123f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80123f6:	4613      	mov	r3, r2
 80123f8:	009b      	lsls	r3, r3, #2
 80123fa:	4413      	add	r3, r2
 80123fc:	009b      	lsls	r3, r3, #2
 80123fe:	4a1f      	ldr	r2, [pc, #124]	; (801247c <xTaskPriorityInherit+0xc8>)
 8012400:	4413      	add	r3, r2
 8012402:	4299      	cmp	r1, r3
 8012404:	d122      	bne.n	801244c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012406:	68bb      	ldr	r3, [r7, #8]
 8012408:	3304      	adds	r3, #4
 801240a:	4618      	mov	r0, r3
 801240c:	f7fd fc54 	bl	800fcb8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012410:	4b19      	ldr	r3, [pc, #100]	; (8012478 <xTaskPriorityInherit+0xc4>)
 8012412:	681b      	ldr	r3, [r3, #0]
 8012414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012416:	68bb      	ldr	r3, [r7, #8]
 8012418:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801241a:	68bb      	ldr	r3, [r7, #8]
 801241c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801241e:	4b18      	ldr	r3, [pc, #96]	; (8012480 <xTaskPriorityInherit+0xcc>)
 8012420:	681b      	ldr	r3, [r3, #0]
 8012422:	429a      	cmp	r2, r3
 8012424:	d903      	bls.n	801242e <xTaskPriorityInherit+0x7a>
 8012426:	68bb      	ldr	r3, [r7, #8]
 8012428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801242a:	4a15      	ldr	r2, [pc, #84]	; (8012480 <xTaskPriorityInherit+0xcc>)
 801242c:	6013      	str	r3, [r2, #0]
 801242e:	68bb      	ldr	r3, [r7, #8]
 8012430:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012432:	4613      	mov	r3, r2
 8012434:	009b      	lsls	r3, r3, #2
 8012436:	4413      	add	r3, r2
 8012438:	009b      	lsls	r3, r3, #2
 801243a:	4a10      	ldr	r2, [pc, #64]	; (801247c <xTaskPriorityInherit+0xc8>)
 801243c:	441a      	add	r2, r3
 801243e:	68bb      	ldr	r3, [r7, #8]
 8012440:	3304      	adds	r3, #4
 8012442:	4619      	mov	r1, r3
 8012444:	4610      	mov	r0, r2
 8012446:	f7fd fbda 	bl	800fbfe <vListInsertEnd>
 801244a:	e004      	b.n	8012456 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801244c:	4b0a      	ldr	r3, [pc, #40]	; (8012478 <xTaskPriorityInherit+0xc4>)
 801244e:	681b      	ldr	r3, [r3, #0]
 8012450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012452:	68bb      	ldr	r3, [r7, #8]
 8012454:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8012456:	2301      	movs	r3, #1
 8012458:	60fb      	str	r3, [r7, #12]
 801245a:	e008      	b.n	801246e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801245c:	68bb      	ldr	r3, [r7, #8]
 801245e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8012460:	4b05      	ldr	r3, [pc, #20]	; (8012478 <xTaskPriorityInherit+0xc4>)
 8012462:	681b      	ldr	r3, [r3, #0]
 8012464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012466:	429a      	cmp	r2, r3
 8012468:	d201      	bcs.n	801246e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801246a:	2301      	movs	r3, #1
 801246c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801246e:	68fb      	ldr	r3, [r7, #12]
	}
 8012470:	4618      	mov	r0, r3
 8012472:	3710      	adds	r7, #16
 8012474:	46bd      	mov	sp, r7
 8012476:	bd80      	pop	{r7, pc}
 8012478:	200019b0 	.word	0x200019b0
 801247c:	200019b4 	.word	0x200019b4
 8012480:	20001e8c 	.word	0x20001e8c

08012484 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012484:	b580      	push	{r7, lr}
 8012486:	b086      	sub	sp, #24
 8012488:	af00      	add	r7, sp, #0
 801248a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012490:	2300      	movs	r3, #0
 8012492:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	2b00      	cmp	r3, #0
 8012498:	d056      	beq.n	8012548 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801249a:	4b2e      	ldr	r3, [pc, #184]	; (8012554 <xTaskPriorityDisinherit+0xd0>)
 801249c:	681b      	ldr	r3, [r3, #0]
 801249e:	693a      	ldr	r2, [r7, #16]
 80124a0:	429a      	cmp	r2, r3
 80124a2:	d00a      	beq.n	80124ba <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80124a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124a8:	f383 8811 	msr	BASEPRI, r3
 80124ac:	f3bf 8f6f 	isb	sy
 80124b0:	f3bf 8f4f 	dsb	sy
 80124b4:	60fb      	str	r3, [r7, #12]
}
 80124b6:	bf00      	nop
 80124b8:	e7fe      	b.n	80124b8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80124ba:	693b      	ldr	r3, [r7, #16]
 80124bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d10a      	bne.n	80124d8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80124c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124c6:	f383 8811 	msr	BASEPRI, r3
 80124ca:	f3bf 8f6f 	isb	sy
 80124ce:	f3bf 8f4f 	dsb	sy
 80124d2:	60bb      	str	r3, [r7, #8]
}
 80124d4:	bf00      	nop
 80124d6:	e7fe      	b.n	80124d6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80124d8:	693b      	ldr	r3, [r7, #16]
 80124da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80124dc:	1e5a      	subs	r2, r3, #1
 80124de:	693b      	ldr	r3, [r7, #16]
 80124e0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80124e2:	693b      	ldr	r3, [r7, #16]
 80124e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80124e6:	693b      	ldr	r3, [r7, #16]
 80124e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80124ea:	429a      	cmp	r2, r3
 80124ec:	d02c      	beq.n	8012548 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80124ee:	693b      	ldr	r3, [r7, #16]
 80124f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d128      	bne.n	8012548 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80124f6:	693b      	ldr	r3, [r7, #16]
 80124f8:	3304      	adds	r3, #4
 80124fa:	4618      	mov	r0, r3
 80124fc:	f7fd fbdc 	bl	800fcb8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012500:	693b      	ldr	r3, [r7, #16]
 8012502:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8012504:	693b      	ldr	r3, [r7, #16]
 8012506:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012508:	693b      	ldr	r3, [r7, #16]
 801250a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801250c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8012510:	693b      	ldr	r3, [r7, #16]
 8012512:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012514:	693b      	ldr	r3, [r7, #16]
 8012516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012518:	4b0f      	ldr	r3, [pc, #60]	; (8012558 <xTaskPriorityDisinherit+0xd4>)
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	429a      	cmp	r2, r3
 801251e:	d903      	bls.n	8012528 <xTaskPriorityDisinherit+0xa4>
 8012520:	693b      	ldr	r3, [r7, #16]
 8012522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012524:	4a0c      	ldr	r2, [pc, #48]	; (8012558 <xTaskPriorityDisinherit+0xd4>)
 8012526:	6013      	str	r3, [r2, #0]
 8012528:	693b      	ldr	r3, [r7, #16]
 801252a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801252c:	4613      	mov	r3, r2
 801252e:	009b      	lsls	r3, r3, #2
 8012530:	4413      	add	r3, r2
 8012532:	009b      	lsls	r3, r3, #2
 8012534:	4a09      	ldr	r2, [pc, #36]	; (801255c <xTaskPriorityDisinherit+0xd8>)
 8012536:	441a      	add	r2, r3
 8012538:	693b      	ldr	r3, [r7, #16]
 801253a:	3304      	adds	r3, #4
 801253c:	4619      	mov	r1, r3
 801253e:	4610      	mov	r0, r2
 8012540:	f7fd fb5d 	bl	800fbfe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012544:	2301      	movs	r3, #1
 8012546:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012548:	697b      	ldr	r3, [r7, #20]
	}
 801254a:	4618      	mov	r0, r3
 801254c:	3718      	adds	r7, #24
 801254e:	46bd      	mov	sp, r7
 8012550:	bd80      	pop	{r7, pc}
 8012552:	bf00      	nop
 8012554:	200019b0 	.word	0x200019b0
 8012558:	20001e8c 	.word	0x20001e8c
 801255c:	200019b4 	.word	0x200019b4

08012560 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8012560:	b580      	push	{r7, lr}
 8012562:	b088      	sub	sp, #32
 8012564:	af00      	add	r7, sp, #0
 8012566:	6078      	str	r0, [r7, #4]
 8012568:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801256e:	2301      	movs	r3, #1
 8012570:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	2b00      	cmp	r3, #0
 8012576:	d06a      	beq.n	801264e <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8012578:	69bb      	ldr	r3, [r7, #24]
 801257a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801257c:	2b00      	cmp	r3, #0
 801257e:	d10a      	bne.n	8012596 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8012580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012584:	f383 8811 	msr	BASEPRI, r3
 8012588:	f3bf 8f6f 	isb	sy
 801258c:	f3bf 8f4f 	dsb	sy
 8012590:	60fb      	str	r3, [r7, #12]
}
 8012592:	bf00      	nop
 8012594:	e7fe      	b.n	8012594 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8012596:	69bb      	ldr	r3, [r7, #24]
 8012598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801259a:	683a      	ldr	r2, [r7, #0]
 801259c:	429a      	cmp	r2, r3
 801259e:	d902      	bls.n	80125a6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80125a0:	683b      	ldr	r3, [r7, #0]
 80125a2:	61fb      	str	r3, [r7, #28]
 80125a4:	e002      	b.n	80125ac <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80125a6:	69bb      	ldr	r3, [r7, #24]
 80125a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80125aa:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80125ac:	69bb      	ldr	r3, [r7, #24]
 80125ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80125b0:	69fa      	ldr	r2, [r7, #28]
 80125b2:	429a      	cmp	r2, r3
 80125b4:	d04b      	beq.n	801264e <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80125b6:	69bb      	ldr	r3, [r7, #24]
 80125b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80125ba:	697a      	ldr	r2, [r7, #20]
 80125bc:	429a      	cmp	r2, r3
 80125be:	d146      	bne.n	801264e <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80125c0:	4b25      	ldr	r3, [pc, #148]	; (8012658 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80125c2:	681b      	ldr	r3, [r3, #0]
 80125c4:	69ba      	ldr	r2, [r7, #24]
 80125c6:	429a      	cmp	r2, r3
 80125c8:	d10a      	bne.n	80125e0 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80125ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125ce:	f383 8811 	msr	BASEPRI, r3
 80125d2:	f3bf 8f6f 	isb	sy
 80125d6:	f3bf 8f4f 	dsb	sy
 80125da:	60bb      	str	r3, [r7, #8]
}
 80125dc:	bf00      	nop
 80125de:	e7fe      	b.n	80125de <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80125e0:	69bb      	ldr	r3, [r7, #24]
 80125e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80125e4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80125e6:	69bb      	ldr	r3, [r7, #24]
 80125e8:	69fa      	ldr	r2, [r7, #28]
 80125ea:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80125ec:	69bb      	ldr	r3, [r7, #24]
 80125ee:	699b      	ldr	r3, [r3, #24]
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	db04      	blt.n	80125fe <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80125f4:	69fb      	ldr	r3, [r7, #28]
 80125f6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80125fa:	69bb      	ldr	r3, [r7, #24]
 80125fc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80125fe:	69bb      	ldr	r3, [r7, #24]
 8012600:	6959      	ldr	r1, [r3, #20]
 8012602:	693a      	ldr	r2, [r7, #16]
 8012604:	4613      	mov	r3, r2
 8012606:	009b      	lsls	r3, r3, #2
 8012608:	4413      	add	r3, r2
 801260a:	009b      	lsls	r3, r3, #2
 801260c:	4a13      	ldr	r2, [pc, #76]	; (801265c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801260e:	4413      	add	r3, r2
 8012610:	4299      	cmp	r1, r3
 8012612:	d11c      	bne.n	801264e <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012614:	69bb      	ldr	r3, [r7, #24]
 8012616:	3304      	adds	r3, #4
 8012618:	4618      	mov	r0, r3
 801261a:	f7fd fb4d 	bl	800fcb8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801261e:	69bb      	ldr	r3, [r7, #24]
 8012620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012622:	4b0f      	ldr	r3, [pc, #60]	; (8012660 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012624:	681b      	ldr	r3, [r3, #0]
 8012626:	429a      	cmp	r2, r3
 8012628:	d903      	bls.n	8012632 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 801262a:	69bb      	ldr	r3, [r7, #24]
 801262c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801262e:	4a0c      	ldr	r2, [pc, #48]	; (8012660 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012630:	6013      	str	r3, [r2, #0]
 8012632:	69bb      	ldr	r3, [r7, #24]
 8012634:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012636:	4613      	mov	r3, r2
 8012638:	009b      	lsls	r3, r3, #2
 801263a:	4413      	add	r3, r2
 801263c:	009b      	lsls	r3, r3, #2
 801263e:	4a07      	ldr	r2, [pc, #28]	; (801265c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8012640:	441a      	add	r2, r3
 8012642:	69bb      	ldr	r3, [r7, #24]
 8012644:	3304      	adds	r3, #4
 8012646:	4619      	mov	r1, r3
 8012648:	4610      	mov	r0, r2
 801264a:	f7fd fad8 	bl	800fbfe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801264e:	bf00      	nop
 8012650:	3720      	adds	r7, #32
 8012652:	46bd      	mov	sp, r7
 8012654:	bd80      	pop	{r7, pc}
 8012656:	bf00      	nop
 8012658:	200019b0 	.word	0x200019b0
 801265c:	200019b4 	.word	0x200019b4
 8012660:	20001e8c 	.word	0x20001e8c

08012664 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8012664:	b480      	push	{r7}
 8012666:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8012668:	4b07      	ldr	r3, [pc, #28]	; (8012688 <pvTaskIncrementMutexHeldCount+0x24>)
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	2b00      	cmp	r3, #0
 801266e:	d004      	beq.n	801267a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8012670:	4b05      	ldr	r3, [pc, #20]	; (8012688 <pvTaskIncrementMutexHeldCount+0x24>)
 8012672:	681b      	ldr	r3, [r3, #0]
 8012674:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012676:	3201      	adds	r2, #1
 8012678:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 801267a:	4b03      	ldr	r3, [pc, #12]	; (8012688 <pvTaskIncrementMutexHeldCount+0x24>)
 801267c:	681b      	ldr	r3, [r3, #0]
	}
 801267e:	4618      	mov	r0, r3
 8012680:	46bd      	mov	sp, r7
 8012682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012686:	4770      	bx	lr
 8012688:	200019b0 	.word	0x200019b0

0801268c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 801268c:	b580      	push	{r7, lr}
 801268e:	b086      	sub	sp, #24
 8012690:	af00      	add	r7, sp, #0
 8012692:	60f8      	str	r0, [r7, #12]
 8012694:	60b9      	str	r1, [r7, #8]
 8012696:	607a      	str	r2, [r7, #4]
 8012698:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 801269a:	f000 fe0b 	bl	80132b4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 801269e:	4b29      	ldr	r3, [pc, #164]	; (8012744 <xTaskNotifyWait+0xb8>)
 80126a0:	681b      	ldr	r3, [r3, #0]
 80126a2:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 80126a6:	b2db      	uxtb	r3, r3
 80126a8:	2b02      	cmp	r3, #2
 80126aa:	d01c      	beq.n	80126e6 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80126ac:	4b25      	ldr	r3, [pc, #148]	; (8012744 <xTaskNotifyWait+0xb8>)
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	f8d3 10b8 	ldr.w	r1, [r3, #184]	; 0xb8
 80126b4:	68fa      	ldr	r2, [r7, #12]
 80126b6:	43d2      	mvns	r2, r2
 80126b8:	400a      	ands	r2, r1
 80126ba:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80126be:	4b21      	ldr	r3, [pc, #132]	; (8012744 <xTaskNotifyWait+0xb8>)
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	2201      	movs	r2, #1
 80126c4:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc

				if( xTicksToWait > ( TickType_t ) 0 )
 80126c8:	683b      	ldr	r3, [r7, #0]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d00b      	beq.n	80126e6 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80126ce:	2101      	movs	r1, #1
 80126d0:	6838      	ldr	r0, [r7, #0]
 80126d2:	f000 f91f 	bl	8012914 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80126d6:	4b1c      	ldr	r3, [pc, #112]	; (8012748 <xTaskNotifyWait+0xbc>)
 80126d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80126dc:	601a      	str	r2, [r3, #0]
 80126de:	f3bf 8f4f 	dsb	sy
 80126e2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80126e6:	f000 fe15 	bl	8013314 <vPortExitCritical>

		taskENTER_CRITICAL();
 80126ea:	f000 fde3 	bl	80132b4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d005      	beq.n	8012700 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80126f4:	4b13      	ldr	r3, [pc, #76]	; (8012744 <xTaskNotifyWait+0xb8>)
 80126f6:	681b      	ldr	r3, [r3, #0]
 80126f8:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8012700:	4b10      	ldr	r3, [pc, #64]	; (8012744 <xTaskNotifyWait+0xb8>)
 8012702:	681b      	ldr	r3, [r3, #0]
 8012704:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8012708:	b2db      	uxtb	r3, r3
 801270a:	2b02      	cmp	r3, #2
 801270c:	d002      	beq.n	8012714 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 801270e:	2300      	movs	r3, #0
 8012710:	617b      	str	r3, [r7, #20]
 8012712:	e00a      	b.n	801272a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8012714:	4b0b      	ldr	r3, [pc, #44]	; (8012744 <xTaskNotifyWait+0xb8>)
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	f8d3 10b8 	ldr.w	r1, [r3, #184]	; 0xb8
 801271c:	68ba      	ldr	r2, [r7, #8]
 801271e:	43d2      	mvns	r2, r2
 8012720:	400a      	ands	r2, r1
 8012722:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
				xReturn = pdTRUE;
 8012726:	2301      	movs	r3, #1
 8012728:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801272a:	4b06      	ldr	r3, [pc, #24]	; (8012744 <xTaskNotifyWait+0xb8>)
 801272c:	681b      	ldr	r3, [r3, #0]
 801272e:	2200      	movs	r2, #0
 8012730:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
		}
		taskEXIT_CRITICAL();
 8012734:	f000 fdee 	bl	8013314 <vPortExitCritical>

		return xReturn;
 8012738:	697b      	ldr	r3, [r7, #20]
	}
 801273a:	4618      	mov	r0, r3
 801273c:	3718      	adds	r7, #24
 801273e:	46bd      	mov	sp, r7
 8012740:	bd80      	pop	{r7, pc}
 8012742:	bf00      	nop
 8012744:	200019b0 	.word	0x200019b0
 8012748:	e000ed04 	.word	0xe000ed04

0801274c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 801274c:	b580      	push	{r7, lr}
 801274e:	b08a      	sub	sp, #40	; 0x28
 8012750:	af00      	add	r7, sp, #0
 8012752:	60f8      	str	r0, [r7, #12]
 8012754:	60b9      	str	r1, [r7, #8]
 8012756:	603b      	str	r3, [r7, #0]
 8012758:	4613      	mov	r3, r2
 801275a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 801275c:	2301      	movs	r3, #1
 801275e:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8012760:	68fb      	ldr	r3, [r7, #12]
 8012762:	2b00      	cmp	r3, #0
 8012764:	d10a      	bne.n	801277c <xTaskGenericNotify+0x30>
	__asm volatile
 8012766:	f04f 0350 	mov.w	r3, #80	; 0x50
 801276a:	f383 8811 	msr	BASEPRI, r3
 801276e:	f3bf 8f6f 	isb	sy
 8012772:	f3bf 8f4f 	dsb	sy
 8012776:	61bb      	str	r3, [r7, #24]
}
 8012778:	bf00      	nop
 801277a:	e7fe      	b.n	801277a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 801277c:	68fb      	ldr	r3, [r7, #12]
 801277e:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8012780:	f000 fd98 	bl	80132b4 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8012784:	683b      	ldr	r3, [r7, #0]
 8012786:	2b00      	cmp	r3, #0
 8012788:	d004      	beq.n	8012794 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 801278a:	6a3b      	ldr	r3, [r7, #32]
 801278c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8012790:	683b      	ldr	r3, [r7, #0]
 8012792:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8012794:	6a3b      	ldr	r3, [r7, #32]
 8012796:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 801279a:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801279c:	6a3b      	ldr	r3, [r7, #32]
 801279e:	2202      	movs	r2, #2
 80127a0:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc

			switch( eAction )
 80127a4:	79fb      	ldrb	r3, [r7, #7]
 80127a6:	2b04      	cmp	r3, #4
 80127a8:	d82d      	bhi.n	8012806 <xTaskGenericNotify+0xba>
 80127aa:	a201      	add	r2, pc, #4	; (adr r2, 80127b0 <xTaskGenericNotify+0x64>)
 80127ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127b0:	08012829 	.word	0x08012829
 80127b4:	080127c5 	.word	0x080127c5
 80127b8:	080127d7 	.word	0x080127d7
 80127bc:	080127e7 	.word	0x080127e7
 80127c0:	080127f1 	.word	0x080127f1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80127c4:	6a3b      	ldr	r3, [r7, #32]
 80127c6:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80127ca:	68bb      	ldr	r3, [r7, #8]
 80127cc:	431a      	orrs	r2, r3
 80127ce:	6a3b      	ldr	r3, [r7, #32]
 80127d0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 80127d4:	e02b      	b.n	801282e <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80127d6:	6a3b      	ldr	r3, [r7, #32]
 80127d8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80127dc:	1c5a      	adds	r2, r3, #1
 80127de:	6a3b      	ldr	r3, [r7, #32]
 80127e0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 80127e4:	e023      	b.n	801282e <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80127e6:	6a3b      	ldr	r3, [r7, #32]
 80127e8:	68ba      	ldr	r2, [r7, #8]
 80127ea:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 80127ee:	e01e      	b.n	801282e <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80127f0:	7ffb      	ldrb	r3, [r7, #31]
 80127f2:	2b02      	cmp	r3, #2
 80127f4:	d004      	beq.n	8012800 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80127f6:	6a3b      	ldr	r3, [r7, #32]
 80127f8:	68ba      	ldr	r2, [r7, #8]
 80127fa:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80127fe:	e016      	b.n	801282e <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 8012800:	2300      	movs	r3, #0
 8012802:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8012804:	e013      	b.n	801282e <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8012806:	6a3b      	ldr	r3, [r7, #32]
 8012808:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 801280c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012810:	d00c      	beq.n	801282c <xTaskGenericNotify+0xe0>
	__asm volatile
 8012812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012816:	f383 8811 	msr	BASEPRI, r3
 801281a:	f3bf 8f6f 	isb	sy
 801281e:	f3bf 8f4f 	dsb	sy
 8012822:	617b      	str	r3, [r7, #20]
}
 8012824:	bf00      	nop
 8012826:	e7fe      	b.n	8012826 <xTaskGenericNotify+0xda>
					break;
 8012828:	bf00      	nop
 801282a:	e000      	b.n	801282e <xTaskGenericNotify+0xe2>

					break;
 801282c:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801282e:	7ffb      	ldrb	r3, [r7, #31]
 8012830:	2b01      	cmp	r3, #1
 8012832:	d13a      	bne.n	80128aa <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012834:	6a3b      	ldr	r3, [r7, #32]
 8012836:	3304      	adds	r3, #4
 8012838:	4618      	mov	r0, r3
 801283a:	f7fd fa3d 	bl	800fcb8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 801283e:	6a3b      	ldr	r3, [r7, #32]
 8012840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012842:	4b1d      	ldr	r3, [pc, #116]	; (80128b8 <xTaskGenericNotify+0x16c>)
 8012844:	681b      	ldr	r3, [r3, #0]
 8012846:	429a      	cmp	r2, r3
 8012848:	d903      	bls.n	8012852 <xTaskGenericNotify+0x106>
 801284a:	6a3b      	ldr	r3, [r7, #32]
 801284c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801284e:	4a1a      	ldr	r2, [pc, #104]	; (80128b8 <xTaskGenericNotify+0x16c>)
 8012850:	6013      	str	r3, [r2, #0]
 8012852:	6a3b      	ldr	r3, [r7, #32]
 8012854:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012856:	4613      	mov	r3, r2
 8012858:	009b      	lsls	r3, r3, #2
 801285a:	4413      	add	r3, r2
 801285c:	009b      	lsls	r3, r3, #2
 801285e:	4a17      	ldr	r2, [pc, #92]	; (80128bc <xTaskGenericNotify+0x170>)
 8012860:	441a      	add	r2, r3
 8012862:	6a3b      	ldr	r3, [r7, #32]
 8012864:	3304      	adds	r3, #4
 8012866:	4619      	mov	r1, r3
 8012868:	4610      	mov	r0, r2
 801286a:	f7fd f9c8 	bl	800fbfe <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801286e:	6a3b      	ldr	r3, [r7, #32]
 8012870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012872:	2b00      	cmp	r3, #0
 8012874:	d00a      	beq.n	801288c <xTaskGenericNotify+0x140>
	__asm volatile
 8012876:	f04f 0350 	mov.w	r3, #80	; 0x50
 801287a:	f383 8811 	msr	BASEPRI, r3
 801287e:	f3bf 8f6f 	isb	sy
 8012882:	f3bf 8f4f 	dsb	sy
 8012886:	613b      	str	r3, [r7, #16]
}
 8012888:	bf00      	nop
 801288a:	e7fe      	b.n	801288a <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801288c:	6a3b      	ldr	r3, [r7, #32]
 801288e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012890:	4b0b      	ldr	r3, [pc, #44]	; (80128c0 <xTaskGenericNotify+0x174>)
 8012892:	681b      	ldr	r3, [r3, #0]
 8012894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012896:	429a      	cmp	r2, r3
 8012898:	d907      	bls.n	80128aa <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 801289a:	4b0a      	ldr	r3, [pc, #40]	; (80128c4 <xTaskGenericNotify+0x178>)
 801289c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80128a0:	601a      	str	r2, [r3, #0]
 80128a2:	f3bf 8f4f 	dsb	sy
 80128a6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80128aa:	f000 fd33 	bl	8013314 <vPortExitCritical>

		return xReturn;
 80128ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80128b0:	4618      	mov	r0, r3
 80128b2:	3728      	adds	r7, #40	; 0x28
 80128b4:	46bd      	mov	sp, r7
 80128b6:	bd80      	pop	{r7, pc}
 80128b8:	20001e8c 	.word	0x20001e8c
 80128bc:	200019b4 	.word	0x200019b4
 80128c0:	200019b0 	.word	0x200019b0
 80128c4:	e000ed04 	.word	0xe000ed04

080128c8 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 80128c8:	b580      	push	{r7, lr}
 80128ca:	b084      	sub	sp, #16
 80128cc:	af00      	add	r7, sp, #0
 80128ce:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d102      	bne.n	80128dc <xTaskNotifyStateClear+0x14>
 80128d6:	4b0e      	ldr	r3, [pc, #56]	; (8012910 <xTaskNotifyStateClear+0x48>)
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	e000      	b.n	80128de <xTaskNotifyStateClear+0x16>
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 80128e0:	f000 fce8 	bl	80132b4 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 80128e4:	68bb      	ldr	r3, [r7, #8]
 80128e6:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 80128ea:	b2db      	uxtb	r3, r3
 80128ec:	2b02      	cmp	r3, #2
 80128ee:	d106      	bne.n	80128fe <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80128f0:	68bb      	ldr	r3, [r7, #8]
 80128f2:	2200      	movs	r2, #0
 80128f4:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
				xReturn = pdPASS;
 80128f8:	2301      	movs	r3, #1
 80128fa:	60fb      	str	r3, [r7, #12]
 80128fc:	e001      	b.n	8012902 <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 80128fe:	2300      	movs	r3, #0
 8012900:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 8012902:	f000 fd07 	bl	8013314 <vPortExitCritical>

		return xReturn;
 8012906:	68fb      	ldr	r3, [r7, #12]
	}
 8012908:	4618      	mov	r0, r3
 801290a:	3710      	adds	r7, #16
 801290c:	46bd      	mov	sp, r7
 801290e:	bd80      	pop	{r7, pc}
 8012910:	200019b0 	.word	0x200019b0

08012914 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012914:	b580      	push	{r7, lr}
 8012916:	b084      	sub	sp, #16
 8012918:	af00      	add	r7, sp, #0
 801291a:	6078      	str	r0, [r7, #4]
 801291c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801291e:	4b21      	ldr	r3, [pc, #132]	; (80129a4 <prvAddCurrentTaskToDelayedList+0x90>)
 8012920:	681b      	ldr	r3, [r3, #0]
 8012922:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012924:	4b20      	ldr	r3, [pc, #128]	; (80129a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8012926:	681b      	ldr	r3, [r3, #0]
 8012928:	3304      	adds	r3, #4
 801292a:	4618      	mov	r0, r3
 801292c:	f7fd f9c4 	bl	800fcb8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012936:	d10a      	bne.n	801294e <prvAddCurrentTaskToDelayedList+0x3a>
 8012938:	683b      	ldr	r3, [r7, #0]
 801293a:	2b00      	cmp	r3, #0
 801293c:	d007      	beq.n	801294e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801293e:	4b1a      	ldr	r3, [pc, #104]	; (80129a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8012940:	681b      	ldr	r3, [r3, #0]
 8012942:	3304      	adds	r3, #4
 8012944:	4619      	mov	r1, r3
 8012946:	4819      	ldr	r0, [pc, #100]	; (80129ac <prvAddCurrentTaskToDelayedList+0x98>)
 8012948:	f7fd f959 	bl	800fbfe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801294c:	e026      	b.n	801299c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801294e:	68fa      	ldr	r2, [r7, #12]
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	4413      	add	r3, r2
 8012954:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012956:	4b14      	ldr	r3, [pc, #80]	; (80129a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8012958:	681b      	ldr	r3, [r3, #0]
 801295a:	68ba      	ldr	r2, [r7, #8]
 801295c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801295e:	68ba      	ldr	r2, [r7, #8]
 8012960:	68fb      	ldr	r3, [r7, #12]
 8012962:	429a      	cmp	r2, r3
 8012964:	d209      	bcs.n	801297a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012966:	4b12      	ldr	r3, [pc, #72]	; (80129b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8012968:	681a      	ldr	r2, [r3, #0]
 801296a:	4b0f      	ldr	r3, [pc, #60]	; (80129a8 <prvAddCurrentTaskToDelayedList+0x94>)
 801296c:	681b      	ldr	r3, [r3, #0]
 801296e:	3304      	adds	r3, #4
 8012970:	4619      	mov	r1, r3
 8012972:	4610      	mov	r0, r2
 8012974:	f7fd f967 	bl	800fc46 <vListInsert>
}
 8012978:	e010      	b.n	801299c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801297a:	4b0e      	ldr	r3, [pc, #56]	; (80129b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 801297c:	681a      	ldr	r2, [r3, #0]
 801297e:	4b0a      	ldr	r3, [pc, #40]	; (80129a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	3304      	adds	r3, #4
 8012984:	4619      	mov	r1, r3
 8012986:	4610      	mov	r0, r2
 8012988:	f7fd f95d 	bl	800fc46 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801298c:	4b0a      	ldr	r3, [pc, #40]	; (80129b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 801298e:	681b      	ldr	r3, [r3, #0]
 8012990:	68ba      	ldr	r2, [r7, #8]
 8012992:	429a      	cmp	r2, r3
 8012994:	d202      	bcs.n	801299c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8012996:	4a08      	ldr	r2, [pc, #32]	; (80129b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012998:	68bb      	ldr	r3, [r7, #8]
 801299a:	6013      	str	r3, [r2, #0]
}
 801299c:	bf00      	nop
 801299e:	3710      	adds	r7, #16
 80129a0:	46bd      	mov	sp, r7
 80129a2:	bd80      	pop	{r7, pc}
 80129a4:	20001e88 	.word	0x20001e88
 80129a8:	200019b0 	.word	0x200019b0
 80129ac:	20001e70 	.word	0x20001e70
 80129b0:	20001e40 	.word	0x20001e40
 80129b4:	20001e3c 	.word	0x20001e3c
 80129b8:	20001ea4 	.word	0x20001ea4

080129bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80129bc:	b580      	push	{r7, lr}
 80129be:	b08a      	sub	sp, #40	; 0x28
 80129c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80129c2:	2300      	movs	r3, #0
 80129c4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80129c6:	f000 fb07 	bl	8012fd8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80129ca:	4b1c      	ldr	r3, [pc, #112]	; (8012a3c <xTimerCreateTimerTask+0x80>)
 80129cc:	681b      	ldr	r3, [r3, #0]
 80129ce:	2b00      	cmp	r3, #0
 80129d0:	d021      	beq.n	8012a16 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80129d2:	2300      	movs	r3, #0
 80129d4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80129d6:	2300      	movs	r3, #0
 80129d8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80129da:	1d3a      	adds	r2, r7, #4
 80129dc:	f107 0108 	add.w	r1, r7, #8
 80129e0:	f107 030c 	add.w	r3, r7, #12
 80129e4:	4618      	mov	r0, r3
 80129e6:	f7fd f8c3 	bl	800fb70 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80129ea:	6879      	ldr	r1, [r7, #4]
 80129ec:	68bb      	ldr	r3, [r7, #8]
 80129ee:	68fa      	ldr	r2, [r7, #12]
 80129f0:	9202      	str	r2, [sp, #8]
 80129f2:	9301      	str	r3, [sp, #4]
 80129f4:	2302      	movs	r3, #2
 80129f6:	9300      	str	r3, [sp, #0]
 80129f8:	2300      	movs	r3, #0
 80129fa:	460a      	mov	r2, r1
 80129fc:	4910      	ldr	r1, [pc, #64]	; (8012a40 <xTimerCreateTimerTask+0x84>)
 80129fe:	4811      	ldr	r0, [pc, #68]	; (8012a44 <xTimerCreateTimerTask+0x88>)
 8012a00:	f7fe fe0a 	bl	8011618 <xTaskCreateStatic>
 8012a04:	4603      	mov	r3, r0
 8012a06:	4a10      	ldr	r2, [pc, #64]	; (8012a48 <xTimerCreateTimerTask+0x8c>)
 8012a08:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8012a0a:	4b0f      	ldr	r3, [pc, #60]	; (8012a48 <xTimerCreateTimerTask+0x8c>)
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d001      	beq.n	8012a16 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8012a12:	2301      	movs	r3, #1
 8012a14:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8012a16:	697b      	ldr	r3, [r7, #20]
 8012a18:	2b00      	cmp	r3, #0
 8012a1a:	d10a      	bne.n	8012a32 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8012a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a20:	f383 8811 	msr	BASEPRI, r3
 8012a24:	f3bf 8f6f 	isb	sy
 8012a28:	f3bf 8f4f 	dsb	sy
 8012a2c:	613b      	str	r3, [r7, #16]
}
 8012a2e:	bf00      	nop
 8012a30:	e7fe      	b.n	8012a30 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8012a32:	697b      	ldr	r3, [r7, #20]
}
 8012a34:	4618      	mov	r0, r3
 8012a36:	3718      	adds	r7, #24
 8012a38:	46bd      	mov	sp, r7
 8012a3a:	bd80      	pop	{r7, pc}
 8012a3c:	20001ee8 	.word	0x20001ee8
 8012a40:	08014520 	.word	0x08014520
 8012a44:	08012b81 	.word	0x08012b81
 8012a48:	20001eec 	.word	0x20001eec

08012a4c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8012a4c:	b580      	push	{r7, lr}
 8012a4e:	b08a      	sub	sp, #40	; 0x28
 8012a50:	af00      	add	r7, sp, #0
 8012a52:	60f8      	str	r0, [r7, #12]
 8012a54:	60b9      	str	r1, [r7, #8]
 8012a56:	607a      	str	r2, [r7, #4]
 8012a58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8012a5a:	2300      	movs	r3, #0
 8012a5c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8012a5e:	68fb      	ldr	r3, [r7, #12]
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d10a      	bne.n	8012a7a <xTimerGenericCommand+0x2e>
	__asm volatile
 8012a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a68:	f383 8811 	msr	BASEPRI, r3
 8012a6c:	f3bf 8f6f 	isb	sy
 8012a70:	f3bf 8f4f 	dsb	sy
 8012a74:	623b      	str	r3, [r7, #32]
}
 8012a76:	bf00      	nop
 8012a78:	e7fe      	b.n	8012a78 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8012a7a:	4b1a      	ldr	r3, [pc, #104]	; (8012ae4 <xTimerGenericCommand+0x98>)
 8012a7c:	681b      	ldr	r3, [r3, #0]
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	d02a      	beq.n	8012ad8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012a82:	68bb      	ldr	r3, [r7, #8]
 8012a84:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8012a8a:	68fb      	ldr	r3, [r7, #12]
 8012a8c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012a8e:	68bb      	ldr	r3, [r7, #8]
 8012a90:	2b05      	cmp	r3, #5
 8012a92:	dc18      	bgt.n	8012ac6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012a94:	f7ff fc70 	bl	8012378 <xTaskGetSchedulerState>
 8012a98:	4603      	mov	r3, r0
 8012a9a:	2b02      	cmp	r3, #2
 8012a9c:	d109      	bne.n	8012ab2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012a9e:	4b11      	ldr	r3, [pc, #68]	; (8012ae4 <xTimerGenericCommand+0x98>)
 8012aa0:	6818      	ldr	r0, [r3, #0]
 8012aa2:	f107 0110 	add.w	r1, r7, #16
 8012aa6:	2300      	movs	r3, #0
 8012aa8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012aaa:	f7fd fb8d 	bl	80101c8 <xQueueGenericSend>
 8012aae:	6278      	str	r0, [r7, #36]	; 0x24
 8012ab0:	e012      	b.n	8012ad8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012ab2:	4b0c      	ldr	r3, [pc, #48]	; (8012ae4 <xTimerGenericCommand+0x98>)
 8012ab4:	6818      	ldr	r0, [r3, #0]
 8012ab6:	f107 0110 	add.w	r1, r7, #16
 8012aba:	2300      	movs	r3, #0
 8012abc:	2200      	movs	r2, #0
 8012abe:	f7fd fb83 	bl	80101c8 <xQueueGenericSend>
 8012ac2:	6278      	str	r0, [r7, #36]	; 0x24
 8012ac4:	e008      	b.n	8012ad8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012ac6:	4b07      	ldr	r3, [pc, #28]	; (8012ae4 <xTimerGenericCommand+0x98>)
 8012ac8:	6818      	ldr	r0, [r3, #0]
 8012aca:	f107 0110 	add.w	r1, r7, #16
 8012ace:	2300      	movs	r3, #0
 8012ad0:	683a      	ldr	r2, [r7, #0]
 8012ad2:	f7fd fc77 	bl	80103c4 <xQueueGenericSendFromISR>
 8012ad6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8012ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012ada:	4618      	mov	r0, r3
 8012adc:	3728      	adds	r7, #40	; 0x28
 8012ade:	46bd      	mov	sp, r7
 8012ae0:	bd80      	pop	{r7, pc}
 8012ae2:	bf00      	nop
 8012ae4:	20001ee8 	.word	0x20001ee8

08012ae8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8012ae8:	b580      	push	{r7, lr}
 8012aea:	b088      	sub	sp, #32
 8012aec:	af02      	add	r7, sp, #8
 8012aee:	6078      	str	r0, [r7, #4]
 8012af0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012af2:	4b22      	ldr	r3, [pc, #136]	; (8012b7c <prvProcessExpiredTimer+0x94>)
 8012af4:	681b      	ldr	r3, [r3, #0]
 8012af6:	68db      	ldr	r3, [r3, #12]
 8012af8:	68db      	ldr	r3, [r3, #12]
 8012afa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012afc:	697b      	ldr	r3, [r7, #20]
 8012afe:	3304      	adds	r3, #4
 8012b00:	4618      	mov	r0, r3
 8012b02:	f7fd f8d9 	bl	800fcb8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012b06:	697b      	ldr	r3, [r7, #20]
 8012b08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012b0c:	f003 0304 	and.w	r3, r3, #4
 8012b10:	2b00      	cmp	r3, #0
 8012b12:	d022      	beq.n	8012b5a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012b14:	697b      	ldr	r3, [r7, #20]
 8012b16:	699a      	ldr	r2, [r3, #24]
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	18d1      	adds	r1, r2, r3
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	683a      	ldr	r2, [r7, #0]
 8012b20:	6978      	ldr	r0, [r7, #20]
 8012b22:	f000 f8d1 	bl	8012cc8 <prvInsertTimerInActiveList>
 8012b26:	4603      	mov	r3, r0
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d01f      	beq.n	8012b6c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012b2c:	2300      	movs	r3, #0
 8012b2e:	9300      	str	r3, [sp, #0]
 8012b30:	2300      	movs	r3, #0
 8012b32:	687a      	ldr	r2, [r7, #4]
 8012b34:	2100      	movs	r1, #0
 8012b36:	6978      	ldr	r0, [r7, #20]
 8012b38:	f7ff ff88 	bl	8012a4c <xTimerGenericCommand>
 8012b3c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8012b3e:	693b      	ldr	r3, [r7, #16]
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	d113      	bne.n	8012b6c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8012b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b48:	f383 8811 	msr	BASEPRI, r3
 8012b4c:	f3bf 8f6f 	isb	sy
 8012b50:	f3bf 8f4f 	dsb	sy
 8012b54:	60fb      	str	r3, [r7, #12]
}
 8012b56:	bf00      	nop
 8012b58:	e7fe      	b.n	8012b58 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012b5a:	697b      	ldr	r3, [r7, #20]
 8012b5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012b60:	f023 0301 	bic.w	r3, r3, #1
 8012b64:	b2da      	uxtb	r2, r3
 8012b66:	697b      	ldr	r3, [r7, #20]
 8012b68:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012b6c:	697b      	ldr	r3, [r7, #20]
 8012b6e:	6a1b      	ldr	r3, [r3, #32]
 8012b70:	6978      	ldr	r0, [r7, #20]
 8012b72:	4798      	blx	r3
}
 8012b74:	bf00      	nop
 8012b76:	3718      	adds	r7, #24
 8012b78:	46bd      	mov	sp, r7
 8012b7a:	bd80      	pop	{r7, pc}
 8012b7c:	20001ee0 	.word	0x20001ee0

08012b80 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012b80:	b580      	push	{r7, lr}
 8012b82:	b084      	sub	sp, #16
 8012b84:	af00      	add	r7, sp, #0
 8012b86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012b88:	f107 0308 	add.w	r3, r7, #8
 8012b8c:	4618      	mov	r0, r3
 8012b8e:	f000 f857 	bl	8012c40 <prvGetNextExpireTime>
 8012b92:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012b94:	68bb      	ldr	r3, [r7, #8]
 8012b96:	4619      	mov	r1, r3
 8012b98:	68f8      	ldr	r0, [r7, #12]
 8012b9a:	f000 f803 	bl	8012ba4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012b9e:	f000 f8d5 	bl	8012d4c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012ba2:	e7f1      	b.n	8012b88 <prvTimerTask+0x8>

08012ba4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012ba4:	b580      	push	{r7, lr}
 8012ba6:	b084      	sub	sp, #16
 8012ba8:	af00      	add	r7, sp, #0
 8012baa:	6078      	str	r0, [r7, #4]
 8012bac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012bae:	f7fe ff95 	bl	8011adc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012bb2:	f107 0308 	add.w	r3, r7, #8
 8012bb6:	4618      	mov	r0, r3
 8012bb8:	f000 f866 	bl	8012c88 <prvSampleTimeNow>
 8012bbc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012bbe:	68bb      	ldr	r3, [r7, #8]
 8012bc0:	2b00      	cmp	r3, #0
 8012bc2:	d130      	bne.n	8012c26 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012bc4:	683b      	ldr	r3, [r7, #0]
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d10a      	bne.n	8012be0 <prvProcessTimerOrBlockTask+0x3c>
 8012bca:	687a      	ldr	r2, [r7, #4]
 8012bcc:	68fb      	ldr	r3, [r7, #12]
 8012bce:	429a      	cmp	r2, r3
 8012bd0:	d806      	bhi.n	8012be0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8012bd2:	f7fe ff91 	bl	8011af8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8012bd6:	68f9      	ldr	r1, [r7, #12]
 8012bd8:	6878      	ldr	r0, [r7, #4]
 8012bda:	f7ff ff85 	bl	8012ae8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8012bde:	e024      	b.n	8012c2a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8012be0:	683b      	ldr	r3, [r7, #0]
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d008      	beq.n	8012bf8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012be6:	4b13      	ldr	r3, [pc, #76]	; (8012c34 <prvProcessTimerOrBlockTask+0x90>)
 8012be8:	681b      	ldr	r3, [r3, #0]
 8012bea:	681b      	ldr	r3, [r3, #0]
 8012bec:	2b00      	cmp	r3, #0
 8012bee:	d101      	bne.n	8012bf4 <prvProcessTimerOrBlockTask+0x50>
 8012bf0:	2301      	movs	r3, #1
 8012bf2:	e000      	b.n	8012bf6 <prvProcessTimerOrBlockTask+0x52>
 8012bf4:	2300      	movs	r3, #0
 8012bf6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012bf8:	4b0f      	ldr	r3, [pc, #60]	; (8012c38 <prvProcessTimerOrBlockTask+0x94>)
 8012bfa:	6818      	ldr	r0, [r3, #0]
 8012bfc:	687a      	ldr	r2, [r7, #4]
 8012bfe:	68fb      	ldr	r3, [r7, #12]
 8012c00:	1ad3      	subs	r3, r2, r3
 8012c02:	683a      	ldr	r2, [r7, #0]
 8012c04:	4619      	mov	r1, r3
 8012c06:	f7fe f94d 	bl	8010ea4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8012c0a:	f7fe ff75 	bl	8011af8 <xTaskResumeAll>
 8012c0e:	4603      	mov	r3, r0
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	d10a      	bne.n	8012c2a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012c14:	4b09      	ldr	r3, [pc, #36]	; (8012c3c <prvProcessTimerOrBlockTask+0x98>)
 8012c16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012c1a:	601a      	str	r2, [r3, #0]
 8012c1c:	f3bf 8f4f 	dsb	sy
 8012c20:	f3bf 8f6f 	isb	sy
}
 8012c24:	e001      	b.n	8012c2a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012c26:	f7fe ff67 	bl	8011af8 <xTaskResumeAll>
}
 8012c2a:	bf00      	nop
 8012c2c:	3710      	adds	r7, #16
 8012c2e:	46bd      	mov	sp, r7
 8012c30:	bd80      	pop	{r7, pc}
 8012c32:	bf00      	nop
 8012c34:	20001ee4 	.word	0x20001ee4
 8012c38:	20001ee8 	.word	0x20001ee8
 8012c3c:	e000ed04 	.word	0xe000ed04

08012c40 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012c40:	b480      	push	{r7}
 8012c42:	b085      	sub	sp, #20
 8012c44:	af00      	add	r7, sp, #0
 8012c46:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012c48:	4b0e      	ldr	r3, [pc, #56]	; (8012c84 <prvGetNextExpireTime+0x44>)
 8012c4a:	681b      	ldr	r3, [r3, #0]
 8012c4c:	681b      	ldr	r3, [r3, #0]
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d101      	bne.n	8012c56 <prvGetNextExpireTime+0x16>
 8012c52:	2201      	movs	r2, #1
 8012c54:	e000      	b.n	8012c58 <prvGetNextExpireTime+0x18>
 8012c56:	2200      	movs	r2, #0
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	681b      	ldr	r3, [r3, #0]
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	d105      	bne.n	8012c70 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012c64:	4b07      	ldr	r3, [pc, #28]	; (8012c84 <prvGetNextExpireTime+0x44>)
 8012c66:	681b      	ldr	r3, [r3, #0]
 8012c68:	68db      	ldr	r3, [r3, #12]
 8012c6a:	681b      	ldr	r3, [r3, #0]
 8012c6c:	60fb      	str	r3, [r7, #12]
 8012c6e:	e001      	b.n	8012c74 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012c70:	2300      	movs	r3, #0
 8012c72:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012c74:	68fb      	ldr	r3, [r7, #12]
}
 8012c76:	4618      	mov	r0, r3
 8012c78:	3714      	adds	r7, #20
 8012c7a:	46bd      	mov	sp, r7
 8012c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c80:	4770      	bx	lr
 8012c82:	bf00      	nop
 8012c84:	20001ee0 	.word	0x20001ee0

08012c88 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012c88:	b580      	push	{r7, lr}
 8012c8a:	b084      	sub	sp, #16
 8012c8c:	af00      	add	r7, sp, #0
 8012c8e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012c90:	f7fe ffd0 	bl	8011c34 <xTaskGetTickCount>
 8012c94:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012c96:	4b0b      	ldr	r3, [pc, #44]	; (8012cc4 <prvSampleTimeNow+0x3c>)
 8012c98:	681b      	ldr	r3, [r3, #0]
 8012c9a:	68fa      	ldr	r2, [r7, #12]
 8012c9c:	429a      	cmp	r2, r3
 8012c9e:	d205      	bcs.n	8012cac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012ca0:	f000 f936 	bl	8012f10 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	2201      	movs	r2, #1
 8012ca8:	601a      	str	r2, [r3, #0]
 8012caa:	e002      	b.n	8012cb2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	2200      	movs	r2, #0
 8012cb0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8012cb2:	4a04      	ldr	r2, [pc, #16]	; (8012cc4 <prvSampleTimeNow+0x3c>)
 8012cb4:	68fb      	ldr	r3, [r7, #12]
 8012cb6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012cb8:	68fb      	ldr	r3, [r7, #12]
}
 8012cba:	4618      	mov	r0, r3
 8012cbc:	3710      	adds	r7, #16
 8012cbe:	46bd      	mov	sp, r7
 8012cc0:	bd80      	pop	{r7, pc}
 8012cc2:	bf00      	nop
 8012cc4:	20001ef0 	.word	0x20001ef0

08012cc8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012cc8:	b580      	push	{r7, lr}
 8012cca:	b086      	sub	sp, #24
 8012ccc:	af00      	add	r7, sp, #0
 8012cce:	60f8      	str	r0, [r7, #12]
 8012cd0:	60b9      	str	r1, [r7, #8]
 8012cd2:	607a      	str	r2, [r7, #4]
 8012cd4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8012cd6:	2300      	movs	r3, #0
 8012cd8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8012cda:	68fb      	ldr	r3, [r7, #12]
 8012cdc:	68ba      	ldr	r2, [r7, #8]
 8012cde:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012ce0:	68fb      	ldr	r3, [r7, #12]
 8012ce2:	68fa      	ldr	r2, [r7, #12]
 8012ce4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8012ce6:	68ba      	ldr	r2, [r7, #8]
 8012ce8:	687b      	ldr	r3, [r7, #4]
 8012cea:	429a      	cmp	r2, r3
 8012cec:	d812      	bhi.n	8012d14 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012cee:	687a      	ldr	r2, [r7, #4]
 8012cf0:	683b      	ldr	r3, [r7, #0]
 8012cf2:	1ad2      	subs	r2, r2, r3
 8012cf4:	68fb      	ldr	r3, [r7, #12]
 8012cf6:	699b      	ldr	r3, [r3, #24]
 8012cf8:	429a      	cmp	r2, r3
 8012cfa:	d302      	bcc.n	8012d02 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8012cfc:	2301      	movs	r3, #1
 8012cfe:	617b      	str	r3, [r7, #20]
 8012d00:	e01b      	b.n	8012d3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012d02:	4b10      	ldr	r3, [pc, #64]	; (8012d44 <prvInsertTimerInActiveList+0x7c>)
 8012d04:	681a      	ldr	r2, [r3, #0]
 8012d06:	68fb      	ldr	r3, [r7, #12]
 8012d08:	3304      	adds	r3, #4
 8012d0a:	4619      	mov	r1, r3
 8012d0c:	4610      	mov	r0, r2
 8012d0e:	f7fc ff9a 	bl	800fc46 <vListInsert>
 8012d12:	e012      	b.n	8012d3a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012d14:	687a      	ldr	r2, [r7, #4]
 8012d16:	683b      	ldr	r3, [r7, #0]
 8012d18:	429a      	cmp	r2, r3
 8012d1a:	d206      	bcs.n	8012d2a <prvInsertTimerInActiveList+0x62>
 8012d1c:	68ba      	ldr	r2, [r7, #8]
 8012d1e:	683b      	ldr	r3, [r7, #0]
 8012d20:	429a      	cmp	r2, r3
 8012d22:	d302      	bcc.n	8012d2a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012d24:	2301      	movs	r3, #1
 8012d26:	617b      	str	r3, [r7, #20]
 8012d28:	e007      	b.n	8012d3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012d2a:	4b07      	ldr	r3, [pc, #28]	; (8012d48 <prvInsertTimerInActiveList+0x80>)
 8012d2c:	681a      	ldr	r2, [r3, #0]
 8012d2e:	68fb      	ldr	r3, [r7, #12]
 8012d30:	3304      	adds	r3, #4
 8012d32:	4619      	mov	r1, r3
 8012d34:	4610      	mov	r0, r2
 8012d36:	f7fc ff86 	bl	800fc46 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8012d3a:	697b      	ldr	r3, [r7, #20]
}
 8012d3c:	4618      	mov	r0, r3
 8012d3e:	3718      	adds	r7, #24
 8012d40:	46bd      	mov	sp, r7
 8012d42:	bd80      	pop	{r7, pc}
 8012d44:	20001ee4 	.word	0x20001ee4
 8012d48:	20001ee0 	.word	0x20001ee0

08012d4c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012d4c:	b580      	push	{r7, lr}
 8012d4e:	b08e      	sub	sp, #56	; 0x38
 8012d50:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012d52:	e0ca      	b.n	8012eea <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012d54:	687b      	ldr	r3, [r7, #4]
 8012d56:	2b00      	cmp	r3, #0
 8012d58:	da18      	bge.n	8012d8c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012d5a:	1d3b      	adds	r3, r7, #4
 8012d5c:	3304      	adds	r3, #4
 8012d5e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	d10a      	bne.n	8012d7c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8012d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d6a:	f383 8811 	msr	BASEPRI, r3
 8012d6e:	f3bf 8f6f 	isb	sy
 8012d72:	f3bf 8f4f 	dsb	sy
 8012d76:	61fb      	str	r3, [r7, #28]
}
 8012d78:	bf00      	nop
 8012d7a:	e7fe      	b.n	8012d7a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d7e:	681b      	ldr	r3, [r3, #0]
 8012d80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012d82:	6850      	ldr	r0, [r2, #4]
 8012d84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012d86:	6892      	ldr	r2, [r2, #8]
 8012d88:	4611      	mov	r1, r2
 8012d8a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	f2c0 80aa 	blt.w	8012ee8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012d94:	68fb      	ldr	r3, [r7, #12]
 8012d96:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d9a:	695b      	ldr	r3, [r3, #20]
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d004      	beq.n	8012daa <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012da2:	3304      	adds	r3, #4
 8012da4:	4618      	mov	r0, r3
 8012da6:	f7fc ff87 	bl	800fcb8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012daa:	463b      	mov	r3, r7
 8012dac:	4618      	mov	r0, r3
 8012dae:	f7ff ff6b 	bl	8012c88 <prvSampleTimeNow>
 8012db2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	2b09      	cmp	r3, #9
 8012db8:	f200 8097 	bhi.w	8012eea <prvProcessReceivedCommands+0x19e>
 8012dbc:	a201      	add	r2, pc, #4	; (adr r2, 8012dc4 <prvProcessReceivedCommands+0x78>)
 8012dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012dc2:	bf00      	nop
 8012dc4:	08012ded 	.word	0x08012ded
 8012dc8:	08012ded 	.word	0x08012ded
 8012dcc:	08012ded 	.word	0x08012ded
 8012dd0:	08012e61 	.word	0x08012e61
 8012dd4:	08012e75 	.word	0x08012e75
 8012dd8:	08012ebf 	.word	0x08012ebf
 8012ddc:	08012ded 	.word	0x08012ded
 8012de0:	08012ded 	.word	0x08012ded
 8012de4:	08012e61 	.word	0x08012e61
 8012de8:	08012e75 	.word	0x08012e75
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012dee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012df2:	f043 0301 	orr.w	r3, r3, #1
 8012df6:	b2da      	uxtb	r2, r3
 8012df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012dfa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012dfe:	68ba      	ldr	r2, [r7, #8]
 8012e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e02:	699b      	ldr	r3, [r3, #24]
 8012e04:	18d1      	adds	r1, r2, r3
 8012e06:	68bb      	ldr	r3, [r7, #8]
 8012e08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012e0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012e0c:	f7ff ff5c 	bl	8012cc8 <prvInsertTimerInActiveList>
 8012e10:	4603      	mov	r3, r0
 8012e12:	2b00      	cmp	r3, #0
 8012e14:	d069      	beq.n	8012eea <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e18:	6a1b      	ldr	r3, [r3, #32]
 8012e1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012e1c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012e24:	f003 0304 	and.w	r3, r3, #4
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	d05e      	beq.n	8012eea <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012e2c:	68ba      	ldr	r2, [r7, #8]
 8012e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e30:	699b      	ldr	r3, [r3, #24]
 8012e32:	441a      	add	r2, r3
 8012e34:	2300      	movs	r3, #0
 8012e36:	9300      	str	r3, [sp, #0]
 8012e38:	2300      	movs	r3, #0
 8012e3a:	2100      	movs	r1, #0
 8012e3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012e3e:	f7ff fe05 	bl	8012a4c <xTimerGenericCommand>
 8012e42:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012e44:	6a3b      	ldr	r3, [r7, #32]
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	d14f      	bne.n	8012eea <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8012e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e4e:	f383 8811 	msr	BASEPRI, r3
 8012e52:	f3bf 8f6f 	isb	sy
 8012e56:	f3bf 8f4f 	dsb	sy
 8012e5a:	61bb      	str	r3, [r7, #24]
}
 8012e5c:	bf00      	nop
 8012e5e:	e7fe      	b.n	8012e5e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e62:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012e66:	f023 0301 	bic.w	r3, r3, #1
 8012e6a:	b2da      	uxtb	r2, r3
 8012e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e6e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8012e72:	e03a      	b.n	8012eea <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012e7a:	f043 0301 	orr.w	r3, r3, #1
 8012e7e:	b2da      	uxtb	r2, r3
 8012e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012e86:	68ba      	ldr	r2, [r7, #8]
 8012e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e8a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e8e:	699b      	ldr	r3, [r3, #24]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d10a      	bne.n	8012eaa <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8012e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e98:	f383 8811 	msr	BASEPRI, r3
 8012e9c:	f3bf 8f6f 	isb	sy
 8012ea0:	f3bf 8f4f 	dsb	sy
 8012ea4:	617b      	str	r3, [r7, #20]
}
 8012ea6:	bf00      	nop
 8012ea8:	e7fe      	b.n	8012ea8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012eac:	699a      	ldr	r2, [r3, #24]
 8012eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012eb0:	18d1      	adds	r1, r2, r3
 8012eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012eb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012eb6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012eb8:	f7ff ff06 	bl	8012cc8 <prvInsertTimerInActiveList>
					break;
 8012ebc:	e015      	b.n	8012eea <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ec0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012ec4:	f003 0302 	and.w	r3, r3, #2
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	d103      	bne.n	8012ed4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8012ecc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012ece:	f000 fbe3 	bl	8013698 <vPortFree>
 8012ed2:	e00a      	b.n	8012eea <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ed6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012eda:	f023 0301 	bic.w	r3, r3, #1
 8012ede:	b2da      	uxtb	r2, r3
 8012ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ee2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012ee6:	e000      	b.n	8012eea <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8012ee8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012eea:	4b08      	ldr	r3, [pc, #32]	; (8012f0c <prvProcessReceivedCommands+0x1c0>)
 8012eec:	681b      	ldr	r3, [r3, #0]
 8012eee:	1d39      	adds	r1, r7, #4
 8012ef0:	2200      	movs	r2, #0
 8012ef2:	4618      	mov	r0, r3
 8012ef4:	f7fd fb8e 	bl	8010614 <xQueueReceive>
 8012ef8:	4603      	mov	r3, r0
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	f47f af2a 	bne.w	8012d54 <prvProcessReceivedCommands+0x8>
	}
}
 8012f00:	bf00      	nop
 8012f02:	bf00      	nop
 8012f04:	3730      	adds	r7, #48	; 0x30
 8012f06:	46bd      	mov	sp, r7
 8012f08:	bd80      	pop	{r7, pc}
 8012f0a:	bf00      	nop
 8012f0c:	20001ee8 	.word	0x20001ee8

08012f10 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012f10:	b580      	push	{r7, lr}
 8012f12:	b088      	sub	sp, #32
 8012f14:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012f16:	e048      	b.n	8012faa <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012f18:	4b2d      	ldr	r3, [pc, #180]	; (8012fd0 <prvSwitchTimerLists+0xc0>)
 8012f1a:	681b      	ldr	r3, [r3, #0]
 8012f1c:	68db      	ldr	r3, [r3, #12]
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012f22:	4b2b      	ldr	r3, [pc, #172]	; (8012fd0 <prvSwitchTimerLists+0xc0>)
 8012f24:	681b      	ldr	r3, [r3, #0]
 8012f26:	68db      	ldr	r3, [r3, #12]
 8012f28:	68db      	ldr	r3, [r3, #12]
 8012f2a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012f2c:	68fb      	ldr	r3, [r7, #12]
 8012f2e:	3304      	adds	r3, #4
 8012f30:	4618      	mov	r0, r3
 8012f32:	f7fc fec1 	bl	800fcb8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012f36:	68fb      	ldr	r3, [r7, #12]
 8012f38:	6a1b      	ldr	r3, [r3, #32]
 8012f3a:	68f8      	ldr	r0, [r7, #12]
 8012f3c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012f44:	f003 0304 	and.w	r3, r3, #4
 8012f48:	2b00      	cmp	r3, #0
 8012f4a:	d02e      	beq.n	8012faa <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012f4c:	68fb      	ldr	r3, [r7, #12]
 8012f4e:	699b      	ldr	r3, [r3, #24]
 8012f50:	693a      	ldr	r2, [r7, #16]
 8012f52:	4413      	add	r3, r2
 8012f54:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012f56:	68ba      	ldr	r2, [r7, #8]
 8012f58:	693b      	ldr	r3, [r7, #16]
 8012f5a:	429a      	cmp	r2, r3
 8012f5c:	d90e      	bls.n	8012f7c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012f5e:	68fb      	ldr	r3, [r7, #12]
 8012f60:	68ba      	ldr	r2, [r7, #8]
 8012f62:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012f64:	68fb      	ldr	r3, [r7, #12]
 8012f66:	68fa      	ldr	r2, [r7, #12]
 8012f68:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012f6a:	4b19      	ldr	r3, [pc, #100]	; (8012fd0 <prvSwitchTimerLists+0xc0>)
 8012f6c:	681a      	ldr	r2, [r3, #0]
 8012f6e:	68fb      	ldr	r3, [r7, #12]
 8012f70:	3304      	adds	r3, #4
 8012f72:	4619      	mov	r1, r3
 8012f74:	4610      	mov	r0, r2
 8012f76:	f7fc fe66 	bl	800fc46 <vListInsert>
 8012f7a:	e016      	b.n	8012faa <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012f7c:	2300      	movs	r3, #0
 8012f7e:	9300      	str	r3, [sp, #0]
 8012f80:	2300      	movs	r3, #0
 8012f82:	693a      	ldr	r2, [r7, #16]
 8012f84:	2100      	movs	r1, #0
 8012f86:	68f8      	ldr	r0, [r7, #12]
 8012f88:	f7ff fd60 	bl	8012a4c <xTimerGenericCommand>
 8012f8c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d10a      	bne.n	8012faa <prvSwitchTimerLists+0x9a>
	__asm volatile
 8012f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f98:	f383 8811 	msr	BASEPRI, r3
 8012f9c:	f3bf 8f6f 	isb	sy
 8012fa0:	f3bf 8f4f 	dsb	sy
 8012fa4:	603b      	str	r3, [r7, #0]
}
 8012fa6:	bf00      	nop
 8012fa8:	e7fe      	b.n	8012fa8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012faa:	4b09      	ldr	r3, [pc, #36]	; (8012fd0 <prvSwitchTimerLists+0xc0>)
 8012fac:	681b      	ldr	r3, [r3, #0]
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	d1b1      	bne.n	8012f18 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8012fb4:	4b06      	ldr	r3, [pc, #24]	; (8012fd0 <prvSwitchTimerLists+0xc0>)
 8012fb6:	681b      	ldr	r3, [r3, #0]
 8012fb8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8012fba:	4b06      	ldr	r3, [pc, #24]	; (8012fd4 <prvSwitchTimerLists+0xc4>)
 8012fbc:	681b      	ldr	r3, [r3, #0]
 8012fbe:	4a04      	ldr	r2, [pc, #16]	; (8012fd0 <prvSwitchTimerLists+0xc0>)
 8012fc0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012fc2:	4a04      	ldr	r2, [pc, #16]	; (8012fd4 <prvSwitchTimerLists+0xc4>)
 8012fc4:	697b      	ldr	r3, [r7, #20]
 8012fc6:	6013      	str	r3, [r2, #0]
}
 8012fc8:	bf00      	nop
 8012fca:	3718      	adds	r7, #24
 8012fcc:	46bd      	mov	sp, r7
 8012fce:	bd80      	pop	{r7, pc}
 8012fd0:	20001ee0 	.word	0x20001ee0
 8012fd4:	20001ee4 	.word	0x20001ee4

08012fd8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012fd8:	b580      	push	{r7, lr}
 8012fda:	b082      	sub	sp, #8
 8012fdc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8012fde:	f000 f969 	bl	80132b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012fe2:	4b15      	ldr	r3, [pc, #84]	; (8013038 <prvCheckForValidListAndQueue+0x60>)
 8012fe4:	681b      	ldr	r3, [r3, #0]
 8012fe6:	2b00      	cmp	r3, #0
 8012fe8:	d120      	bne.n	801302c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012fea:	4814      	ldr	r0, [pc, #80]	; (801303c <prvCheckForValidListAndQueue+0x64>)
 8012fec:	f7fc fdda 	bl	800fba4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012ff0:	4813      	ldr	r0, [pc, #76]	; (8013040 <prvCheckForValidListAndQueue+0x68>)
 8012ff2:	f7fc fdd7 	bl	800fba4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012ff6:	4b13      	ldr	r3, [pc, #76]	; (8013044 <prvCheckForValidListAndQueue+0x6c>)
 8012ff8:	4a10      	ldr	r2, [pc, #64]	; (801303c <prvCheckForValidListAndQueue+0x64>)
 8012ffa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012ffc:	4b12      	ldr	r3, [pc, #72]	; (8013048 <prvCheckForValidListAndQueue+0x70>)
 8012ffe:	4a10      	ldr	r2, [pc, #64]	; (8013040 <prvCheckForValidListAndQueue+0x68>)
 8013000:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013002:	2300      	movs	r3, #0
 8013004:	9300      	str	r3, [sp, #0]
 8013006:	4b11      	ldr	r3, [pc, #68]	; (801304c <prvCheckForValidListAndQueue+0x74>)
 8013008:	4a11      	ldr	r2, [pc, #68]	; (8013050 <prvCheckForValidListAndQueue+0x78>)
 801300a:	2110      	movs	r1, #16
 801300c:	200a      	movs	r0, #10
 801300e:	f7fc fee5 	bl	800fddc <xQueueGenericCreateStatic>
 8013012:	4603      	mov	r3, r0
 8013014:	4a08      	ldr	r2, [pc, #32]	; (8013038 <prvCheckForValidListAndQueue+0x60>)
 8013016:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8013018:	4b07      	ldr	r3, [pc, #28]	; (8013038 <prvCheckForValidListAndQueue+0x60>)
 801301a:	681b      	ldr	r3, [r3, #0]
 801301c:	2b00      	cmp	r3, #0
 801301e:	d005      	beq.n	801302c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013020:	4b05      	ldr	r3, [pc, #20]	; (8013038 <prvCheckForValidListAndQueue+0x60>)
 8013022:	681b      	ldr	r3, [r3, #0]
 8013024:	490b      	ldr	r1, [pc, #44]	; (8013054 <prvCheckForValidListAndQueue+0x7c>)
 8013026:	4618      	mov	r0, r3
 8013028:	f7fd fee8 	bl	8010dfc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801302c:	f000 f972 	bl	8013314 <vPortExitCritical>
}
 8013030:	bf00      	nop
 8013032:	46bd      	mov	sp, r7
 8013034:	bd80      	pop	{r7, pc}
 8013036:	bf00      	nop
 8013038:	20001ee8 	.word	0x20001ee8
 801303c:	20001eb8 	.word	0x20001eb8
 8013040:	20001ecc 	.word	0x20001ecc
 8013044:	20001ee0 	.word	0x20001ee0
 8013048:	20001ee4 	.word	0x20001ee4
 801304c:	20001f94 	.word	0x20001f94
 8013050:	20001ef4 	.word	0x20001ef4
 8013054:	08014528 	.word	0x08014528

08013058 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013058:	b480      	push	{r7}
 801305a:	b085      	sub	sp, #20
 801305c:	af00      	add	r7, sp, #0
 801305e:	60f8      	str	r0, [r7, #12]
 8013060:	60b9      	str	r1, [r7, #8]
 8013062:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013064:	68fb      	ldr	r3, [r7, #12]
 8013066:	3b04      	subs	r3, #4
 8013068:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801306a:	68fb      	ldr	r3, [r7, #12]
 801306c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8013070:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013072:	68fb      	ldr	r3, [r7, #12]
 8013074:	3b04      	subs	r3, #4
 8013076:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013078:	68bb      	ldr	r3, [r7, #8]
 801307a:	f023 0201 	bic.w	r2, r3, #1
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013082:	68fb      	ldr	r3, [r7, #12]
 8013084:	3b04      	subs	r3, #4
 8013086:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013088:	4a0c      	ldr	r2, [pc, #48]	; (80130bc <pxPortInitialiseStack+0x64>)
 801308a:	68fb      	ldr	r3, [r7, #12]
 801308c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801308e:	68fb      	ldr	r3, [r7, #12]
 8013090:	3b14      	subs	r3, #20
 8013092:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013094:	687a      	ldr	r2, [r7, #4]
 8013096:	68fb      	ldr	r3, [r7, #12]
 8013098:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801309a:	68fb      	ldr	r3, [r7, #12]
 801309c:	3b04      	subs	r3, #4
 801309e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80130a0:	68fb      	ldr	r3, [r7, #12]
 80130a2:	f06f 0202 	mvn.w	r2, #2
 80130a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80130a8:	68fb      	ldr	r3, [r7, #12]
 80130aa:	3b20      	subs	r3, #32
 80130ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80130ae:	68fb      	ldr	r3, [r7, #12]
}
 80130b0:	4618      	mov	r0, r3
 80130b2:	3714      	adds	r7, #20
 80130b4:	46bd      	mov	sp, r7
 80130b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ba:	4770      	bx	lr
 80130bc:	080130c1 	.word	0x080130c1

080130c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80130c0:	b480      	push	{r7}
 80130c2:	b085      	sub	sp, #20
 80130c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80130c6:	2300      	movs	r3, #0
 80130c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80130ca:	4b12      	ldr	r3, [pc, #72]	; (8013114 <prvTaskExitError+0x54>)
 80130cc:	681b      	ldr	r3, [r3, #0]
 80130ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130d2:	d00a      	beq.n	80130ea <prvTaskExitError+0x2a>
	__asm volatile
 80130d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130d8:	f383 8811 	msr	BASEPRI, r3
 80130dc:	f3bf 8f6f 	isb	sy
 80130e0:	f3bf 8f4f 	dsb	sy
 80130e4:	60fb      	str	r3, [r7, #12]
}
 80130e6:	bf00      	nop
 80130e8:	e7fe      	b.n	80130e8 <prvTaskExitError+0x28>
	__asm volatile
 80130ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130ee:	f383 8811 	msr	BASEPRI, r3
 80130f2:	f3bf 8f6f 	isb	sy
 80130f6:	f3bf 8f4f 	dsb	sy
 80130fa:	60bb      	str	r3, [r7, #8]
}
 80130fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80130fe:	bf00      	nop
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	2b00      	cmp	r3, #0
 8013104:	d0fc      	beq.n	8013100 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013106:	bf00      	nop
 8013108:	bf00      	nop
 801310a:	3714      	adds	r7, #20
 801310c:	46bd      	mov	sp, r7
 801310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013112:	4770      	bx	lr
 8013114:	2000001c 	.word	0x2000001c
	...

08013120 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013120:	4b07      	ldr	r3, [pc, #28]	; (8013140 <pxCurrentTCBConst2>)
 8013122:	6819      	ldr	r1, [r3, #0]
 8013124:	6808      	ldr	r0, [r1, #0]
 8013126:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801312a:	f380 8809 	msr	PSP, r0
 801312e:	f3bf 8f6f 	isb	sy
 8013132:	f04f 0000 	mov.w	r0, #0
 8013136:	f380 8811 	msr	BASEPRI, r0
 801313a:	4770      	bx	lr
 801313c:	f3af 8000 	nop.w

08013140 <pxCurrentTCBConst2>:
 8013140:	200019b0 	.word	0x200019b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013144:	bf00      	nop
 8013146:	bf00      	nop

08013148 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013148:	4808      	ldr	r0, [pc, #32]	; (801316c <prvPortStartFirstTask+0x24>)
 801314a:	6800      	ldr	r0, [r0, #0]
 801314c:	6800      	ldr	r0, [r0, #0]
 801314e:	f380 8808 	msr	MSP, r0
 8013152:	f04f 0000 	mov.w	r0, #0
 8013156:	f380 8814 	msr	CONTROL, r0
 801315a:	b662      	cpsie	i
 801315c:	b661      	cpsie	f
 801315e:	f3bf 8f4f 	dsb	sy
 8013162:	f3bf 8f6f 	isb	sy
 8013166:	df00      	svc	0
 8013168:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801316a:	bf00      	nop
 801316c:	e000ed08 	.word	0xe000ed08

08013170 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013170:	b580      	push	{r7, lr}
 8013172:	b086      	sub	sp, #24
 8013174:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013176:	4b46      	ldr	r3, [pc, #280]	; (8013290 <xPortStartScheduler+0x120>)
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	4a46      	ldr	r2, [pc, #280]	; (8013294 <xPortStartScheduler+0x124>)
 801317c:	4293      	cmp	r3, r2
 801317e:	d10a      	bne.n	8013196 <xPortStartScheduler+0x26>
	__asm volatile
 8013180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013184:	f383 8811 	msr	BASEPRI, r3
 8013188:	f3bf 8f6f 	isb	sy
 801318c:	f3bf 8f4f 	dsb	sy
 8013190:	613b      	str	r3, [r7, #16]
}
 8013192:	bf00      	nop
 8013194:	e7fe      	b.n	8013194 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013196:	4b3e      	ldr	r3, [pc, #248]	; (8013290 <xPortStartScheduler+0x120>)
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	4a3f      	ldr	r2, [pc, #252]	; (8013298 <xPortStartScheduler+0x128>)
 801319c:	4293      	cmp	r3, r2
 801319e:	d10a      	bne.n	80131b6 <xPortStartScheduler+0x46>
	__asm volatile
 80131a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131a4:	f383 8811 	msr	BASEPRI, r3
 80131a8:	f3bf 8f6f 	isb	sy
 80131ac:	f3bf 8f4f 	dsb	sy
 80131b0:	60fb      	str	r3, [r7, #12]
}
 80131b2:	bf00      	nop
 80131b4:	e7fe      	b.n	80131b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80131b6:	4b39      	ldr	r3, [pc, #228]	; (801329c <xPortStartScheduler+0x12c>)
 80131b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80131ba:	697b      	ldr	r3, [r7, #20]
 80131bc:	781b      	ldrb	r3, [r3, #0]
 80131be:	b2db      	uxtb	r3, r3
 80131c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80131c2:	697b      	ldr	r3, [r7, #20]
 80131c4:	22ff      	movs	r2, #255	; 0xff
 80131c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80131c8:	697b      	ldr	r3, [r7, #20]
 80131ca:	781b      	ldrb	r3, [r3, #0]
 80131cc:	b2db      	uxtb	r3, r3
 80131ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80131d0:	78fb      	ldrb	r3, [r7, #3]
 80131d2:	b2db      	uxtb	r3, r3
 80131d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80131d8:	b2da      	uxtb	r2, r3
 80131da:	4b31      	ldr	r3, [pc, #196]	; (80132a0 <xPortStartScheduler+0x130>)
 80131dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80131de:	4b31      	ldr	r3, [pc, #196]	; (80132a4 <xPortStartScheduler+0x134>)
 80131e0:	2207      	movs	r2, #7
 80131e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80131e4:	e009      	b.n	80131fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80131e6:	4b2f      	ldr	r3, [pc, #188]	; (80132a4 <xPortStartScheduler+0x134>)
 80131e8:	681b      	ldr	r3, [r3, #0]
 80131ea:	3b01      	subs	r3, #1
 80131ec:	4a2d      	ldr	r2, [pc, #180]	; (80132a4 <xPortStartScheduler+0x134>)
 80131ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80131f0:	78fb      	ldrb	r3, [r7, #3]
 80131f2:	b2db      	uxtb	r3, r3
 80131f4:	005b      	lsls	r3, r3, #1
 80131f6:	b2db      	uxtb	r3, r3
 80131f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80131fa:	78fb      	ldrb	r3, [r7, #3]
 80131fc:	b2db      	uxtb	r3, r3
 80131fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013202:	2b80      	cmp	r3, #128	; 0x80
 8013204:	d0ef      	beq.n	80131e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013206:	4b27      	ldr	r3, [pc, #156]	; (80132a4 <xPortStartScheduler+0x134>)
 8013208:	681b      	ldr	r3, [r3, #0]
 801320a:	f1c3 0307 	rsb	r3, r3, #7
 801320e:	2b04      	cmp	r3, #4
 8013210:	d00a      	beq.n	8013228 <xPortStartScheduler+0xb8>
	__asm volatile
 8013212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013216:	f383 8811 	msr	BASEPRI, r3
 801321a:	f3bf 8f6f 	isb	sy
 801321e:	f3bf 8f4f 	dsb	sy
 8013222:	60bb      	str	r3, [r7, #8]
}
 8013224:	bf00      	nop
 8013226:	e7fe      	b.n	8013226 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013228:	4b1e      	ldr	r3, [pc, #120]	; (80132a4 <xPortStartScheduler+0x134>)
 801322a:	681b      	ldr	r3, [r3, #0]
 801322c:	021b      	lsls	r3, r3, #8
 801322e:	4a1d      	ldr	r2, [pc, #116]	; (80132a4 <xPortStartScheduler+0x134>)
 8013230:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013232:	4b1c      	ldr	r3, [pc, #112]	; (80132a4 <xPortStartScheduler+0x134>)
 8013234:	681b      	ldr	r3, [r3, #0]
 8013236:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801323a:	4a1a      	ldr	r2, [pc, #104]	; (80132a4 <xPortStartScheduler+0x134>)
 801323c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	b2da      	uxtb	r2, r3
 8013242:	697b      	ldr	r3, [r7, #20]
 8013244:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013246:	4b18      	ldr	r3, [pc, #96]	; (80132a8 <xPortStartScheduler+0x138>)
 8013248:	681b      	ldr	r3, [r3, #0]
 801324a:	4a17      	ldr	r2, [pc, #92]	; (80132a8 <xPortStartScheduler+0x138>)
 801324c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8013250:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013252:	4b15      	ldr	r3, [pc, #84]	; (80132a8 <xPortStartScheduler+0x138>)
 8013254:	681b      	ldr	r3, [r3, #0]
 8013256:	4a14      	ldr	r2, [pc, #80]	; (80132a8 <xPortStartScheduler+0x138>)
 8013258:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801325c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801325e:	f000 f8dd 	bl	801341c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013262:	4b12      	ldr	r3, [pc, #72]	; (80132ac <xPortStartScheduler+0x13c>)
 8013264:	2200      	movs	r2, #0
 8013266:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013268:	f000 f8fc 	bl	8013464 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801326c:	4b10      	ldr	r3, [pc, #64]	; (80132b0 <xPortStartScheduler+0x140>)
 801326e:	681b      	ldr	r3, [r3, #0]
 8013270:	4a0f      	ldr	r2, [pc, #60]	; (80132b0 <xPortStartScheduler+0x140>)
 8013272:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8013276:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013278:	f7ff ff66 	bl	8013148 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801327c:	f7fe fda4 	bl	8011dc8 <vTaskSwitchContext>
	prvTaskExitError();
 8013280:	f7ff ff1e 	bl	80130c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013284:	2300      	movs	r3, #0
}
 8013286:	4618      	mov	r0, r3
 8013288:	3718      	adds	r7, #24
 801328a:	46bd      	mov	sp, r7
 801328c:	bd80      	pop	{r7, pc}
 801328e:	bf00      	nop
 8013290:	e000ed00 	.word	0xe000ed00
 8013294:	410fc271 	.word	0x410fc271
 8013298:	410fc270 	.word	0x410fc270
 801329c:	e000e400 	.word	0xe000e400
 80132a0:	20001fe4 	.word	0x20001fe4
 80132a4:	20001fe8 	.word	0x20001fe8
 80132a8:	e000ed20 	.word	0xe000ed20
 80132ac:	2000001c 	.word	0x2000001c
 80132b0:	e000ef34 	.word	0xe000ef34

080132b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80132b4:	b480      	push	{r7}
 80132b6:	b083      	sub	sp, #12
 80132b8:	af00      	add	r7, sp, #0
	__asm volatile
 80132ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132be:	f383 8811 	msr	BASEPRI, r3
 80132c2:	f3bf 8f6f 	isb	sy
 80132c6:	f3bf 8f4f 	dsb	sy
 80132ca:	607b      	str	r3, [r7, #4]
}
 80132cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80132ce:	4b0f      	ldr	r3, [pc, #60]	; (801330c <vPortEnterCritical+0x58>)
 80132d0:	681b      	ldr	r3, [r3, #0]
 80132d2:	3301      	adds	r3, #1
 80132d4:	4a0d      	ldr	r2, [pc, #52]	; (801330c <vPortEnterCritical+0x58>)
 80132d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80132d8:	4b0c      	ldr	r3, [pc, #48]	; (801330c <vPortEnterCritical+0x58>)
 80132da:	681b      	ldr	r3, [r3, #0]
 80132dc:	2b01      	cmp	r3, #1
 80132de:	d10f      	bne.n	8013300 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80132e0:	4b0b      	ldr	r3, [pc, #44]	; (8013310 <vPortEnterCritical+0x5c>)
 80132e2:	681b      	ldr	r3, [r3, #0]
 80132e4:	b2db      	uxtb	r3, r3
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	d00a      	beq.n	8013300 <vPortEnterCritical+0x4c>
	__asm volatile
 80132ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132ee:	f383 8811 	msr	BASEPRI, r3
 80132f2:	f3bf 8f6f 	isb	sy
 80132f6:	f3bf 8f4f 	dsb	sy
 80132fa:	603b      	str	r3, [r7, #0]
}
 80132fc:	bf00      	nop
 80132fe:	e7fe      	b.n	80132fe <vPortEnterCritical+0x4a>
	}
}
 8013300:	bf00      	nop
 8013302:	370c      	adds	r7, #12
 8013304:	46bd      	mov	sp, r7
 8013306:	f85d 7b04 	ldr.w	r7, [sp], #4
 801330a:	4770      	bx	lr
 801330c:	2000001c 	.word	0x2000001c
 8013310:	e000ed04 	.word	0xe000ed04

08013314 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013314:	b480      	push	{r7}
 8013316:	b083      	sub	sp, #12
 8013318:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801331a:	4b12      	ldr	r3, [pc, #72]	; (8013364 <vPortExitCritical+0x50>)
 801331c:	681b      	ldr	r3, [r3, #0]
 801331e:	2b00      	cmp	r3, #0
 8013320:	d10a      	bne.n	8013338 <vPortExitCritical+0x24>
	__asm volatile
 8013322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013326:	f383 8811 	msr	BASEPRI, r3
 801332a:	f3bf 8f6f 	isb	sy
 801332e:	f3bf 8f4f 	dsb	sy
 8013332:	607b      	str	r3, [r7, #4]
}
 8013334:	bf00      	nop
 8013336:	e7fe      	b.n	8013336 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013338:	4b0a      	ldr	r3, [pc, #40]	; (8013364 <vPortExitCritical+0x50>)
 801333a:	681b      	ldr	r3, [r3, #0]
 801333c:	3b01      	subs	r3, #1
 801333e:	4a09      	ldr	r2, [pc, #36]	; (8013364 <vPortExitCritical+0x50>)
 8013340:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013342:	4b08      	ldr	r3, [pc, #32]	; (8013364 <vPortExitCritical+0x50>)
 8013344:	681b      	ldr	r3, [r3, #0]
 8013346:	2b00      	cmp	r3, #0
 8013348:	d105      	bne.n	8013356 <vPortExitCritical+0x42>
 801334a:	2300      	movs	r3, #0
 801334c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801334e:	683b      	ldr	r3, [r7, #0]
 8013350:	f383 8811 	msr	BASEPRI, r3
}
 8013354:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013356:	bf00      	nop
 8013358:	370c      	adds	r7, #12
 801335a:	46bd      	mov	sp, r7
 801335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013360:	4770      	bx	lr
 8013362:	bf00      	nop
 8013364:	2000001c 	.word	0x2000001c
	...

08013370 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013370:	f3ef 8009 	mrs	r0, PSP
 8013374:	f3bf 8f6f 	isb	sy
 8013378:	4b15      	ldr	r3, [pc, #84]	; (80133d0 <pxCurrentTCBConst>)
 801337a:	681a      	ldr	r2, [r3, #0]
 801337c:	f01e 0f10 	tst.w	lr, #16
 8013380:	bf08      	it	eq
 8013382:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013386:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801338a:	6010      	str	r0, [r2, #0]
 801338c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013390:	f04f 0050 	mov.w	r0, #80	; 0x50
 8013394:	f380 8811 	msr	BASEPRI, r0
 8013398:	f3bf 8f4f 	dsb	sy
 801339c:	f3bf 8f6f 	isb	sy
 80133a0:	f7fe fd12 	bl	8011dc8 <vTaskSwitchContext>
 80133a4:	f04f 0000 	mov.w	r0, #0
 80133a8:	f380 8811 	msr	BASEPRI, r0
 80133ac:	bc09      	pop	{r0, r3}
 80133ae:	6819      	ldr	r1, [r3, #0]
 80133b0:	6808      	ldr	r0, [r1, #0]
 80133b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133b6:	f01e 0f10 	tst.w	lr, #16
 80133ba:	bf08      	it	eq
 80133bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80133c0:	f380 8809 	msr	PSP, r0
 80133c4:	f3bf 8f6f 	isb	sy
 80133c8:	4770      	bx	lr
 80133ca:	bf00      	nop
 80133cc:	f3af 8000 	nop.w

080133d0 <pxCurrentTCBConst>:
 80133d0:	200019b0 	.word	0x200019b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80133d4:	bf00      	nop
 80133d6:	bf00      	nop

080133d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80133d8:	b580      	push	{r7, lr}
 80133da:	b082      	sub	sp, #8
 80133dc:	af00      	add	r7, sp, #0
	__asm volatile
 80133de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80133e2:	f383 8811 	msr	BASEPRI, r3
 80133e6:	f3bf 8f6f 	isb	sy
 80133ea:	f3bf 8f4f 	dsb	sy
 80133ee:	607b      	str	r3, [r7, #4]
}
 80133f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80133f2:	f7fe fc2f 	bl	8011c54 <xTaskIncrementTick>
 80133f6:	4603      	mov	r3, r0
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d003      	beq.n	8013404 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80133fc:	4b06      	ldr	r3, [pc, #24]	; (8013418 <xPortSysTickHandler+0x40>)
 80133fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013402:	601a      	str	r2, [r3, #0]
 8013404:	2300      	movs	r3, #0
 8013406:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013408:	683b      	ldr	r3, [r7, #0]
 801340a:	f383 8811 	msr	BASEPRI, r3
}
 801340e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013410:	bf00      	nop
 8013412:	3708      	adds	r7, #8
 8013414:	46bd      	mov	sp, r7
 8013416:	bd80      	pop	{r7, pc}
 8013418:	e000ed04 	.word	0xe000ed04

0801341c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801341c:	b480      	push	{r7}
 801341e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013420:	4b0b      	ldr	r3, [pc, #44]	; (8013450 <vPortSetupTimerInterrupt+0x34>)
 8013422:	2200      	movs	r2, #0
 8013424:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013426:	4b0b      	ldr	r3, [pc, #44]	; (8013454 <vPortSetupTimerInterrupt+0x38>)
 8013428:	2200      	movs	r2, #0
 801342a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801342c:	4b0a      	ldr	r3, [pc, #40]	; (8013458 <vPortSetupTimerInterrupt+0x3c>)
 801342e:	681b      	ldr	r3, [r3, #0]
 8013430:	4a0a      	ldr	r2, [pc, #40]	; (801345c <vPortSetupTimerInterrupt+0x40>)
 8013432:	fba2 2303 	umull	r2, r3, r2, r3
 8013436:	099b      	lsrs	r3, r3, #6
 8013438:	4a09      	ldr	r2, [pc, #36]	; (8013460 <vPortSetupTimerInterrupt+0x44>)
 801343a:	3b01      	subs	r3, #1
 801343c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801343e:	4b04      	ldr	r3, [pc, #16]	; (8013450 <vPortSetupTimerInterrupt+0x34>)
 8013440:	2207      	movs	r2, #7
 8013442:	601a      	str	r2, [r3, #0]
}
 8013444:	bf00      	nop
 8013446:	46bd      	mov	sp, r7
 8013448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801344c:	4770      	bx	lr
 801344e:	bf00      	nop
 8013450:	e000e010 	.word	0xe000e010
 8013454:	e000e018 	.word	0xe000e018
 8013458:	20000010 	.word	0x20000010
 801345c:	10624dd3 	.word	0x10624dd3
 8013460:	e000e014 	.word	0xe000e014

08013464 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013464:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8013474 <vPortEnableVFP+0x10>
 8013468:	6801      	ldr	r1, [r0, #0]
 801346a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801346e:	6001      	str	r1, [r0, #0]
 8013470:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013472:	bf00      	nop
 8013474:	e000ed88 	.word	0xe000ed88

08013478 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013478:	b480      	push	{r7}
 801347a:	b085      	sub	sp, #20
 801347c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801347e:	f3ef 8305 	mrs	r3, IPSR
 8013482:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013484:	68fb      	ldr	r3, [r7, #12]
 8013486:	2b0f      	cmp	r3, #15
 8013488:	d914      	bls.n	80134b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801348a:	4a17      	ldr	r2, [pc, #92]	; (80134e8 <vPortValidateInterruptPriority+0x70>)
 801348c:	68fb      	ldr	r3, [r7, #12]
 801348e:	4413      	add	r3, r2
 8013490:	781b      	ldrb	r3, [r3, #0]
 8013492:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013494:	4b15      	ldr	r3, [pc, #84]	; (80134ec <vPortValidateInterruptPriority+0x74>)
 8013496:	781b      	ldrb	r3, [r3, #0]
 8013498:	7afa      	ldrb	r2, [r7, #11]
 801349a:	429a      	cmp	r2, r3
 801349c:	d20a      	bcs.n	80134b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801349e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134a2:	f383 8811 	msr	BASEPRI, r3
 80134a6:	f3bf 8f6f 	isb	sy
 80134aa:	f3bf 8f4f 	dsb	sy
 80134ae:	607b      	str	r3, [r7, #4]
}
 80134b0:	bf00      	nop
 80134b2:	e7fe      	b.n	80134b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80134b4:	4b0e      	ldr	r3, [pc, #56]	; (80134f0 <vPortValidateInterruptPriority+0x78>)
 80134b6:	681b      	ldr	r3, [r3, #0]
 80134b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80134bc:	4b0d      	ldr	r3, [pc, #52]	; (80134f4 <vPortValidateInterruptPriority+0x7c>)
 80134be:	681b      	ldr	r3, [r3, #0]
 80134c0:	429a      	cmp	r2, r3
 80134c2:	d90a      	bls.n	80134da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80134c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134c8:	f383 8811 	msr	BASEPRI, r3
 80134cc:	f3bf 8f6f 	isb	sy
 80134d0:	f3bf 8f4f 	dsb	sy
 80134d4:	603b      	str	r3, [r7, #0]
}
 80134d6:	bf00      	nop
 80134d8:	e7fe      	b.n	80134d8 <vPortValidateInterruptPriority+0x60>
	}
 80134da:	bf00      	nop
 80134dc:	3714      	adds	r7, #20
 80134de:	46bd      	mov	sp, r7
 80134e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134e4:	4770      	bx	lr
 80134e6:	bf00      	nop
 80134e8:	e000e3f0 	.word	0xe000e3f0
 80134ec:	20001fe4 	.word	0x20001fe4
 80134f0:	e000ed0c 	.word	0xe000ed0c
 80134f4:	20001fe8 	.word	0x20001fe8

080134f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80134f8:	b580      	push	{r7, lr}
 80134fa:	b08a      	sub	sp, #40	; 0x28
 80134fc:	af00      	add	r7, sp, #0
 80134fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013500:	2300      	movs	r3, #0
 8013502:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013504:	f7fe faea 	bl	8011adc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013508:	4b5d      	ldr	r3, [pc, #372]	; (8013680 <pvPortMalloc+0x188>)
 801350a:	681b      	ldr	r3, [r3, #0]
 801350c:	2b00      	cmp	r3, #0
 801350e:	d101      	bne.n	8013514 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013510:	f000 f930 	bl	8013774 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013514:	4b5b      	ldr	r3, [pc, #364]	; (8013684 <pvPortMalloc+0x18c>)
 8013516:	681a      	ldr	r2, [r3, #0]
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	4013      	ands	r3, r2
 801351c:	2b00      	cmp	r3, #0
 801351e:	f040 8093 	bne.w	8013648 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	2b00      	cmp	r3, #0
 8013526:	d01d      	beq.n	8013564 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8013528:	2208      	movs	r2, #8
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	4413      	add	r3, r2
 801352e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	f003 0307 	and.w	r3, r3, #7
 8013536:	2b00      	cmp	r3, #0
 8013538:	d014      	beq.n	8013564 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	f023 0307 	bic.w	r3, r3, #7
 8013540:	3308      	adds	r3, #8
 8013542:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013544:	687b      	ldr	r3, [r7, #4]
 8013546:	f003 0307 	and.w	r3, r3, #7
 801354a:	2b00      	cmp	r3, #0
 801354c:	d00a      	beq.n	8013564 <pvPortMalloc+0x6c>
	__asm volatile
 801354e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013552:	f383 8811 	msr	BASEPRI, r3
 8013556:	f3bf 8f6f 	isb	sy
 801355a:	f3bf 8f4f 	dsb	sy
 801355e:	617b      	str	r3, [r7, #20]
}
 8013560:	bf00      	nop
 8013562:	e7fe      	b.n	8013562 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	2b00      	cmp	r3, #0
 8013568:	d06e      	beq.n	8013648 <pvPortMalloc+0x150>
 801356a:	4b47      	ldr	r3, [pc, #284]	; (8013688 <pvPortMalloc+0x190>)
 801356c:	681b      	ldr	r3, [r3, #0]
 801356e:	687a      	ldr	r2, [r7, #4]
 8013570:	429a      	cmp	r2, r3
 8013572:	d869      	bhi.n	8013648 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013574:	4b45      	ldr	r3, [pc, #276]	; (801368c <pvPortMalloc+0x194>)
 8013576:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013578:	4b44      	ldr	r3, [pc, #272]	; (801368c <pvPortMalloc+0x194>)
 801357a:	681b      	ldr	r3, [r3, #0]
 801357c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801357e:	e004      	b.n	801358a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8013580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013582:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013586:	681b      	ldr	r3, [r3, #0]
 8013588:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801358a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801358c:	685b      	ldr	r3, [r3, #4]
 801358e:	687a      	ldr	r2, [r7, #4]
 8013590:	429a      	cmp	r2, r3
 8013592:	d903      	bls.n	801359c <pvPortMalloc+0xa4>
 8013594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	2b00      	cmp	r3, #0
 801359a:	d1f1      	bne.n	8013580 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801359c:	4b38      	ldr	r3, [pc, #224]	; (8013680 <pvPortMalloc+0x188>)
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80135a2:	429a      	cmp	r2, r3
 80135a4:	d050      	beq.n	8013648 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80135a6:	6a3b      	ldr	r3, [r7, #32]
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	2208      	movs	r2, #8
 80135ac:	4413      	add	r3, r2
 80135ae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80135b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135b2:	681a      	ldr	r2, [r3, #0]
 80135b4:	6a3b      	ldr	r3, [r7, #32]
 80135b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80135b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135ba:	685a      	ldr	r2, [r3, #4]
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	1ad2      	subs	r2, r2, r3
 80135c0:	2308      	movs	r3, #8
 80135c2:	005b      	lsls	r3, r3, #1
 80135c4:	429a      	cmp	r2, r3
 80135c6:	d91f      	bls.n	8013608 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80135c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	4413      	add	r3, r2
 80135ce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80135d0:	69bb      	ldr	r3, [r7, #24]
 80135d2:	f003 0307 	and.w	r3, r3, #7
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d00a      	beq.n	80135f0 <pvPortMalloc+0xf8>
	__asm volatile
 80135da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80135de:	f383 8811 	msr	BASEPRI, r3
 80135e2:	f3bf 8f6f 	isb	sy
 80135e6:	f3bf 8f4f 	dsb	sy
 80135ea:	613b      	str	r3, [r7, #16]
}
 80135ec:	bf00      	nop
 80135ee:	e7fe      	b.n	80135ee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80135f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135f2:	685a      	ldr	r2, [r3, #4]
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	1ad2      	subs	r2, r2, r3
 80135f8:	69bb      	ldr	r3, [r7, #24]
 80135fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80135fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135fe:	687a      	ldr	r2, [r7, #4]
 8013600:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013602:	69b8      	ldr	r0, [r7, #24]
 8013604:	f000 f918 	bl	8013838 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013608:	4b1f      	ldr	r3, [pc, #124]	; (8013688 <pvPortMalloc+0x190>)
 801360a:	681a      	ldr	r2, [r3, #0]
 801360c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801360e:	685b      	ldr	r3, [r3, #4]
 8013610:	1ad3      	subs	r3, r2, r3
 8013612:	4a1d      	ldr	r2, [pc, #116]	; (8013688 <pvPortMalloc+0x190>)
 8013614:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013616:	4b1c      	ldr	r3, [pc, #112]	; (8013688 <pvPortMalloc+0x190>)
 8013618:	681a      	ldr	r2, [r3, #0]
 801361a:	4b1d      	ldr	r3, [pc, #116]	; (8013690 <pvPortMalloc+0x198>)
 801361c:	681b      	ldr	r3, [r3, #0]
 801361e:	429a      	cmp	r2, r3
 8013620:	d203      	bcs.n	801362a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013622:	4b19      	ldr	r3, [pc, #100]	; (8013688 <pvPortMalloc+0x190>)
 8013624:	681b      	ldr	r3, [r3, #0]
 8013626:	4a1a      	ldr	r2, [pc, #104]	; (8013690 <pvPortMalloc+0x198>)
 8013628:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801362a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801362c:	685a      	ldr	r2, [r3, #4]
 801362e:	4b15      	ldr	r3, [pc, #84]	; (8013684 <pvPortMalloc+0x18c>)
 8013630:	681b      	ldr	r3, [r3, #0]
 8013632:	431a      	orrs	r2, r3
 8013634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013636:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801363a:	2200      	movs	r2, #0
 801363c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801363e:	4b15      	ldr	r3, [pc, #84]	; (8013694 <pvPortMalloc+0x19c>)
 8013640:	681b      	ldr	r3, [r3, #0]
 8013642:	3301      	adds	r3, #1
 8013644:	4a13      	ldr	r2, [pc, #76]	; (8013694 <pvPortMalloc+0x19c>)
 8013646:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013648:	f7fe fa56 	bl	8011af8 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 801364c:	69fb      	ldr	r3, [r7, #28]
 801364e:	2b00      	cmp	r3, #0
 8013650:	d101      	bne.n	8013656 <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8013652:	f7f4 f87d 	bl	8007750 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013656:	69fb      	ldr	r3, [r7, #28]
 8013658:	f003 0307 	and.w	r3, r3, #7
 801365c:	2b00      	cmp	r3, #0
 801365e:	d00a      	beq.n	8013676 <pvPortMalloc+0x17e>
	__asm volatile
 8013660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013664:	f383 8811 	msr	BASEPRI, r3
 8013668:	f3bf 8f6f 	isb	sy
 801366c:	f3bf 8f4f 	dsb	sy
 8013670:	60fb      	str	r3, [r7, #12]
}
 8013672:	bf00      	nop
 8013674:	e7fe      	b.n	8013674 <pvPortMalloc+0x17c>
	return pvReturn;
 8013676:	69fb      	ldr	r3, [r7, #28]
}
 8013678:	4618      	mov	r0, r3
 801367a:	3728      	adds	r7, #40	; 0x28
 801367c:	46bd      	mov	sp, r7
 801367e:	bd80      	pop	{r7, pc}
 8013680:	20006ff4 	.word	0x20006ff4
 8013684:	20007008 	.word	0x20007008
 8013688:	20006ff8 	.word	0x20006ff8
 801368c:	20006fec 	.word	0x20006fec
 8013690:	20006ffc 	.word	0x20006ffc
 8013694:	20007000 	.word	0x20007000

08013698 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013698:	b580      	push	{r7, lr}
 801369a:	b086      	sub	sp, #24
 801369c:	af00      	add	r7, sp, #0
 801369e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80136a0:	687b      	ldr	r3, [r7, #4]
 80136a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d04d      	beq.n	8013746 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80136aa:	2308      	movs	r3, #8
 80136ac:	425b      	negs	r3, r3
 80136ae:	697a      	ldr	r2, [r7, #20]
 80136b0:	4413      	add	r3, r2
 80136b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80136b4:	697b      	ldr	r3, [r7, #20]
 80136b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80136b8:	693b      	ldr	r3, [r7, #16]
 80136ba:	685a      	ldr	r2, [r3, #4]
 80136bc:	4b24      	ldr	r3, [pc, #144]	; (8013750 <vPortFree+0xb8>)
 80136be:	681b      	ldr	r3, [r3, #0]
 80136c0:	4013      	ands	r3, r2
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	d10a      	bne.n	80136dc <vPortFree+0x44>
	__asm volatile
 80136c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136ca:	f383 8811 	msr	BASEPRI, r3
 80136ce:	f3bf 8f6f 	isb	sy
 80136d2:	f3bf 8f4f 	dsb	sy
 80136d6:	60fb      	str	r3, [r7, #12]
}
 80136d8:	bf00      	nop
 80136da:	e7fe      	b.n	80136da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80136dc:	693b      	ldr	r3, [r7, #16]
 80136de:	681b      	ldr	r3, [r3, #0]
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	d00a      	beq.n	80136fa <vPortFree+0x62>
	__asm volatile
 80136e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136e8:	f383 8811 	msr	BASEPRI, r3
 80136ec:	f3bf 8f6f 	isb	sy
 80136f0:	f3bf 8f4f 	dsb	sy
 80136f4:	60bb      	str	r3, [r7, #8]
}
 80136f6:	bf00      	nop
 80136f8:	e7fe      	b.n	80136f8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80136fa:	693b      	ldr	r3, [r7, #16]
 80136fc:	685a      	ldr	r2, [r3, #4]
 80136fe:	4b14      	ldr	r3, [pc, #80]	; (8013750 <vPortFree+0xb8>)
 8013700:	681b      	ldr	r3, [r3, #0]
 8013702:	4013      	ands	r3, r2
 8013704:	2b00      	cmp	r3, #0
 8013706:	d01e      	beq.n	8013746 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013708:	693b      	ldr	r3, [r7, #16]
 801370a:	681b      	ldr	r3, [r3, #0]
 801370c:	2b00      	cmp	r3, #0
 801370e:	d11a      	bne.n	8013746 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013710:	693b      	ldr	r3, [r7, #16]
 8013712:	685a      	ldr	r2, [r3, #4]
 8013714:	4b0e      	ldr	r3, [pc, #56]	; (8013750 <vPortFree+0xb8>)
 8013716:	681b      	ldr	r3, [r3, #0]
 8013718:	43db      	mvns	r3, r3
 801371a:	401a      	ands	r2, r3
 801371c:	693b      	ldr	r3, [r7, #16]
 801371e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013720:	f7fe f9dc 	bl	8011adc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013724:	693b      	ldr	r3, [r7, #16]
 8013726:	685a      	ldr	r2, [r3, #4]
 8013728:	4b0a      	ldr	r3, [pc, #40]	; (8013754 <vPortFree+0xbc>)
 801372a:	681b      	ldr	r3, [r3, #0]
 801372c:	4413      	add	r3, r2
 801372e:	4a09      	ldr	r2, [pc, #36]	; (8013754 <vPortFree+0xbc>)
 8013730:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013732:	6938      	ldr	r0, [r7, #16]
 8013734:	f000 f880 	bl	8013838 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8013738:	4b07      	ldr	r3, [pc, #28]	; (8013758 <vPortFree+0xc0>)
 801373a:	681b      	ldr	r3, [r3, #0]
 801373c:	3301      	adds	r3, #1
 801373e:	4a06      	ldr	r2, [pc, #24]	; (8013758 <vPortFree+0xc0>)
 8013740:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013742:	f7fe f9d9 	bl	8011af8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013746:	bf00      	nop
 8013748:	3718      	adds	r7, #24
 801374a:	46bd      	mov	sp, r7
 801374c:	bd80      	pop	{r7, pc}
 801374e:	bf00      	nop
 8013750:	20007008 	.word	0x20007008
 8013754:	20006ff8 	.word	0x20006ff8
 8013758:	20007004 	.word	0x20007004

0801375c <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 801375c:	b480      	push	{r7}
 801375e:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8013760:	4b03      	ldr	r3, [pc, #12]	; (8013770 <xPortGetFreeHeapSize+0x14>)
 8013762:	681b      	ldr	r3, [r3, #0]
}
 8013764:	4618      	mov	r0, r3
 8013766:	46bd      	mov	sp, r7
 8013768:	f85d 7b04 	ldr.w	r7, [sp], #4
 801376c:	4770      	bx	lr
 801376e:	bf00      	nop
 8013770:	20006ff8 	.word	0x20006ff8

08013774 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013774:	b480      	push	{r7}
 8013776:	b085      	sub	sp, #20
 8013778:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801377a:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 801377e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013780:	4b27      	ldr	r3, [pc, #156]	; (8013820 <prvHeapInit+0xac>)
 8013782:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013784:	68fb      	ldr	r3, [r7, #12]
 8013786:	f003 0307 	and.w	r3, r3, #7
 801378a:	2b00      	cmp	r3, #0
 801378c:	d00c      	beq.n	80137a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801378e:	68fb      	ldr	r3, [r7, #12]
 8013790:	3307      	adds	r3, #7
 8013792:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	f023 0307 	bic.w	r3, r3, #7
 801379a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801379c:	68ba      	ldr	r2, [r7, #8]
 801379e:	68fb      	ldr	r3, [r7, #12]
 80137a0:	1ad3      	subs	r3, r2, r3
 80137a2:	4a1f      	ldr	r2, [pc, #124]	; (8013820 <prvHeapInit+0xac>)
 80137a4:	4413      	add	r3, r2
 80137a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80137a8:	68fb      	ldr	r3, [r7, #12]
 80137aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80137ac:	4a1d      	ldr	r2, [pc, #116]	; (8013824 <prvHeapInit+0xb0>)
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80137b2:	4b1c      	ldr	r3, [pc, #112]	; (8013824 <prvHeapInit+0xb0>)
 80137b4:	2200      	movs	r2, #0
 80137b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80137b8:	687b      	ldr	r3, [r7, #4]
 80137ba:	68ba      	ldr	r2, [r7, #8]
 80137bc:	4413      	add	r3, r2
 80137be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80137c0:	2208      	movs	r2, #8
 80137c2:	68fb      	ldr	r3, [r7, #12]
 80137c4:	1a9b      	subs	r3, r3, r2
 80137c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80137c8:	68fb      	ldr	r3, [r7, #12]
 80137ca:	f023 0307 	bic.w	r3, r3, #7
 80137ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80137d0:	68fb      	ldr	r3, [r7, #12]
 80137d2:	4a15      	ldr	r2, [pc, #84]	; (8013828 <prvHeapInit+0xb4>)
 80137d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80137d6:	4b14      	ldr	r3, [pc, #80]	; (8013828 <prvHeapInit+0xb4>)
 80137d8:	681b      	ldr	r3, [r3, #0]
 80137da:	2200      	movs	r2, #0
 80137dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80137de:	4b12      	ldr	r3, [pc, #72]	; (8013828 <prvHeapInit+0xb4>)
 80137e0:	681b      	ldr	r3, [r3, #0]
 80137e2:	2200      	movs	r2, #0
 80137e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80137ea:	683b      	ldr	r3, [r7, #0]
 80137ec:	68fa      	ldr	r2, [r7, #12]
 80137ee:	1ad2      	subs	r2, r2, r3
 80137f0:	683b      	ldr	r3, [r7, #0]
 80137f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80137f4:	4b0c      	ldr	r3, [pc, #48]	; (8013828 <prvHeapInit+0xb4>)
 80137f6:	681a      	ldr	r2, [r3, #0]
 80137f8:	683b      	ldr	r3, [r7, #0]
 80137fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80137fc:	683b      	ldr	r3, [r7, #0]
 80137fe:	685b      	ldr	r3, [r3, #4]
 8013800:	4a0a      	ldr	r2, [pc, #40]	; (801382c <prvHeapInit+0xb8>)
 8013802:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013804:	683b      	ldr	r3, [r7, #0]
 8013806:	685b      	ldr	r3, [r3, #4]
 8013808:	4a09      	ldr	r2, [pc, #36]	; (8013830 <prvHeapInit+0xbc>)
 801380a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801380c:	4b09      	ldr	r3, [pc, #36]	; (8013834 <prvHeapInit+0xc0>)
 801380e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8013812:	601a      	str	r2, [r3, #0]
}
 8013814:	bf00      	nop
 8013816:	3714      	adds	r7, #20
 8013818:	46bd      	mov	sp, r7
 801381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801381e:	4770      	bx	lr
 8013820:	20001fec 	.word	0x20001fec
 8013824:	20006fec 	.word	0x20006fec
 8013828:	20006ff4 	.word	0x20006ff4
 801382c:	20006ffc 	.word	0x20006ffc
 8013830:	20006ff8 	.word	0x20006ff8
 8013834:	20007008 	.word	0x20007008

08013838 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013838:	b480      	push	{r7}
 801383a:	b085      	sub	sp, #20
 801383c:	af00      	add	r7, sp, #0
 801383e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013840:	4b28      	ldr	r3, [pc, #160]	; (80138e4 <prvInsertBlockIntoFreeList+0xac>)
 8013842:	60fb      	str	r3, [r7, #12]
 8013844:	e002      	b.n	801384c <prvInsertBlockIntoFreeList+0x14>
 8013846:	68fb      	ldr	r3, [r7, #12]
 8013848:	681b      	ldr	r3, [r3, #0]
 801384a:	60fb      	str	r3, [r7, #12]
 801384c:	68fb      	ldr	r3, [r7, #12]
 801384e:	681b      	ldr	r3, [r3, #0]
 8013850:	687a      	ldr	r2, [r7, #4]
 8013852:	429a      	cmp	r2, r3
 8013854:	d8f7      	bhi.n	8013846 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013856:	68fb      	ldr	r3, [r7, #12]
 8013858:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801385a:	68fb      	ldr	r3, [r7, #12]
 801385c:	685b      	ldr	r3, [r3, #4]
 801385e:	68ba      	ldr	r2, [r7, #8]
 8013860:	4413      	add	r3, r2
 8013862:	687a      	ldr	r2, [r7, #4]
 8013864:	429a      	cmp	r2, r3
 8013866:	d108      	bne.n	801387a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	685a      	ldr	r2, [r3, #4]
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	685b      	ldr	r3, [r3, #4]
 8013870:	441a      	add	r2, r3
 8013872:	68fb      	ldr	r3, [r7, #12]
 8013874:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013876:	68fb      	ldr	r3, [r7, #12]
 8013878:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	685b      	ldr	r3, [r3, #4]
 8013882:	68ba      	ldr	r2, [r7, #8]
 8013884:	441a      	add	r2, r3
 8013886:	68fb      	ldr	r3, [r7, #12]
 8013888:	681b      	ldr	r3, [r3, #0]
 801388a:	429a      	cmp	r2, r3
 801388c:	d118      	bne.n	80138c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801388e:	68fb      	ldr	r3, [r7, #12]
 8013890:	681a      	ldr	r2, [r3, #0]
 8013892:	4b15      	ldr	r3, [pc, #84]	; (80138e8 <prvInsertBlockIntoFreeList+0xb0>)
 8013894:	681b      	ldr	r3, [r3, #0]
 8013896:	429a      	cmp	r2, r3
 8013898:	d00d      	beq.n	80138b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	685a      	ldr	r2, [r3, #4]
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	681b      	ldr	r3, [r3, #0]
 80138a2:	685b      	ldr	r3, [r3, #4]
 80138a4:	441a      	add	r2, r3
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80138aa:	68fb      	ldr	r3, [r7, #12]
 80138ac:	681b      	ldr	r3, [r3, #0]
 80138ae:	681a      	ldr	r2, [r3, #0]
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	601a      	str	r2, [r3, #0]
 80138b4:	e008      	b.n	80138c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80138b6:	4b0c      	ldr	r3, [pc, #48]	; (80138e8 <prvInsertBlockIntoFreeList+0xb0>)
 80138b8:	681a      	ldr	r2, [r3, #0]
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	601a      	str	r2, [r3, #0]
 80138be:	e003      	b.n	80138c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80138c0:	68fb      	ldr	r3, [r7, #12]
 80138c2:	681a      	ldr	r2, [r3, #0]
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80138c8:	68fa      	ldr	r2, [r7, #12]
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	429a      	cmp	r2, r3
 80138ce:	d002      	beq.n	80138d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80138d0:	68fb      	ldr	r3, [r7, #12]
 80138d2:	687a      	ldr	r2, [r7, #4]
 80138d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80138d6:	bf00      	nop
 80138d8:	3714      	adds	r7, #20
 80138da:	46bd      	mov	sp, r7
 80138dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138e0:	4770      	bx	lr
 80138e2:	bf00      	nop
 80138e4:	20006fec 	.word	0x20006fec
 80138e8:	20006ff4 	.word	0x20006ff4

080138ec <_ZdaPv>:
 80138ec:	f000 b814 	b.w	8013918 <_ZdlPv>

080138f0 <__cxa_guard_acquire>:
 80138f0:	6803      	ldr	r3, [r0, #0]
 80138f2:	07db      	lsls	r3, r3, #31
 80138f4:	d406      	bmi.n	8013904 <__cxa_guard_acquire+0x14>
 80138f6:	7843      	ldrb	r3, [r0, #1]
 80138f8:	b103      	cbz	r3, 80138fc <__cxa_guard_acquire+0xc>
 80138fa:	deff      	udf	#255	; 0xff
 80138fc:	2301      	movs	r3, #1
 80138fe:	7043      	strb	r3, [r0, #1]
 8013900:	4618      	mov	r0, r3
 8013902:	4770      	bx	lr
 8013904:	2000      	movs	r0, #0
 8013906:	4770      	bx	lr

08013908 <__cxa_guard_release>:
 8013908:	2301      	movs	r3, #1
 801390a:	6003      	str	r3, [r0, #0]
 801390c:	4770      	bx	lr

0801390e <_Znaj>:
 801390e:	f000 b805 	b.w	801391c <_Znwj>

08013912 <_ZSt25__throw_bad_function_callv>:
 8013912:	b508      	push	{r3, lr}
 8013914:	f000 fa44 	bl	8013da0 <abort>

08013918 <_ZdlPv>:
 8013918:	f000 ba86 	b.w	8013e28 <free>

0801391c <_Znwj>:
 801391c:	2801      	cmp	r0, #1
 801391e:	bf38      	it	cc
 8013920:	2001      	movcc	r0, #1
 8013922:	b510      	push	{r4, lr}
 8013924:	4604      	mov	r4, r0
 8013926:	4620      	mov	r0, r4
 8013928:	f000 fa76 	bl	8013e18 <malloc>
 801392c:	b930      	cbnz	r0, 801393c <_Znwj+0x20>
 801392e:	f000 f807 	bl	8013940 <_ZSt15get_new_handlerv>
 8013932:	b908      	cbnz	r0, 8013938 <_Znwj+0x1c>
 8013934:	f000 fa34 	bl	8013da0 <abort>
 8013938:	4780      	blx	r0
 801393a:	e7f4      	b.n	8013926 <_Znwj+0xa>
 801393c:	bd10      	pop	{r4, pc}
	...

08013940 <_ZSt15get_new_handlerv>:
 8013940:	4b02      	ldr	r3, [pc, #8]	; (801394c <_ZSt15get_new_handlerv+0xc>)
 8013942:	6818      	ldr	r0, [r3, #0]
 8013944:	f3bf 8f5b 	dmb	ish
 8013948:	4770      	bx	lr
 801394a:	bf00      	nop
 801394c:	2000700c 	.word	0x2000700c

08013950 <roundf>:
 8013950:	ee10 0a10 	vmov	r0, s0
 8013954:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8013958:	3a7f      	subs	r2, #127	; 0x7f
 801395a:	2a16      	cmp	r2, #22
 801395c:	dc15      	bgt.n	801398a <roundf+0x3a>
 801395e:	2a00      	cmp	r2, #0
 8013960:	da08      	bge.n	8013974 <roundf+0x24>
 8013962:	3201      	adds	r2, #1
 8013964:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8013968:	d101      	bne.n	801396e <roundf+0x1e>
 801396a:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 801396e:	ee00 3a10 	vmov	s0, r3
 8013972:	4770      	bx	lr
 8013974:	4907      	ldr	r1, [pc, #28]	; (8013994 <roundf+0x44>)
 8013976:	4111      	asrs	r1, r2
 8013978:	4208      	tst	r0, r1
 801397a:	d0fa      	beq.n	8013972 <roundf+0x22>
 801397c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8013980:	4113      	asrs	r3, r2
 8013982:	4403      	add	r3, r0
 8013984:	ea23 0301 	bic.w	r3, r3, r1
 8013988:	e7f1      	b.n	801396e <roundf+0x1e>
 801398a:	2a80      	cmp	r2, #128	; 0x80
 801398c:	d1f1      	bne.n	8013972 <roundf+0x22>
 801398e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013992:	4770      	bx	lr
 8013994:	007fffff 	.word	0x007fffff

08013998 <log>:
 8013998:	b538      	push	{r3, r4, r5, lr}
 801399a:	ed2d 8b02 	vpush	{d8}
 801399e:	ec55 4b10 	vmov	r4, r5, d0
 80139a2:	f000 f839 	bl	8013a18 <__ieee754_log>
 80139a6:	4622      	mov	r2, r4
 80139a8:	462b      	mov	r3, r5
 80139aa:	4620      	mov	r0, r4
 80139ac:	4629      	mov	r1, r5
 80139ae:	eeb0 8a40 	vmov.f32	s16, s0
 80139b2:	eef0 8a60 	vmov.f32	s17, s1
 80139b6:	f7ed f861 	bl	8000a7c <__aeabi_dcmpun>
 80139ba:	b998      	cbnz	r0, 80139e4 <log+0x4c>
 80139bc:	2200      	movs	r2, #0
 80139be:	2300      	movs	r3, #0
 80139c0:	4620      	mov	r0, r4
 80139c2:	4629      	mov	r1, r5
 80139c4:	f7ed f850 	bl	8000a68 <__aeabi_dcmpgt>
 80139c8:	b960      	cbnz	r0, 80139e4 <log+0x4c>
 80139ca:	2200      	movs	r2, #0
 80139cc:	2300      	movs	r3, #0
 80139ce:	4620      	mov	r0, r4
 80139d0:	4629      	mov	r1, r5
 80139d2:	f7ed f821 	bl	8000a18 <__aeabi_dcmpeq>
 80139d6:	b160      	cbz	r0, 80139f2 <log+0x5a>
 80139d8:	f000 f9f0 	bl	8013dbc <__errno>
 80139dc:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8013a08 <log+0x70>
 80139e0:	2322      	movs	r3, #34	; 0x22
 80139e2:	6003      	str	r3, [r0, #0]
 80139e4:	eeb0 0a48 	vmov.f32	s0, s16
 80139e8:	eef0 0a68 	vmov.f32	s1, s17
 80139ec:	ecbd 8b02 	vpop	{d8}
 80139f0:	bd38      	pop	{r3, r4, r5, pc}
 80139f2:	f000 f9e3 	bl	8013dbc <__errno>
 80139f6:	ecbd 8b02 	vpop	{d8}
 80139fa:	2321      	movs	r3, #33	; 0x21
 80139fc:	6003      	str	r3, [r0, #0]
 80139fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013a02:	4803      	ldr	r0, [pc, #12]	; (8013a10 <log+0x78>)
 8013a04:	f000 b9c4 	b.w	8013d90 <nan>
 8013a08:	00000000 	.word	0x00000000
 8013a0c:	fff00000 	.word	0xfff00000
 8013a10:	08014710 	.word	0x08014710
 8013a14:	00000000 	.word	0x00000000

08013a18 <__ieee754_log>:
 8013a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a1c:	ec51 0b10 	vmov	r0, r1, d0
 8013a20:	ed2d 8b04 	vpush	{d8-d9}
 8013a24:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8013a28:	b083      	sub	sp, #12
 8013a2a:	460d      	mov	r5, r1
 8013a2c:	da29      	bge.n	8013a82 <__ieee754_log+0x6a>
 8013a2e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013a32:	4303      	orrs	r3, r0
 8013a34:	ee10 2a10 	vmov	r2, s0
 8013a38:	d10c      	bne.n	8013a54 <__ieee754_log+0x3c>
 8013a3a:	49cf      	ldr	r1, [pc, #828]	; (8013d78 <__ieee754_log+0x360>)
 8013a3c:	2200      	movs	r2, #0
 8013a3e:	2300      	movs	r3, #0
 8013a40:	2000      	movs	r0, #0
 8013a42:	f7ec feab 	bl	800079c <__aeabi_ddiv>
 8013a46:	ec41 0b10 	vmov	d0, r0, r1
 8013a4a:	b003      	add	sp, #12
 8013a4c:	ecbd 8b04 	vpop	{d8-d9}
 8013a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a54:	2900      	cmp	r1, #0
 8013a56:	da05      	bge.n	8013a64 <__ieee754_log+0x4c>
 8013a58:	460b      	mov	r3, r1
 8013a5a:	f7ec fbbd 	bl	80001d8 <__aeabi_dsub>
 8013a5e:	2200      	movs	r2, #0
 8013a60:	2300      	movs	r3, #0
 8013a62:	e7ee      	b.n	8013a42 <__ieee754_log+0x2a>
 8013a64:	4bc5      	ldr	r3, [pc, #788]	; (8013d7c <__ieee754_log+0x364>)
 8013a66:	2200      	movs	r2, #0
 8013a68:	f7ec fd6e 	bl	8000548 <__aeabi_dmul>
 8013a6c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8013a70:	460d      	mov	r5, r1
 8013a72:	4ac3      	ldr	r2, [pc, #780]	; (8013d80 <__ieee754_log+0x368>)
 8013a74:	4295      	cmp	r5, r2
 8013a76:	dd06      	ble.n	8013a86 <__ieee754_log+0x6e>
 8013a78:	4602      	mov	r2, r0
 8013a7a:	460b      	mov	r3, r1
 8013a7c:	f7ec fbae 	bl	80001dc <__adddf3>
 8013a80:	e7e1      	b.n	8013a46 <__ieee754_log+0x2e>
 8013a82:	2300      	movs	r3, #0
 8013a84:	e7f5      	b.n	8013a72 <__ieee754_log+0x5a>
 8013a86:	152c      	asrs	r4, r5, #20
 8013a88:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8013a8c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8013a90:	441c      	add	r4, r3
 8013a92:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8013a96:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8013a9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8013a9e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8013aa2:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8013aa6:	ea42 0105 	orr.w	r1, r2, r5
 8013aaa:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8013aae:	2200      	movs	r2, #0
 8013ab0:	4bb4      	ldr	r3, [pc, #720]	; (8013d84 <__ieee754_log+0x36c>)
 8013ab2:	f7ec fb91 	bl	80001d8 <__aeabi_dsub>
 8013ab6:	1cab      	adds	r3, r5, #2
 8013ab8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013abc:	2b02      	cmp	r3, #2
 8013abe:	4682      	mov	sl, r0
 8013ac0:	468b      	mov	fp, r1
 8013ac2:	f04f 0200 	mov.w	r2, #0
 8013ac6:	dc53      	bgt.n	8013b70 <__ieee754_log+0x158>
 8013ac8:	2300      	movs	r3, #0
 8013aca:	f7ec ffa5 	bl	8000a18 <__aeabi_dcmpeq>
 8013ace:	b1d0      	cbz	r0, 8013b06 <__ieee754_log+0xee>
 8013ad0:	2c00      	cmp	r4, #0
 8013ad2:	f000 8122 	beq.w	8013d1a <__ieee754_log+0x302>
 8013ad6:	4620      	mov	r0, r4
 8013ad8:	f7ec fccc 	bl	8000474 <__aeabi_i2d>
 8013adc:	a390      	add	r3, pc, #576	; (adr r3, 8013d20 <__ieee754_log+0x308>)
 8013ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ae2:	4606      	mov	r6, r0
 8013ae4:	460f      	mov	r7, r1
 8013ae6:	f7ec fd2f 	bl	8000548 <__aeabi_dmul>
 8013aea:	a38f      	add	r3, pc, #572	; (adr r3, 8013d28 <__ieee754_log+0x310>)
 8013aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013af0:	4604      	mov	r4, r0
 8013af2:	460d      	mov	r5, r1
 8013af4:	4630      	mov	r0, r6
 8013af6:	4639      	mov	r1, r7
 8013af8:	f7ec fd26 	bl	8000548 <__aeabi_dmul>
 8013afc:	4602      	mov	r2, r0
 8013afe:	460b      	mov	r3, r1
 8013b00:	4620      	mov	r0, r4
 8013b02:	4629      	mov	r1, r5
 8013b04:	e7ba      	b.n	8013a7c <__ieee754_log+0x64>
 8013b06:	a38a      	add	r3, pc, #552	; (adr r3, 8013d30 <__ieee754_log+0x318>)
 8013b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b0c:	4650      	mov	r0, sl
 8013b0e:	4659      	mov	r1, fp
 8013b10:	f7ec fd1a 	bl	8000548 <__aeabi_dmul>
 8013b14:	4602      	mov	r2, r0
 8013b16:	460b      	mov	r3, r1
 8013b18:	2000      	movs	r0, #0
 8013b1a:	499b      	ldr	r1, [pc, #620]	; (8013d88 <__ieee754_log+0x370>)
 8013b1c:	f7ec fb5c 	bl	80001d8 <__aeabi_dsub>
 8013b20:	4652      	mov	r2, sl
 8013b22:	4606      	mov	r6, r0
 8013b24:	460f      	mov	r7, r1
 8013b26:	465b      	mov	r3, fp
 8013b28:	4650      	mov	r0, sl
 8013b2a:	4659      	mov	r1, fp
 8013b2c:	f7ec fd0c 	bl	8000548 <__aeabi_dmul>
 8013b30:	4602      	mov	r2, r0
 8013b32:	460b      	mov	r3, r1
 8013b34:	4630      	mov	r0, r6
 8013b36:	4639      	mov	r1, r7
 8013b38:	f7ec fd06 	bl	8000548 <__aeabi_dmul>
 8013b3c:	4606      	mov	r6, r0
 8013b3e:	460f      	mov	r7, r1
 8013b40:	b914      	cbnz	r4, 8013b48 <__ieee754_log+0x130>
 8013b42:	4632      	mov	r2, r6
 8013b44:	463b      	mov	r3, r7
 8013b46:	e0a2      	b.n	8013c8e <__ieee754_log+0x276>
 8013b48:	4620      	mov	r0, r4
 8013b4a:	f7ec fc93 	bl	8000474 <__aeabi_i2d>
 8013b4e:	a374      	add	r3, pc, #464	; (adr r3, 8013d20 <__ieee754_log+0x308>)
 8013b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b54:	4680      	mov	r8, r0
 8013b56:	4689      	mov	r9, r1
 8013b58:	f7ec fcf6 	bl	8000548 <__aeabi_dmul>
 8013b5c:	a372      	add	r3, pc, #456	; (adr r3, 8013d28 <__ieee754_log+0x310>)
 8013b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b62:	4604      	mov	r4, r0
 8013b64:	460d      	mov	r5, r1
 8013b66:	4640      	mov	r0, r8
 8013b68:	4649      	mov	r1, r9
 8013b6a:	f7ec fced 	bl	8000548 <__aeabi_dmul>
 8013b6e:	e0a7      	b.n	8013cc0 <__ieee754_log+0x2a8>
 8013b70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013b74:	f7ec fb32 	bl	80001dc <__adddf3>
 8013b78:	4602      	mov	r2, r0
 8013b7a:	460b      	mov	r3, r1
 8013b7c:	4650      	mov	r0, sl
 8013b7e:	4659      	mov	r1, fp
 8013b80:	f7ec fe0c 	bl	800079c <__aeabi_ddiv>
 8013b84:	ec41 0b18 	vmov	d8, r0, r1
 8013b88:	4620      	mov	r0, r4
 8013b8a:	f7ec fc73 	bl	8000474 <__aeabi_i2d>
 8013b8e:	ec53 2b18 	vmov	r2, r3, d8
 8013b92:	ec41 0b19 	vmov	d9, r0, r1
 8013b96:	ec51 0b18 	vmov	r0, r1, d8
 8013b9a:	f7ec fcd5 	bl	8000548 <__aeabi_dmul>
 8013b9e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8013ba2:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8013ba6:	9301      	str	r3, [sp, #4]
 8013ba8:	4602      	mov	r2, r0
 8013baa:	460b      	mov	r3, r1
 8013bac:	4680      	mov	r8, r0
 8013bae:	4689      	mov	r9, r1
 8013bb0:	f7ec fcca 	bl	8000548 <__aeabi_dmul>
 8013bb4:	a360      	add	r3, pc, #384	; (adr r3, 8013d38 <__ieee754_log+0x320>)
 8013bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bba:	4606      	mov	r6, r0
 8013bbc:	460f      	mov	r7, r1
 8013bbe:	f7ec fcc3 	bl	8000548 <__aeabi_dmul>
 8013bc2:	a35f      	add	r3, pc, #380	; (adr r3, 8013d40 <__ieee754_log+0x328>)
 8013bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bc8:	f7ec fb08 	bl	80001dc <__adddf3>
 8013bcc:	4632      	mov	r2, r6
 8013bce:	463b      	mov	r3, r7
 8013bd0:	f7ec fcba 	bl	8000548 <__aeabi_dmul>
 8013bd4:	a35c      	add	r3, pc, #368	; (adr r3, 8013d48 <__ieee754_log+0x330>)
 8013bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bda:	f7ec faff 	bl	80001dc <__adddf3>
 8013bde:	4632      	mov	r2, r6
 8013be0:	463b      	mov	r3, r7
 8013be2:	f7ec fcb1 	bl	8000548 <__aeabi_dmul>
 8013be6:	a35a      	add	r3, pc, #360	; (adr r3, 8013d50 <__ieee754_log+0x338>)
 8013be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bec:	f7ec faf6 	bl	80001dc <__adddf3>
 8013bf0:	4642      	mov	r2, r8
 8013bf2:	464b      	mov	r3, r9
 8013bf4:	f7ec fca8 	bl	8000548 <__aeabi_dmul>
 8013bf8:	a357      	add	r3, pc, #348	; (adr r3, 8013d58 <__ieee754_log+0x340>)
 8013bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bfe:	4680      	mov	r8, r0
 8013c00:	4689      	mov	r9, r1
 8013c02:	4630      	mov	r0, r6
 8013c04:	4639      	mov	r1, r7
 8013c06:	f7ec fc9f 	bl	8000548 <__aeabi_dmul>
 8013c0a:	a355      	add	r3, pc, #340	; (adr r3, 8013d60 <__ieee754_log+0x348>)
 8013c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c10:	f7ec fae4 	bl	80001dc <__adddf3>
 8013c14:	4632      	mov	r2, r6
 8013c16:	463b      	mov	r3, r7
 8013c18:	f7ec fc96 	bl	8000548 <__aeabi_dmul>
 8013c1c:	a352      	add	r3, pc, #328	; (adr r3, 8013d68 <__ieee754_log+0x350>)
 8013c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c22:	f7ec fadb 	bl	80001dc <__adddf3>
 8013c26:	4632      	mov	r2, r6
 8013c28:	463b      	mov	r3, r7
 8013c2a:	f7ec fc8d 	bl	8000548 <__aeabi_dmul>
 8013c2e:	460b      	mov	r3, r1
 8013c30:	4602      	mov	r2, r0
 8013c32:	4649      	mov	r1, r9
 8013c34:	4640      	mov	r0, r8
 8013c36:	f7ec fad1 	bl	80001dc <__adddf3>
 8013c3a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8013c3e:	9b01      	ldr	r3, [sp, #4]
 8013c40:	3551      	adds	r5, #81	; 0x51
 8013c42:	431d      	orrs	r5, r3
 8013c44:	2d00      	cmp	r5, #0
 8013c46:	4680      	mov	r8, r0
 8013c48:	4689      	mov	r9, r1
 8013c4a:	dd48      	ble.n	8013cde <__ieee754_log+0x2c6>
 8013c4c:	4b4e      	ldr	r3, [pc, #312]	; (8013d88 <__ieee754_log+0x370>)
 8013c4e:	2200      	movs	r2, #0
 8013c50:	4650      	mov	r0, sl
 8013c52:	4659      	mov	r1, fp
 8013c54:	f7ec fc78 	bl	8000548 <__aeabi_dmul>
 8013c58:	4652      	mov	r2, sl
 8013c5a:	465b      	mov	r3, fp
 8013c5c:	f7ec fc74 	bl	8000548 <__aeabi_dmul>
 8013c60:	4602      	mov	r2, r0
 8013c62:	460b      	mov	r3, r1
 8013c64:	4606      	mov	r6, r0
 8013c66:	460f      	mov	r7, r1
 8013c68:	4640      	mov	r0, r8
 8013c6a:	4649      	mov	r1, r9
 8013c6c:	f7ec fab6 	bl	80001dc <__adddf3>
 8013c70:	ec53 2b18 	vmov	r2, r3, d8
 8013c74:	f7ec fc68 	bl	8000548 <__aeabi_dmul>
 8013c78:	4680      	mov	r8, r0
 8013c7a:	4689      	mov	r9, r1
 8013c7c:	b964      	cbnz	r4, 8013c98 <__ieee754_log+0x280>
 8013c7e:	4602      	mov	r2, r0
 8013c80:	460b      	mov	r3, r1
 8013c82:	4630      	mov	r0, r6
 8013c84:	4639      	mov	r1, r7
 8013c86:	f7ec faa7 	bl	80001d8 <__aeabi_dsub>
 8013c8a:	4602      	mov	r2, r0
 8013c8c:	460b      	mov	r3, r1
 8013c8e:	4650      	mov	r0, sl
 8013c90:	4659      	mov	r1, fp
 8013c92:	f7ec faa1 	bl	80001d8 <__aeabi_dsub>
 8013c96:	e6d6      	b.n	8013a46 <__ieee754_log+0x2e>
 8013c98:	a321      	add	r3, pc, #132	; (adr r3, 8013d20 <__ieee754_log+0x308>)
 8013c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c9e:	ec51 0b19 	vmov	r0, r1, d9
 8013ca2:	f7ec fc51 	bl	8000548 <__aeabi_dmul>
 8013ca6:	a320      	add	r3, pc, #128	; (adr r3, 8013d28 <__ieee754_log+0x310>)
 8013ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cac:	4604      	mov	r4, r0
 8013cae:	460d      	mov	r5, r1
 8013cb0:	ec51 0b19 	vmov	r0, r1, d9
 8013cb4:	f7ec fc48 	bl	8000548 <__aeabi_dmul>
 8013cb8:	4642      	mov	r2, r8
 8013cba:	464b      	mov	r3, r9
 8013cbc:	f7ec fa8e 	bl	80001dc <__adddf3>
 8013cc0:	4602      	mov	r2, r0
 8013cc2:	460b      	mov	r3, r1
 8013cc4:	4630      	mov	r0, r6
 8013cc6:	4639      	mov	r1, r7
 8013cc8:	f7ec fa86 	bl	80001d8 <__aeabi_dsub>
 8013ccc:	4652      	mov	r2, sl
 8013cce:	465b      	mov	r3, fp
 8013cd0:	f7ec fa82 	bl	80001d8 <__aeabi_dsub>
 8013cd4:	4602      	mov	r2, r0
 8013cd6:	460b      	mov	r3, r1
 8013cd8:	4620      	mov	r0, r4
 8013cda:	4629      	mov	r1, r5
 8013cdc:	e7d9      	b.n	8013c92 <__ieee754_log+0x27a>
 8013cde:	4602      	mov	r2, r0
 8013ce0:	460b      	mov	r3, r1
 8013ce2:	4650      	mov	r0, sl
 8013ce4:	4659      	mov	r1, fp
 8013ce6:	f7ec fa77 	bl	80001d8 <__aeabi_dsub>
 8013cea:	ec53 2b18 	vmov	r2, r3, d8
 8013cee:	f7ec fc2b 	bl	8000548 <__aeabi_dmul>
 8013cf2:	4606      	mov	r6, r0
 8013cf4:	460f      	mov	r7, r1
 8013cf6:	2c00      	cmp	r4, #0
 8013cf8:	f43f af23 	beq.w	8013b42 <__ieee754_log+0x12a>
 8013cfc:	a308      	add	r3, pc, #32	; (adr r3, 8013d20 <__ieee754_log+0x308>)
 8013cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d02:	ec51 0b19 	vmov	r0, r1, d9
 8013d06:	f7ec fc1f 	bl	8000548 <__aeabi_dmul>
 8013d0a:	a307      	add	r3, pc, #28	; (adr r3, 8013d28 <__ieee754_log+0x310>)
 8013d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d10:	4604      	mov	r4, r0
 8013d12:	460d      	mov	r5, r1
 8013d14:	ec51 0b19 	vmov	r0, r1, d9
 8013d18:	e727      	b.n	8013b6a <__ieee754_log+0x152>
 8013d1a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8013d70 <__ieee754_log+0x358>
 8013d1e:	e694      	b.n	8013a4a <__ieee754_log+0x32>
 8013d20:	fee00000 	.word	0xfee00000
 8013d24:	3fe62e42 	.word	0x3fe62e42
 8013d28:	35793c76 	.word	0x35793c76
 8013d2c:	3dea39ef 	.word	0x3dea39ef
 8013d30:	55555555 	.word	0x55555555
 8013d34:	3fd55555 	.word	0x3fd55555
 8013d38:	df3e5244 	.word	0xdf3e5244
 8013d3c:	3fc2f112 	.word	0x3fc2f112
 8013d40:	96cb03de 	.word	0x96cb03de
 8013d44:	3fc74664 	.word	0x3fc74664
 8013d48:	94229359 	.word	0x94229359
 8013d4c:	3fd24924 	.word	0x3fd24924
 8013d50:	55555593 	.word	0x55555593
 8013d54:	3fe55555 	.word	0x3fe55555
 8013d58:	d078c69f 	.word	0xd078c69f
 8013d5c:	3fc39a09 	.word	0x3fc39a09
 8013d60:	1d8e78af 	.word	0x1d8e78af
 8013d64:	3fcc71c5 	.word	0x3fcc71c5
 8013d68:	9997fa04 	.word	0x9997fa04
 8013d6c:	3fd99999 	.word	0x3fd99999
	...
 8013d78:	c3500000 	.word	0xc3500000
 8013d7c:	43500000 	.word	0x43500000
 8013d80:	7fefffff 	.word	0x7fefffff
 8013d84:	3ff00000 	.word	0x3ff00000
 8013d88:	3fe00000 	.word	0x3fe00000
 8013d8c:	00000000 	.word	0x00000000

08013d90 <nan>:
 8013d90:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013d98 <nan+0x8>
 8013d94:	4770      	bx	lr
 8013d96:	bf00      	nop
 8013d98:	00000000 	.word	0x00000000
 8013d9c:	7ff80000 	.word	0x7ff80000

08013da0 <abort>:
 8013da0:	b508      	push	{r3, lr}
 8013da2:	2006      	movs	r0, #6
 8013da4:	f000 f9e0 	bl	8014168 <raise>
 8013da8:	2001      	movs	r0, #1
 8013daa:	f7f4 f823 	bl	8007df4 <_exit>

08013dae <atexit>:
 8013dae:	2300      	movs	r3, #0
 8013db0:	4601      	mov	r1, r0
 8013db2:	461a      	mov	r2, r3
 8013db4:	4618      	mov	r0, r3
 8013db6:	f000 b9f3 	b.w	80141a0 <__register_exitproc>
	...

08013dbc <__errno>:
 8013dbc:	4b01      	ldr	r3, [pc, #4]	; (8013dc4 <__errno+0x8>)
 8013dbe:	6818      	ldr	r0, [r3, #0]
 8013dc0:	4770      	bx	lr
 8013dc2:	bf00      	nop
 8013dc4:	20000020 	.word	0x20000020

08013dc8 <__libc_init_array>:
 8013dc8:	b570      	push	{r4, r5, r6, lr}
 8013dca:	4d0d      	ldr	r5, [pc, #52]	; (8013e00 <__libc_init_array+0x38>)
 8013dcc:	4c0d      	ldr	r4, [pc, #52]	; (8013e04 <__libc_init_array+0x3c>)
 8013dce:	1b64      	subs	r4, r4, r5
 8013dd0:	10a4      	asrs	r4, r4, #2
 8013dd2:	2600      	movs	r6, #0
 8013dd4:	42a6      	cmp	r6, r4
 8013dd6:	d109      	bne.n	8013dec <__libc_init_array+0x24>
 8013dd8:	4d0b      	ldr	r5, [pc, #44]	; (8013e08 <__libc_init_array+0x40>)
 8013dda:	4c0c      	ldr	r4, [pc, #48]	; (8013e0c <__libc_init_array+0x44>)
 8013ddc:	f000 fa4e 	bl	801427c <_init>
 8013de0:	1b64      	subs	r4, r4, r5
 8013de2:	10a4      	asrs	r4, r4, #2
 8013de4:	2600      	movs	r6, #0
 8013de6:	42a6      	cmp	r6, r4
 8013de8:	d105      	bne.n	8013df6 <__libc_init_array+0x2e>
 8013dea:	bd70      	pop	{r4, r5, r6, pc}
 8013dec:	f855 3b04 	ldr.w	r3, [r5], #4
 8013df0:	4798      	blx	r3
 8013df2:	3601      	adds	r6, #1
 8013df4:	e7ee      	b.n	8013dd4 <__libc_init_array+0xc>
 8013df6:	f855 3b04 	ldr.w	r3, [r5], #4
 8013dfa:	4798      	blx	r3
 8013dfc:	3601      	adds	r6, #1
 8013dfe:	e7f2      	b.n	8013de6 <__libc_init_array+0x1e>
 8013e00:	0801477c 	.word	0x0801477c
 8013e04:	0801477c 	.word	0x0801477c
 8013e08:	0801477c 	.word	0x0801477c
 8013e0c:	0801479c 	.word	0x0801479c

08013e10 <__retarget_lock_acquire_recursive>:
 8013e10:	4770      	bx	lr

08013e12 <__retarget_lock_release>:
 8013e12:	4770      	bx	lr

08013e14 <__retarget_lock_release_recursive>:
 8013e14:	4770      	bx	lr
	...

08013e18 <malloc>:
 8013e18:	4b02      	ldr	r3, [pc, #8]	; (8013e24 <malloc+0xc>)
 8013e1a:	4601      	mov	r1, r0
 8013e1c:	6818      	ldr	r0, [r3, #0]
 8013e1e:	f000 b88d 	b.w	8013f3c <_malloc_r>
 8013e22:	bf00      	nop
 8013e24:	20000020 	.word	0x20000020

08013e28 <free>:
 8013e28:	4b02      	ldr	r3, [pc, #8]	; (8013e34 <free+0xc>)
 8013e2a:	4601      	mov	r1, r0
 8013e2c:	6818      	ldr	r0, [r3, #0]
 8013e2e:	f000 b819 	b.w	8013e64 <_free_r>
 8013e32:	bf00      	nop
 8013e34:	20000020 	.word	0x20000020

08013e38 <memcpy>:
 8013e38:	440a      	add	r2, r1
 8013e3a:	4291      	cmp	r1, r2
 8013e3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8013e40:	d100      	bne.n	8013e44 <memcpy+0xc>
 8013e42:	4770      	bx	lr
 8013e44:	b510      	push	{r4, lr}
 8013e46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013e4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013e4e:	4291      	cmp	r1, r2
 8013e50:	d1f9      	bne.n	8013e46 <memcpy+0xe>
 8013e52:	bd10      	pop	{r4, pc}

08013e54 <memset>:
 8013e54:	4402      	add	r2, r0
 8013e56:	4603      	mov	r3, r0
 8013e58:	4293      	cmp	r3, r2
 8013e5a:	d100      	bne.n	8013e5e <memset+0xa>
 8013e5c:	4770      	bx	lr
 8013e5e:	f803 1b01 	strb.w	r1, [r3], #1
 8013e62:	e7f9      	b.n	8013e58 <memset+0x4>

08013e64 <_free_r>:
 8013e64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013e66:	2900      	cmp	r1, #0
 8013e68:	d044      	beq.n	8013ef4 <_free_r+0x90>
 8013e6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013e6e:	9001      	str	r0, [sp, #4]
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	f1a1 0404 	sub.w	r4, r1, #4
 8013e76:	bfb8      	it	lt
 8013e78:	18e4      	addlt	r4, r4, r3
 8013e7a:	f000 f9f3 	bl	8014264 <__malloc_lock>
 8013e7e:	4a1e      	ldr	r2, [pc, #120]	; (8013ef8 <_free_r+0x94>)
 8013e80:	9801      	ldr	r0, [sp, #4]
 8013e82:	6813      	ldr	r3, [r2, #0]
 8013e84:	b933      	cbnz	r3, 8013e94 <_free_r+0x30>
 8013e86:	6063      	str	r3, [r4, #4]
 8013e88:	6014      	str	r4, [r2, #0]
 8013e8a:	b003      	add	sp, #12
 8013e8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013e90:	f000 b9ee 	b.w	8014270 <__malloc_unlock>
 8013e94:	42a3      	cmp	r3, r4
 8013e96:	d908      	bls.n	8013eaa <_free_r+0x46>
 8013e98:	6825      	ldr	r5, [r4, #0]
 8013e9a:	1961      	adds	r1, r4, r5
 8013e9c:	428b      	cmp	r3, r1
 8013e9e:	bf01      	itttt	eq
 8013ea0:	6819      	ldreq	r1, [r3, #0]
 8013ea2:	685b      	ldreq	r3, [r3, #4]
 8013ea4:	1949      	addeq	r1, r1, r5
 8013ea6:	6021      	streq	r1, [r4, #0]
 8013ea8:	e7ed      	b.n	8013e86 <_free_r+0x22>
 8013eaa:	461a      	mov	r2, r3
 8013eac:	685b      	ldr	r3, [r3, #4]
 8013eae:	b10b      	cbz	r3, 8013eb4 <_free_r+0x50>
 8013eb0:	42a3      	cmp	r3, r4
 8013eb2:	d9fa      	bls.n	8013eaa <_free_r+0x46>
 8013eb4:	6811      	ldr	r1, [r2, #0]
 8013eb6:	1855      	adds	r5, r2, r1
 8013eb8:	42a5      	cmp	r5, r4
 8013eba:	d10b      	bne.n	8013ed4 <_free_r+0x70>
 8013ebc:	6824      	ldr	r4, [r4, #0]
 8013ebe:	4421      	add	r1, r4
 8013ec0:	1854      	adds	r4, r2, r1
 8013ec2:	42a3      	cmp	r3, r4
 8013ec4:	6011      	str	r1, [r2, #0]
 8013ec6:	d1e0      	bne.n	8013e8a <_free_r+0x26>
 8013ec8:	681c      	ldr	r4, [r3, #0]
 8013eca:	685b      	ldr	r3, [r3, #4]
 8013ecc:	6053      	str	r3, [r2, #4]
 8013ece:	4421      	add	r1, r4
 8013ed0:	6011      	str	r1, [r2, #0]
 8013ed2:	e7da      	b.n	8013e8a <_free_r+0x26>
 8013ed4:	d902      	bls.n	8013edc <_free_r+0x78>
 8013ed6:	230c      	movs	r3, #12
 8013ed8:	6003      	str	r3, [r0, #0]
 8013eda:	e7d6      	b.n	8013e8a <_free_r+0x26>
 8013edc:	6825      	ldr	r5, [r4, #0]
 8013ede:	1961      	adds	r1, r4, r5
 8013ee0:	428b      	cmp	r3, r1
 8013ee2:	bf04      	itt	eq
 8013ee4:	6819      	ldreq	r1, [r3, #0]
 8013ee6:	685b      	ldreq	r3, [r3, #4]
 8013ee8:	6063      	str	r3, [r4, #4]
 8013eea:	bf04      	itt	eq
 8013eec:	1949      	addeq	r1, r1, r5
 8013eee:	6021      	streq	r1, [r4, #0]
 8013ef0:	6054      	str	r4, [r2, #4]
 8013ef2:	e7ca      	b.n	8013e8a <_free_r+0x26>
 8013ef4:	b003      	add	sp, #12
 8013ef6:	bd30      	pop	{r4, r5, pc}
 8013ef8:	20007014 	.word	0x20007014

08013efc <sbrk_aligned>:
 8013efc:	b570      	push	{r4, r5, r6, lr}
 8013efe:	4e0e      	ldr	r6, [pc, #56]	; (8013f38 <sbrk_aligned+0x3c>)
 8013f00:	460c      	mov	r4, r1
 8013f02:	6831      	ldr	r1, [r6, #0]
 8013f04:	4605      	mov	r5, r0
 8013f06:	b911      	cbnz	r1, 8013f0e <sbrk_aligned+0x12>
 8013f08:	f000 f8f6 	bl	80140f8 <_sbrk_r>
 8013f0c:	6030      	str	r0, [r6, #0]
 8013f0e:	4621      	mov	r1, r4
 8013f10:	4628      	mov	r0, r5
 8013f12:	f000 f8f1 	bl	80140f8 <_sbrk_r>
 8013f16:	1c43      	adds	r3, r0, #1
 8013f18:	d00a      	beq.n	8013f30 <sbrk_aligned+0x34>
 8013f1a:	1cc4      	adds	r4, r0, #3
 8013f1c:	f024 0403 	bic.w	r4, r4, #3
 8013f20:	42a0      	cmp	r0, r4
 8013f22:	d007      	beq.n	8013f34 <sbrk_aligned+0x38>
 8013f24:	1a21      	subs	r1, r4, r0
 8013f26:	4628      	mov	r0, r5
 8013f28:	f000 f8e6 	bl	80140f8 <_sbrk_r>
 8013f2c:	3001      	adds	r0, #1
 8013f2e:	d101      	bne.n	8013f34 <sbrk_aligned+0x38>
 8013f30:	f04f 34ff 	mov.w	r4, #4294967295
 8013f34:	4620      	mov	r0, r4
 8013f36:	bd70      	pop	{r4, r5, r6, pc}
 8013f38:	20007018 	.word	0x20007018

08013f3c <_malloc_r>:
 8013f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f40:	1ccd      	adds	r5, r1, #3
 8013f42:	f025 0503 	bic.w	r5, r5, #3
 8013f46:	3508      	adds	r5, #8
 8013f48:	2d0c      	cmp	r5, #12
 8013f4a:	bf38      	it	cc
 8013f4c:	250c      	movcc	r5, #12
 8013f4e:	2d00      	cmp	r5, #0
 8013f50:	4607      	mov	r7, r0
 8013f52:	db01      	blt.n	8013f58 <_malloc_r+0x1c>
 8013f54:	42a9      	cmp	r1, r5
 8013f56:	d905      	bls.n	8013f64 <_malloc_r+0x28>
 8013f58:	230c      	movs	r3, #12
 8013f5a:	603b      	str	r3, [r7, #0]
 8013f5c:	2600      	movs	r6, #0
 8013f5e:	4630      	mov	r0, r6
 8013f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013f64:	4e2e      	ldr	r6, [pc, #184]	; (8014020 <_malloc_r+0xe4>)
 8013f66:	f000 f97d 	bl	8014264 <__malloc_lock>
 8013f6a:	6833      	ldr	r3, [r6, #0]
 8013f6c:	461c      	mov	r4, r3
 8013f6e:	bb34      	cbnz	r4, 8013fbe <_malloc_r+0x82>
 8013f70:	4629      	mov	r1, r5
 8013f72:	4638      	mov	r0, r7
 8013f74:	f7ff ffc2 	bl	8013efc <sbrk_aligned>
 8013f78:	1c43      	adds	r3, r0, #1
 8013f7a:	4604      	mov	r4, r0
 8013f7c:	d14d      	bne.n	801401a <_malloc_r+0xde>
 8013f7e:	6834      	ldr	r4, [r6, #0]
 8013f80:	4626      	mov	r6, r4
 8013f82:	2e00      	cmp	r6, #0
 8013f84:	d140      	bne.n	8014008 <_malloc_r+0xcc>
 8013f86:	6823      	ldr	r3, [r4, #0]
 8013f88:	4631      	mov	r1, r6
 8013f8a:	4638      	mov	r0, r7
 8013f8c:	eb04 0803 	add.w	r8, r4, r3
 8013f90:	f000 f8b2 	bl	80140f8 <_sbrk_r>
 8013f94:	4580      	cmp	r8, r0
 8013f96:	d13a      	bne.n	801400e <_malloc_r+0xd2>
 8013f98:	6821      	ldr	r1, [r4, #0]
 8013f9a:	3503      	adds	r5, #3
 8013f9c:	1a6d      	subs	r5, r5, r1
 8013f9e:	f025 0503 	bic.w	r5, r5, #3
 8013fa2:	3508      	adds	r5, #8
 8013fa4:	2d0c      	cmp	r5, #12
 8013fa6:	bf38      	it	cc
 8013fa8:	250c      	movcc	r5, #12
 8013faa:	4629      	mov	r1, r5
 8013fac:	4638      	mov	r0, r7
 8013fae:	f7ff ffa5 	bl	8013efc <sbrk_aligned>
 8013fb2:	3001      	adds	r0, #1
 8013fb4:	d02b      	beq.n	801400e <_malloc_r+0xd2>
 8013fb6:	6823      	ldr	r3, [r4, #0]
 8013fb8:	442b      	add	r3, r5
 8013fba:	6023      	str	r3, [r4, #0]
 8013fbc:	e00e      	b.n	8013fdc <_malloc_r+0xa0>
 8013fbe:	6822      	ldr	r2, [r4, #0]
 8013fc0:	1b52      	subs	r2, r2, r5
 8013fc2:	d41e      	bmi.n	8014002 <_malloc_r+0xc6>
 8013fc4:	2a0b      	cmp	r2, #11
 8013fc6:	d916      	bls.n	8013ff6 <_malloc_r+0xba>
 8013fc8:	1961      	adds	r1, r4, r5
 8013fca:	42a3      	cmp	r3, r4
 8013fcc:	6025      	str	r5, [r4, #0]
 8013fce:	bf18      	it	ne
 8013fd0:	6059      	strne	r1, [r3, #4]
 8013fd2:	6863      	ldr	r3, [r4, #4]
 8013fd4:	bf08      	it	eq
 8013fd6:	6031      	streq	r1, [r6, #0]
 8013fd8:	5162      	str	r2, [r4, r5]
 8013fda:	604b      	str	r3, [r1, #4]
 8013fdc:	4638      	mov	r0, r7
 8013fde:	f104 060b 	add.w	r6, r4, #11
 8013fe2:	f000 f945 	bl	8014270 <__malloc_unlock>
 8013fe6:	f026 0607 	bic.w	r6, r6, #7
 8013fea:	1d23      	adds	r3, r4, #4
 8013fec:	1af2      	subs	r2, r6, r3
 8013fee:	d0b6      	beq.n	8013f5e <_malloc_r+0x22>
 8013ff0:	1b9b      	subs	r3, r3, r6
 8013ff2:	50a3      	str	r3, [r4, r2]
 8013ff4:	e7b3      	b.n	8013f5e <_malloc_r+0x22>
 8013ff6:	6862      	ldr	r2, [r4, #4]
 8013ff8:	42a3      	cmp	r3, r4
 8013ffa:	bf0c      	ite	eq
 8013ffc:	6032      	streq	r2, [r6, #0]
 8013ffe:	605a      	strne	r2, [r3, #4]
 8014000:	e7ec      	b.n	8013fdc <_malloc_r+0xa0>
 8014002:	4623      	mov	r3, r4
 8014004:	6864      	ldr	r4, [r4, #4]
 8014006:	e7b2      	b.n	8013f6e <_malloc_r+0x32>
 8014008:	4634      	mov	r4, r6
 801400a:	6876      	ldr	r6, [r6, #4]
 801400c:	e7b9      	b.n	8013f82 <_malloc_r+0x46>
 801400e:	230c      	movs	r3, #12
 8014010:	603b      	str	r3, [r7, #0]
 8014012:	4638      	mov	r0, r7
 8014014:	f000 f92c 	bl	8014270 <__malloc_unlock>
 8014018:	e7a1      	b.n	8013f5e <_malloc_r+0x22>
 801401a:	6025      	str	r5, [r4, #0]
 801401c:	e7de      	b.n	8013fdc <_malloc_r+0xa0>
 801401e:	bf00      	nop
 8014020:	20007014 	.word	0x20007014

08014024 <cleanup_glue>:
 8014024:	b538      	push	{r3, r4, r5, lr}
 8014026:	460c      	mov	r4, r1
 8014028:	6809      	ldr	r1, [r1, #0]
 801402a:	4605      	mov	r5, r0
 801402c:	b109      	cbz	r1, 8014032 <cleanup_glue+0xe>
 801402e:	f7ff fff9 	bl	8014024 <cleanup_glue>
 8014032:	4621      	mov	r1, r4
 8014034:	4628      	mov	r0, r5
 8014036:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801403a:	f7ff bf13 	b.w	8013e64 <_free_r>
	...

08014040 <_reclaim_reent>:
 8014040:	4b2c      	ldr	r3, [pc, #176]	; (80140f4 <_reclaim_reent+0xb4>)
 8014042:	681b      	ldr	r3, [r3, #0]
 8014044:	4283      	cmp	r3, r0
 8014046:	b570      	push	{r4, r5, r6, lr}
 8014048:	4604      	mov	r4, r0
 801404a:	d051      	beq.n	80140f0 <_reclaim_reent+0xb0>
 801404c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801404e:	b143      	cbz	r3, 8014062 <_reclaim_reent+0x22>
 8014050:	68db      	ldr	r3, [r3, #12]
 8014052:	2b00      	cmp	r3, #0
 8014054:	d14a      	bne.n	80140ec <_reclaim_reent+0xac>
 8014056:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014058:	6819      	ldr	r1, [r3, #0]
 801405a:	b111      	cbz	r1, 8014062 <_reclaim_reent+0x22>
 801405c:	4620      	mov	r0, r4
 801405e:	f7ff ff01 	bl	8013e64 <_free_r>
 8014062:	6961      	ldr	r1, [r4, #20]
 8014064:	b111      	cbz	r1, 801406c <_reclaim_reent+0x2c>
 8014066:	4620      	mov	r0, r4
 8014068:	f7ff fefc 	bl	8013e64 <_free_r>
 801406c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801406e:	b111      	cbz	r1, 8014076 <_reclaim_reent+0x36>
 8014070:	4620      	mov	r0, r4
 8014072:	f7ff fef7 	bl	8013e64 <_free_r>
 8014076:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8014078:	b111      	cbz	r1, 8014080 <_reclaim_reent+0x40>
 801407a:	4620      	mov	r0, r4
 801407c:	f7ff fef2 	bl	8013e64 <_free_r>
 8014080:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8014082:	b111      	cbz	r1, 801408a <_reclaim_reent+0x4a>
 8014084:	4620      	mov	r0, r4
 8014086:	f7ff feed 	bl	8013e64 <_free_r>
 801408a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801408c:	b111      	cbz	r1, 8014094 <_reclaim_reent+0x54>
 801408e:	4620      	mov	r0, r4
 8014090:	f7ff fee8 	bl	8013e64 <_free_r>
 8014094:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8014096:	b111      	cbz	r1, 801409e <_reclaim_reent+0x5e>
 8014098:	4620      	mov	r0, r4
 801409a:	f7ff fee3 	bl	8013e64 <_free_r>
 801409e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80140a0:	b111      	cbz	r1, 80140a8 <_reclaim_reent+0x68>
 80140a2:	4620      	mov	r0, r4
 80140a4:	f7ff fede 	bl	8013e64 <_free_r>
 80140a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80140aa:	b111      	cbz	r1, 80140b2 <_reclaim_reent+0x72>
 80140ac:	4620      	mov	r0, r4
 80140ae:	f7ff fed9 	bl	8013e64 <_free_r>
 80140b2:	69a3      	ldr	r3, [r4, #24]
 80140b4:	b1e3      	cbz	r3, 80140f0 <_reclaim_reent+0xb0>
 80140b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80140b8:	4620      	mov	r0, r4
 80140ba:	4798      	blx	r3
 80140bc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80140be:	b1b9      	cbz	r1, 80140f0 <_reclaim_reent+0xb0>
 80140c0:	4620      	mov	r0, r4
 80140c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80140c6:	f7ff bfad 	b.w	8014024 <cleanup_glue>
 80140ca:	5949      	ldr	r1, [r1, r5]
 80140cc:	b941      	cbnz	r1, 80140e0 <_reclaim_reent+0xa0>
 80140ce:	3504      	adds	r5, #4
 80140d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80140d2:	2d80      	cmp	r5, #128	; 0x80
 80140d4:	68d9      	ldr	r1, [r3, #12]
 80140d6:	d1f8      	bne.n	80140ca <_reclaim_reent+0x8a>
 80140d8:	4620      	mov	r0, r4
 80140da:	f7ff fec3 	bl	8013e64 <_free_r>
 80140de:	e7ba      	b.n	8014056 <_reclaim_reent+0x16>
 80140e0:	680e      	ldr	r6, [r1, #0]
 80140e2:	4620      	mov	r0, r4
 80140e4:	f7ff febe 	bl	8013e64 <_free_r>
 80140e8:	4631      	mov	r1, r6
 80140ea:	e7ef      	b.n	80140cc <_reclaim_reent+0x8c>
 80140ec:	2500      	movs	r5, #0
 80140ee:	e7ef      	b.n	80140d0 <_reclaim_reent+0x90>
 80140f0:	bd70      	pop	{r4, r5, r6, pc}
 80140f2:	bf00      	nop
 80140f4:	20000020 	.word	0x20000020

080140f8 <_sbrk_r>:
 80140f8:	b538      	push	{r3, r4, r5, lr}
 80140fa:	4d06      	ldr	r5, [pc, #24]	; (8014114 <_sbrk_r+0x1c>)
 80140fc:	2300      	movs	r3, #0
 80140fe:	4604      	mov	r4, r0
 8014100:	4608      	mov	r0, r1
 8014102:	602b      	str	r3, [r5, #0]
 8014104:	f7f3 fe80 	bl	8007e08 <_sbrk>
 8014108:	1c43      	adds	r3, r0, #1
 801410a:	d102      	bne.n	8014112 <_sbrk_r+0x1a>
 801410c:	682b      	ldr	r3, [r5, #0]
 801410e:	b103      	cbz	r3, 8014112 <_sbrk_r+0x1a>
 8014110:	6023      	str	r3, [r4, #0]
 8014112:	bd38      	pop	{r3, r4, r5, pc}
 8014114:	2000701c 	.word	0x2000701c

08014118 <_raise_r>:
 8014118:	291f      	cmp	r1, #31
 801411a:	b538      	push	{r3, r4, r5, lr}
 801411c:	4604      	mov	r4, r0
 801411e:	460d      	mov	r5, r1
 8014120:	d904      	bls.n	801412c <_raise_r+0x14>
 8014122:	2316      	movs	r3, #22
 8014124:	6003      	str	r3, [r0, #0]
 8014126:	f04f 30ff 	mov.w	r0, #4294967295
 801412a:	bd38      	pop	{r3, r4, r5, pc}
 801412c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801412e:	b112      	cbz	r2, 8014136 <_raise_r+0x1e>
 8014130:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014134:	b94b      	cbnz	r3, 801414a <_raise_r+0x32>
 8014136:	4620      	mov	r0, r4
 8014138:	f000 f830 	bl	801419c <_getpid_r>
 801413c:	462a      	mov	r2, r5
 801413e:	4601      	mov	r1, r0
 8014140:	4620      	mov	r0, r4
 8014142:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014146:	f000 b817 	b.w	8014178 <_kill_r>
 801414a:	2b01      	cmp	r3, #1
 801414c:	d00a      	beq.n	8014164 <_raise_r+0x4c>
 801414e:	1c59      	adds	r1, r3, #1
 8014150:	d103      	bne.n	801415a <_raise_r+0x42>
 8014152:	2316      	movs	r3, #22
 8014154:	6003      	str	r3, [r0, #0]
 8014156:	2001      	movs	r0, #1
 8014158:	e7e7      	b.n	801412a <_raise_r+0x12>
 801415a:	2400      	movs	r4, #0
 801415c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014160:	4628      	mov	r0, r5
 8014162:	4798      	blx	r3
 8014164:	2000      	movs	r0, #0
 8014166:	e7e0      	b.n	801412a <_raise_r+0x12>

08014168 <raise>:
 8014168:	4b02      	ldr	r3, [pc, #8]	; (8014174 <raise+0xc>)
 801416a:	4601      	mov	r1, r0
 801416c:	6818      	ldr	r0, [r3, #0]
 801416e:	f7ff bfd3 	b.w	8014118 <_raise_r>
 8014172:	bf00      	nop
 8014174:	20000020 	.word	0x20000020

08014178 <_kill_r>:
 8014178:	b538      	push	{r3, r4, r5, lr}
 801417a:	4d07      	ldr	r5, [pc, #28]	; (8014198 <_kill_r+0x20>)
 801417c:	2300      	movs	r3, #0
 801417e:	4604      	mov	r4, r0
 8014180:	4608      	mov	r0, r1
 8014182:	4611      	mov	r1, r2
 8014184:	602b      	str	r3, [r5, #0]
 8014186:	f7f3 fe25 	bl	8007dd4 <_kill>
 801418a:	1c43      	adds	r3, r0, #1
 801418c:	d102      	bne.n	8014194 <_kill_r+0x1c>
 801418e:	682b      	ldr	r3, [r5, #0]
 8014190:	b103      	cbz	r3, 8014194 <_kill_r+0x1c>
 8014192:	6023      	str	r3, [r4, #0]
 8014194:	bd38      	pop	{r3, r4, r5, pc}
 8014196:	bf00      	nop
 8014198:	2000701c 	.word	0x2000701c

0801419c <_getpid_r>:
 801419c:	f7f3 be12 	b.w	8007dc4 <_getpid>

080141a0 <__register_exitproc>:
 80141a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80141a4:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8014260 <__register_exitproc+0xc0>
 80141a8:	4606      	mov	r6, r0
 80141aa:	f8d8 0000 	ldr.w	r0, [r8]
 80141ae:	461f      	mov	r7, r3
 80141b0:	460d      	mov	r5, r1
 80141b2:	4691      	mov	r9, r2
 80141b4:	f7ff fe2c 	bl	8013e10 <__retarget_lock_acquire_recursive>
 80141b8:	4b25      	ldr	r3, [pc, #148]	; (8014250 <__register_exitproc+0xb0>)
 80141ba:	681c      	ldr	r4, [r3, #0]
 80141bc:	b934      	cbnz	r4, 80141cc <__register_exitproc+0x2c>
 80141be:	4c25      	ldr	r4, [pc, #148]	; (8014254 <__register_exitproc+0xb4>)
 80141c0:	601c      	str	r4, [r3, #0]
 80141c2:	4b25      	ldr	r3, [pc, #148]	; (8014258 <__register_exitproc+0xb8>)
 80141c4:	b113      	cbz	r3, 80141cc <__register_exitproc+0x2c>
 80141c6:	681b      	ldr	r3, [r3, #0]
 80141c8:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80141cc:	6863      	ldr	r3, [r4, #4]
 80141ce:	2b1f      	cmp	r3, #31
 80141d0:	dd07      	ble.n	80141e2 <__register_exitproc+0x42>
 80141d2:	f8d8 0000 	ldr.w	r0, [r8]
 80141d6:	f7ff fe1d 	bl	8013e14 <__retarget_lock_release_recursive>
 80141da:	f04f 30ff 	mov.w	r0, #4294967295
 80141de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80141e2:	b34e      	cbz	r6, 8014238 <__register_exitproc+0x98>
 80141e4:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 80141e8:	b988      	cbnz	r0, 801420e <__register_exitproc+0x6e>
 80141ea:	4b1c      	ldr	r3, [pc, #112]	; (801425c <__register_exitproc+0xbc>)
 80141ec:	b923      	cbnz	r3, 80141f8 <__register_exitproc+0x58>
 80141ee:	f8d8 0000 	ldr.w	r0, [r8]
 80141f2:	f7ff fe0e 	bl	8013e12 <__retarget_lock_release>
 80141f6:	e7f0      	b.n	80141da <__register_exitproc+0x3a>
 80141f8:	f44f 7084 	mov.w	r0, #264	; 0x108
 80141fc:	f7ff fe0c 	bl	8013e18 <malloc>
 8014200:	2800      	cmp	r0, #0
 8014202:	d0f4      	beq.n	80141ee <__register_exitproc+0x4e>
 8014204:	2300      	movs	r3, #0
 8014206:	e9c0 3340 	strd	r3, r3, [r0, #256]	; 0x100
 801420a:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 801420e:	6863      	ldr	r3, [r4, #4]
 8014210:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 8014214:	2201      	movs	r2, #1
 8014216:	409a      	lsls	r2, r3
 8014218:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 801421c:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8014220:	4313      	orrs	r3, r2
 8014222:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 8014226:	2e02      	cmp	r6, #2
 8014228:	f8c1 7080 	str.w	r7, [r1, #128]	; 0x80
 801422c:	bf02      	ittt	eq
 801422e:	f8d0 3104 	ldreq.w	r3, [r0, #260]	; 0x104
 8014232:	4313      	orreq	r3, r2
 8014234:	f8c0 3104 	streq.w	r3, [r0, #260]	; 0x104
 8014238:	6863      	ldr	r3, [r4, #4]
 801423a:	f8d8 0000 	ldr.w	r0, [r8]
 801423e:	1c5a      	adds	r2, r3, #1
 8014240:	3302      	adds	r3, #2
 8014242:	6062      	str	r2, [r4, #4]
 8014244:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
 8014248:	f7ff fde4 	bl	8013e14 <__retarget_lock_release_recursive>
 801424c:	2000      	movs	r0, #0
 801424e:	e7c6      	b.n	80141de <__register_exitproc+0x3e>
 8014250:	200070ac 	.word	0x200070ac
 8014254:	20007020 	.word	0x20007020
 8014258:	00000000 	.word	0x00000000
 801425c:	08013e19 	.word	0x08013e19
 8014260:	20000084 	.word	0x20000084

08014264 <__malloc_lock>:
 8014264:	4801      	ldr	r0, [pc, #4]	; (801426c <__malloc_lock+0x8>)
 8014266:	f7ff bdd3 	b.w	8013e10 <__retarget_lock_acquire_recursive>
 801426a:	bf00      	nop
 801426c:	20007011 	.word	0x20007011

08014270 <__malloc_unlock>:
 8014270:	4801      	ldr	r0, [pc, #4]	; (8014278 <__malloc_unlock+0x8>)
 8014272:	f7ff bdcf 	b.w	8013e14 <__retarget_lock_release_recursive>
 8014276:	bf00      	nop
 8014278:	20007011 	.word	0x20007011

0801427c <_init>:
 801427c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801427e:	bf00      	nop
 8014280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014282:	bc08      	pop	{r3}
 8014284:	469e      	mov	lr, r3
 8014286:	4770      	bx	lr

08014288 <_fini>:
 8014288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801428a:	bf00      	nop
 801428c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801428e:	bc08      	pop	{r3}
 8014290:	469e      	mov	lr, r3
 8014292:	4770      	bx	lr
