Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 26 23:11:39 2020
| Host         : localhost.localdomain running 64-bit Fedora release 31 (Thirty One)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.321        0.000                      0                   88        0.178        0.000                      0                   88        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.321        0.000                      0                   88        0.178        0.000                      0                   88        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 ad5662_ctrl/clkcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/clkcnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.704ns (22.078%)  route 2.485ns (77.922%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.625     5.176    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.456     5.632 f  ad5662_ctrl/clkcnt_reg[12]/Q
                         net (fo=3, routed)           0.843     6.476    ad5662_ctrl/clkcnt[12]
    SLICE_X2Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  ad5662_ctrl/clkcnt[15]_i_3/O
                         net (fo=4, routed)           0.983     7.583    ad5662_ctrl/clkcnt[15]_i_3_n_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.124     7.707 r  ad5662_ctrl/clkcnt[15]_i_1/O
                         net (fo=14, routed)          0.658     8.365    ad5662_ctrl/ce
    SLICE_X3Y53          FDRE                                         r  ad5662_ctrl/clkcnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.506    14.877    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  ad5662_ctrl/clkcnt_reg[13]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X3Y53          FDRE (Setup_fdre_C_R)       -0.429    14.686    ad5662_ctrl/clkcnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 ad5662_ctrl/clkcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/clkcnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.704ns (22.078%)  route 2.485ns (77.922%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.625     5.176    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.456     5.632 f  ad5662_ctrl/clkcnt_reg[12]/Q
                         net (fo=3, routed)           0.843     6.476    ad5662_ctrl/clkcnt[12]
    SLICE_X2Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  ad5662_ctrl/clkcnt[15]_i_3/O
                         net (fo=4, routed)           0.983     7.583    ad5662_ctrl/clkcnt[15]_i_3_n_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.124     7.707 r  ad5662_ctrl/clkcnt[15]_i_1/O
                         net (fo=14, routed)          0.658     8.365    ad5662_ctrl/ce
    SLICE_X3Y53          FDRE                                         r  ad5662_ctrl/clkcnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.506    14.877    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  ad5662_ctrl/clkcnt_reg[14]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X3Y53          FDRE (Setup_fdre_C_R)       -0.429    14.686    ad5662_ctrl/clkcnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 ad5662_ctrl/clkcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/clkcnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.704ns (22.078%)  route 2.485ns (77.922%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.625     5.176    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.456     5.632 f  ad5662_ctrl/clkcnt_reg[12]/Q
                         net (fo=3, routed)           0.843     6.476    ad5662_ctrl/clkcnt[12]
    SLICE_X2Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  ad5662_ctrl/clkcnt[15]_i_3/O
                         net (fo=4, routed)           0.983     7.583    ad5662_ctrl/clkcnt[15]_i_3_n_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.124     7.707 r  ad5662_ctrl/clkcnt[15]_i_1/O
                         net (fo=14, routed)          0.658     8.365    ad5662_ctrl/ce
    SLICE_X3Y53          FDRE                                         r  ad5662_ctrl/clkcnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.506    14.877    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  ad5662_ctrl/clkcnt_reg[15]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X3Y53          FDRE (Setup_fdre_C_R)       -0.429    14.686    ad5662_ctrl/clkcnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 ad5662_ctrl/clkcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/clkcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.704ns (22.489%)  route 2.426ns (77.511%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.625     5.176    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.456     5.632 f  ad5662_ctrl/clkcnt_reg[12]/Q
                         net (fo=3, routed)           0.843     6.476    ad5662_ctrl/clkcnt[12]
    SLICE_X2Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  ad5662_ctrl/clkcnt[15]_i_3/O
                         net (fo=4, routed)           0.983     7.583    ad5662_ctrl/clkcnt[15]_i_3_n_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.124     7.707 r  ad5662_ctrl/clkcnt[15]_i_1/O
                         net (fo=14, routed)          0.600     8.307    ad5662_ctrl/ce
    SLICE_X3Y50          FDRE                                         r  ad5662_ctrl/clkcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.878    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  ad5662_ctrl/clkcnt_reg[0]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    14.687    ad5662_ctrl/clkcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 ad5662_ctrl/clkcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/clkcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.704ns (22.489%)  route 2.426ns (77.511%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.625     5.176    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.456     5.632 f  ad5662_ctrl/clkcnt_reg[12]/Q
                         net (fo=3, routed)           0.843     6.476    ad5662_ctrl/clkcnt[12]
    SLICE_X2Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  ad5662_ctrl/clkcnt[15]_i_3/O
                         net (fo=4, routed)           0.983     7.583    ad5662_ctrl/clkcnt[15]_i_3_n_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.124     7.707 r  ad5662_ctrl/clkcnt[15]_i_1/O
                         net (fo=14, routed)          0.600     8.307    ad5662_ctrl/ce
    SLICE_X3Y50          FDRE                                         r  ad5662_ctrl/clkcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.878    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  ad5662_ctrl/clkcnt_reg[1]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    14.687    ad5662_ctrl/clkcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 ad5662_ctrl/clkcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/clkcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.704ns (22.489%)  route 2.426ns (77.511%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.625     5.176    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.456     5.632 f  ad5662_ctrl/clkcnt_reg[12]/Q
                         net (fo=3, routed)           0.843     6.476    ad5662_ctrl/clkcnt[12]
    SLICE_X2Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  ad5662_ctrl/clkcnt[15]_i_3/O
                         net (fo=4, routed)           0.983     7.583    ad5662_ctrl/clkcnt[15]_i_3_n_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.124     7.707 r  ad5662_ctrl/clkcnt[15]_i_1/O
                         net (fo=14, routed)          0.600     8.307    ad5662_ctrl/ce
    SLICE_X3Y50          FDRE                                         r  ad5662_ctrl/clkcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.878    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  ad5662_ctrl/clkcnt_reg[3]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    14.687    ad5662_ctrl/clkcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 ad5662_ctrl/clkcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/clkcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.704ns (22.489%)  route 2.426ns (77.511%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.625     5.176    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.456     5.632 f  ad5662_ctrl/clkcnt_reg[12]/Q
                         net (fo=3, routed)           0.843     6.476    ad5662_ctrl/clkcnt[12]
    SLICE_X2Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  ad5662_ctrl/clkcnt[15]_i_3/O
                         net (fo=4, routed)           0.983     7.583    ad5662_ctrl/clkcnt[15]_i_3_n_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.124     7.707 r  ad5662_ctrl/clkcnt[15]_i_1/O
                         net (fo=14, routed)          0.600     8.307    ad5662_ctrl/ce
    SLICE_X3Y50          FDRE                                         r  ad5662_ctrl/clkcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.878    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  ad5662_ctrl/clkcnt_reg[4]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    14.687    ad5662_ctrl/clkcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 ad5662_ctrl/clkcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/clkcnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.704ns (23.079%)  route 2.346ns (76.921%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.625     5.176    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.456     5.632 f  ad5662_ctrl/clkcnt_reg[12]/Q
                         net (fo=3, routed)           0.843     6.476    ad5662_ctrl/clkcnt[12]
    SLICE_X2Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  ad5662_ctrl/clkcnt[15]_i_3/O
                         net (fo=4, routed)           0.983     7.583    ad5662_ctrl/clkcnt[15]_i_3_n_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.124     7.707 r  ad5662_ctrl/clkcnt[15]_i_1/O
                         net (fo=14, routed)          0.520     8.227    ad5662_ctrl/ce
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.878    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[10]/C
                         clock pessimism              0.298    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    14.712    ad5662_ctrl/clkcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 ad5662_ctrl/clkcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/clkcnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.704ns (23.079%)  route 2.346ns (76.921%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.625     5.176    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.456     5.632 f  ad5662_ctrl/clkcnt_reg[12]/Q
                         net (fo=3, routed)           0.843     6.476    ad5662_ctrl/clkcnt[12]
    SLICE_X2Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  ad5662_ctrl/clkcnt[15]_i_3/O
                         net (fo=4, routed)           0.983     7.583    ad5662_ctrl/clkcnt[15]_i_3_n_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.124     7.707 r  ad5662_ctrl/clkcnt[15]_i_1/O
                         net (fo=14, routed)          0.520     8.227    ad5662_ctrl/ce
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.878    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[11]/C
                         clock pessimism              0.298    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    14.712    ad5662_ctrl/clkcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 ad5662_ctrl/clkcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/clkcnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.704ns (23.079%)  route 2.346ns (76.921%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.625     5.176    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.456     5.632 f  ad5662_ctrl/clkcnt_reg[12]/Q
                         net (fo=3, routed)           0.843     6.476    ad5662_ctrl/clkcnt[12]
    SLICE_X2Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  ad5662_ctrl/clkcnt[15]_i_3/O
                         net (fo=4, routed)           0.983     7.583    ad5662_ctrl/clkcnt[15]_i_3_n_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.124     7.707 r  ad5662_ctrl/clkcnt[15]_i_1/O
                         net (fo=14, routed)          0.520     8.227    ad5662_ctrl/ce
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.878    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ad5662_ctrl/clkcnt_reg[12]/C
                         clock pessimism              0.298    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    14.712    ad5662_ctrl/clkcnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  6.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ad5662_ctrl/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/write_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.759%)  route 0.112ns (44.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.503    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  ad5662_ctrl/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  ad5662_ctrl/FSM_onehot_state_reg[0]/Q
                         net (fo=13, routed)          0.112     1.756    ad5662_ctrl/FSM_onehot_state_reg_n_0_[0]
    SLICE_X4Y51          FDRE                                         r  ad5662_ctrl/write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.019    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  ad5662_ctrl/write_req_reg/C
                         clock pessimism             -0.515     1.503    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.075     1.578    ad5662_ctrl/write_req_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ad5662_ctrl/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/bitcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.505    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  ad5662_ctrl/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  ad5662_ctrl/bitcnt_reg[1]/Q
                         net (fo=6, routed)           0.109     1.755    ad5662_ctrl/bitcnt_reg__0[1]
    SLICE_X1Y51          LUT5 (Prop_lut5_I2_O)        0.048     1.803 r  ad5662_ctrl/bitcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    ad5662_ctrl/p_0_in[4]
    SLICE_X1Y51          FDRE                                         r  ad5662_ctrl/bitcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.863     2.021    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  ad5662_ctrl/bitcnt_reg[4]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.107     1.625    ad5662_ctrl/bitcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Buttlon_logic/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buttlon_logic/res_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.504    Buttlon_logic/clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  Buttlon_logic/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Buttlon_logic/next_state_reg[0]/Q
                         net (fo=1, routed)           0.122     1.768    Buttlon_logic/next_state_reg_n_0_[0]
    SLICE_X0Y54          FDRE                                         r  Buttlon_logic/res_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.020    Buttlon_logic/clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  Buttlon_logic/res_fsm_reg[0]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.070     1.587    Buttlon_logic/res_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Buttlon_logic/res_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buttlon_logic/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.957%)  route 0.121ns (39.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.504    Buttlon_logic/clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  Buttlon_logic/res_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Buttlon_logic/res_fsm_reg[0]/Q
                         net (fo=9, routed)           0.121     1.767    Buttlon_logic/res_fsm[0]
    SLICE_X1Y54          LUT4 (Prop_lut4_I1_O)        0.048     1.815 r  Buttlon_logic/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    Buttlon_logic/next_state[1]_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  Buttlon_logic/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.020    Buttlon_logic/clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  Buttlon_logic/next_state_reg[1]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.107     1.624    Buttlon_logic/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ad5662_ctrl/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/bitcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.505    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  ad5662_ctrl/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  ad5662_ctrl/bitcnt_reg[1]/Q
                         net (fo=6, routed)           0.109     1.755    ad5662_ctrl/bitcnt_reg__0[1]
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.045     1.800 r  ad5662_ctrl/bitcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    ad5662_ctrl/p_0_in[3]
    SLICE_X1Y51          FDRE                                         r  ad5662_ctrl/bitcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.863     2.021    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  ad5662_ctrl/bitcnt_reg[3]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.091     1.609    ad5662_ctrl/bitcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ad5662_ctrl/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/bitcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.505    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  ad5662_ctrl/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  ad5662_ctrl/bitcnt_reg[1]/Q
                         net (fo=6, routed)           0.110     1.756    ad5662_ctrl/bitcnt_reg__0[1]
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  ad5662_ctrl/bitcnt[5]_i_3/O
                         net (fo=1, routed)           0.000     1.801    ad5662_ctrl/p_0_in[5]
    SLICE_X1Y51          FDRE                                         r  ad5662_ctrl/bitcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.863     2.021    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  ad5662_ctrl/bitcnt_reg[5]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.092     1.610    ad5662_ctrl/bitcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Buttlon_logic/res_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buttlon_logic/test_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.706%)  route 0.154ns (45.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.504    Buttlon_logic/clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  Buttlon_logic/res_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  Buttlon_logic/res_fsm_reg[0]/Q
                         net (fo=9, routed)           0.154     1.799    Buttlon_logic/res_fsm[0]
    SLICE_X2Y54          LUT1 (Prop_lut1_I0_O)        0.045     1.844 r  Buttlon_logic/test_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    Buttlon_logic/test_data[1]
    SLICE_X2Y54          FDRE                                         r  Buttlon_logic/test_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.020    Buttlon_logic/clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  Buttlon_logic/test_data_reg[1]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.121     1.641    Buttlon_logic/test_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Buttlon_logic/res_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buttlon_logic/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.504    Buttlon_logic/clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  Buttlon_logic/res_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Buttlon_logic/res_fsm_reg[0]/Q
                         net (fo=9, routed)           0.121     1.767    Buttlon_logic/res_fsm[0]
    SLICE_X1Y54          LUT5 (Prop_lut5_I1_O)        0.045     1.812 r  Buttlon_logic/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    Buttlon_logic/next_state[0]_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  Buttlon_logic/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.020    Buttlon_logic/clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  Buttlon_logic/next_state_reg[0]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.091     1.608    Buttlon_logic/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Buttlon_logic/res_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buttlon_logic/test_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.379%)  route 0.122ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.504    Buttlon_logic/clk_IBUF_BUFG
    SLICE_X0Y54          FDRE                                         r  Buttlon_logic/res_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Buttlon_logic/res_fsm_reg[0]/Q
                         net (fo=9, routed)           0.122     1.768    Buttlon_logic/res_fsm[0]
    SLICE_X1Y54          LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  Buttlon_logic/test_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    Buttlon_logic/test_data[0]_i_1_n_0
    SLICE_X1Y54          FDRE                                         r  Buttlon_logic/test_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.861     2.020    Buttlon_logic/clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  Buttlon_logic/test_data_reg[0]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.092     1.609    Buttlon_logic/test_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Buttlon_logic/test_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad5662_ctrl/data_sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.212ns (57.936%)  route 0.154ns (42.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.504    Buttlon_logic/clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  Buttlon_logic/test_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  Buttlon_logic/test_data_reg[2]/Q
                         net (fo=1, routed)           0.154     1.822    ad5662_ctrl/data_sreg_reg[6]_0[1]
    SLICE_X4Y53          LUT3 (Prop_lut3_I0_O)        0.048     1.870 r  ad5662_ctrl/data_sreg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    ad5662_ctrl/p_1_in[2]
    SLICE_X4Y53          FDRE                                         r  ad5662_ctrl/data_sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.860     2.018    ad5662_ctrl/clk_IBUF_BUFG
    SLICE_X4Y53          FDRE                                         r  ad5662_ctrl/data_sreg_reg[2]/C
                         clock pessimism             -0.478     1.539    
    SLICE_X4Y53          FDRE (Hold_fdre_C_D)         0.107     1.646    ad5662_ctrl/data_sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y54     Buttlon_logic/next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y54     Buttlon_logic/next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y54     Buttlon_logic/res_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y54     Buttlon_logic/res_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y54     Buttlon_logic/test_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54     Buttlon_logic/test_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54     Buttlon_logic/test_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54     Buttlon_logic/test_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y54     Buttlon_logic/test_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51     ad5662_ctrl/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51     ad5662_ctrl/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51     ad5662_ctrl/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     ad5662_ctrl/data_sreg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     ad5662_ctrl/data_sreg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     ad5662_ctrl/data_sreg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     ad5662_ctrl/data_sreg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     ad5662_ctrl/data_sreg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     ad5662_ctrl/data_sreg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     ad5662_ctrl/data_sreg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     ad5662_ctrl/bitcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     ad5662_ctrl/bitcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     ad5662_ctrl/bitcnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     ad5662_ctrl/bitcnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     ad5662_ctrl/bitcnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     ad5662_ctrl/bitcnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y51     ad5662_ctrl/ce_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y52     ad5662_ctrl/clk_t_trig_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y50     ad5662_ctrl/clkcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y52     ad5662_ctrl/clkcnt_reg[10]/C



