Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,1291
design__instance__area,29242.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,12
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.005938932299613953
power__switching__total,0.0033594504930078983
power__leakage__total,1.2982010844098113E-7
power__total,0.009298511780798435
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.2855576689268218
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.2746446203753242
timing__hold__ws__corner:nom_tt_025C_3v30,0.8256201511701917
timing__setup__ws__corner:nom_tt_025C_3v30,9.455856809647482
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.825620
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,9.455857
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,8
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,12
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.31870748608973776
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.2967152996175615
timing__hold__ws__corner:nom_ss_125C_3v00,1.9185444886917675
timing__setup__ws__corner:nom_ss_125C_3v00,-1.0194956278860943
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-6.226651370753549
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-1.0194956278860943
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.918545
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,8
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-1.019496
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,8
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,12
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.27061506579348366
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.26479777453567976
timing__hold__ws__corner:nom_ff_n40C_3v60,0.36064829921044267
timing__setup__ws__corner:nom_ff_n40C_3v60,11.111137213688739
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.360648
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,13.912976
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,11
design__max_fanout_violation__count,12
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.26778222064373175
clock__skew__worst_setup,0.26258360118389745
timing__hold__ws,0.35764547891081344
timing__setup__ws,-1.3571366636842375
timing__hold__tns,0.0
timing__setup__tns,-8.915542334525972
timing__hold__wns,0
timing__setup__wns,-1.3571366636842375
timing__hold_vio__count,0
timing__hold_r2r__ws,0.357645
timing__hold_r2r_vio__count,0
timing__setup_vio__count,23
timing__setup_r2r__ws,-1.357137
timing__setup_r2r_vio__count,23
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1291
design__instance__area__stdcell,29242.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.562709
design__instance__utilization__stdcell,0.562709
design__instance__count__class:tie_cell,21
design__instance__count__class:buffer,2
design__instance__count__class:inverter,50
design__instance__count__class:sequential_cell,161
design__instance__count__class:multi_input_combinational_cell,526
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,29393.8
design__violations,0
design__instance__count__class:timing_repair_buffer,73
design__instance__count__class:clock_buffer,24
design__instance__count__class:clock_inverter,8
design__instance__count__setup_buffer,1
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,869
route__net__special,2
route__drc_errors__iter:1,142
route__wirelength__iter:1,33180
route__drc_errors__iter:2,47
route__wirelength__iter:2,32836
route__drc_errors__iter:3,28
route__wirelength__iter:3,32721
route__drc_errors__iter:4,1
route__wirelength__iter:4,32686
route__drc_errors__iter:5,0
route__wirelength__iter:5,32690
route__drc_errors,0
route__wirelength,32690
route__vias,5682
route__vias__singlecut,5682
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,582.9
design__instance__count__class:fill_cell,1201
timing__unannotated_net__count__corner:nom_tt_025C_3v30,23
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,23
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,23
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,12
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.28052336247927906
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.2708865153306816
timing__hold__ws__corner:min_tt_025C_3v30,0.8206038303361567
timing__setup__ws__corner:min_tt_025C_3v30,9.600484234888116
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.820604
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,9.600484
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,23
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,8
design__max_fanout_violation__count__corner:min_ss_125C_3v00,12
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.3087514498125333
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.28949951588723644
timing__hold__ws__corner:min_ss_125C_3v00,1.9071862406948041
timing__setup__ws__corner:min_ss_125C_3v00,-0.7423004643285888
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-4.070742080862208
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-0.7423004643285888
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.907186
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,7
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-0.742300
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,7
timing__unannotated_net__count__corner:min_ss_125C_3v00,23
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,12
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.26778222064373175
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.26258360118389745
timing__hold__ws__corner:min_ff_n40C_3v60,0.35764547891081344
timing__setup__ws__corner:min_ff_n40C_3v60,11.120921387436871
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.357645
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,13.999146
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,23
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,12
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.29156886064136034
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.279100833677595
timing__hold__ws__corner:max_tt_025C_3v30,0.8312333279191456
timing__setup__ws__corner:max_tt_025C_3v30,9.282888498411104
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.831233
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,9.282888
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,23
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,11
design__max_fanout_violation__count__corner:max_ss_125C_3v00,12
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.3305604494804656
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.3052671257735063
timing__hold__ws__corner:max_ss_125C_3v00,1.9296313981738384
timing__setup__ws__corner:max_ss_125C_3v00,-1.3571366636842375
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-8.915542334525972
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-1.3571366636842375
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.929631
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,8
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-1.357137
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,8
timing__unannotated_net__count__corner:max_ss_125C_3v00,23
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,12
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2740109050549455
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.26742306348510786
timing__hold__ws__corner:max_ff_n40C_3v60,0.36427750735828085
timing__setup__ws__corner:max_ff_n40C_3v60,11.09927114966595
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.364278
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,13.807625
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,23
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,23
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29982
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000179542
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000130903
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.000055943
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000130903
design_powergrid__voltage__worst,0.000130903
design_powergrid__voltage__worst__net:VPWR,3.29982
design_powergrid__drop__worst,0.000179542
design_powergrid__drop__worst__net:VPWR,0.000179542
design_powergrid__voltage__worst__net:VGND,0.000130903
design_powergrid__drop__worst__net:VGND,0.000130903
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000578000000000000022548803102484527016713400371372699737548828125
ir__drop__worst,0.00018000000000000001133641791550843436198192648589611053466796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
