Analysis & Synthesis report for matmultop
Mon Feb 04 09:05:21 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated
 16. Source assignments for bram_block:z_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated
 17. Source assignments for bram_block:z_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated
 18. Source assignments for bram_block:z_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated
 19. Source assignments for bram_block:x_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated
 20. Source assignments for bram_block:x_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated
 21. Source assignments for bram_block:x_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated
 22. Source assignments for bram_block:x_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated
 23. Source assignments for bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated
 24. Source assignments for bram_block:y_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated
 25. Source assignments for bram_block:y_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated
 26. Source assignments for bram_block:y_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated
 27. Parameter Settings for User Entity Instance: matmul:matmul_inst
 28. Parameter Settings for User Entity Instance: bram_block:x_inst
 29. Parameter Settings for User Entity Instance: bram_block:x_inst|bram:\bram_blocks:0:bram_instance
 30. Parameter Settings for User Entity Instance: bram_block:x_inst|bram:\bram_blocks:1:bram_instance
 31. Parameter Settings for User Entity Instance: bram_block:x_inst|bram:\bram_blocks:2:bram_instance
 32. Parameter Settings for User Entity Instance: bram_block:x_inst|bram:\bram_blocks:3:bram_instance
 33. Parameter Settings for User Entity Instance: bram_block:y_inst
 34. Parameter Settings for User Entity Instance: bram_block:y_inst|bram:\bram_blocks:0:bram_instance
 35. Parameter Settings for User Entity Instance: bram_block:y_inst|bram:\bram_blocks:1:bram_instance
 36. Parameter Settings for User Entity Instance: bram_block:y_inst|bram:\bram_blocks:2:bram_instance
 37. Parameter Settings for User Entity Instance: bram_block:y_inst|bram:\bram_blocks:3:bram_instance
 38. Parameter Settings for User Entity Instance: bram_block:z_inst
 39. Parameter Settings for User Entity Instance: bram_block:z_inst|bram:\bram_blocks:0:bram_instance
 40. Parameter Settings for User Entity Instance: bram_block:z_inst|bram:\bram_blocks:1:bram_instance
 41. Parameter Settings for User Entity Instance: bram_block:z_inst|bram:\bram_blocks:2:bram_instance
 42. Parameter Settings for User Entity Instance: bram_block:z_inst|bram:\bram_blocks:3:bram_instance
 43. Parameter Settings for Inferred Entity Instance: bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0
 44. Parameter Settings for Inferred Entity Instance: bram_block:z_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0
 45. Parameter Settings for Inferred Entity Instance: bram_block:z_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0
 46. Parameter Settings for Inferred Entity Instance: bram_block:z_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0
 47. Parameter Settings for Inferred Entity Instance: bram_block:x_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0
 48. Parameter Settings for Inferred Entity Instance: bram_block:x_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0
 49. Parameter Settings for Inferred Entity Instance: bram_block:x_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0
 50. Parameter Settings for Inferred Entity Instance: bram_block:x_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0
 51. Parameter Settings for Inferred Entity Instance: bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0
 52. Parameter Settings for Inferred Entity Instance: bram_block:y_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0
 53. Parameter Settings for Inferred Entity Instance: bram_block:y_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0
 54. Parameter Settings for Inferred Entity Instance: bram_block:y_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0
 55. Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult7
 56. Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult6
 57. Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult5
 58. Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult4
 59. Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult3
 60. Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult2
 61. Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult1
 62. Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult0
 63. altsyncram Parameter Settings by Entity Instance
 64. lpm_mult Parameter Settings by Entity Instance
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 04 09:05:21 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; matmultop                                   ;
; Top-level Entity Name              ; matmultop                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,846                                       ;
;     Total combinational functions  ; 1,185                                       ;
;     Dedicated logic registers      ; 784                                         ;
; Total registers                    ; 784                                         ;
; Total pins                         ; 126                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 6,144                                       ;
; Embedded Multiplier 9-bit elements ; 64                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE75F29C8       ;                    ;
; Top-level entity name                                            ; matmultop          ; matmultop          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; matmultop.vhd                    ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Matrix Multiplication/matmultop.vhd                   ;         ;
; matmul.vhd                       ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Matrix Multiplication/matmul.vhd                      ;         ;
; bram_block.vhd                   ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Matrix Multiplication/bram_block.vhd                  ;         ;
; bram.vhd                         ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Matrix Multiplication/bram.vhd                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_8ac1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Matrix Multiplication/db/altsyncram_8ac1.tdf          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_46t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Matrix Multiplication/db/mult_46t.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,846       ;
;                                             ;             ;
; Total combinational functions               ; 1185        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 72          ;
;     -- 3 input functions                    ; 875         ;
;     -- <=2 input functions                  ; 238         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 248         ;
;     -- arithmetic mode                      ; 937         ;
;                                             ;             ;
; Total registers                             ; 784         ;
;     -- Dedicated logic registers            ; 784         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 126         ;
; Total memory bits                           ; 6144        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 64          ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 880         ;
; Total fan-out                               ; 8650        ;
; Average fan-out                             ; 3.63        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |matmultop                                   ; 1185 (0)            ; 784 (0)                   ; 6144        ; 64           ; 0       ; 32        ; 126  ; 0            ; |matmultop                                                                                                         ; matmultop       ; work         ;
;    |bram_block:x_inst|                       ; 48 (0)              ; 84 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:x_inst                                                                                       ; bram_block      ; work         ;
;       |bram:\bram_blocks:0:bram_instance|    ; 12 (12)             ; 21 (21)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:x_inst|bram:\bram_blocks:0:bram_instance                                                     ; bram            ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:x_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_8ac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:x_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ; altsyncram_8ac1 ; work         ;
;       |bram:\bram_blocks:1:bram_instance|    ; 12 (12)             ; 21 (21)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:x_inst|bram:\bram_blocks:1:bram_instance                                                     ; bram            ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:x_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_8ac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:x_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ; altsyncram_8ac1 ; work         ;
;       |bram:\bram_blocks:2:bram_instance|    ; 12 (12)             ; 21 (21)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:x_inst|bram:\bram_blocks:2:bram_instance                                                     ; bram            ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:x_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_8ac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:x_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ; altsyncram_8ac1 ; work         ;
;       |bram:\bram_blocks:3:bram_instance|    ; 12 (12)             ; 21 (21)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:x_inst|bram:\bram_blocks:3:bram_instance                                                     ; bram            ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:x_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_8ac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:x_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ; altsyncram_8ac1 ; work         ;
;    |bram_block:y_inst|                       ; 48 (0)              ; 84 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:y_inst                                                                                       ; bram_block      ; work         ;
;       |bram:\bram_blocks:0:bram_instance|    ; 12 (12)             ; 21 (21)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:y_inst|bram:\bram_blocks:0:bram_instance                                                     ; bram            ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:y_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_8ac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:y_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ; altsyncram_8ac1 ; work         ;
;       |bram:\bram_blocks:1:bram_instance|    ; 12 (12)             ; 21 (21)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:y_inst|bram:\bram_blocks:1:bram_instance                                                     ; bram            ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:y_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_8ac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:y_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ; altsyncram_8ac1 ; work         ;
;       |bram:\bram_blocks:2:bram_instance|    ; 12 (12)             ; 21 (21)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:y_inst|bram:\bram_blocks:2:bram_instance                                                     ; bram            ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:y_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_8ac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:y_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ; altsyncram_8ac1 ; work         ;
;       |bram:\bram_blocks:3:bram_instance|    ; 12 (12)             ; 21 (21)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:y_inst|bram:\bram_blocks:3:bram_instance                                                     ; bram            ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_8ac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ; altsyncram_8ac1 ; work         ;
;    |bram_block:z_inst|                       ; 48 (0)              ; 84 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:z_inst                                                                                       ; bram_block      ; work         ;
;       |bram:\bram_blocks:0:bram_instance|    ; 12 (12)             ; 21 (21)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:z_inst|bram:\bram_blocks:0:bram_instance                                                     ; bram            ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_8ac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ; altsyncram_8ac1 ; work         ;
;       |bram:\bram_blocks:1:bram_instance|    ; 12 (12)             ; 21 (21)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:z_inst|bram:\bram_blocks:1:bram_instance                                                     ; bram            ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:z_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_8ac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:z_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ; altsyncram_8ac1 ; work         ;
;       |bram:\bram_blocks:2:bram_instance|    ; 12 (12)             ; 21 (21)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:z_inst|bram:\bram_blocks:2:bram_instance                                                     ; bram            ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:z_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_8ac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:z_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ; altsyncram_8ac1 ; work         ;
;       |bram:\bram_blocks:3:bram_instance|    ; 12 (12)             ; 21 (21)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:z_inst|bram:\bram_blocks:3:bram_instance                                                     ; bram            ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:z_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_8ac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |matmultop|bram_block:z_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ; altsyncram_8ac1 ; work         ;
;    |matmul:matmul_inst|                      ; 1041 (305)          ; 532 (532)                 ; 0           ; 64           ; 0       ; 32        ; 0    ; 0            ; |matmultop|matmul:matmul_inst                                                                                      ; matmul          ; work         ;
;       |lpm_mult:Mult0|                       ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult0                                                                       ; lpm_mult        ; work         ;
;          |mult_46t:auto_generated|           ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult0|mult_46t:auto_generated                                               ; mult_46t        ; work         ;
;       |lpm_mult:Mult1|                       ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult1                                                                       ; lpm_mult        ; work         ;
;          |mult_46t:auto_generated|           ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult1|mult_46t:auto_generated                                               ; mult_46t        ; work         ;
;       |lpm_mult:Mult2|                       ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult2                                                                       ; lpm_mult        ; work         ;
;          |mult_46t:auto_generated|           ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult2|mult_46t:auto_generated                                               ; mult_46t        ; work         ;
;       |lpm_mult:Mult3|                       ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult3                                                                       ; lpm_mult        ; work         ;
;          |mult_46t:auto_generated|           ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult3|mult_46t:auto_generated                                               ; mult_46t        ; work         ;
;       |lpm_mult:Mult4|                       ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult4                                                                       ; lpm_mult        ; work         ;
;          |mult_46t:auto_generated|           ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult4|mult_46t:auto_generated                                               ; mult_46t        ; work         ;
;       |lpm_mult:Mult5|                       ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult5                                                                       ; lpm_mult        ; work         ;
;          |mult_46t:auto_generated|           ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult5|mult_46t:auto_generated                                               ; mult_46t        ; work         ;
;       |lpm_mult:Mult6|                       ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult6                                                                       ; lpm_mult        ; work         ;
;          |mult_46t:auto_generated|           ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult6|mult_46t:auto_generated                                               ; mult_46t        ; work         ;
;       |lpm_mult:Mult7|                       ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult7                                                                       ; lpm_mult        ; work         ;
;          |mult_46t:auto_generated|           ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |matmultop|matmul:matmul_inst|lpm_mult:Mult7|mult_46t:auto_generated                                               ; mult_46t        ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 32          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 64          ;
; Signed Embedded Multipliers           ; 8           ;
; Unsigned Embedded Multipliers         ; 8           ;
; Mixed Sign Embedded Multipliers       ; 16          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal                                                           ;
+------------------------------------------------------------------+------------------------------------------------------------------------------+
; matmul:matmul_inst|xk[3..5]                                      ; Stuck at GND due to stuck port data_in                                       ;
; matmul:matmul_inst|yk[3..5]                                      ; Stuck at GND due to stuck port data_in                                       ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|read_addr[0] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[0] ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|read_addr[0] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[0] ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|read_addr[0] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[0] ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|read_addr[1] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[1] ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|read_addr[1] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[1] ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|read_addr[1] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[1] ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|read_addr[2] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[2] ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|read_addr[2] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[2] ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|read_addr[2] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[2] ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|read_addr[3] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[3] ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|read_addr[3] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[3] ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|read_addr[3] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[3] ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|read_addr[4] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[4] ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|read_addr[4] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[4] ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|read_addr[4] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[4] ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|read_addr[5] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[5] ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|read_addr[5] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[5] ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|read_addr[5] ; Merged with bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[5] ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|read_addr[0] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[0] ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|read_addr[0] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[0] ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|read_addr[0] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[0] ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|read_addr[1] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[1] ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|read_addr[1] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[1] ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|read_addr[1] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[1] ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|read_addr[2] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[2] ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|read_addr[2] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[2] ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|read_addr[2] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[2] ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|read_addr[3] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[3] ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|read_addr[3] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[3] ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|read_addr[3] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[3] ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|read_addr[4] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[4] ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|read_addr[4] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[4] ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|read_addr[4] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[4] ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|read_addr[5] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[5] ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|read_addr[5] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[5] ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|read_addr[5] ; Merged with bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[5] ;
; matmul:matmul_inst|i[3,4]                                        ; Merged with matmul:matmul_inst|i[5]                                          ;
; matmul:matmul_inst|j[3,4]                                        ; Merged with matmul:matmul_inst|j[5]                                          ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|read_addr[0] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[0] ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|read_addr[0] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[0] ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|read_addr[0] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[0] ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|read_addr[1] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[1] ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|read_addr[1] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[1] ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|read_addr[1] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[1] ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|read_addr[2] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[2] ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|read_addr[2] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[2] ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|read_addr[2] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[2] ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|read_addr[3] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[3] ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|read_addr[3] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[3] ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|read_addr[3] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[3] ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|read_addr[4] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[4] ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|read_addr[4] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[4] ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|read_addr[4] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[4] ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|read_addr[5] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[5] ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|read_addr[5] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[5] ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|read_addr[5] ; Merged with bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[5] ;
; matmul:matmul_inst|i[5]                                          ; Stuck at GND due to stuck port data_in                                       ;
; matmul:matmul_inst|j[5]                                          ; Stuck at GND due to stuck port data_in                                       ;
; Total Number of Removed Registers = 66                           ;                                                                              ;
+------------------------------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 784   ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 532   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 516   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                               ;
+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Register Name                                                            ; RAM Name                                                      ;
+--------------------------------------------------------------------------+---------------------------------------------------------------+
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[0]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[1]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[2]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[3]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[4]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[5]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[6]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[7]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[8]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[9]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[10] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[11] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[12] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[13] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[14] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[15] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[16] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[17] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[18] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[19] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[20] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[0]  ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[1]  ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[2]  ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[3]  ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[4]  ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[5]  ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[6]  ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[7]  ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[8]  ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[9]  ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[10] ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[11] ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[12] ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[13] ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[14] ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[15] ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[16] ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[17] ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[18] ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[19] ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[20] ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[0]  ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[1]  ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[2]  ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[3]  ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[4]  ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[5]  ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[6]  ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[7]  ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[8]  ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[9]  ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[10] ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[11] ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[12] ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[13] ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[14] ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[15] ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[16] ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[17] ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[18] ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[19] ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[20] ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[0]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[1]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[2]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[3]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[4]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[5]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[6]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[8]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[9]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[10] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[11] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[12] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[13] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[14] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[15] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[16] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[17] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[18] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[19] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[20] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[0]  ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[1]  ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[2]  ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[3]  ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[4]  ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[5]  ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[6]  ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]  ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[8]  ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[9]  ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[10] ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[11] ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[12] ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[13] ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[14] ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[15] ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[16] ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[17] ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[18] ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[19] ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[20] ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[0]  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[1]  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[2]  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[3]  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[4]  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[5]  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[6]  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[7]  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[8]  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[9]  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[10] ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[11] ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[12] ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[13] ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[14] ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[15] ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[16] ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[17] ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[18] ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[19] ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[20] ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[0]  ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[1]  ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[2]  ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[3]  ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[4]  ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[5]  ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[6]  ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[7]  ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[8]  ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[9]  ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[10] ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[11] ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[12] ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[13] ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[14] ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[15] ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[16] ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[17] ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[18] ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[19] ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[20] ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[0]  ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[1]  ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[2]  ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[3]  ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[4]  ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[5]  ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[6]  ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[7]  ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[8]  ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[9]  ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[10] ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[11] ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[12] ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[13] ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[14] ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[15] ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[16] ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[17] ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[18] ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[19] ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[20] ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[0]  ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[1]  ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[2]  ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[3]  ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[4]  ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[5]  ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[6]  ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]  ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[8]  ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[9]  ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[10] ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[11] ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[12] ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[13] ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[14] ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[15] ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[16] ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[17] ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[18] ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[19] ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[20] ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[0]  ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[1]  ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[2]  ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[3]  ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[4]  ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[5]  ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[6]  ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[7]  ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[8]  ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[9]  ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[10] ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[11] ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[12] ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[13] ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[14] ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[15] ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[16] ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[17] ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[18] ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[19] ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[20] ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[0]  ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[1]  ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[2]  ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[3]  ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[4]  ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[5]  ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[6]  ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[7]  ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[8]  ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[9]  ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[10] ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[11] ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[12] ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[13] ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[14] ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[15] ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[16] ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[17] ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[18] ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[19] ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[20] ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[0]  ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[1]  ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[2]  ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[3]  ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[4]  ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[5]  ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[6]  ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[7]  ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[8]  ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[9]  ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[10] ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[11] ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[12] ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[13] ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[14] ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[15] ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[16] ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[17] ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[18] ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[19] ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[20] ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ;
+--------------------------------------------------------------------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                               ;
+---------------------------------------------------------------------+---------------------------------------------------------------+------+
; Register Name                                                       ; Megafunction                                                  ; Type ;
+---------------------------------------------------------------------+---------------------------------------------------------------+------+
; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|read_addr[0..5] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0 ; RAM  ;
; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|read_addr[0..5] ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ; RAM  ;
; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|read_addr[0..5] ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0 ; RAM  ;
+---------------------------------------------------------------------+---------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |matmultop|matmul:matmul_inst|j[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |matmultop|matmul:matmul_inst|i[0]      ;
; 3:1                ; 38 bits   ; 76 LEs        ; 38 LEs               ; 38 LEs                 ; No         ; |matmultop|matmul:matmul_inst|z_din[14] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_block:z_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_block:z_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_block:z_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_block:x_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_block:x_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_block:x_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_block:x_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_block:y_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_block:y_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bram_block:y_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matmul:matmul_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 8     ; Signed Integer                         ;
; AWIDTH         ; 6     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:x_inst ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                      ;
; bram_data_width  ; 32    ; Signed Integer                      ;
; bram_addr_width  ; 6     ; Signed Integer                      ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:x_inst|bram:\bram_blocks:0:bram_instance ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                                                        ;
; bram_addr_width  ; 6     ; Signed Integer                                                        ;
; bram_data_width  ; 8     ; Signed Integer                                                        ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:x_inst|bram:\bram_blocks:1:bram_instance ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                                                        ;
; bram_addr_width  ; 6     ; Signed Integer                                                        ;
; bram_data_width  ; 8     ; Signed Integer                                                        ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:x_inst|bram:\bram_blocks:2:bram_instance ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                                                        ;
; bram_addr_width  ; 6     ; Signed Integer                                                        ;
; bram_data_width  ; 8     ; Signed Integer                                                        ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:x_inst|bram:\bram_blocks:3:bram_instance ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                                                        ;
; bram_addr_width  ; 6     ; Signed Integer                                                        ;
; bram_data_width  ; 8     ; Signed Integer                                                        ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:y_inst ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                      ;
; bram_data_width  ; 32    ; Signed Integer                      ;
; bram_addr_width  ; 6     ; Signed Integer                      ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:y_inst|bram:\bram_blocks:0:bram_instance ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                                                        ;
; bram_addr_width  ; 6     ; Signed Integer                                                        ;
; bram_data_width  ; 8     ; Signed Integer                                                        ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:y_inst|bram:\bram_blocks:1:bram_instance ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                                                        ;
; bram_addr_width  ; 6     ; Signed Integer                                                        ;
; bram_data_width  ; 8     ; Signed Integer                                                        ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:y_inst|bram:\bram_blocks:2:bram_instance ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                                                        ;
; bram_addr_width  ; 6     ; Signed Integer                                                        ;
; bram_data_width  ; 8     ; Signed Integer                                                        ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:y_inst|bram:\bram_blocks:3:bram_instance ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                                                        ;
; bram_addr_width  ; 6     ; Signed Integer                                                        ;
; bram_data_width  ; 8     ; Signed Integer                                                        ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:z_inst ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                      ;
; bram_data_width  ; 32    ; Signed Integer                      ;
; bram_addr_width  ; 6     ; Signed Integer                      ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:z_inst|bram:\bram_blocks:0:bram_instance ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                                                        ;
; bram_addr_width  ; 6     ; Signed Integer                                                        ;
; bram_data_width  ; 8     ; Signed Integer                                                        ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:z_inst|bram:\bram_blocks:1:bram_instance ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                                                        ;
; bram_addr_width  ; 6     ; Signed Integer                                                        ;
; bram_data_width  ; 8     ; Signed Integer                                                        ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:z_inst|bram:\bram_blocks:2:bram_instance ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                                                        ;
; bram_addr_width  ; 6     ; Signed Integer                                                        ;
; bram_data_width  ; 8     ; Signed Integer                                                        ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram_block:z_inst|bram:\bram_blocks:3:bram_instance ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; bram_buffer_size ; 64    ; Signed Integer                                                        ;
; bram_addr_width  ; 6     ; Signed Integer                                                        ;
; bram_data_width  ; 8     ; Signed Integer                                                        ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8ac1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram_block:z_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8ac1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram_block:z_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8ac1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram_block:z_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8ac1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram_block:x_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8ac1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram_block:x_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8ac1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram_block:x_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8ac1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram_block:x_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8ac1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8ac1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram_block:y_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8ac1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram_block:y_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8ac1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bram_block:y_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8ac1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult7  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult6  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult5  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult4  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult3  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult2  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult1  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: matmul:matmul_inst|lpm_mult:Mult0  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                       ;
; Entity Instance                           ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; bram_block:x_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; bram_block:x_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; bram_block:x_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; bram_block:y_inst|bram:\bram_blocks:1:bram_instance|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 8                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 8                                 ;
; Entity Instance                       ; matmul:matmul_inst|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 32                                ;
;     -- LPM_WIDTHP                     ; 64                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; matmul:matmul_inst|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 32                                ;
;     -- LPM_WIDTHP                     ; 64                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; matmul:matmul_inst|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 32                                ;
;     -- LPM_WIDTHP                     ; 64                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; matmul:matmul_inst|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 32                                ;
;     -- LPM_WIDTHP                     ; 64                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; matmul:matmul_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 32                                ;
;     -- LPM_WIDTHP                     ; 64                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; matmul:matmul_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 32                                ;
;     -- LPM_WIDTHP                     ; 64                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; matmul:matmul_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 32                                ;
;     -- LPM_WIDTHP                     ; 64                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; matmul:matmul_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 32                                ;
;     -- LPM_WIDTHP                     ; 64                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 126                         ;
; cycloneiii_ff         ; 784                         ;
;     CLR               ; 15                          ;
;     CLR SLD           ; 1                           ;
;     ENA CLR           ; 512                         ;
;     ENA CLR SCLR      ; 4                           ;
;     plain             ; 252                         ;
; cycloneiii_lcell_comb ; 1185                        ;
;     arith             ; 937                         ;
;         2 data inputs ; 208                         ;
;         3 data inputs ; 729                         ;
;     normal            ; 248                         ;
;         0 data inputs ; 8                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 146                         ;
;         4 data inputs ; 72                          ;
; cycloneiii_mac_mult   ; 32                          ;
; cycloneiii_mac_out    ; 32                          ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 11.50                       ;
; Average LUT depth     ; 5.30                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Feb 04 09:04:58 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off matmultop -c matmultop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file matmultop.vhd
    Info (12022): Found design unit 1: matmultop-behavior File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmultop.vhd Line: 22
    Info (12023): Found entity 1: matmultop File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmultop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file matmul.vhd
    Info (12022): Found design unit 1: matmul-behavior File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmul.vhd Line: 25
    Info (12023): Found entity 1: matmul File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmul.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bram_block.vhd
    Info (12022): Found design unit 1: bram_block-structure File: C:/intelFPGA_lite/18.1/Matrix Multiplication/bram_block.vhd Line: 25
    Info (12023): Found entity 1: bram_block File: C:/intelFPGA_lite/18.1/Matrix Multiplication/bram_block.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bram.vhd
    Info (12022): Found design unit 1: bram-behavior File: C:/intelFPGA_lite/18.1/Matrix Multiplication/bram.vhd Line: 26
    Info (12023): Found entity 1: bram File: C:/intelFPGA_lite/18.1/Matrix Multiplication/bram.vhd Line: 7
Info (12127): Elaborating entity "matmultop" for the top level hierarchy
Info (12128): Elaborating entity "matmul" for hierarchy "matmul:matmul_inst" File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmultop.vhd Line: 78
Info (12128): Elaborating entity "bram_block" for hierarchy "bram_block:x_inst" File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmultop.vhd Line: 91
Info (12128): Elaborating entity "bram" for hierarchy "bram_block:x_inst|bram:\bram_blocks:0:bram_instance" File: C:/intelFPGA_lite/18.1/Matrix Multiplication/bram_block.vhd Line: 51
Warning (276020): Inferred RAM node "bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 12 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram_block:x_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram_block:x_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram_block:x_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram_block:x_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram_block:y_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram_block:y_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 8 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "matmul:matmul_inst|Mult7" File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmul.vhd Line: 43
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "matmul:matmul_inst|Mult6" File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmul.vhd Line: 43
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "matmul:matmul_inst|Mult5" File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmul.vhd Line: 43
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "matmul:matmul_inst|Mult4" File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmul.vhd Line: 43
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "matmul:matmul_inst|Mult3" File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmul.vhd Line: 43
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "matmul:matmul_inst|Mult2" File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmul.vhd Line: 43
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "matmul:matmul_inst|Mult1" File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmul.vhd Line: 43
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "matmul:matmul_inst|Mult0" File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmul.vhd Line: 43
Info (12130): Elaborated megafunction instantiation "bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ac1.tdf
    Info (12023): Found entity 1: altsyncram_8ac1 File: C:/intelFPGA_lite/18.1/Matrix Multiplication/db/altsyncram_8ac1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "matmul:matmul_inst|lpm_mult:Mult7" File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmul.vhd Line: 43
Info (12133): Instantiated megafunction "matmul:matmul_inst|lpm_mult:Mult7" with the following parameter: File: C:/intelFPGA_lite/18.1/Matrix Multiplication/matmul.vhd Line: 43
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: C:/intelFPGA_lite/18.1/Matrix Multiplication/db/mult_46t.tdf Line: 30
Info (13014): Ignored 1728 buffer(s)
    Info (13019): Ignored 1728 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2242 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 93 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 1956 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21062): Implemented 64 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4851 megabytes
    Info: Processing ended: Mon Feb 04 09:05:21 2019
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:29


