{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572990844561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572990844562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 22:54:04 2019 " "Processing started: Tue Nov  5 22:54:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572990844562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990844562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zad2 -c zad2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off zad2 -c zad2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990844563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572990844811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572990844811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zad2.v 1 1 " "Found 1 design units, including 1 entities, in source file zad2.v" { { "Info" "ISGN_ENTITY_NAME" "1 zad2 " "Found entity 1: zad2" {  } { { "zad2.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/zad2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990850962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990850962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD_thing.v 6 6 " "Found 6 design units, including 6 entities, in source file BCD_thing.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990850963 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCD_timer " "Found entity 2: BCD_timer" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990850963 ""} { "Info" "ISGN_ENTITY_NAME" "3 BCD_to_HEX_screen " "Found entity 3: BCD_to_HEX_screen" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990850963 ""} { "Info" "ISGN_ENTITY_NAME" "4 _1_BCD_adder " "Found entity 4: _1_BCD_adder" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990850963 ""} { "Info" "ISGN_ENTITY_NAME" "5 _9s_com " "Found entity 5: _9s_com" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990850963 ""} { "Info" "ISGN_ENTITY_NAME" "6 _1_BCD_substractor " "Found entity 6: _1_BCD_substractor" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990850963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990850963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_sec " "Found entity 1: count_sec" {  } { { "counter.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990850963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990850963 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z3 BCD_thing.v(24) " "Verilog HDL Implicit Net warning at BCD_thing.v(24): created implicit net for \"z3\"" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572990850964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_o BCD_thing.v(46) " "Verilog HDL Implicit Net warning at BCD_thing.v(46): created implicit net for \"c_o\"" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572990850964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_o BCD_thing.v(63) " "Verilog HDL Implicit Net warning at BCD_thing.v(63): created implicit net for \"c_o\"" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572990850964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zad2 " "Elaborating entity \"zad2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572990851016 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4\[6..1\] zad2.v(19) " "Output port \"HEX4\[6..1\]\" at zad2.v(19) has no driver" {  } { { "zad2.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/zad2.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572990851017 "|zad2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 zad2.v(20) " "Output port \"HEX5\" at zad2.v(20) has no driver" {  } { { "zad2.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/zad2.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572990851017 "|zad2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_sec count_sec:c0 " "Elaborating entity \"count_sec\" for hierarchy \"count_sec:c0\"" {  } { { "zad2.v" "c0" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/zad2.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572990851022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_timer BCD_timer:tim " "Elaborating entity \"BCD_timer\" for hierarchy \"BCD_timer:tim\"" {  } { { "zad2.v" "tim" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/zad2.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572990851027 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p3 BCD_thing.v(18) " "Verilog HDL or VHDL warning at BCD_thing.v(18): object \"p3\" assigned a value but never read" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572990851028 "|zad2|BCD_timer:tim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BCD_thing.v(19) " "Verilog HDL assignment warning at BCD_thing.v(19): truncated value with size 32 to match size of target (1)" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572990851028 "|zad2|BCD_timer:tim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BCD_thing.v(20) " "Verilog HDL assignment warning at BCD_thing.v(20): truncated value with size 32 to match size of target (1)" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572990851028 "|zad2|BCD_timer:tim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BCD_thing.v(21) " "Verilog HDL assignment warning at BCD_thing.v(21): truncated value with size 32 to match size of target (1)" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572990851028 "|zad2|BCD_timer:tim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BCD_thing.v(22) " "Verilog HDL assignment warning at BCD_thing.v(22): truncated value with size 32 to match size of target (1)" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572990851028 "|zad2|BCD_timer:tim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter BCD_timer:tim\|BCD_counter:sl " "Elaborating entity \"BCD_counter\" for hierarchy \"BCD_timer:tim\|BCD_counter:sl\"" {  } { { "BCD_thing.v" "sl" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572990851031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD_thing.v(11) " "Verilog HDL assignment warning at BCD_thing.v(11): truncated value with size 32 to match size of target (4)" {  } { { "BCD_thing.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/BCD_thing.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572990851031 "|zad2|BCD_timer:tim|BCD_counter:sl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_HEX_screen BCD_to_HEX_screen:s0 " "Elaborating entity \"BCD_to_HEX_screen\" for hierarchy \"BCD_to_HEX_screen:s0\"" {  } { { "zad2.v" "s0" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/zad2.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572990851035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_mao.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_mao.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_mao " "Found entity 1: sld_ela_trigger_mao" {  } { { "db/sld_ela_trigger_mao.tdf" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/db/sld_ela_trigger_mao.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990852280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990852280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_zad2_auto_signaltap_0_1_b057.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_zad2_auto_signaltap_0_1_b057.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_zad2_auto_signaltap_0_1_b057 " "Found entity 1: sld_reserved_zad2_auto_signaltap_0_1_b057" {  } { { "db/sld_reserved_zad2_auto_signaltap_0_1_b057.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/db/sld_reserved_zad2_auto_signaltap_0_1_b057.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990852398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990852398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i884 " "Found entity 1: altsyncram_i884" {  } { { "db/altsyncram_i884.tdf" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/db/altsyncram_i884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990853536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990853536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/db/mux_ilc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990853641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990853641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990853688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990853688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g7i " "Found entity 1: cntr_g7i" {  } { { "db/cntr_g7i.tdf" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/db/cntr_g7i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990853753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990853753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990853792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990853792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/db/cntr_3vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990853838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990853838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990853895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990853895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990853929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990853929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990853978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990853978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad2/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572990854014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990854014 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572990854584 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1572990854764 ""}
