Dresden VHDL
===========

Lectures and Labs by Dr. Thomas Preusser from TUD.
Open access to labs and lectures.

Summer school dates: 30 June - 11 July.
These lectures and labs are property of Thomas Preusser.

  - Lab 1 noname
  - Lab 2 noname
  - Lab 3 noname
  - Lab 4 noname
  - Lab 5 noname
  - Lab 6 Stopwatch. Basic logic implemented. Not finished.
  - Lab 7 PS/2. ps2receiver bit receiver implemented. Lab is not finished.
