Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Wed Mar 25 12:53:44 2015
| Host              : sena running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_timing_summary -file ./Impl/TopDown/top-post-place-timing-summary.rpt
| Design            : mkZynqTop
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.727        0.000                      0                 1736       -0.096       -0.318                      8                 1736        3.725        0.000                       0                   844  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.000}        6.000           166.667         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.727        0.000                      0                 1736       -0.096       -0.318                      8                 1736        3.725        0.000                       0                   844  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.727ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -0.096ns,  Total Violation       -0.318ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 top_lLedController_remainingDuration_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.014ns (24.823%)  route 3.071ns (75.177%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_ps7_foo/FCLKCLK[0]
                         net (fo=1, estimated)        0.000     0.000    ps7_b2c_0_OUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.101 r  ps7_fclk_0_c/O
                         net (fo=852, estimated)      1.845     1.946    CLK_deleteme_unused_clock_OBUF
    SLICE_X38Y100                                                     r  top_lLedController_remainingDuration_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.518     2.464 r  top_lLedController_remainingDuration_reg[21]/Q
                         net (fo=3, estimated)        0.816     3.280    top_lLedController_ledsCmdFifo/Q[21]
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.404 r  top_lLedController_ledsCmdFifo/top_lLedController_remainingDuration[31]_i_7/O
                         net (fo=1, estimated)        0.448     3.852    top_lLedController_ledsCmdFifo/n_0_top_lLedController_remainingDuration[31]_i_7
    SLICE_X40Y98         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  top_lLedController_ledsCmdFifo/top_lLedController_remainingDuration[31]_i_3/O
                         net (fo=2, estimated)        0.504     4.480    top_lLedController_ledsCmdFifo/n_0_top_lLedController_remainingDuration[31]_i_3
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.124     4.604 f  top_lLedController_ledsCmdFifo/tail[4]_i_3/O
                         net (fo=79, estimated)       0.595     5.199    top_lLedController_ledsCmdFifo/n_0_tail[4]_i_3
    SLICE_X34Y97         LUT5 (Prop_lut5_I3_O)        0.124     5.323 r  top_lLedController_ledsCmdFifo/tail[4]_i_1/O
                         net (fo=61, estimated)       0.708     6.031    top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/WE
    SLICE_X36Y95         RAMD32                                       r  top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps7_ps7_foo/FCLKCLK[0]
                         net (fo=1, estimated)        0.000    10.000    ps7_b2c_0_OUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.091 r  ps7_fclk_0_c/O
                         net (fo=852, estimated)      1.478    11.569    top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/WCLK
    SLICE_X36Y95                                                      r  top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/RAMA/CLK
                         clock pessimism              0.024    11.593    
                         clock uncertainty           -0.302    11.291    
    SLICE_X36Y95         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    10.758    top_lLedController_ledsCmdFifo/arr_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         10.758    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  4.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo/D_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo/data1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.456%)  route 0.148ns (53.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_ps7_foo/FCLKCLK[0]
                         net (fo=1, estimated)        0.000     0.000    ps7_b2c_0_OUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.026 r  ps7_fclk_0_c/O
                         net (fo=852, estimated)      0.576     0.602    top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo/CLK_deleteme_unused_clock_OBUF
    SLICE_X28Y98                                                      r  top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo/D_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.128     0.730 r  top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo/D_OUT_reg[4]/Q
                         net (fo=2, estimated)        0.148     0.878    top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo/D[5]
    SLICE_X29Y100        FDRE                                         r  top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo/data1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_ps7_foo/FCLKCLK[0]
                         net (fo=1, estimated)        0.000     0.000    ps7_b2c_0_OUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.029 r  ps7_fclk_0_c/O
                         net (fo=852, estimated)      0.931     0.960    top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo/CLK_deleteme_unused_clock_OBUF
    SLICE_X29Y100                                                     r  top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo/data1_reg_reg[5]/C
                         clock pessimism             -0.008     0.952    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.022     0.974    top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo/data1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                 -0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ps7_ps7_foo/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location        Pin                                                       
Min Period        n/a     BUFG/I      n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  ps7_fclk_0_c/I                                            
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     4.975   3.725  SLICE_X34Y96    top_lLedController_ledsCmdFifo/arr_reg_0_31_0_5/RAMA/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     4.975   3.725  SLICE_X34Y96    top_lLedController_ledsCmdFifo/arr_reg_0_31_0_5/RAMA/CLK  



