{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 17:42:57 2014 " "Info: Processing started: Wed Feb 12 17:42:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DataPath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-RTL " "Info: Found design unit 1: DataPath-RTL" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Info: Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Logic_Slice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Logic_Slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic_Slice-RTL " "Info: Found design unit 1: Logic_Slice-RTL" {  } { { "Logic_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Logic_Slice.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Logic_Slice " "Info: Found entity 1: Logic_Slice" {  } { { "Logic_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Logic_Slice.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Slice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU_Slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Slice-RTL " "Info: Found design unit 1: ALU_Slice-RTL" {  } { { "ALU_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU_Slice.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Slice " "Info: Found entity 1: ALU_Slice" {  } { { "ALU_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU_Slice.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Function_Unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Function_Unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Function_Unit-RTL " "Info: Found design unit 1: Function_Unit-RTL" {  } { { "Function_Unit.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Function_Unit " "Info: Found entity 1: Function_Unit" {  } { { "Function_Unit.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Info: Found design unit 1: ALU-RTL" {  } { { "ALU.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-RTL " "Info: Found design unit 1: shifter-RTL" {  } { { "Shifter.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Shifter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Info: Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Shifter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RTL " "Info: Found design unit 1: RegisterFile-RTL" {  } { { "RegisterFile.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/RegisterFile.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info: Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/RegisterFile.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Info: Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Registers " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Registers\"" {  } { { "DataPath.vhd" "Registers" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Function_Unit Function_Unit:Functions " "Info: Elaborating entity \"Function_Unit\" for hierarchy \"Function_Unit:Functions\"" {  } { { "DataPath.vhd" "Functions" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Function_Unit:Functions\|ALU:ALU_Inst " "Info: Elaborating entity \"ALU\" for hierarchy \"Function_Unit:Functions\|ALU:ALU_Inst\"" {  } { { "Function_Unit.vhd" "ALU_Inst" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_Slice Function_Unit:Functions\|ALU:ALU_Inst\|Logic_Slice:\\Logic_Generate:0:LS " "Info: Elaborating entity \"Logic_Slice\" for hierarchy \"Function_Unit:Functions\|ALU:ALU_Inst\|Logic_Slice:\\Logic_Generate:0:LS\"" {  } { { "ALU.vhd" "\\Logic_Generate:0:LS" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Slice Function_Unit:Functions\|ALU:ALU_Inst\|ALU_Slice:\\ALU_Generate:0:ALUS " "Info: Elaborating entity \"ALU_Slice\" for hierarchy \"Function_Unit:Functions\|ALU:ALU_Inst\|ALU_Slice:\\ALU_Generate:0:ALUS\"" {  } { { "ALU.vhd" "\\ALU_Generate:0:ALUS" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Function_Unit:Functions\|Shifter:Shift_Inst " "Info: Elaborating entity \"Shifter\" for hierarchy \"Function_Unit:Functions\|Shifter:Shift_Inst\"" {  } { { "Function_Unit.vhd" "Shift_Inst" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "392 " "Info: Implemented 392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Info: Implemented 42 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "324 " "Info: Implemented 324 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 12 17:42:59 2014 " "Info: Processing ended: Wed Feb 12 17:42:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Info: Quartus II Flow was successful. 0 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 17:43:00 2014 " "Info: Processing started: Wed Feb 12 17:43:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DataPath EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"DataPath\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 531 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 532 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 68 " "Critical Warning: No exact pin location assignment(s) for 68 pins of 68 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[0\] " "Info: Pin RAM_Data_out\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 76 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[1\] " "Info: Pin RAM_Data_out\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 77 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[2\] " "Info: Pin RAM_Data_out\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 78 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[3\] " "Info: Pin RAM_Data_out\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 79 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[4\] " "Info: Pin RAM_Data_out\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 80 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[5\] " "Info: Pin RAM_Data_out\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 81 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[6\] " "Info: Pin RAM_Data_out\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 82 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[7\] " "Info: Pin RAM_Data_out\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 83 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[8\] " "Info: Pin RAM_Data_out\[8\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[8] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 84 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[9\] " "Info: Pin RAM_Data_out\[9\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[9] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 85 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[10\] " "Info: Pin RAM_Data_out\[10\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[10] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 86 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[11\] " "Info: Pin RAM_Data_out\[11\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[11] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 87 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[0\] " "Info: Pin RAM_Addr_out\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 88 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[1\] " "Info: Pin RAM_Addr_out\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 89 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[2\] " "Info: Pin RAM_Addr_out\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 90 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[3\] " "Info: Pin RAM_Addr_out\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 91 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[4\] " "Info: Pin RAM_Addr_out\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 92 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[5\] " "Info: Pin RAM_Addr_out\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 93 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[6\] " "Info: Pin RAM_Addr_out\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 94 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[7\] " "Info: Pin RAM_Addr_out\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 95 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[8\] " "Info: Pin RAM_Addr_out\[8\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[8] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 96 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[9\] " "Info: Pin RAM_Addr_out\[9\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[9] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 97 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[10\] " "Info: Pin RAM_Addr_out\[10\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[10] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 98 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[11\] " "Info: Pin RAM_Addr_out\[11\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[11] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 99 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout " "Info: Pin Cout not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Cout } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 102 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Info: Pin Z not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Z } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 18 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 103 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[7\] " "Info: Pin Control_Word\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 43 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[8\] " "Info: Pin Control_Word\[8\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[8] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 44 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[9\] " "Info: Pin Control_Word\[9\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[9] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 45 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[6\] " "Info: Pin Control_Word\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 42 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[0\] " "Info: Pin Const\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 52 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[1\] " "Info: Pin Const\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 53 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[2\] " "Info: Pin Const\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 54 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[3\] " "Info: Pin Const\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 55 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[4\] " "Info: Pin Const\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 56 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[5\] " "Info: Pin Const\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 57 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[6\] " "Info: Pin Const\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 58 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[7\] " "Info: Pin Const\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 59 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[8\] " "Info: Pin Const\[8\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[8] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 60 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[9\] " "Info: Pin Const\[9\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[9] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 61 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[10\] " "Info: Pin Const\[10\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[10] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 62 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[11\] " "Info: Pin Const\[11\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[11] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 63 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[10\] " "Info: Pin Control_Word\[10\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[10] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 46 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[11\] " "Info: Pin Control_Word\[11\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[11] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 47 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[12\] " "Info: Pin Control_Word\[12\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[12] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 48 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[3\] " "Info: Pin Control_Word\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 39 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[4\] " "Info: Pin Control_Word\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 40 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[2\] " "Info: Pin Control_Word\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 38 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[5\] " "Info: Pin Control_Word\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 41 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[0\] " "Info: Pin RAM_Data_in\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 64 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[1\] " "Info: Pin Control_Word\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 37 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Clock } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 11 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 101 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Info: Pin Reset not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Reset } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 10 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 100 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[13\] " "Info: Pin Control_Word\[13\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[13] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 49 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[14\] " "Info: Pin Control_Word\[14\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[14] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 50 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[15\] " "Info: Pin Control_Word\[15\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[15] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 51 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[0\] " "Info: Pin Control_Word\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 36 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[1\] " "Info: Pin RAM_Data_in\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 65 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[2\] " "Info: Pin RAM_Data_in\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 66 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[3\] " "Info: Pin RAM_Data_in\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 67 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[4\] " "Info: Pin RAM_Data_in\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 68 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[5\] " "Info: Pin RAM_Data_in\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 69 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[6\] " "Info: Pin RAM_Data_in\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 70 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[7\] " "Info: Pin RAM_Data_in\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 71 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[8\] " "Info: Pin RAM_Data_in\[8\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[8] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 72 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[9\] " "Info: Pin RAM_Data_in\[9\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[9] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 73 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[10\] " "Info: Pin RAM_Data_in\[10\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[10] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 74 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[11\] " "Info: Pin RAM_Data_in\[11\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[11] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 75 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DataPath.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DataPath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clock Global clock in PIN 10 " "Info: Automatically promoted signal \"Clock\" to use Global clock in PIN 10" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 11 0 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Reset Global clock in PIN 66 " "Info: Automatically promoted signal \"Reset\" to use Global clock in PIN 66" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 10 0 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Error" "EFYGR_FYGR_AUTO_GLOBAL_TOO_MANY_IOS" "68 2 63 " "Error: Project requires 68 general-purpose I/O pins and 2 reserved I/O pins, but target device can contain only 63 general-purpose I/O pins" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_TOO_MANY_IOS_SUB" "~nCSO~ " "Info: Pin ~nCSO~ is reserved" {  } {  } 0 0 "Pin %1!s! is reserved" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_TOO_MANY_IOS_SUB" "~ASDO~ " "Info: Pin ~ASDO~ is reserved" {  } {  } 0 0 "Pin %1!s! is reserved" 0 0 "" 0 -1}  } { { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 531 5593 6598 0} { 0 { 0 ""} 0 532 5593 6598 0}  }  } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } }  } 0 0 "Project requires %1!d! general-purpose I/O pins and %2!d! reserved I/O pins, but target device can contain only %3!d! general-purpose I/O pins" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_FAIL" "" "Error: Can't fit design in device" {  } {  } 0 0 "Can't fit design in device" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus II " "Error: Quartus II Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Error: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 12 17:43:01 2014 " "Error: Processing ended: Wed Feb 12 17:43:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 6 s " "Error: Quartus II Flow was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
