INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 9/Lab 9/Lab 9.srcs/sim_2/new/ALU_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
