READ_ELF
5513
wrong: 
 cycle ========================0
fetch ins pc 00000000000000000000000001011100
-------- CACHE STATISTICS ----------
Num Read: 4
Num Write: 0
Num Hit: 3
Num Miss: 1
Total Cycles: 8
------ CACHE STATISTICS DONE--------
iss check pc 00000000000000000000000000000000
cycle ========================1
iss check pc 00000000000000000000000000000000
cycle ========================2
fetch ins from icache 00000000000000000000000010010011
iss check pc 00000000000000000000000000000000
cycle ========================3
write ins_buffer pc 00000000000000000000000001011100
iss check pc 00000000000000000000000000000000
cycle ========================4
fetch ins pc 00000000000000000000000001100000
-------- CACHE STATISTICS ----------
Num Read: 8
Num Write: 0
Num Hit: 7
Num Miss: 1
Total Cycles: 8
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000005c
decode addi
rd : 1rename rd : 1
 in rob 9200000000000000000000000001011100
iss check pc 00000000000000000000000001011100
iss_alu
cycle ========================5
alu done
Alu_Update_Prf: core 0: 0x000000000000005C     x1 <- 0000000000000000
cycle ========================6
commit pc 00000000000000000000000001011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000100010011
cycle ========================7
write ins_buffer pc 00000000000000000000000001100000
cycle ========================8
fetch ins pc 00000000000000000000000001100100
-------- CACHE STATISTICS ----------
Num Read: 12
Num Write: 0
Num Hit: 11
Num Miss: 1
Total Cycles: 8
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000060
decode addi
rd : 2rename rd : 2
 in rob 9600000000000000000000000001100000
iss check pc 00000000000000000000000001100000
iss_alu
cycle ========================9
alu done
Alu_Update_Prf: core 0: 0x0000000000000060     x2 <- 0000000000000000
cycle ========================10
commit pc 00000000000000000000000001100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000110010011
cycle ========================11
write ins_buffer pc 00000000000000000000000001100100
cycle ========================12
fetch ins pc 00000000000000000000000001101000
-------- CACHE STATISTICS ----------
Num Read: 16
Num Write: 0
Num Hit: 15
Num Miss: 1
Total Cycles: 8
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000064
decode addi
rd : 3rename rd : 3
 in rob 10000000000000000000000000001100100
iss check pc 00000000000000000000000001100100
iss_alu
cycle ========================13
alu done
Alu_Update_Prf: core 0: 0x0000000000000064     x3 <- 0000000000000000
cycle ========================14
commit pc 00000000000000000000000001100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================15
write ins_buffer pc 00000000000000000000000001101000
cycle ========================16
fetch ins pc 00000000000000000000000001101100
-------- CACHE STATISTICS ----------
Num Read: 20
Num Write: 0
Num Hit: 19
Num Miss: 1
Total Cycles: 8
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000068
decode addi
rd : 4rename rd : 4
 in rob 10400000000000000000000000001101000
iss check pc 00000000000000000000000001101000
iss_alu
cycle ========================17
alu done
Alu_Update_Prf: core 0: 0x0000000000000068     x4 <- 0000000000000000
cycle ========================18
commit pc 00000000000000000000000001101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001010010011
cycle ========================19
write ins_buffer pc 00000000000000000000000001101100
cycle ========================20
fetch ins pc 00000000000000000000000001110000
-------- CACHE STATISTICS ----------
Num Read: 24
Num Write: 0
Num Hit: 23
Num Miss: 1
Total Cycles: 8
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000006c
decode addi
rd : 5rename rd : 5
 in rob 10800000000000000000000000001101100
iss check pc 00000000000000000000000001101100
iss_alu
cycle ========================21
alu done
Alu_Update_Prf: core 0: 0x000000000000006C     x5 <- 0000000000000000
cycle ========================22
commit pc 00000000000000000000000001101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001100010011
cycle ========================23
write ins_buffer pc 00000000000000000000000001110000
cycle ========================24
fetch ins pc 00000000000000000000000001110100
-------- CACHE STATISTICS ----------
Num Read: 28
Num Write: 0
Num Hit: 27
Num Miss: 1
Total Cycles: 8
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000070
decode addi
rd : 6rename rd : 6
 in rob 11200000000000000000000000001110000
iss check pc 00000000000000000000000001110000
iss_alu
cycle ========================25
alu done
Alu_Update_Prf: core 0: 0x0000000000000070     x6 <- 0000000000000000
cycle ========================26
commit pc 00000000000000000000000001110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001110010011
cycle ========================27
write ins_buffer pc 00000000000000000000000001110100
cycle ========================28
fetch ins pc 00000000000000000000000001111000
-------- CACHE STATISTICS ----------
Num Read: 32
Num Write: 0
Num Hit: 31
Num Miss: 1
Total Cycles: 8
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000074
decode addi
rd : 7rename rd : 7
 in rob 11600000000000000000000000001110100
iss check pc 00000000000000000000000001110100
iss_alu
cycle ========================29
alu done
Alu_Update_Prf: core 0: 0x0000000000000074     x7 <- 0000000000000000
cycle ========================30
commit pc 00000000000000000000000001110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000010000010011
cycle ========================31
write ins_buffer pc 00000000000000000000000001111000
cycle ========================32
fetch ins pc 00000000000000000000000001111100
-------- CACHE STATISTICS ----------
Num Read: 36
Num Write: 0
Num Hit: 35
Num Miss: 1
Total Cycles: 8
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000078
decode addi
rd : 8rename rd : 8
 in rob 12000000000000000000000000001111000
iss check pc 00000000000000000000000001111000
iss_alu
cycle ========================33
alu done
Alu_Update_Prf: core 0: 0x0000000000000078     x8 <- 0000000000000000
cycle ========================34
commit pc 00000000000000000000000001111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000010010010011
cycle ========================35
write ins_buffer pc 00000000000000000000000001111100
cycle ========================36
fetch ins pc 00000000000000000000000010000000
-------- CACHE STATISTICS ----------
Num Read: 40
Num Write: 0
Num Hit: 38
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000007c
decode addi
rd : 9rename rd : 9
 in rob 12400000000000000000000000001111100
iss check pc 00000000000000000000000001111100
iss_alu
cycle ========================37
alu done
Alu_Update_Prf: core 0: 0x000000000000007C     x9 <- 0000000000000000
cycle ========================38
commit pc 00000000000000000000000001111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000010100010011
cycle ========================39
write ins_buffer pc 00000000000000000000000010000000
cycle ========================40
fetch ins pc 00000000000000000000000010000100
-------- CACHE STATISTICS ----------
Num Read: 44
Num Write: 0
Num Hit: 42
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000080
decode addi
rd : 10rename rd : 10
 in rob 12800000000000000000000000010000000
iss check pc 00000000000000000000000010000000
iss_alu
cycle ========================41
alu done
Alu_Update_Prf: core 0: 0x0000000000000080     x10 <- 0000000000000000
cycle ========================42
commit pc 00000000000000000000000010000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000010110010011
cycle ========================43
write ins_buffer pc 00000000000000000000000010000100
cycle ========================44
fetch ins pc 00000000000000000000000010001000
-------- CACHE STATISTICS ----------
Num Read: 48
Num Write: 0
Num Hit: 46
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000084
decode addi
rd : 11rename rd : 11
 in rob 13200000000000000000000000010000100
iss check pc 00000000000000000000000010000100
iss_alu
cycle ========================45
alu done
Alu_Update_Prf: core 0: 0x0000000000000084     x11 <- 0000000000000000
cycle ========================46
commit pc 00000000000000000000000010000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000011000010011
cycle ========================47
write ins_buffer pc 00000000000000000000000010001000
cycle ========================48
fetch ins pc 00000000000000000000000010001100
-------- CACHE STATISTICS ----------
Num Read: 52
Num Write: 0
Num Hit: 50
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000088
decode addi
rd : 12rename rd : 12
 in rob 13600000000000000000000000010001000
iss check pc 00000000000000000000000010001000
iss_alu
cycle ========================49
alu done
Alu_Update_Prf: core 0: 0x0000000000000088     x12 <- 0000000000000000
cycle ========================50
commit pc 00000000000000000000000010001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000011010010011
cycle ========================51
write ins_buffer pc 00000000000000000000000010001100
cycle ========================52
fetch ins pc 00000000000000000000000010010000
-------- CACHE STATISTICS ----------
Num Read: 56
Num Write: 0
Num Hit: 54
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000008c
decode addi
rd : 13rename rd : 13
 in rob 14000000000000000000000000010001100
iss check pc 00000000000000000000000010001100
iss_alu
cycle ========================53
alu done
Alu_Update_Prf: core 0: 0x000000000000008C     x13 <- 0000000000000000
cycle ========================54
commit pc 00000000000000000000000010001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000011100010011
cycle ========================55
write ins_buffer pc 00000000000000000000000010010000
cycle ========================56
fetch ins pc 00000000000000000000000010010100
-------- CACHE STATISTICS ----------
Num Read: 60
Num Write: 0
Num Hit: 58
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000090
decode addi
rd : 14rename rd : 14
 in rob 14400000000000000000000000010010000
iss check pc 00000000000000000000000010010000
iss_alu
cycle ========================57
alu done
Alu_Update_Prf: core 0: 0x0000000000000090     x14 <- 0000000000000000
cycle ========================58
commit pc 00000000000000000000000010010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000011110010011
cycle ========================59
write ins_buffer pc 00000000000000000000000010010100
cycle ========================60
fetch ins pc 00000000000000000000000010011000
-------- CACHE STATISTICS ----------
Num Read: 64
Num Write: 0
Num Hit: 62
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000094
decode addi
rd : 15rename rd : 15
 in rob 14800000000000000000000000010010100
iss check pc 00000000000000000000000010010100
iss_alu
cycle ========================61
alu done
Alu_Update_Prf: core 0: 0x0000000000000094     x15 <- 0000000000000000
cycle ========================62
commit pc 00000000000000000000000010010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000100000010011
cycle ========================63
write ins_buffer pc 00000000000000000000000010011000
cycle ========================64
fetch ins pc 00000000000000000000000010011100
-------- CACHE STATISTICS ----------
Num Read: 68
Num Write: 0
Num Hit: 66
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000098
decode addi
rd : 16rename rd : 16
 in rob 15200000000000000000000000010011000
iss check pc 00000000000000000000000010011000
iss_alu
cycle ========================65
alu done
Alu_Update_Prf: core 0: 0x0000000000000098     x16 <- 0000000000000000
cycle ========================66
commit pc 00000000000000000000000010011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000100010010011
cycle ========================67
write ins_buffer pc 00000000000000000000000010011100
cycle ========================68
fetch ins pc 00000000000000000000000010100000
-------- CACHE STATISTICS ----------
Num Read: 72
Num Write: 0
Num Hit: 70
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000009c
decode addi
rd : 17rename rd : 17
 in rob 15600000000000000000000000010011100
iss check pc 00000000000000000000000010011100
iss_alu
cycle ========================69
alu done
Alu_Update_Prf: core 0: 0x000000000000009C     x17 <- 0000000000000000
cycle ========================70
commit pc 00000000000000000000000010011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000100100010011
cycle ========================71
write ins_buffer pc 00000000000000000000000010100000
cycle ========================72
fetch ins pc 00000000000000000000000010100100
-------- CACHE STATISTICS ----------
Num Read: 76
Num Write: 0
Num Hit: 74
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000a0
decode addi
rd : 18rename rd : 18
 in rob 16000000000000000000000000010100000
iss check pc 00000000000000000000000010100000
iss_alu
cycle ========================73
alu done
Alu_Update_Prf: core 0: 0x00000000000000A0     x18 <- 0000000000000000
cycle ========================74
commit pc 00000000000000000000000010100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000100110010011
cycle ========================75
write ins_buffer pc 00000000000000000000000010100100
cycle ========================76
fetch ins pc 00000000000000000000000010101000
-------- CACHE STATISTICS ----------
Num Read: 80
Num Write: 0
Num Hit: 78
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000a4
decode addi
rd : 19rename rd : 19
 in rob 16400000000000000000000000010100100
iss check pc 00000000000000000000000010100100
iss_alu
cycle ========================77
alu done
Alu_Update_Prf: core 0: 0x00000000000000A4     x19 <- 0000000000000000
cycle ========================78
commit pc 00000000000000000000000010100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000101000010011
cycle ========================79
write ins_buffer pc 00000000000000000000000010101000
cycle ========================80
fetch ins pc 00000000000000000000000010101100
-------- CACHE STATISTICS ----------
Num Read: 84
Num Write: 0
Num Hit: 82
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000a8
decode addi
rd : 20rename rd : 20
 in rob 16800000000000000000000000010101000
iss check pc 00000000000000000000000010101000
iss_alu
cycle ========================81
alu done
Alu_Update_Prf: core 0: 0x00000000000000A8     x20 <- 0000000000000000
cycle ========================82
commit pc 00000000000000000000000010101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000101010010011
cycle ========================83
write ins_buffer pc 00000000000000000000000010101100
cycle ========================84
fetch ins pc 00000000000000000000000010110000
-------- CACHE STATISTICS ----------
Num Read: 88
Num Write: 0
Num Hit: 86
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000ac
decode addi
rd : 21rename rd : 21
 in rob 17200000000000000000000000010101100
iss check pc 00000000000000000000000010101100
iss_alu
cycle ========================85
alu done
Alu_Update_Prf: core 0: 0x00000000000000AC     x21 <- 0000000000000000
cycle ========================86
commit pc 00000000000000000000000010101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000101100010011
cycle ========================87
write ins_buffer pc 00000000000000000000000010110000
cycle ========================88
fetch ins pc 00000000000000000000000010110100
-------- CACHE STATISTICS ----------
Num Read: 92
Num Write: 0
Num Hit: 90
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000b0
decode addi
rd : 22rename rd : 22
 in rob 17600000000000000000000000010110000
iss check pc 00000000000000000000000010110000
iss_alu
cycle ========================89
alu done
Alu_Update_Prf: core 0: 0x00000000000000B0     x22 <- 0000000000000000
cycle ========================90
commit pc 00000000000000000000000010110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000101110010011
cycle ========================91
write ins_buffer pc 00000000000000000000000010110100
cycle ========================92
fetch ins pc 00000000000000000000000010111000
-------- CACHE STATISTICS ----------
Num Read: 96
Num Write: 0
Num Hit: 94
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000b4
decode addi
rd : 23rename rd : 23
 in rob 18000000000000000000000000010110100
iss check pc 00000000000000000000000010110100
iss_alu
cycle ========================93
alu done
Alu_Update_Prf: core 0: 0x00000000000000B4     x23 <- 0000000000000000
cycle ========================94
commit pc 00000000000000000000000010110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000110000010011
cycle ========================95
write ins_buffer pc 00000000000000000000000010111000
cycle ========================96
fetch ins pc 00000000000000000000000010111100
-------- CACHE STATISTICS ----------
Num Read: 100
Num Write: 0
Num Hit: 98
Num Miss: 2
Total Cycles: 16
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000b8
decode addi
rd : 24rename rd : 24
 in rob 18400000000000000000000000010111000
iss check pc 00000000000000000000000010111000
iss_alu
cycle ========================97
alu done
Alu_Update_Prf: core 0: 0x00000000000000B8     x24 <- 0000000000000000
cycle ========================98
commit pc 00000000000000000000000010111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000110010010011
cycle ========================99
write ins_buffer pc 00000000000000000000000010111100
cycle ========================100
fetch ins pc 00000000000000000000000011000000
-------- CACHE STATISTICS ----------
Num Read: 104
Num Write: 0
Num Hit: 101
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000bc
decode addi
rd : 25rename rd : 25
 in rob 18800000000000000000000000010111100
iss check pc 00000000000000000000000010111100
iss_alu
cycle ========================101
alu done
Alu_Update_Prf: core 0: 0x00000000000000BC     x25 <- 0000000000000000
cycle ========================102
commit pc 00000000000000000000000010111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000110100010011
cycle ========================103
write ins_buffer pc 00000000000000000000000011000000
cycle ========================104
fetch ins pc 00000000000000000000000011000100
-------- CACHE STATISTICS ----------
Num Read: 108
Num Write: 0
Num Hit: 105
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000c0
decode addi
rd : 26rename rd : 26
 in rob 19200000000000000000000000011000000
iss check pc 00000000000000000000000011000000
iss_alu
cycle ========================105
alu done
Alu_Update_Prf: core 0: 0x00000000000000C0     x26 <- 0000000000000000
cycle ========================106
commit pc 00000000000000000000000011000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000110110010011
cycle ========================107
write ins_buffer pc 00000000000000000000000011000100
cycle ========================108
fetch ins pc 00000000000000000000000011001000
-------- CACHE STATISTICS ----------
Num Read: 112
Num Write: 0
Num Hit: 109
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000c4
decode addi
rd : 27rename rd : 27
 in rob 19600000000000000000000000011000100
iss check pc 00000000000000000000000011000100
iss_alu
cycle ========================109
alu done
Alu_Update_Prf: core 0: 0x00000000000000C4     x27 <- 0000000000000000
cycle ========================110
commit pc 00000000000000000000000011000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000111000010011
cycle ========================111
write ins_buffer pc 00000000000000000000000011001000
cycle ========================112
fetch ins pc 00000000000000000000000011001100
-------- CACHE STATISTICS ----------
Num Read: 116
Num Write: 0
Num Hit: 113
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000c8
decode addi
rd : 28rename rd : 28
 in rob 20000000000000000000000000011001000
iss check pc 00000000000000000000000011001000
iss_alu
cycle ========================113
alu done
Alu_Update_Prf: core 0: 0x00000000000000C8     x28 <- 0000000000000000
cycle ========================114
commit pc 00000000000000000000000011001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000111010010011
cycle ========================115
write ins_buffer pc 00000000000000000000000011001100
cycle ========================116
fetch ins pc 00000000000000000000000011010000
-------- CACHE STATISTICS ----------
Num Read: 120
Num Write: 0
Num Hit: 117
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000cc
decode addi
rd : 29rename rd : 29
 in rob 20400000000000000000000000011001100
iss check pc 00000000000000000000000011001100
iss_alu
cycle ========================117
alu done
Alu_Update_Prf: core 0: 0x00000000000000CC     x29 <- 0000000000000000
cycle ========================118
commit pc 00000000000000000000000011001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000111100010011
cycle ========================119
write ins_buffer pc 00000000000000000000000011010000
cycle ========================120
fetch ins pc 00000000000000000000000011010100
-------- CACHE STATISTICS ----------
Num Read: 124
Num Write: 0
Num Hit: 121
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000d0
decode addi
rd : 30rename rd : 30
 in rob 20800000000000000000000000011010000
iss check pc 00000000000000000000000011010000
iss_alu
cycle ========================121
alu done
Alu_Update_Prf: core 0: 0x00000000000000D0     x30 <- 0000000000000000
cycle ========================122
commit pc 00000000000000000000000011010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000111110010011
cycle ========================123
write ins_buffer pc 00000000000000000000000011010100
cycle ========================124
fetch ins pc 00000000000000000000000011011000
-------- CACHE STATISTICS ----------
Num Read: 128
Num Write: 0
Num Hit: 125
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000d4
decode addi
rd : 31rename rd : 31
 in rob 21200000000000000000000000011010100
iss check pc 00000000000000000000000011010100
iss_alu
cycle ========================125
alu done
Alu_Update_Prf: core 0: 0x00000000000000D4     x31 <- 0000000000000000
cycle ========================126
commit pc 00000000000000000000000011010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11110001010000000010010101110011
cycle ========================127
write ins_buffer pc 00000000000000000000000011011000
cycle ========================128
fetch ins pc 00000000000000000000000011011100
-------- CACHE STATISTICS ----------
Num Read: 132
Num Write: 0
Num Hit: 129
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u-247455744
imm_i-236
decode core 0: 0x00000000d8
 csr ins4047512947
decode csr no use
 in rob 21600000000000000000000000011011000
iss check pc 00000000000000000000000011011000
commit_directly
iss directly
cycle ========================129
commit pc 00000000000000000000000011011000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================130
fetch ins from icache 00000000000001010001000001100011
cycle ========================131
write ins_buffer pc 00000000000000000000000011011100
cycle ========================132
fetch ins pc 00000000000000000000000011100000
-------- CACHE STATISTICS ----------
Num Read: 136
Num Write: 0
Num Hit: 133
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u331776
imm_i0
decode core 0: 0x00000000dc
decode branch
 in rob 22000000000000000000000000011011100
iss check pc 00000000000000000000000011011100
iss_alu
rs10rs20
alu branch b_success is 0
cycle ========================133
alu done
 FLUSH 00000000000000000000000011010000
fetch ins pc 00000000000000000000000011100000
-------- CACHE STATISTICS ----------
Num Read: 140
Num Write: 0
Num Hit: 137
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
cycle ========================134
commit pc 00000000000000000000000011011100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================135
fetch ins from icache 00000000000000000000001010010111
cycle ========================136
write ins_buffer pc 00000000000000000000000011100000
cycle ========================137
fetch ins pc 00000000000000000000000011100100
-------- CACHE STATISTICS ----------
Num Read: 144
Num Write: 0
Num Hit: 141
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000e0
decode auipc
rd : 5rename rd : 32
 in rob 22400000000000000000000000011100000
iss check pc 00000000000000000000000011100000
iss_alu
cycle ========================138
alu done
Alu_Update_Prf: core 0: 0x00000000000000E0     x32 <- 00000000000000E0
release free list
cycle ========================139
commit pc 00000000000000000000000011100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000001000000101000001010010011
cycle ========================140
write ins_buffer pc 00000000000000000000000011100100
cycle ========================141
fetch ins pc 00000000000000000000000011101000
-------- CACHE STATISTICS ----------
Num Read: 148
Num Write: 0
Num Hit: 145
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u16941056
imm_i16
decode core 0: 0x00000000e4
decode addi
rd : 5rename rd : 33
 in rob 22800000000000000000000000011100100
iss check pc 00000000000000000000000011100100
iss_alu
cycle ========================142
alu done
Alu_Update_Prf: core 0: 0x00000000000000E4     x33 <- 00000000000000F0
release free list
cycle ========================143
commit pc 00000000000000000000000011100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00110000010100101001000001110011
cycle ========================144
write ins_buffer pc 00000000000000000000000011101000
cycle ========================145
fetch ins pc 00000000000000000000000011101100
-------- CACHE STATISTICS ----------
Num Read: 152
Num Write: 0
Num Hit: 149
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u810717184
imm_i773
decode core 0: 0x00000000e8
 csr ins810717299
decode csr use
 in rob 23200000000000000000000000011101000
iss check pc 00000000000000000000000011101000
iss csr
cycle ========================146
csr done
cycle ========================147
commit pc 00000000000000000000000011101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00011000000000000101000001110011
cycle ========================148
write ins_buffer pc 00000000000000000000000011101100
cycle ========================149
fetch ins pc 00000000000000000000000011110000
-------- CACHE STATISTICS ----------
Num Read: 156
Num Write: 0
Num Hit: 153
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u402673664
imm_i384
decode core 0: 0x00000000ec
 csr ins402673779
decode csr no use
 in rob 23600000000000000000000000011101100
iss check pc 00000000000000000000000011101100
commit_directly
iss directly
cycle ========================150
commit pc 00000000000000000000000011101100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================151
fetch ins from icache 00000000000000000000001010010111
cycle ========================152
write ins_buffer pc 00000000000000000000000011110000
cycle ========================153
fetch ins pc 00000000000000000000000011110100
-------- CACHE STATISTICS ----------
Num Read: 160
Num Write: 0
Num Hit: 157
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000f0
decode auipc
rd : 5rename rd : 34
 in rob 24000000000000000000000000011110000
iss check pc 00000000000000000000000011110000
iss_alu
cycle ========================154
alu done
Alu_Update_Prf: core 0: 0x00000000000000F0     x34 <- 00000000000000F0
release free list
cycle ========================155
commit pc 00000000000000000000000011110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000010010000101000001010010011
cycle ========================156
write ins_buffer pc 00000000000000000000000011110100
cycle ========================157
fetch ins pc 00000000000000000000000011111000
-------- CACHE STATISTICS ----------
Num Read: 164
Num Write: 0
Num Hit: 161
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u37912576
imm_i36
decode core 0: 0x00000000f4
decode addi
rd : 5rename rd : 35
 in rob 24400000000000000000000000011110100
iss check pc 00000000000000000000000011110100
iss_alu
cycle ========================158
alu done
Alu_Update_Prf: core 0: 0x00000000000000F4     x35 <- 0000000000000114
release free list
cycle ========================159
commit pc 00000000000000000000000011110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00110000010100101001000001110011
cycle ========================160
write ins_buffer pc 00000000000000000000000011111000
cycle ========================161
fetch ins pc 00000000000000000000000011111100
-------- CACHE STATISTICS ----------
Num Read: 168
Num Write: 0
Num Hit: 165
Num Miss: 3
Total Cycles: 24
------ CACHE STATISTICS DONE--------
imm_u810717184
imm_i773
decode core 0: 0x00000000f8
 csr ins810717299
decode csr use
 in rob 24800000000000000000000000011111000
iss check pc 00000000000000000000000011111000
iss csr
cycle ========================162
csr done
cycle ========================163
commit pc 00000000000000000000000011111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100000000001010011011
cycle ========================164
write ins_buffer pc 00000000000000000000000011111100
cycle ========================165
fetch ins pc 00000000000000000000000100000000
-------- CACHE STATISTICS ----------
Num Read: 172
Num Write: 0
Num Hit: 168
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u1048576
imm_i1
decode core 0: 0x00000000fc
decode addiw
rd : 5rename rd : 36
 in rob 25200000000000000000000000011111100
iss check pc 00000000000000000000000011111100
iss_alu
cycle ========================166
alu done
Alu_Update_Prf: core 0: 0x00000000000000FC     x36 <- 0000000000000001
release free list
cycle ========================167
commit pc 00000000000000000000000011111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000011010100101001001010010011
cycle ========================168
write ins_buffer pc 00000000000000000000000100000000
cycle ========================169
fetch ins pc 00000000000000000000000100000100
-------- CACHE STATISTICS ----------
Num Read: 176
Num Write: 0
Num Hit: 172
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u55742464
imm_i53
decode core 0: 0x00000000100
rd : 5rename rd : 37
 in rob 25600000000000000000000000100000000
iss check pc 00000000000000000000000100000000
iss_alu
alu slli
21
cycle ========================170
alu done
Alu_Update_Prf: core 0: 0x0000000000000100     x37 <- 0000000000200000
release free list
cycle ========================171
commit pc 00000000000000000000000100000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100101000001010010011
cycle ========================172
write ins_buffer pc 00000000000000000000000100000100
cycle ========================173
fetch ins pc 00000000000000000000000100001000
-------- CACHE STATISTICS ----------
Num Read: 180
Num Write: 0
Num Hit: 176
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u-884736
imm_i-1
decode core 0: 0x00000000104
decode addi
rd : 5rename rd : 38
 in rob 26000000000000000000000000100000100
iss check pc 00000000000000000000000100000100
iss_alu
cycle ========================174
alu done
Alu_Update_Prf: core 0: 0x0000000000000104     x38 <- 00000000001FFFFF
release free list
cycle ========================175
commit pc 00000000000000000000000100000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00111011000000101001000001110011
cycle ========================176
write ins_buffer pc 00000000000000000000000100001000
cycle ========================177
fetch ins pc 00000000000000000000000100001100
-------- CACHE STATISTICS ----------
Num Read: 184
Num Write: 0
Num Hit: 180
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u990023680
imm_i944
decode core 0: 0x00000000108
 csr ins990023795
decode csr no use
 in rob 26400000000000000000000000100001000
iss check pc 00000000000000000000000100001000
commit_directly
iss directly
cycle ========================178
commit pc 00000000000000000000000100001000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================179
fetch ins from icache 00000001111100000000001010010011
cycle ========================180
write ins_buffer pc 00000000000000000000000100001100
cycle ========================181
fetch ins pc 00000000000000000000000100010000
-------- CACHE STATISTICS ----------
Num Read: 188
Num Write: 0
Num Hit: 184
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u32505856
imm_i31
decode core 0: 0x0000000010c
decode addi
rd : 5rename rd : 39
 in rob 26800000000000000000000000100001100
iss check pc 00000000000000000000000100001100
iss_alu
cycle ========================182
alu done
Alu_Update_Prf: core 0: 0x000000000000010C     x39 <- 000000000000001F
release free list
cycle ========================183
commit pc 00000000000000000000000100001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00111010000000101001000001110011
cycle ========================184
write ins_buffer pc 00000000000000000000000100010000
cycle ========================185
fetch ins pc 00000000000000000000000100010100
-------- CACHE STATISTICS ----------
Num Read: 192
Num Write: 0
Num Hit: 188
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u973246464
imm_i928
decode core 0: 0x00000000110
 csr ins973246579
decode csr no use
 in rob 27200000000000000000000000100010000
iss check pc 00000000000000000000000100010000
commit_directly
iss directly
cycle ========================186
commit pc 00000000000000000000000100010000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================187
fetch ins from icache 00110000010000000101000001110011
cycle ========================188
write ins_buffer pc 00000000000000000000000100010100
cycle ========================189
fetch ins pc 00000000000000000000000100011000
-------- CACHE STATISTICS ----------
Num Read: 196
Num Write: 0
Num Hit: 192
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u809521152
imm_i772
decode core 0: 0x00000000114
 csr ins809521267
decode csr no use
 in rob 27600000000000000000000000100010100
iss check pc 00000000000000000000000100010100
commit_directly
iss directly
cycle ========================190
commit pc 00000000000000000000000100010100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================191
fetch ins from icache 00000000000000000000001010010111
cycle ========================192
write ins_buffer pc 00000000000000000000000100011000
cycle ========================193
fetch ins pc 00000000000000000000000100011100
-------- CACHE STATISTICS ----------
Num Read: 200
Num Write: 0
Num Hit: 196
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000118
decode auipc
rd : 5rename rd : 5
 in rob 28000000000000000000000000100011000
iss check pc 00000000000000000000000100011000
iss_alu
cycle ========================194
alu done
Alu_Update_Prf: core 0: 0x0000000000000118     x5 <- 0000000000000118
release free list
cycle ========================195
commit pc 00000000000000000000000100011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000001010000101000001010010011
cycle ========================196
write ins_buffer pc 00000000000000000000000100011100
cycle ========================197
fetch ins pc 00000000000000000000000100100000
-------- CACHE STATISTICS ----------
Num Read: 204
Num Write: 0
Num Hit: 200
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u21135360
imm_i20
decode core 0: 0x0000000011c
decode addi
rd : 5rename rd : 32
 in rob 28400000000000000000000000100011100
iss check pc 00000000000000000000000100011100
iss_alu
cycle ========================198
alu done
Alu_Update_Prf: core 0: 0x000000000000011C     x32 <- 000000000000012C
release free list
cycle ========================199
commit pc 00000000000000000000000100011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00110000010100101001000001110011
cycle ========================200
write ins_buffer pc 00000000000000000000000100100000
cycle ========================201
fetch ins pc 00000000000000000000000100100100
-------- CACHE STATISTICS ----------
Num Read: 208
Num Write: 0
Num Hit: 204
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u810717184
imm_i773
decode core 0: 0x00000000120
 csr ins810717299
decode csr use
 in rob 28800000000000000000000000100100000
iss check pc 00000000000000000000000100100000
iss csr
cycle ========================202
csr done
cycle ========================203
commit pc 00000000000000000000000100100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00110000001000000101000001110011
cycle ========================204
write ins_buffer pc 00000000000000000000000100100100
cycle ========================205
fetch ins pc 00000000000000000000000100101000
-------- CACHE STATISTICS ----------
Num Read: 212
Num Write: 0
Num Hit: 208
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u807424000
imm_i770
decode core 0: 0x00000000124
 csr ins807424115
decode csr no use
 in rob 29200000000000000000000000100100100
iss check pc 00000000000000000000000100100100
commit_directly
iss directly
cycle ========================206
commit pc 00000000000000000000000100100100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================207
fetch ins from icache 00110000001100000101000001110011
cycle ========================208
write ins_buffer pc 00000000000000000000000100101000
cycle ========================209
fetch ins pc 00000000000000000000000100101100
-------- CACHE STATISTICS ----------
Num Read: 216
Num Write: 0
Num Hit: 212
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u808472576
imm_i771
decode core 0: 0x00000000128
 csr ins808472691
decode csr no use
 in rob 29600000000000000000000000100101000
iss check pc 00000000000000000000000100101000
commit_directly
iss directly
cycle ========================210
commit pc 00000000000000000000000100101000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================211
fetch ins from icache 00000000000000000000000110010011
cycle ========================212
write ins_buffer pc 00000000000000000000000100101100
cycle ========================213
fetch ins pc 00000000000000000000000100110000
-------- CACHE STATISTICS ----------
Num Read: 220
Num Write: 0
Num Hit: 216
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000012c
decode addi
rd : 3rename rd : 33
 in rob 30000000000000000000000000100101100
iss check pc 00000000000000000000000100101100
iss_alu
cycle ========================214
alu done
Alu_Update_Prf: core 0: 0x000000000000012C     x33 <- 0000000000000000
release free list
cycle ========================215
commit pc 00000000000000000000000100101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001010010111
cycle ========================216
write ins_buffer pc 00000000000000000000000100110000
cycle ========================217
fetch ins pc 00000000000000000000000100110100
-------- CACHE STATISTICS ----------
Num Read: 224
Num Write: 0
Num Hit: 220
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000130
decode auipc
rd : 5rename rd : 34
 in rob 30400000000000000000000000100110000
iss check pc 00000000000000000000000100110000
iss_alu
cycle ========================218
alu done
Alu_Update_Prf: core 0: 0x0000000000000130     x34 <- 0000000000000130
release free list
cycle ========================219
commit pc 00000000000000000000000100110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11101101010000101000001010010011
cycle ========================220
write ins_buffer pc 00000000000000000000000100110100
cycle ========================221
fetch ins pc 00000000000000000000000100111000
-------- CACHE STATISTICS ----------
Num Read: 228
Num Write: 0
Num Hit: 224
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u-314408960
imm_i-300
decode core 0: 0x00000000134
decode addi
rd : 5rename rd : 35
 in rob 30800000000000000000000000100110100
iss check pc 00000000000000000000000100110100
iss_alu
cycle ========================222
alu done
Alu_Update_Prf: core 0: 0x0000000000000134     x35 <- 0000000000000004
release free list
cycle ========================223
commit pc 00000000000000000000000100110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00110000010100101001000001110011
cycle ========================224
write ins_buffer pc 00000000000000000000000100111000
cycle ========================225
fetch ins pc 00000000000000000000000100111100
-------- CACHE STATISTICS ----------
Num Read: 232
Num Write: 0
Num Hit: 228
Num Miss: 4
Total Cycles: 32
------ CACHE STATISTICS DONE--------
imm_u810717184
imm_i773
decode core 0: 0x00000000138
 csr ins810717299
decode csr use
 in rob 31200000000000000000000000100111000
iss check pc 00000000000000000000000100111000
iss csr
cycle ========================226
csr done
cycle ========================227
commit pc 00000000000000000000000100111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100000000010100010011
cycle ========================228
write ins_buffer pc 00000000000000000000000100111100
cycle ========================229
fetch ins pc 00000000000000000000000101000000
-------- CACHE STATISTICS ----------
Num Read: 236
Num Write: 0
Num Hit: 231
Num Miss: 5
Total Cycles: 40
------ CACHE STATISTICS DONE--------
imm_u1048576
imm_i1
decode core 0: 0x0000000013c
decode addi
rd : 10rename rd : 36
 in rob 31600000000000000000000000100111100
iss check pc 00000000000000000000000100111100
iss_alu
cycle ========================230
alu done
Alu_Update_Prf: core 0: 0x000000000000013C     x36 <- 0000000000000001
release free list
cycle ========================231
commit pc 00000000000000000000000100111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000001111101010001010100010011
cycle ========================232
write ins_buffer pc 00000000000000000000000101000000
cycle ========================233
fetch ins pc 00000000000000000000000101000100
-------- CACHE STATISTICS ----------
Num Read: 240
Num Write: 0
Num Hit: 235
Num Miss: 5
Total Cycles: 40
------ CACHE STATISTICS DONE--------
imm_u32837632
imm_i31
decode core 0: 0x00000000140
rd : 10rename rd : 37
 in rob 32000000000000000000000000101000000
iss check pc 00000000000000000000000101000000
iss_alu
alu slli
31
cycle ========================234
alu done
Alu_Update_Prf: core 0: 0x0000000000000140     x37 <- 0000000080000000
release free list
cycle ========================235
commit pc 00000000000000000000000101000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000001010101110001100011
cycle ========================236
write ins_buffer pc 00000000000000000000000101000100
cycle ========================237
fetch ins pc 00000000000000000000000101001000
-------- CACHE STATISTICS ----------
Num Read: 244
Num Write: 0
Num Hit: 239
Num Miss: 5
Total Cycles: 40
------ CACHE STATISTICS DONE--------
imm_u348160
imm_i0
decode core 0: 0x00000000144
decode branch
 in rob 32400000000000000000000000101000100
iss check pc 00000000000000000000000101000100
iss_alu
rs12147483648rs20
alu branch b_success is 1
cycle ========================238
alu done
 FLUSH 00000000000000000000000100110100
fetch ins pc 00000000000000000000000101011100
-------- CACHE STATISTICS ----------
Num Read: 248
Num Write: 0
Num Hit: 243
Num Miss: 5
Total Cycles: 40
------ CACHE STATISTICS DONE--------
cycle ========================239
commit pc 00000000000000000000000101000100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================240
fetch ins from icache 10000000000000000000001010010111
cycle ========================241
write ins_buffer pc 00000000000000000000000101011100
cycle ========================242
fetch ins pc 00000000000000000000000101100000
-------- CACHE STATISTICS ----------
Num Read: 252
Num Write: 0
Num Hit: 247
Num Miss: 5
Total Cycles: 40
------ CACHE STATISTICS DONE--------
imm_u-2147483648
imm_i-2048
decode core 0: 0x0000000015c
decode auipc
rd : 5rename rd : 38
 in rob 34800000000000000000000000101011100
iss check pc 00000000000000000000000101011100
iss_alu
cycle ========================243
alu done
Alu_Update_Prf: core 0: 0x000000000000015C     x38 <- FFFFFFFF8000015C
release free list
cycle ========================244
commit pc 00000000000000000000000101011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11101010010000101000001010010011
cycle ========================245
write ins_buffer pc 00000000000000000000000101100000
cycle ========================246
fetch ins pc 00000000000000000000000101100100
-------- CACHE STATISTICS ----------
Num Read: 256
Num Write: 0
Num Hit: 251
Num Miss: 5
Total Cycles: 40
------ CACHE STATISTICS DONE--------
imm_u-364740608
imm_i-348
decode core 0: 0x00000000160
decode addi
rd : 5rename rd : 39
 in rob 35200000000000000000000000101100000
iss check pc 00000000000000000000000101100000
iss_alu
cycle ========================247
alu done
Alu_Update_Prf: core 0: 0x0000000000000160     x39 <- FFFFFFFF80000000
release free list
cycle ========================248
commit pc 00000000000000000000000101100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000101000101001100011
cycle ========================249
write ins_buffer pc 00000000000000000000000101100100
cycle ========================250
fetch ins pc 00000000000000000000000101101000
-------- CACHE STATISTICS ----------
Num Read: 260
Num Write: 0
Num Hit: 255
Num Miss: 5
Total Cycles: 40
------ CACHE STATISTICS DONE--------
imm_u163840
imm_i0
decode core 0: 0x00000000164
decode branch
 in rob 35600000000000000000000000101100100
iss check pc 00000000000000000000000101100100
iss_alu
rs1-2147483648rs20
alu branch b_success is 0
cycle ========================251
alu done
 FLUSH 00000000000000000000000101011100
fetch ins pc 00000000000000000000000101101000
-------- CACHE STATISTICS ----------
Num Read: 264
Num Write: 0
Num Hit: 259
Num Miss: 5
Total Cycles: 40
------ CACHE STATISTICS DONE--------
cycle ========================252
commit pc 00000000000000000000000101100100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================253
fetch ins from icache 00010000010100101001000001110011
cycle ========================254
write ins_buffer pc 00000000000000000000000101101000
cycle ========================255
fetch ins pc 00000000000000000000000101101100
-------- CACHE STATISTICS ----------
Num Read: 268
Num Write: 0
Num Hit: 263
Num Miss: 5
Total Cycles: 40
------ CACHE STATISTICS DONE--------
imm_u273846272
imm_i261
decode core 0: 0x00000000168
 csr ins273846387
decode csr no use
 in rob 36000000000000000000000000101101000
iss check pc 00000000000000000000000101101000
commit_directly
iss directly
cycle ========================256
commit pc 00000000000000000000000101101000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================257
fetch ins from icache 00000000000000001011001010110111
cycle ========================258
write ins_buffer pc 00000000000000000000000101101100
cycle ========================259
fetch ins pc 00000000000000000000000101110000
-------- CACHE STATISTICS ----------
Num Read: 272
Num Write: 0
Num Hit: 267
Num Miss: 5
Total Cycles: 40
------ CACHE STATISTICS DONE--------
imm_u45056
imm_i0
decode core 0: 0x0000000016c
decode lui
rd : 5rename rd : 5
 in rob 36400000000000000000000000101101100
iss check pc 00000000000000000000000101101100
iss_alu
cycle ========================260
alu done
Alu_Update_Prf: core 0: 0x000000000000016C     x5 <- 000000000000B000
release free list
cycle ========================261
commit pc 00000000000000000000000101101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00010000100100101000001010011011
cycle ========================262
write ins_buffer pc 00000000000000000000000101110000
cycle ========================263
fetch ins pc 00000000000000000000000101110100
-------- CACHE STATISTICS ----------
Num Read: 276
Num Write: 0
Num Hit: 271
Num Miss: 5
Total Cycles: 40
------ CACHE STATISTICS DONE--------
imm_u278036480
imm_i265
decode core 0: 0x00000000170
decode addiw
rd : 5rename rd : 3
 in rob 36800000000000000000000000101110000
iss check pc 00000000000000000000000101110000
iss_alu
cycle ========================264
alu done
Alu_Update_Prf: core 0: 0x0000000000000170     x3 <- 000000000000B109
release free list
cycle ========================265
commit pc 00000000000000000000000101110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00110000001000101001000001110011
cycle ========================266
write ins_buffer pc 00000000000000000000000101110100
cycle ========================267
fetch ins pc 00000000000000000000000101111000
-------- CACHE STATISTICS ----------
Num Read: 280
Num Write: 0
Num Hit: 275
Num Miss: 5
Total Cycles: 40
------ CACHE STATISTICS DONE--------
imm_u807571456
imm_i770
decode core 0: 0x00000000174
 csr ins807571571
decode csr no use
 in rob 37200000000000000000000000101110100
iss check pc 00000000000000000000000101110100
commit_directly
iss directly
cycle ========================268
commit pc 00000000000000000000000101110100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================269
fetch ins from icache 00110000000000000101000001110011
cycle ========================270
write ins_buffer pc 00000000000000000000000101111000
cycle ========================271
fetch ins pc 00000000000000000000000101111100
-------- CACHE STATISTICS ----------
Num Read: 284
Num Write: 0
Num Hit: 279
Num Miss: 5
Total Cycles: 40
------ CACHE STATISTICS DONE--------
imm_u805326848
imm_i768
decode core 0: 0x00000000178
 csr ins805326963
decode csr no use
 in rob 37600000000000000000000000101111000
iss check pc 00000000000000000000000101111000
commit_directly
iss directly
cycle ========================272
commit pc 00000000000000000000000101111000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================273
fetch ins from icache 00000000000000000000001010010111
cycle ========================274
write ins_buffer pc 00000000000000000000000101111100
cycle ========================275
fetch ins pc 00000000000000000000000110000000
-------- CACHE STATISTICS ----------
Num Read: 288
Num Write: 0
Num Hit: 282
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000017c
decode auipc
rd : 5rename rd : 32
 in rob 38000000000000000000000000101111100
iss check pc 00000000000000000000000101111100
iss_alu
cycle ========================276
alu done
Alu_Update_Prf: core 0: 0x000000000000017C     x32 <- 000000000000017C
release free list
cycle ========================277
commit pc 00000000000000000000000101111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000001010000101000001010010011
cycle ========================278
write ins_buffer pc 00000000000000000000000110000000
cycle ========================279
fetch ins pc 00000000000000000000000110000100
-------- CACHE STATISTICS ----------
Num Read: 292
Num Write: 0
Num Hit: 286
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u21135360
imm_i20
decode core 0: 0x00000000180
decode addi
rd : 5rename rd : 34
 in rob 38400000000000000000000000110000000
iss check pc 00000000000000000000000110000000
iss_alu
cycle ========================280
alu done
Alu_Update_Prf: core 0: 0x0000000000000180     x34 <- 0000000000000190
release free list
cycle ========================281
commit pc 00000000000000000000000110000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00110100000100101001000001110011
cycle ========================282
write ins_buffer pc 00000000000000000000000110000100
cycle ========================283
fetch ins pc 00000000000000000000000110001000
-------- CACHE STATISTICS ----------
Num Read: 296
Num Write: 0
Num Hit: 290
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u873631744
imm_i833
decode core 0: 0x00000000184
 csr ins873631859
decode csr use
 in rob 38800000000000000000000000110000100
iss check pc 00000000000000000000000110000100
iss csr
cycle ========================284
csr done
cycle ========================285
commit pc 00000000000000000000000110000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11110001010000000010010101110011
cycle ========================286
write ins_buffer pc 00000000000000000000000110001000
cycle ========================287
fetch ins pc 00000000000000000000000110001100
-------- CACHE STATISTICS ----------
Num Read: 300
Num Write: 0
Num Hit: 294
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u-247455744
imm_i-236
decode core 0: 0x00000000188
 csr ins4047512947
decode csr no use
 in rob 39200000000000000000000000110001000
iss check pc 00000000000000000000000110001000
commit_directly
iss directly
cycle ========================288
commit pc 00000000000000000000000110001000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================289
fetch ins from icache 00110000001000000000000001110011
cycle ========================290
write ins_buffer pc 00000000000000000000000110001100
cycle ========================291
fetch ins pc 00000000000000000000000110010000
-------- CACHE STATISTICS ----------
Num Read: 304
Num Write: 0
Num Hit: 298
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u807403520
imm_i770
decode core 0: 0x0000000018c
 csr ins807403635
decode csr no use
decode mret
 in rob 39600000000000000000000000110001100
iss check pc 00000000000000000000000110001100
iss csr
cycle ========================292
csr done
 FLUSH 00000000000000000000000110000100
fetch ins pc 00000000000000000000000110010000
-------- CACHE STATISTICS ----------
Num Read: 308
Num Write: 0
Num Hit: 302
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
cycle ========================293
commit pc 00000000000000000000000110001100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================294
fetch ins from icache 00000000001000000000000110010011
cycle ========================295
write ins_buffer pc 00000000000000000000000110010000
cycle ========================296
fetch ins pc 00000000000000000000000110010100
-------- CACHE STATISTICS ----------
Num Read: 312
Num Write: 0
Num Hit: 306
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000190
decode addi
rd : 3rename rd : 10
 in rob 40000000000000000000000000110010000
iss check pc 00000000000000000000000110010000
iss_alu
cycle ========================297
alu done
Alu_Update_Prf: core 0: 0x0000000000000190     x10 <- 0000000000000002
release free list
cycle ========================298
commit pc 00000000000000000000000110010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000010010011
cycle ========================299
write ins_buffer pc 00000000000000000000000110010100
cycle ========================300
fetch ins pc 00000000000000000000000110011000
-------- CACHE STATISTICS ----------
Num Read: 316
Num Write: 0
Num Hit: 310
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000194
decode addi
rd : 1rename rd : 36
 in rob 40400000000000000000000000110010100
iss check pc 00000000000000000000000110010100
iss_alu
cycle ========================301
alu done
Alu_Update_Prf: core 0: 0x0000000000000194     x36 <- 0000000000000000
release free list
cycle ========================302
commit pc 00000000000000000000000110010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000100010011
cycle ========================303
write ins_buffer pc 00000000000000000000000110011000
cycle ========================304
fetch ins pc 00000000000000000000000110011100
-------- CACHE STATISTICS ----------
Num Read: 320
Num Write: 0
Num Hit: 314
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000198
decode addi
rd : 2rename rd : 35
 in rob 40800000000000000000000000110011000
iss check pc 00000000000000000000000110011000
iss_alu
cycle ========================305
alu done
Alu_Update_Prf: core 0: 0x0000000000000198     x35 <- 0000000000000000
release free list
cycle ========================306
commit pc 00000000000000000000000110011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================307
write ins_buffer pc 00000000000000000000000110011100
cycle ========================308
fetch ins pc 00000000000000000000000110100000
-------- CACHE STATISTICS ----------
Num Read: 324
Num Write: 0
Num Hit: 318
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x0000000019c
rd : 14rename rd : 38
 in rob 41200000000000000000000000110011100
iss check pc 00000000000000000000000110011100
iss_alu
cycle ========================309
alu done
Alu_Update_Prf: core 0: 0x000000000000019C     x38 <- 0000000000000000
release free list
cycle ========================310
commit pc 00000000000000000000000110011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001110010011
cycle ========================311
write ins_buffer pc 00000000000000000000000110100000
cycle ========================312
fetch ins pc 00000000000000000000000110100100
-------- CACHE STATISTICS ----------
Num Read: 328
Num Write: 0
Num Hit: 322
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000001a0
decode addi
rd : 7rename rd : 39
 in rob 41600000000000000000000000110100000
iss check pc 00000000000000000000000110100000
iss_alu
cycle ========================313
alu done
Alu_Update_Prf: core 0: 0x00000000000001A0     x39 <- 0000000000000000
release free list
cycle ========================314
commit pc 00000000000000000000000110100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 01001110011101110001000001100011
cycle ========================315
write ins_buffer pc 00000000000000000000000110100100
cycle ========================316
fetch ins pc 00000000000000000000000110101000
-------- CACHE STATISTICS ----------
Num Read: 332
Num Write: 0
Num Hit: 326
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u1316425728
imm_i1255
decode core 0: 0x000000001a4
decode branch
 in rob 42000000000000000000000000110100100
iss check pc 00000000000000000000000110100100
iss_alu
rs10rs20
alu branch b_success is 0
cycle ========================317
alu done
 FLUSH 00000000000000000000000110011000
fetch ins pc 00000000000000000000000110101000
-------- CACHE STATISTICS ----------
Num Read: 336
Num Write: 0
Num Hit: 330
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
cycle ========================318
commit pc 00000000000000000000000110100100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================319
fetch ins from icache 00000000001100000000000110010011
cycle ========================320
write ins_buffer pc 00000000000000000000000110101000
cycle ========================321
fetch ins pc 00000000000000000000000110101100
-------- CACHE STATISTICS ----------
Num Read: 340
Num Write: 0
Num Hit: 334
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u3145728
imm_i3
decode core 0: 0x000000001a8
decode addi
rd : 3rename rd : 5
 in rob 42400000000000000000000000110101000
iss check pc 00000000000000000000000110101000
iss_alu
cycle ========================322
alu done
Alu_Update_Prf: core 0: 0x00000000000001A8     x5 <- 0000000000000003
release free list
cycle ========================323
commit pc 00000000000000000000000110101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100000000000010010011
cycle ========================324
write ins_buffer pc 00000000000000000000000110101100
cycle ========================325
fetch ins pc 00000000000000000000000110110000
-------- CACHE STATISTICS ----------
Num Read: 344
Num Write: 0
Num Hit: 338
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u1048576
imm_i1
decode core 0: 0x000000001ac
decode addi
rd : 1rename rd : 3
 in rob 42800000000000000000000000110101100
iss check pc 00000000000000000000000110101100
iss_alu
cycle ========================326
alu done
Alu_Update_Prf: core 0: 0x00000000000001AC     x3 <- 0000000000000001
release free list
cycle ========================327
commit pc 00000000000000000000000110101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100000000000100010011
cycle ========================328
write ins_buffer pc 00000000000000000000000110110000
cycle ========================329
fetch ins pc 00000000000000000000000110110100
-------- CACHE STATISTICS ----------
Num Read: 348
Num Write: 0
Num Hit: 342
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u1048576
imm_i1
decode core 0: 0x000000001b0
decode addi
rd : 2rename rd : 32
 in rob 43200000000000000000000000110110000
iss check pc 00000000000000000000000110110000
iss_alu
cycle ========================330
alu done
Alu_Update_Prf: core 0: 0x00000000000001B0     x32 <- 0000000000000001
release free list
cycle ========================331
commit pc 00000000000000000000000110110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================332
write ins_buffer pc 00000000000000000000000110110100
cycle ========================333
fetch ins pc 00000000000000000000000110111000
-------- CACHE STATISTICS ----------
Num Read: 352
Num Write: 0
Num Hit: 346
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000001b4
rd : 14rename rd : 33
 in rob 43600000000000000000000000110110100
iss check pc 00000000000000000000000110110100
iss_alu
cycle ========================334
alu done
Alu_Update_Prf: core 0: 0x00000000000001B4     x33 <- 0000000000000002
release free list
cycle ========================335
commit pc 00000000000000000000000110110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001110010011
cycle ========================336
write ins_buffer pc 00000000000000000000000110111000
cycle ========================337
fetch ins pc 00000000000000000000000110111100
-------- CACHE STATISTICS ----------
Num Read: 356
Num Write: 0
Num Hit: 350
Num Miss: 6
Total Cycles: 48
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x000000001b8
decode addi
rd : 7rename rd : 1
 in rob 44000000000000000000000000110111000
iss check pc 00000000000000000000000110111000
iss_alu
cycle ========================338
alu done
Alu_Update_Prf: core 0: 0x00000000000001B8     x1 <- 0000000000000002
release free list
cycle ========================339
commit pc 00000000000000000000000110111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 01001100011101110001010001100011
cycle ========================340
write ins_buffer pc 00000000000000000000000110111100
cycle ========================341
fetch ins pc 00000000000000000000000111000000
-------- CACHE STATISTICS ----------
Num Read: 360
Num Write: 0
Num Hit: 353
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u1282871296
imm_i1223
decode core 0: 0x000000001bc
decode branch
 in rob 44400000000000000000000000110111100
iss check pc 00000000000000000000000110111100
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================342
alu done
 FLUSH 00000000000000000000000110101100
fetch ins pc 00000000000000000000000111000000
-------- CACHE STATISTICS ----------
Num Read: 364
Num Write: 0
Num Hit: 357
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
cycle ========================343
commit pc 00000000000000000000000110111100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================344
fetch ins from icache 00000000010000000000000110010011
cycle ========================345
write ins_buffer pc 00000000000000000000000111000000
cycle ========================346
fetch ins pc 00000000000000000000000111000100
-------- CACHE STATISTICS ----------
Num Read: 368
Num Write: 0
Num Hit: 361
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u4194304
imm_i4
decode core 0: 0x000000001c0
decode addi
rd : 3rename rd : 2
 in rob 44800000000000000000000000111000000
iss check pc 00000000000000000000000111000000
iss_alu
cycle ========================347
alu done
Alu_Update_Prf: core 0: 0x00000000000001C0     x2 <- 0000000000000004
release free list
cycle ========================348
commit pc 00000000000000000000000111000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001100000000000010010011
cycle ========================349
write ins_buffer pc 00000000000000000000000111000100
cycle ========================350
fetch ins pc 00000000000000000000000111001000
-------- CACHE STATISTICS ----------
Num Read: 372
Num Write: 0
Num Hit: 365
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u3145728
imm_i3
decode core 0: 0x000000001c4
decode addi
rd : 1rename rd : 14
 in rob 45200000000000000000000000111000100
iss check pc 00000000000000000000000111000100
iss_alu
cycle ========================351
alu done
Alu_Update_Prf: core 0: 0x00000000000001C4     x14 <- 0000000000000003
release free list
cycle ========================352
commit pc 00000000000000000000000111000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000011100000000000100010011
cycle ========================353
write ins_buffer pc 00000000000000000000000111001000
cycle ========================354
fetch ins pc 00000000000000000000000111001100
-------- CACHE STATISTICS ----------
Num Read: 376
Num Write: 0
Num Hit: 369
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u7340032
imm_i7
decode core 0: 0x000000001c8
decode addi
rd : 2rename rd : 7
 in rob 45600000000000000000000000111001000
iss check pc 00000000000000000000000111001000
iss_alu
cycle ========================355
alu done
Alu_Update_Prf: core 0: 0x00000000000001C8     x7 <- 0000000000000007
release free list
cycle ========================356
commit pc 00000000000000000000000111001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================357
write ins_buffer pc 00000000000000000000000111001100
cycle ========================358
fetch ins pc 00000000000000000000000111010000
-------- CACHE STATISTICS ----------
Num Read: 380
Num Write: 0
Num Hit: 373
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000001cc
rd : 14rename rd : 10
 in rob 46000000000000000000000000111001100
iss check pc 00000000000000000000000111001100
iss_alu
cycle ========================359
alu done
Alu_Update_Prf: core 0: 0x00000000000001CC     x10 <- 000000000000000A
release free list
cycle ========================360
commit pc 00000000000000000000000111001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101000000000001110010011
cycle ========================361
write ins_buffer pc 00000000000000000000000111010000
cycle ========================362
fetch ins pc 00000000000000000000000111010100
-------- CACHE STATISTICS ----------
Num Read: 384
Num Write: 0
Num Hit: 377
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u10485760
imm_i10
decode core 0: 0x000000001d0
decode addi
rd : 7rename rd : 36
 in rob 46400000000000000000000000111010000
iss check pc 00000000000000000000000111010000
iss_alu
cycle ========================363
alu done
Alu_Update_Prf: core 0: 0x00000000000001D0     x36 <- 000000000000000A
release free list
cycle ========================364
commit pc 00000000000000000000000111010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 01001010011101110001100001100011
cycle ========================365
write ins_buffer pc 00000000000000000000000111010100
cycle ========================366
fetch ins pc 00000000000000000000000111011000
-------- CACHE STATISTICS ----------
Num Read: 388
Num Write: 0
Num Hit: 381
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u1249316864
imm_i1191
decode core 0: 0x000000001d4
decode branch
 in rob 46800000000000000000000000111010100
iss check pc 00000000000000000000000111010100
iss_alu
rs110rs210
alu branch b_success is 0
cycle ========================367
alu done
 FLUSH 00000000000000000000000111010100
fetch ins pc 00000000000000000000000111011000
-------- CACHE STATISTICS ----------
Num Read: 392
Num Write: 0
Num Hit: 385
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
cycle ========================368
commit pc 00000000000000000000000111010100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================369
fetch ins from icache 00000000010100000000000110010011
cycle ========================370
write ins_buffer pc 00000000000000000000000111011000
cycle ========================371
fetch ins pc 00000000000000000000000111011100
-------- CACHE STATISTICS ----------
Num Read: 396
Num Write: 0
Num Hit: 389
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u5242880
imm_i5
decode core 0: 0x000000001d8
decode addi
rd : 3rename rd : 35
 in rob 47200000000000000000000000111011000
iss check pc 00000000000000000000000111011000
iss_alu
cycle ========================372
alu done
Alu_Update_Prf: core 0: 0x00000000000001D8     x35 <- 0000000000000005
release free list
cycle ========================373
commit pc 00000000000000000000000111011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000010010011
cycle ========================374
write ins_buffer pc 00000000000000000000000111011100
cycle ========================375
fetch ins pc 00000000000000000000000111100000
-------- CACHE STATISTICS ----------
Num Read: 400
Num Write: 0
Num Hit: 393
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000001dc
decode addi
rd : 1rename rd : 38
 in rob 47600000000000000000000000111011100
iss check pc 00000000000000000000000111011100
iss_alu
cycle ========================376
alu done
Alu_Update_Prf: core 0: 0x00000000000001DC     x38 <- 0000000000000000
release free list
cycle ========================377
commit pc 00000000000000000000000111011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111111111000000100110111
cycle ========================378
write ins_buffer pc 00000000000000000000000111100000
cycle ========================379
fetch ins pc 00000000000000000000000111100100
-------- CACHE STATISTICS ----------
Num Read: 404
Num Write: 0
Num Hit: 397
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u-32768
imm_i-1
decode core 0: 0x000000001e0
decode lui
rd : 2rename rd : 39
 in rob 48000000000000000000000000111100000
iss check pc 00000000000000000000000111100000
iss_alu
cycle ========================380
alu done
Alu_Update_Prf: core 0: 0x00000000000001E0     x39 <- FFFFFFFFFFFF8000
release free list
cycle ========================381
commit pc 00000000000000000000000111100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================382
write ins_buffer pc 00000000000000000000000111100100
cycle ========================383
fetch ins pc 00000000000000000000000111101000
-------- CACHE STATISTICS ----------
Num Read: 408
Num Write: 0
Num Hit: 401
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000001e4
rd : 14rename rd : 5
 in rob 48400000000000000000000000111100100
iss check pc 00000000000000000000000111100100
iss_alu
cycle ========================384
alu done
Alu_Update_Prf: core 0: 0x00000000000001E4     x5 <- FFFFFFFFFFFF8000
release free list
cycle ========================385
commit pc 00000000000000000000000111100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111111111000001110110111
cycle ========================386
write ins_buffer pc 00000000000000000000000111101000
cycle ========================387
fetch ins pc 00000000000000000000000111101100
-------- CACHE STATISTICS ----------
Num Read: 412
Num Write: 0
Num Hit: 405
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u-32768
imm_i-1
decode core 0: 0x000000001e8
decode lui
rd : 7rename rd : 3
 in rob 48800000000000000000000000111101000
iss check pc 00000000000000000000000111101000
iss_alu
cycle ========================388
alu done
Alu_Update_Prf: core 0: 0x00000000000001E8     x3 <- FFFFFFFFFFFF8000
release free list
cycle ========================389
commit pc 00000000000000000000000111101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 01001000011101110001110001100011
cycle ========================390
write ins_buffer pc 00000000000000000000000111101100
cycle ========================391
fetch ins pc 00000000000000000000000111110000
-------- CACHE STATISTICS ----------
Num Read: 416
Num Write: 0
Num Hit: 409
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u1215762432
imm_i1159
decode core 0: 0x000000001ec
decode branch
 in rob 49200000000000000000000000111101100
iss check pc 00000000000000000000000111101100
iss_alu
rs1-32768rs2-32768
alu branch b_success is 0
cycle ========================392
alu done
 FLUSH 00000000000000000000000111101000
fetch ins pc 00000000000000000000000111110000
-------- CACHE STATISTICS ----------
Num Read: 420
Num Write: 0
Num Hit: 413
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
cycle ========================393
commit pc 00000000000000000000000111101100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================394
fetch ins from icache 00000000011000000000000110010011
cycle ========================395
write ins_buffer pc 00000000000000000000000111110000
cycle ========================396
fetch ins pc 00000000000000000000000111110100
-------- CACHE STATISTICS ----------
Num Read: 424
Num Write: 0
Num Hit: 417
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u6291456
imm_i6
decode core 0: 0x000000001f0
decode addi
rd : 3rename rd : 32
 in rob 49600000000000000000000000111110000
iss check pc 00000000000000000000000111110000
iss_alu
cycle ========================397
alu done
Alu_Update_Prf: core 0: 0x00000000000001F0     x32 <- 0000000000000006
release free list
cycle ========================398
commit pc 00000000000000000000000111110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 10000000000000000000000010110111
cycle ========================399
write ins_buffer pc 00000000000000000000000111110100
cycle ========================400
fetch ins pc 00000000000000000000000111111000
-------- CACHE STATISTICS ----------
Num Read: 428
Num Write: 0
Num Hit: 421
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u-2147483648
imm_i-2048
decode core 0: 0x000000001f4
decode lui
rd : 1rename rd : 33
 in rob 50000000000000000000000000111110100
iss check pc 00000000000000000000000111110100
iss_alu
cycle ========================401
alu done
Alu_Update_Prf: core 0: 0x00000000000001F4     x33 <- FFFFFFFF80000000
release free list
cycle ========================402
commit pc 00000000000000000000000111110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000100010011
cycle ========================403
write ins_buffer pc 00000000000000000000000111111000
cycle ========================404
fetch ins pc 00000000000000000000000111111100
-------- CACHE STATISTICS ----------
Num Read: 432
Num Write: 0
Num Hit: 425
Num Miss: 7
Total Cycles: 56
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000001f8
decode addi
rd : 2rename rd : 1
 in rob 50400000000000000000000000111111000
iss check pc 00000000000000000000000111111000
iss_alu
cycle ========================405
alu done
Alu_Update_Prf: core 0: 0x00000000000001F8     x1 <- 0000000000000000
release free list
cycle ========================406
commit pc 00000000000000000000000111111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================407
write ins_buffer pc 00000000000000000000000111111100
cycle ========================408
fetch ins pc 00000000000000000000001000000000
-------- CACHE STATISTICS ----------
Num Read: 436
Num Write: 0
Num Hit: 428
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000001fc
rd : 14rename rd : 2
 in rob 50800000000000000000000000111111100
iss check pc 00000000000000000000000111111100
iss_alu
cycle ========================409
alu done
Alu_Update_Prf: core 0: 0x00000000000001FC     x2 <- FFFFFFFF80000000
release free list
cycle ========================410
commit pc 00000000000000000000000111111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 10000000000000000000001110110111
cycle ========================411
write ins_buffer pc 00000000000000000000001000000000
cycle ========================412
fetch ins pc 00000000000000000000001000000100
-------- CACHE STATISTICS ----------
Num Read: 440
Num Write: 0
Num Hit: 432
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u-2147483648
imm_i-2048
decode core 0: 0x00000000200
decode lui
rd : 7rename rd : 14
 in rob 51200000000000000000000001000000000
iss check pc 00000000000000000000001000000000
iss_alu
cycle ========================413
alu done
Alu_Update_Prf: core 0: 0x0000000000000200     x14 <- FFFFFFFF80000000
release free list
cycle ========================414
commit pc 00000000000000000000001000000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 01001000011101110001000001100011
cycle ========================415
write ins_buffer pc 00000000000000000000001000000100
cycle ========================416
fetch ins pc 00000000000000000000001000001000
-------- CACHE STATISTICS ----------
Num Read: 444
Num Write: 0
Num Hit: 436
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u1215762432
imm_i1159
decode core 0: 0x00000000204
decode branch
 in rob 51600000000000000000000001000000100
iss check pc 00000000000000000000001000000100
iss_alu
rs1-2147483648rs2-2147483648
alu branch b_success is 0
cycle ========================417
alu done
 FLUSH 00000000000000000000000111111100
fetch ins pc 00000000000000000000001000001000
-------- CACHE STATISTICS ----------
Num Read: 448
Num Write: 0
Num Hit: 440
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
cycle ========================418
commit pc 00000000000000000000001000000100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================419
fetch ins from icache 00000000011100000000000110010011
cycle ========================420
write ins_buffer pc 00000000000000000000001000001000
cycle ========================421
fetch ins pc 00000000000000000000001000001100
-------- CACHE STATISTICS ----------
Num Read: 452
Num Write: 0
Num Hit: 444
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u7340032
imm_i7
decode core 0: 0x00000000208
decode addi
rd : 3rename rd : 7
 in rob 52000000000000000000000001000001000
iss check pc 00000000000000000000001000001000
iss_alu
cycle ========================422
alu done
Alu_Update_Prf: core 0: 0x0000000000000208     x7 <- 0000000000000007
release free list
cycle ========================423
commit pc 00000000000000000000001000001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 10000000000000000000000010110111
cycle ========================424
write ins_buffer pc 00000000000000000000001000001100
cycle ========================425
fetch ins pc 00000000000000000000001000010000
-------- CACHE STATISTICS ----------
Num Read: 456
Num Write: 0
Num Hit: 448
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u-2147483648
imm_i-2048
decode core 0: 0x0000000020c
decode lui
rd : 1rename rd : 10
 in rob 52400000000000000000000001000001100
iss check pc 00000000000000000000001000001100
iss_alu
cycle ========================426
alu done
Alu_Update_Prf: core 0: 0x000000000000020C     x10 <- FFFFFFFF80000000
release free list
cycle ========================427
commit pc 00000000000000000000001000001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111111111000000100110111
cycle ========================428
write ins_buffer pc 00000000000000000000001000010000
cycle ========================429
fetch ins pc 00000000000000000000001000010100
-------- CACHE STATISTICS ----------
Num Read: 460
Num Write: 0
Num Hit: 452
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u-32768
imm_i-1
decode core 0: 0x00000000210
decode lui
rd : 2rename rd : 36
 in rob 52800000000000000000000001000010000
iss check pc 00000000000000000000001000010000
iss_alu
cycle ========================430
alu done
Alu_Update_Prf: core 0: 0x0000000000000210     x36 <- FFFFFFFFFFFF8000
release free list
cycle ========================431
commit pc 00000000000000000000001000010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================432
write ins_buffer pc 00000000000000000000001000010100
cycle ========================433
fetch ins pc 00000000000000000000001000011000
-------- CACHE STATISTICS ----------
Num Read: 464
Num Write: 0
Num Hit: 456
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000214
rd : 14rename rd : 35
 in rob 53200000000000000000000001000010100
iss check pc 00000000000000000000001000010100
iss_alu
cycle ========================434
alu done
Alu_Update_Prf: core 0: 0x0000000000000214     x35 <- FFFFFFFF7FFF8000
release free list
cycle ========================435
commit pc 00000000000000000000001000010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111111110000001110110111
cycle ========================436
write ins_buffer pc 00000000000000000000001000011000
cycle ========================437
fetch ins pc 00000000000000000000001000011100
-------- CACHE STATISTICS ----------
Num Read: 468
Num Write: 0
Num Hit: 460
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u-65536
imm_i-1
decode core 0: 0x00000000218
decode lui
rd : 7rename rd : 38
 in rob 53600000000000000000000001000011000
iss check pc 00000000000000000000001000011000
iss_alu
cycle ========================438
alu done
Alu_Update_Prf: core 0: 0x0000000000000218     x38 <- FFFFFFFFFFFF0000
release free list
cycle ========================439
commit pc 00000000000000000000001000011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100111000001110011011
cycle ========================440
write ins_buffer pc 00000000000000000000001000011100
cycle ========================441
fetch ins pc 00000000000000000000001000100000
-------- CACHE STATISTICS ----------
Num Read: 472
Num Write: 0
Num Hit: 464
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u-819200
imm_i-1
decode core 0: 0x0000000021c
decode addiw
rd : 7rename rd : 39
 in rob 54000000000000000000000001000011100
iss check pc 00000000000000000000001000011100
iss_alu
cycle ========================442
alu done
Alu_Update_Prf: core 0: 0x000000000000021C     x39 <- FFFFFFFFFFFEFFFF
release free list
cycle ========================443
commit pc 00000000000000000000001000011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111100111001001110010011
cycle ========================444
write ins_buffer pc 00000000000000000000001000100000
cycle ========================445
fetch ins pc 00000000000000000000001000100100
-------- CACHE STATISTICS ----------
Num Read: 476
Num Write: 0
Num Hit: 468
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u15962112
imm_i15
decode core 0: 0x00000000220
rd : 7rename rd : 5
 in rob 54400000000000000000000001000100000
iss check pc 00000000000000000000001000100000
iss_alu
alu slli
15
cycle ========================446
alu done
Alu_Update_Prf: core 0: 0x0000000000000220     x5 <- FFFFFFFF7FFF8000
release free list
cycle ========================447
commit pc 00000000000000000000001000100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 01000110011101110001000001100011
cycle ========================448
write ins_buffer pc 00000000000000000000001000100100
cycle ========================449
fetch ins pc 00000000000000000000001000101000
-------- CACHE STATISTICS ----------
Num Read: 480
Num Write: 0
Num Hit: 472
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u1182208000
imm_i1127
decode core 0: 0x00000000224
decode branch
 in rob 54800000000000000000000001000100100
iss check pc 00000000000000000000001000100100
iss_alu
rs1-2147516416rs2-2147516416
alu branch b_success is 0
cycle ========================450
alu done
 FLUSH 00000000000000000000001000100100
fetch ins pc 00000000000000000000001000101000
-------- CACHE STATISTICS ----------
Num Read: 484
Num Write: 0
Num Hit: 476
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
cycle ========================451
commit pc 00000000000000000000001000100100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================452
fetch ins from icache 00000000100000000000000110010011
cycle ========================453
write ins_buffer pc 00000000000000000000001000101000
cycle ========================454
fetch ins pc 00000000000000000000001000101100
-------- CACHE STATISTICS ----------
Num Read: 488
Num Write: 0
Num Hit: 480
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u8388608
imm_i8
decode core 0: 0x00000000228
decode addi
rd : 3rename rd : 3
 in rob 55200000000000000000000001000101000
iss check pc 00000000000000000000001000101000
iss_alu
cycle ========================455
alu done
Alu_Update_Prf: core 0: 0x0000000000000228     x3 <- 0000000000000008
release free list
cycle ========================456
commit pc 00000000000000000000001000101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000010010011
cycle ========================457
write ins_buffer pc 00000000000000000000001000101100
cycle ========================458
fetch ins pc 00000000000000000000001000110000
-------- CACHE STATISTICS ----------
Num Read: 492
Num Write: 0
Num Hit: 484
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000022c
decode addi
rd : 1rename rd : 32
 in rob 55600000000000000000000001000101100
iss check pc 00000000000000000000001000101100
iss_alu
cycle ========================459
alu done
Alu_Update_Prf: core 0: 0x000000000000022C     x32 <- 0000000000000000
release free list
cycle ========================460
commit pc 00000000000000000000001000101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000001000000100110111
cycle ========================461
write ins_buffer pc 00000000000000000000001000110000
cycle ========================462
fetch ins pc 00000000000000000000001000110100
-------- CACHE STATISTICS ----------
Num Read: 496
Num Write: 0
Num Hit: 488
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u32768
imm_i0
decode core 0: 0x00000000230
decode lui
rd : 2rename rd : 33
 in rob 56000000000000000000000001000110000
iss check pc 00000000000000000000001000110000
iss_alu
cycle ========================463
alu done
Alu_Update_Prf: core 0: 0x0000000000000230     x33 <- 0000000000008000
release free list
cycle ========================464
commit pc 00000000000000000000001000110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100010000000100011011
cycle ========================465
write ins_buffer pc 00000000000000000000001000110100
cycle ========================466
fetch ins pc 00000000000000000000001000111000
-------- CACHE STATISTICS ----------
Num Read: 500
Num Write: 0
Num Hit: 492
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u-983040
imm_i-1
decode core 0: 0x00000000234
decode addiw
rd : 2rename rd : 1
 in rob 56400000000000000000000001000110100
iss check pc 00000000000000000000001000110100
iss_alu
cycle ========================467
alu done
Alu_Update_Prf: core 0: 0x0000000000000234     x1 <- 0000000000007FFF
release free list
cycle ========================468
commit pc 00000000000000000000001000110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================469
write ins_buffer pc 00000000000000000000001000111000
cycle ========================470
fetch ins pc 00000000000000000000001000111100
-------- CACHE STATISTICS ----------
Num Read: 504
Num Write: 0
Num Hit: 496
Num Miss: 8
Total Cycles: 64
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000238
rd : 14rename rd : 2
 in rob 56800000000000000000000001000111000
iss check pc 00000000000000000000001000111000
iss_alu
cycle ========================471
alu done
Alu_Update_Prf: core 0: 0x0000000000000238     x2 <- 0000000000007FFF
release free list
cycle ========================472
commit pc 00000000000000000000001000111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000001000001110110111
cycle ========================473
write ins_buffer pc 00000000000000000000001000111100
cycle ========================474
fetch ins pc 00000000000000000000001001000000
-------- CACHE STATISTICS ----------
Num Read: 508
Num Write: 0
Num Hit: 499
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u32768
imm_i0
decode core 0: 0x0000000023c
decode lui
rd : 7rename rd : 14
 in rob 57200000000000000000000001000111100
iss check pc 00000000000000000000001000111100
iss_alu
cycle ========================475
alu done
Alu_Update_Prf: core 0: 0x000000000000023C     x14 <- 0000000000008000
release free list
cycle ========================476
commit pc 00000000000000000000001000111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100111000001110011011
cycle ========================477
write ins_buffer pc 00000000000000000000001001000000
cycle ========================478
fetch ins pc 00000000000000000000001001000100
-------- CACHE STATISTICS ----------
Num Read: 512
Num Write: 0
Num Hit: 503
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u-819200
imm_i-1
decode core 0: 0x00000000240
decode addiw
rd : 7rename rd : 38
 in rob 57600000000000000000000001001000000
iss check pc 00000000000000000000001001000000
iss_alu
cycle ========================479
alu done
Alu_Update_Prf: core 0: 0x0000000000000240     x38 <- 0000000000007FFF
release free list
cycle ========================480
commit pc 00000000000000000000001001000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 01000100011101110001000001100011
cycle ========================481
write ins_buffer pc 00000000000000000000001001000100
cycle ========================482
fetch ins pc 00000000000000000000001001001000
-------- CACHE STATISTICS ----------
Num Read: 516
Num Write: 0
Num Hit: 507
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u1148653568
imm_i1095
decode core 0: 0x00000000244
decode branch
 in rob 58000000000000000000000001001000100
iss check pc 00000000000000000000001001000100
iss_alu
rs132767rs232767
alu branch b_success is 0
cycle ========================483
alu done
 FLUSH 00000000000000000000001000111000
fetch ins pc 00000000000000000000001001001000
-------- CACHE STATISTICS ----------
Num Read: 520
Num Write: 0
Num Hit: 511
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
cycle ========================484
commit pc 00000000000000000000001001000100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================485
fetch ins from icache 00000000100100000000000110010011
cycle ========================486
write ins_buffer pc 00000000000000000000001001001000
cycle ========================487
fetch ins pc 00000000000000000000001001001100
-------- CACHE STATISTICS ----------
Num Read: 524
Num Write: 0
Num Hit: 515
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u9437184
imm_i9
decode core 0: 0x00000000248
decode addi
rd : 3rename rd : 39
 in rob 58400000000000000000000001001001000
iss check pc 00000000000000000000001001001000
iss_alu
cycle ========================488
alu done
Alu_Update_Prf: core 0: 0x0000000000000248     x39 <- 0000000000000009
release free list
cycle ========================489
commit pc 00000000000000000000001001001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 10000000000000000000000010110111
cycle ========================490
write ins_buffer pc 00000000000000000000001001001100
cycle ========================491
fetch ins pc 00000000000000000000001001010000
-------- CACHE STATISTICS ----------
Num Read: 528
Num Write: 0
Num Hit: 519
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u-2147483648
imm_i-2048
decode core 0: 0x0000000024c
decode lui
rd : 1rename rd : 7
 in rob 58800000000000000000000001001001100
iss check pc 00000000000000000000001001001100
iss_alu
cycle ========================492
alu done
Alu_Update_Prf: core 0: 0x000000000000024C     x7 <- FFFFFFFF80000000
release free list
cycle ========================493
commit pc 00000000000000000000001001001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100001000000010011011
cycle ========================494
write ins_buffer pc 00000000000000000000001001010000
cycle ========================495
fetch ins pc 00000000000000000000001001010100
-------- CACHE STATISTICS ----------
Num Read: 532
Num Write: 0
Num Hit: 523
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u-1015808
imm_i-1
decode core 0: 0x00000000250
decode addiw
rd : 1rename rd : 10
 in rob 59200000000000000000000001001010000
iss check pc 00000000000000000000001001010000
iss_alu
cycle ========================496
alu done
Alu_Update_Prf: core 0: 0x0000000000000250     x10 <- 000000007FFFFFFF
release free list
cycle ========================497
commit pc 00000000000000000000001001010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000100010011
cycle ========================498
write ins_buffer pc 00000000000000000000001001010100
cycle ========================499
fetch ins pc 00000000000000000000001001011000
-------- CACHE STATISTICS ----------
Num Read: 536
Num Write: 0
Num Hit: 527
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000254
decode addi
rd : 2rename rd : 36
 in rob 59600000000000000000000001001010100
iss check pc 00000000000000000000001001010100
iss_alu
cycle ========================500
alu done
Alu_Update_Prf: core 0: 0x0000000000000254     x36 <- 0000000000000000
release free list
cycle ========================501
commit pc 00000000000000000000001001010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================502
write ins_buffer pc 00000000000000000000001001011000
cycle ========================503
fetch ins pc 00000000000000000000001001011100
-------- CACHE STATISTICS ----------
Num Read: 540
Num Write: 0
Num Hit: 531
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000258
rd : 14rename rd : 33
 in rob 60000000000000000000000001001011000
iss check pc 00000000000000000000001001011000
iss_alu
cycle ========================504
alu done
Alu_Update_Prf: core 0: 0x0000000000000258     x33 <- 000000007FFFFFFF
release free list
cycle ========================505
commit pc 00000000000000000000001001011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 10000000000000000000001110110111
cycle ========================506
write ins_buffer pc 00000000000000000000001001011100
cycle ========================507
fetch ins pc 00000000000000000000001001100000
-------- CACHE STATISTICS ----------
Num Read: 544
Num Write: 0
Num Hit: 535
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u-2147483648
imm_i-2048
decode core 0: 0x0000000025c
decode lui
rd : 7rename rd : 35
 in rob 60400000000000000000000001001011100
iss check pc 00000000000000000000001001011100
iss_alu
cycle ========================508
alu done
Alu_Update_Prf: core 0: 0x000000000000025C     x35 <- FFFFFFFF80000000
release free list
cycle ========================509
commit pc 00000000000000000000001001011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100111000001110011011
cycle ========================510
write ins_buffer pc 00000000000000000000001001100000
cycle ========================511
fetch ins pc 00000000000000000000001001100100
-------- CACHE STATISTICS ----------
Num Read: 548
Num Write: 0
Num Hit: 539
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u-819200
imm_i-1
decode core 0: 0x00000000260
decode addiw
rd : 7rename rd : 5
 in rob 60800000000000000000000001001100000
iss check pc 00000000000000000000001001100000
iss_alu
cycle ========================512
alu done
Alu_Update_Prf: core 0: 0x0000000000000260     x5 <- 000000007FFFFFFF
release free list
cycle ========================513
commit pc 00000000000000000000001001100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 01000010011101110001000001100011
cycle ========================514
write ins_buffer pc 00000000000000000000001001100100
cycle ========================515
fetch ins pc 00000000000000000000001001101000
-------- CACHE STATISTICS ----------
Num Read: 552
Num Write: 0
Num Hit: 543
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u1115099136
imm_i1063
decode core 0: 0x00000000264
decode branch
 in rob 61200000000000000000000001001100100
iss check pc 00000000000000000000001001100100
iss_alu
rs12147483647rs22147483647
alu branch b_success is 0
cycle ========================516
alu done
 FLUSH 00000000000000000000001001100000
fetch ins pc 00000000000000000000001001101000
-------- CACHE STATISTICS ----------
Num Read: 556
Num Write: 0
Num Hit: 547
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
cycle ========================517
commit pc 00000000000000000000001001100100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================518
fetch ins from icache 00000000101000000000000110010011
cycle ========================519
write ins_buffer pc 00000000000000000000001001101000
cycle ========================520
fetch ins pc 00000000000000000000001001101100
-------- CACHE STATISTICS ----------
Num Read: 560
Num Write: 0
Num Hit: 551
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u10485760
imm_i10
decode core 0: 0x00000000268
decode addi
rd : 3rename rd : 14
 in rob 61600000000000000000000001001101000
iss check pc 00000000000000000000001001101000
iss_alu
cycle ========================521
alu done
Alu_Update_Prf: core 0: 0x0000000000000268     x14 <- 000000000000000A
release free list
cycle ========================522
commit pc 00000000000000000000001001101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 10000000000000000000000010110111
cycle ========================523
write ins_buffer pc 00000000000000000000001001101100
cycle ========================524
fetch ins pc 00000000000000000000001001110000
-------- CACHE STATISTICS ----------
Num Read: 564
Num Write: 0
Num Hit: 555
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u-2147483648
imm_i-2048
decode core 0: 0x0000000026c
decode lui
rd : 1rename rd : 3
 in rob 62000000000000000000000001001101100
iss check pc 00000000000000000000001001101100
iss_alu
cycle ========================525
alu done
Alu_Update_Prf: core 0: 0x000000000000026C     x3 <- FFFFFFFF80000000
release free list
cycle ========================526
commit pc 00000000000000000000001001101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100001000000010011011
cycle ========================527
write ins_buffer pc 00000000000000000000001001110000
cycle ========================528
fetch ins pc 00000000000000000000001001110100
-------- CACHE STATISTICS ----------
Num Read: 568
Num Write: 0
Num Hit: 559
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u-1015808
imm_i-1
decode core 0: 0x00000000270
decode addiw
rd : 1rename rd : 32
 in rob 62400000000000000000000001001110000
iss check pc 00000000000000000000001001110000
iss_alu
cycle ========================529
alu done
Alu_Update_Prf: core 0: 0x0000000000000270     x32 <- 000000007FFFFFFF
release free list
cycle ========================530
commit pc 00000000000000000000001001110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000001000000100110111
cycle ========================531
write ins_buffer pc 00000000000000000000001001110100
cycle ========================532
fetch ins pc 00000000000000000000001001111000
-------- CACHE STATISTICS ----------
Num Read: 572
Num Write: 0
Num Hit: 563
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u32768
imm_i0
decode core 0: 0x00000000274
decode lui
rd : 2rename rd : 7
 in rob 62800000000000000000000001001110100
iss check pc 00000000000000000000001001110100
iss_alu
cycle ========================533
alu done
Alu_Update_Prf: core 0: 0x0000000000000274     x7 <- 0000000000008000
release free list
cycle ========================534
commit pc 00000000000000000000001001110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100010000000100011011
cycle ========================535
write ins_buffer pc 00000000000000000000001001111000
cycle ========================536
fetch ins pc 00000000000000000000001001111100
-------- CACHE STATISTICS ----------
Num Read: 576
Num Write: 0
Num Hit: 567
Num Miss: 9
Total Cycles: 72
------ CACHE STATISTICS DONE--------
imm_u-983040
imm_i-1
decode core 0: 0x00000000278
decode addiw
rd : 2rename rd : 1
 in rob 63200000000000000000000001001111000
iss check pc 00000000000000000000001001111000
iss_alu
cycle ========================537
alu done
Alu_Update_Prf: core 0: 0x0000000000000278     x1 <- 0000000000007FFF
release free list
cycle ========================538
commit pc 00000000000000000000001001111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================539
write ins_buffer pc 00000000000000000000001001111100
cycle ========================540
fetch ins pc 00000000000000000000001010000000
-------- CACHE STATISTICS ----------
Num Read: 580
Num Write: 0
Num Hit: 570
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x0000000027c
rd : 14rename rd : 2
 in rob 63600000000000000000000001001111100
iss check pc 00000000000000000000001001111100
iss_alu
cycle ========================541
alu done
Alu_Update_Prf: core 0: 0x000000000000027C     x2 <- 0000000080007FFE
release free list
cycle ========================542
commit pc 00000000000000000000001001111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000010000001110110111
cycle ========================543
write ins_buffer pc 00000000000000000000001010000000
cycle ========================544
fetch ins pc 00000000000000000000001010000100
-------- CACHE STATISTICS ----------
Num Read: 584
Num Write: 0
Num Hit: 574
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u65536
imm_i0
decode core 0: 0x00000000280
decode lui
rd : 7rename rd : 38
 in rob 64000000000000000000000001010000000
iss check pc 00000000000000000000001010000000
iss_alu
cycle ========================545
alu done
Alu_Update_Prf: core 0: 0x0000000000000280     x38 <- 0000000000010000
release free list
cycle ========================546
commit pc 00000000000000000000001010000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100111000001110011011
cycle ========================547
write ins_buffer pc 00000000000000000000001010000100
cycle ========================548
fetch ins pc 00000000000000000000001010001000
-------- CACHE STATISTICS ----------
Num Read: 588
Num Write: 0
Num Hit: 578
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u1277952
imm_i1
decode core 0: 0x00000000284
decode addiw
rd : 7rename rd : 35
 in rob 64400000000000000000000001010000100
iss check pc 00000000000000000000001010000100
iss_alu
cycle ========================549
alu done
Alu_Update_Prf: core 0: 0x0000000000000284     x35 <- 0000000000010001
release free list
cycle ========================550
commit pc 00000000000000000000001010000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111100111001001110010011
cycle ========================551
write ins_buffer pc 00000000000000000000001010001000
cycle ========================552
fetch ins pc 00000000000000000000001010001100
-------- CACHE STATISTICS ----------
Num Read: 592
Num Write: 0
Num Hit: 582
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u15962112
imm_i15
decode core 0: 0x00000000288
rd : 7rename rd : 39
 in rob 64800000000000000000000001010001000
iss check pc 00000000000000000000001010001000
iss_alu
alu slli
15
cycle ========================553
alu done
Alu_Update_Prf: core 0: 0x0000000000000288     x39 <- 0000000080008000
release free list
cycle ========================554
commit pc 00000000000000000000001010001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111000111000001110010011
cycle ========================555
write ins_buffer pc 00000000000000000000001010001100
cycle ========================556
fetch ins pc 00000000000000000000001010010000
-------- CACHE STATISTICS ----------
Num Read: 596
Num Write: 0
Num Hit: 586
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u-1867776
imm_i-2
decode core 0: 0x0000000028c
decode addi
rd : 7rename rd : 10
 in rob 65200000000000000000000001010001100
iss check pc 00000000000000000000001010001100
iss_alu
cycle ========================557
alu done
Alu_Update_Prf: core 0: 0x000000000000028C     x10 <- 0000000080007FFE
release free list
cycle ========================558
commit pc 00000000000000000000001010001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00111110011101110001101001100011
cycle ========================559
write ins_buffer pc 00000000000000000000001010010000
cycle ========================560
fetch ins pc 00000000000000000000001010010100
-------- CACHE STATISTICS ----------
Num Read: 600
Num Write: 0
Num Hit: 590
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u1047990272
imm_i999
decode core 0: 0x00000000290
decode branch
 in rob 65600000000000000000000001010010000
iss check pc 00000000000000000000001010010000
iss_alu
rs12147516414rs22147516414
alu branch b_success is 0
cycle ========================561
alu done
 FLUSH 00000000000000000000001010001000
fetch ins pc 00000000000000000000001010010100
-------- CACHE STATISTICS ----------
Num Read: 604
Num Write: 0
Num Hit: 594
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
cycle ========================562
commit pc 00000000000000000000001010010000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================563
fetch ins from icache 00000000101100000000000110010011
cycle ========================564
write ins_buffer pc 00000000000000000000001010010100
cycle ========================565
fetch ins pc 00000000000000000000001010011000
-------- CACHE STATISTICS ----------
Num Read: 608
Num Write: 0
Num Hit: 598
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000294
decode addi
rd : 3rename rd : 3
 in rob 66000000000000000000000001010010100
iss check pc 00000000000000000000001010010100
iss_alu
cycle ========================566
alu done
Alu_Update_Prf: core 0: 0x0000000000000294     x3 <- 000000000000000B
release free list
cycle ========================567
commit pc 00000000000000000000001010010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 10000000000000000000000010110111
cycle ========================568
write ins_buffer pc 00000000000000000000001010011000
cycle ========================569
fetch ins pc 00000000000000000000001010011100
-------- CACHE STATISTICS ----------
Num Read: 612
Num Write: 0
Num Hit: 602
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u-2147483648
imm_i-2048
decode core 0: 0x00000000298
decode lui
rd : 1rename rd : 36
 in rob 66400000000000000000000001010011000
iss check pc 00000000000000000000001010011000
iss_alu
cycle ========================570
alu done
Alu_Update_Prf: core 0: 0x0000000000000298     x36 <- FFFFFFFF80000000
release free list
cycle ========================571
commit pc 00000000000000000000001010011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000001000000100110111
cycle ========================572
write ins_buffer pc 00000000000000000000001010011100
cycle ========================573
fetch ins pc 00000000000000000000001010100000
-------- CACHE STATISTICS ----------
Num Read: 616
Num Write: 0
Num Hit: 606
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u32768
imm_i0
decode core 0: 0x0000000029c
decode lui
rd : 2rename rd : 7
 in rob 66800000000000000000000001010011100
iss check pc 00000000000000000000001010011100
iss_alu
cycle ========================574
alu done
Alu_Update_Prf: core 0: 0x000000000000029C     x7 <- 0000000000008000
release free list
cycle ========================575
commit pc 00000000000000000000001010011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100010000000100011011
cycle ========================576
write ins_buffer pc 00000000000000000000001010100000
cycle ========================577
fetch ins pc 00000000000000000000001010100100
-------- CACHE STATISTICS ----------
Num Read: 620
Num Write: 0
Num Hit: 610
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u-983040
imm_i-1
decode core 0: 0x000000002a0
decode addiw
rd : 2rename rd : 33
 in rob 67200000000000000000000001010100000
iss check pc 00000000000000000000001010100000
iss_alu
cycle ========================578
alu done
Alu_Update_Prf: core 0: 0x00000000000002A0     x33 <- 0000000000007FFF
release free list
cycle ========================579
commit pc 00000000000000000000001010100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================580
write ins_buffer pc 00000000000000000000001010100100
cycle ========================581
fetch ins pc 00000000000000000000001010101000
-------- CACHE STATISTICS ----------
Num Read: 624
Num Write: 0
Num Hit: 614
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000002a4
rd : 14rename rd : 5
 in rob 67600000000000000000000001010100100
iss check pc 00000000000000000000001010100100
iss_alu
cycle ========================582
alu done
Alu_Update_Prf: core 0: 0x00000000000002A4     x5 <- FFFFFFFF80007FFF
release free list
cycle ========================583
commit pc 00000000000000000000001010100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 10000000000000001000001110110111
cycle ========================584
write ins_buffer pc 00000000000000000000001010101000
cycle ========================585
fetch ins pc 00000000000000000000001010101100
-------- CACHE STATISTICS ----------
Num Read: 628
Num Write: 0
Num Hit: 618
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u-2147450880
imm_i-2048
decode core 0: 0x000000002a8
decode lui
rd : 7rename rd : 38
 in rob 68000000000000000000000001010101000
iss check pc 00000000000000000000001010101000
iss_alu
cycle ========================586
alu done
Alu_Update_Prf: core 0: 0x00000000000002A8     x38 <- FFFFFFFF80008000
release free list
cycle ========================587
commit pc 00000000000000000000001010101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100111000001110011011
cycle ========================588
write ins_buffer pc 00000000000000000000001010101100
cycle ========================589
fetch ins pc 00000000000000000000001010110000
-------- CACHE STATISTICS ----------
Num Read: 632
Num Write: 0
Num Hit: 622
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u-819200
imm_i-1
decode core 0: 0x000000002ac
decode addiw
rd : 7rename rd : 35
 in rob 68400000000000000000000001010101100
iss check pc 00000000000000000000001010101100
iss_alu
cycle ========================590
alu done
Alu_Update_Prf: core 0: 0x00000000000002AC     x35 <- FFFFFFFF80007FFF
release free list
cycle ========================591
commit pc 00000000000000000000001010101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00111100011101110001101001100011
cycle ========================592
write ins_buffer pc 00000000000000000000001010110000
cycle ========================593
fetch ins pc 00000000000000000000001010110100
-------- CACHE STATISTICS ----------
Num Read: 636
Num Write: 0
Num Hit: 626
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u1014435840
imm_i967
decode core 0: 0x000000002b0
decode branch
 in rob 68800000000000000000000001010110000
iss check pc 00000000000000000000001010110000
iss_alu
rs1-2147450881rs2-2147450881
alu branch b_success is 0
cycle ========================594
alu done
 FLUSH 00000000000000000000001010110000
fetch ins pc 00000000000000000000001010110100
-------- CACHE STATISTICS ----------
Num Read: 640
Num Write: 0
Num Hit: 630
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
cycle ========================595
commit pc 00000000000000000000001010110000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================596
fetch ins from icache 00000000110000000000000110010011
cycle ========================597
write ins_buffer pc 00000000000000000000001010110100
cycle ========================598
fetch ins pc 00000000000000000000001010111000
-------- CACHE STATISTICS ----------
Num Read: 644
Num Write: 0
Num Hit: 634
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u12582912
imm_i12
decode core 0: 0x000000002b4
decode addi
rd : 3rename rd : 39
 in rob 69200000000000000000000001010110100
iss check pc 00000000000000000000001010110100
iss_alu
cycle ========================599
alu done
Alu_Update_Prf: core 0: 0x00000000000002B4     x39 <- 000000000000000C
release free list
cycle ========================600
commit pc 00000000000000000000001010110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 10000000000000000000000010110111
cycle ========================601
write ins_buffer pc 00000000000000000000001010111000
cycle ========================602
fetch ins pc 00000000000000000000001010111100
-------- CACHE STATISTICS ----------
Num Read: 648
Num Write: 0
Num Hit: 638
Num Miss: 10
Total Cycles: 80
------ CACHE STATISTICS DONE--------
imm_u-2147483648
imm_i-2048
decode core 0: 0x000000002b8
decode lui
rd : 1rename rd : 14
 in rob 69600000000000000000000001010111000
iss check pc 00000000000000000000001010111000
iss_alu
cycle ========================603
alu done
Alu_Update_Prf: core 0: 0x00000000000002B8     x14 <- FFFFFFFF80000000
release free list
cycle ========================604
commit pc 00000000000000000000001010111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100001000000010011011
cycle ========================605
write ins_buffer pc 00000000000000000000001010111100
cycle ========================606
fetch ins pc 00000000000000000000001011000000
-------- CACHE STATISTICS ----------
Num Read: 652
Num Write: 0
Num Hit: 641
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u-1015808
imm_i-1
decode core 0: 0x000000002bc
decode addiw
rd : 1rename rd : 32
 in rob 70000000000000000000000001010111100
iss check pc 00000000000000000000001010111100
iss_alu
cycle ========================607
alu done
Alu_Update_Prf: core 0: 0x00000000000002BC     x32 <- 000000007FFFFFFF
release free list
cycle ========================608
commit pc 00000000000000000000001010111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111111111000000100110111
cycle ========================609
write ins_buffer pc 00000000000000000000001011000000
cycle ========================610
fetch ins pc 00000000000000000000001011000100
-------- CACHE STATISTICS ----------
Num Read: 656
Num Write: 0
Num Hit: 645
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u-32768
imm_i-1
decode core 0: 0x000000002c0
decode lui
rd : 2rename rd : 1
 in rob 70400000000000000000000001011000000
iss check pc 00000000000000000000001011000000
iss_alu
cycle ========================611
alu done
Alu_Update_Prf: core 0: 0x00000000000002C0     x1 <- FFFFFFFFFFFF8000
release free list
cycle ========================612
commit pc 00000000000000000000001011000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================613
write ins_buffer pc 00000000000000000000001011000100
cycle ========================614
fetch ins pc 00000000000000000000001011001000
-------- CACHE STATISTICS ----------
Num Read: 660
Num Write: 0
Num Hit: 649
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000002c4
rd : 14rename rd : 7
 in rob 70800000000000000000000001011000100
iss check pc 00000000000000000000001011000100
iss_alu
cycle ========================615
alu done
Alu_Update_Prf: core 0: 0x00000000000002C4     x7 <- 000000007FFF7FFF
release free list
cycle ========================616
commit pc 00000000000000000000001011000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 01111111111111111000001110110111
cycle ========================617
write ins_buffer pc 00000000000000000000001011001000
cycle ========================618
fetch ins pc 00000000000000000000001011001100
-------- CACHE STATISTICS ----------
Num Read: 664
Num Write: 0
Num Hit: 653
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u2147450880
imm_i2047
decode core 0: 0x000000002c8
decode lui
rd : 7rename rd : 2
 in rob 71200000000000000000000001011001000
iss check pc 00000000000000000000001011001000
iss_alu
cycle ========================619
alu done
Alu_Update_Prf: core 0: 0x00000000000002C8     x2 <- 000000007FFF8000
release free list
cycle ========================620
commit pc 00000000000000000000001011001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100111000001110011011
cycle ========================621
write ins_buffer pc 00000000000000000000001011001100
cycle ========================622
fetch ins pc 00000000000000000000001011010000
-------- CACHE STATISTICS ----------
Num Read: 668
Num Write: 0
Num Hit: 657
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u-819200
imm_i-1
decode core 0: 0x000000002cc
decode addiw
rd : 7rename rd : 10
 in rob 71600000000000000000000001011001100
iss check pc 00000000000000000000001011001100
iss_alu
cycle ========================623
alu done
Alu_Update_Prf: core 0: 0x00000000000002CC     x10 <- 000000007FFF7FFF
release free list
cycle ========================624
commit pc 00000000000000000000001011001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00111010011101110001101001100011
cycle ========================625
write ins_buffer pc 00000000000000000000001011010000
cycle ========================626
fetch ins pc 00000000000000000000001011010100
-------- CACHE STATISTICS ----------
Num Read: 672
Num Write: 0
Num Hit: 661
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u980881408
imm_i935
decode core 0: 0x000000002d0
decode branch
 in rob 72000000000000000000000001011010000
iss check pc 00000000000000000000001011010000
iss_alu
rs12147450879rs22147450879
alu branch b_success is 0
cycle ========================627
alu done
 FLUSH 00000000000000000000001011000100
fetch ins pc 00000000000000000000001011010100
-------- CACHE STATISTICS ----------
Num Read: 676
Num Write: 0
Num Hit: 665
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
cycle ========================628
commit pc 00000000000000000000001011010000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================629
fetch ins from icache 00000000110100000000000110010011
cycle ========================630
write ins_buffer pc 00000000000000000000001011010100
cycle ========================631
fetch ins pc 00000000000000000000001011011000
-------- CACHE STATISTICS ----------
Num Read: 680
Num Write: 0
Num Hit: 669
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u13631488
imm_i13
decode core 0: 0x000000002d4
decode addi
rd : 3rename rd : 38
 in rob 72400000000000000000000001011010100
iss check pc 00000000000000000000001011010100
iss_alu
cycle ========================632
alu done
Alu_Update_Prf: core 0: 0x00000000000002D4     x38 <- 000000000000000D
release free list
cycle ========================633
commit pc 00000000000000000000001011010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000010010011
cycle ========================634
write ins_buffer pc 00000000000000000000001011011000
cycle ========================635
fetch ins pc 00000000000000000000001011011100
-------- CACHE STATISTICS ----------
Num Read: 684
Num Write: 0
Num Hit: 673
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000002d8
decode addi
rd : 1rename rd : 3
 in rob 72800000000000000000000001011011000
iss check pc 00000000000000000000001011011000
iss_alu
cycle ========================636
alu done
Alu_Update_Prf: core 0: 0x00000000000002D8     x3 <- 0000000000000000
release free list
cycle ========================637
commit pc 00000000000000000000001011011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100000000000100010011
cycle ========================638
write ins_buffer pc 00000000000000000000001011011100
cycle ========================639
fetch ins pc 00000000000000000000001011100000
-------- CACHE STATISTICS ----------
Num Read: 688
Num Write: 0
Num Hit: 677
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u-1048576
imm_i-1
decode core 0: 0x000000002dc
decode addi
rd : 2rename rd : 36
 in rob 73200000000000000000000001011011100
iss check pc 00000000000000000000001011011100
iss_alu
cycle ========================640
alu done
Alu_Update_Prf: core 0: 0x00000000000002DC     x36 <- FFFFFFFFFFFFFFFF
release free list
cycle ========================641
commit pc 00000000000000000000001011011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================642
write ins_buffer pc 00000000000000000000001011100000
cycle ========================643
fetch ins pc 00000000000000000000001011100100
-------- CACHE STATISTICS ----------
Num Read: 692
Num Write: 0
Num Hit: 681
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000002e0
rd : 14rename rd : 14
 in rob 73600000000000000000000001011100000
iss check pc 00000000000000000000001011100000
iss_alu
cycle ========================644
alu done
Alu_Update_Prf: core 0: 0x00000000000002E0     x14 <- FFFFFFFFFFFFFFFF
release free list
cycle ========================645
commit pc 00000000000000000000001011100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100000000001110010011
cycle ========================646
write ins_buffer pc 00000000000000000000001011100100
cycle ========================647
fetch ins pc 00000000000000000000001011101000
-------- CACHE STATISTICS ----------
Num Read: 696
Num Write: 0
Num Hit: 685
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u-1048576
imm_i-1
decode core 0: 0x000000002e4
decode addi
rd : 7rename rd : 33
 in rob 74000000000000000000000001011100100
iss check pc 00000000000000000000001011100100
iss_alu
cycle ========================648
alu done
Alu_Update_Prf: core 0: 0x00000000000002E4     x33 <- FFFFFFFFFFFFFFFF
release free list
cycle ========================649
commit pc 00000000000000000000001011100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00111000011101110001111001100011
cycle ========================650
write ins_buffer pc 00000000000000000000001011101000
cycle ========================651
fetch ins pc 00000000000000000000001011101100
-------- CACHE STATISTICS ----------
Num Read: 700
Num Write: 0
Num Hit: 689
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u947326976
imm_i903
decode core 0: 0x000000002e8
decode branch
 in rob 74400000000000000000000001011101000
iss check pc 00000000000000000000001011101000
iss_alu
rs1-1rs2-1
alu branch b_success is 0
cycle ========================652
alu done
 FLUSH 00000000000000000000001011011000
fetch ins pc 00000000000000000000001011101100
-------- CACHE STATISTICS ----------
Num Read: 704
Num Write: 0
Num Hit: 693
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
cycle ========================653
commit pc 00000000000000000000001011101000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================654
fetch ins from icache 00000000111000000000000110010011
cycle ========================655
write ins_buffer pc 00000000000000000000001011101100
cycle ========================656
fetch ins pc 00000000000000000000001011110000
-------- CACHE STATISTICS ----------
Num Read: 708
Num Write: 0
Num Hit: 697
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u14680064
imm_i14
decode core 0: 0x000000002ec
decode addi
rd : 3rename rd : 5
 in rob 74800000000000000000000001011101100
iss check pc 00000000000000000000001011101100
iss_alu
cycle ========================657
alu done
Alu_Update_Prf: core 0: 0x00000000000002EC     x5 <- 000000000000000E
release free list
cycle ========================658
commit pc 00000000000000000000001011101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100000000000010010011
cycle ========================659
write ins_buffer pc 00000000000000000000001011110000
cycle ========================660
fetch ins pc 00000000000000000000001011110100
-------- CACHE STATISTICS ----------
Num Read: 712
Num Write: 0
Num Hit: 701
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u-1048576
imm_i-1
decode core 0: 0x000000002f0
decode addi
rd : 1rename rd : 35
 in rob 75200000000000000000000001011110000
iss check pc 00000000000000000000001011110000
iss_alu
cycle ========================661
alu done
Alu_Update_Prf: core 0: 0x00000000000002F0     x35 <- FFFFFFFFFFFFFFFF
release free list
cycle ========================662
commit pc 00000000000000000000001011110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100000000000100010011
cycle ========================663
write ins_buffer pc 00000000000000000000001011110100
cycle ========================664
fetch ins pc 00000000000000000000001011111000
-------- CACHE STATISTICS ----------
Num Read: 716
Num Write: 0
Num Hit: 705
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u1048576
imm_i1
decode core 0: 0x000000002f4
decode addi
rd : 2rename rd : 2
 in rob 75600000000000000000000001011110100
iss check pc 00000000000000000000001011110100
iss_alu
cycle ========================665
alu done
Alu_Update_Prf: core 0: 0x00000000000002F4     x2 <- 0000000000000001
release free list
cycle ========================666
commit pc 00000000000000000000001011110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================667
write ins_buffer pc 00000000000000000000001011111000
cycle ========================668
fetch ins pc 00000000000000000000001011111100
-------- CACHE STATISTICS ----------
Num Read: 720
Num Write: 0
Num Hit: 709
Num Miss: 11
Total Cycles: 88
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000002f8
rd : 14rename rd : 39
 in rob 76000000000000000000000001011111000
iss check pc 00000000000000000000001011111000
iss_alu
cycle ========================669
alu done
Alu_Update_Prf: core 0: 0x00000000000002F8     x39 <- 0000000000000000
release free list
cycle ========================670
commit pc 00000000000000000000001011111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001110010011
cycle ========================671
write ins_buffer pc 00000000000000000000001011111100
cycle ========================672
fetch ins pc 00000000000000000000001100000000
-------- CACHE STATISTICS ----------
Num Read: 724
Num Write: 0
Num Hit: 712
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000002fc
decode addi
rd : 7rename rd : 32
 in rob 76400000000000000000000001011111100
iss check pc 00000000000000000000001011111100
iss_alu
cycle ========================673
alu done
Alu_Update_Prf: core 0: 0x00000000000002FC     x32 <- 0000000000000000
release free list
cycle ========================674
commit pc 00000000000000000000001011111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00111000011101110001001001100011
cycle ========================675
write ins_buffer pc 00000000000000000000001100000000
cycle ========================676
fetch ins pc 00000000000000000000001100000100
-------- CACHE STATISTICS ----------
Num Read: 728
Num Write: 0
Num Hit: 716
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u947326976
imm_i903
decode core 0: 0x00000000300
decode branch
 in rob 76800000000000000000000001100000000
iss check pc 00000000000000000000001100000000
iss_alu
rs10rs20
alu branch b_success is 0
cycle ========================677
alu done
 FLUSH 00000000000000000000001100000000
fetch ins pc 00000000000000000000001100000100
-------- CACHE STATISTICS ----------
Num Read: 732
Num Write: 0
Num Hit: 720
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
cycle ========================678
commit pc 00000000000000000000001100000000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================679
fetch ins from icache 00000000111100000000000110010011
cycle ========================680
write ins_buffer pc 00000000000000000000001100000100
cycle ========================681
fetch ins pc 00000000000000000000001100001000
-------- CACHE STATISTICS ----------
Num Read: 736
Num Write: 0
Num Hit: 724
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u15728640
imm_i15
decode core 0: 0x00000000304
decode addi
rd : 3rename rd : 1
 in rob 77200000000000000000000001100000100
iss check pc 00000000000000000000001100000100
iss_alu
cycle ========================682
alu done
Alu_Update_Prf: core 0: 0x0000000000000304     x1 <- 000000000000000F
release free list
cycle ========================683
commit pc 00000000000000000000001100000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100000000000010010011
cycle ========================684
write ins_buffer pc 00000000000000000000001100001000
cycle ========================685
fetch ins pc 00000000000000000000001100001100
-------- CACHE STATISTICS ----------
Num Read: 740
Num Write: 0
Num Hit: 728
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u-1048576
imm_i-1
decode core 0: 0x00000000308
decode addi
rd : 1rename rd : 7
 in rob 77600000000000000000000001100001000
iss check pc 00000000000000000000001100001000
iss_alu
cycle ========================686
alu done
Alu_Update_Prf: core 0: 0x0000000000000308     x7 <- FFFFFFFFFFFFFFFF
release free list
cycle ========================687
commit pc 00000000000000000000001100001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100000000000100010011
cycle ========================688
write ins_buffer pc 00000000000000000000001100001100
cycle ========================689
fetch ins pc 00000000000000000000001100010000
-------- CACHE STATISTICS ----------
Num Read: 744
Num Write: 0
Num Hit: 732
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u-1048576
imm_i-1
decode core 0: 0x0000000030c
decode addi
rd : 2rename rd : 10
 in rob 78000000000000000000000001100001100
iss check pc 00000000000000000000001100001100
iss_alu
cycle ========================690
alu done
Alu_Update_Prf: core 0: 0x000000000000030C     x10 <- FFFFFFFFFFFFFFFF
release free list
cycle ========================691
commit pc 00000000000000000000001100001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================692
write ins_buffer pc 00000000000000000000001100010000
cycle ========================693
fetch ins pc 00000000000000000000001100010100
-------- CACHE STATISTICS ----------
Num Read: 748
Num Write: 0
Num Hit: 736
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000310
rd : 14rename rd : 38
 in rob 78400000000000000000000001100010000
iss check pc 00000000000000000000001100010000
iss_alu
cycle ========================694
alu done
Alu_Update_Prf: core 0: 0x0000000000000310     x38 <- FFFFFFFFFFFFFFFE
release free list
cycle ========================695
commit pc 00000000000000000000001100010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111000000000001110010011
cycle ========================696
write ins_buffer pc 00000000000000000000001100010100
cycle ========================697
fetch ins pc 00000000000000000000001100011000
-------- CACHE STATISTICS ----------
Num Read: 752
Num Write: 0
Num Hit: 740
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u-2097152
imm_i-2
decode core 0: 0x00000000314
decode addi
rd : 7rename rd : 3
 in rob 78800000000000000000000001100010100
iss check pc 00000000000000000000001100010100
iss_alu
cycle ========================698
alu done
Alu_Update_Prf: core 0: 0x0000000000000314     x3 <- FFFFFFFFFFFFFFFE
release free list
cycle ========================699
commit pc 00000000000000000000001100010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00110110011101110001011001100011
cycle ========================700
write ins_buffer pc 00000000000000000000001100011000
cycle ========================701
fetch ins pc 00000000000000000000001100011100
-------- CACHE STATISTICS ----------
Num Read: 756
Num Write: 0
Num Hit: 744
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u913772544
imm_i871
decode core 0: 0x00000000318
decode branch
 in rob 79200000000000000000000001100011000
iss check pc 00000000000000000000001100011000
iss_alu
rs1-2rs2-2
alu branch b_success is 0
cycle ========================702
alu done
 FLUSH 00000000000000000000001100010100
fetch ins pc 00000000000000000000001100011100
-------- CACHE STATISTICS ----------
Num Read: 760
Num Write: 0
Num Hit: 748
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
cycle ========================703
commit pc 00000000000000000000001100011000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================704
fetch ins from icache 00000001000000000000000110010011
cycle ========================705
write ins_buffer pc 00000000000000000000001100011100
cycle ========================706
fetch ins pc 00000000000000000000001100100000
-------- CACHE STATISTICS ----------
Num Read: 764
Num Write: 0
Num Hit: 752
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u16777216
imm_i16
decode core 0: 0x0000000031c
decode addi
rd : 3rename rd : 36
 in rob 79600000000000000000000001100011100
iss check pc 00000000000000000000001100011100
iss_alu
cycle ========================707
alu done
Alu_Update_Prf: core 0: 0x000000000000031C     x36 <- 0000000000000010
release free list
cycle ========================708
commit pc 00000000000000000000001100011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100000000000010010011
cycle ========================709
write ins_buffer pc 00000000000000000000001100100000
cycle ========================710
fetch ins pc 00000000000000000000001100100100
-------- CACHE STATISTICS ----------
Num Read: 768
Num Write: 0
Num Hit: 756
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u1048576
imm_i1
decode core 0: 0x00000000320
decode addi
rd : 1rename rd : 14
 in rob 80000000000000000000000001100100000
iss check pc 00000000000000000000001100100000
iss_alu
cycle ========================711
alu done
Alu_Update_Prf: core 0: 0x0000000000000320     x14 <- 0000000000000001
release free list
cycle ========================712
commit pc 00000000000000000000001100100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 10000000000000000000000100110111
cycle ========================713
write ins_buffer pc 00000000000000000000001100100100
cycle ========================714
fetch ins pc 00000000000000000000001100101000
-------- CACHE STATISTICS ----------
Num Read: 772
Num Write: 0
Num Hit: 760
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u-2147483648
imm_i-2048
decode core 0: 0x00000000324
decode lui
rd : 2rename rd : 33
 in rob 80400000000000000000000001100100100
iss check pc 00000000000000000000001100100100
iss_alu
cycle ========================715
alu done
Alu_Update_Prf: core 0: 0x0000000000000324     x33 <- FFFFFFFF80000000
release free list
cycle ========================716
commit pc 00000000000000000000001100100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111111111100010000000100011011
cycle ========================717
write ins_buffer pc 00000000000000000000001100101000
cycle ========================718
fetch ins pc 00000000000000000000001100101100
-------- CACHE STATISTICS ----------
Num Read: 776
Num Write: 0
Num Hit: 764
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u-983040
imm_i-1
decode core 0: 0x00000000328
decode addiw
rd : 2rename rd : 5
 in rob 80800000000000000000000001100101000
iss check pc 00000000000000000000001100101000
iss_alu
cycle ========================719
alu done
Alu_Update_Prf: core 0: 0x0000000000000328     x5 <- 000000007FFFFFFF
release free list
cycle ========================720
commit pc 00000000000000000000001100101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================721
write ins_buffer pc 00000000000000000000001100101100
cycle ========================722
fetch ins pc 00000000000000000000001100110000
-------- CACHE STATISTICS ----------
Num Read: 780
Num Write: 0
Num Hit: 768
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x0000000032c
rd : 14rename rd : 35
 in rob 81200000000000000000000001100101100
iss check pc 00000000000000000000001100101100
iss_alu
cycle ========================723
alu done
Alu_Update_Prf: core 0: 0x000000000000032C     x35 <- 0000000080000000
release free list
cycle ========================724
commit pc 00000000000000000000001100101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100000000001110011011
cycle ========================725
write ins_buffer pc 00000000000000000000001100110000
cycle ========================726
fetch ins pc 00000000000000000000001100110100
-------- CACHE STATISTICS ----------
Num Read: 784
Num Write: 0
Num Hit: 772
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u1048576
imm_i1
decode core 0: 0x00000000330
decode addiw
rd : 7rename rd : 2
 in rob 81600000000000000000000001100110000
iss check pc 00000000000000000000001100110000
iss_alu
cycle ========================727
alu done
Alu_Update_Prf: core 0: 0x0000000000000330     x2 <- 0000000000000001
release free list
cycle ========================728
commit pc 00000000000000000000001100110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000001111100111001001110010011
cycle ========================729
write ins_buffer pc 00000000000000000000001100110100
cycle ========================730
fetch ins pc 00000000000000000000001100111000
-------- CACHE STATISTICS ----------
Num Read: 788
Num Write: 0
Num Hit: 776
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u32739328
imm_i31
decode core 0: 0x00000000334
rd : 7rename rd : 39
 in rob 82000000000000000000000001100110100
iss check pc 00000000000000000000001100110100
iss_alu
alu slli
31
cycle ========================731
alu done
Alu_Update_Prf: core 0: 0x0000000000000334     x39 <- 0000000080000000
release free list
cycle ========================732
commit pc 00000000000000000000001100110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00110100011101110001011001100011
cycle ========================733
write ins_buffer pc 00000000000000000000001100111000
cycle ========================734
fetch ins pc 00000000000000000000001100111100
-------- CACHE STATISTICS ----------
Num Read: 792
Num Write: 0
Num Hit: 780
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
imm_u880218112
imm_i839
decode core 0: 0x00000000338
decode branch
 in rob 82400000000000000000000001100111000
iss check pc 00000000000000000000001100111000
iss_alu
rs12147483648rs22147483648
alu branch b_success is 0
cycle ========================735
alu done
 FLUSH 00000000000000000000001100101000
fetch ins pc 00000000000000000000001100111100
-------- CACHE STATISTICS ----------
Num Read: 796
Num Write: 0
Num Hit: 784
Num Miss: 12
Total Cycles: 96
------ CACHE STATISTICS DONE--------
cycle ========================736
commit pc 00000000000000000000001100111000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================737
fetch ins from icache 00000001000100000000000110010011
cycle ========================738
write ins_buffer pc 00000000000000000000001100111100
cycle ========================739
fetch ins pc 00000000000000000000001101000000
-------- CACHE STATISTICS ----------
Num Read: 800
Num Write: 0
Num Hit: 787
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u17825792
imm_i17
decode core 0: 0x0000000033c
decode addi
rd : 3rename rd : 32
 in rob 82800000000000000000000001100111100
iss check pc 00000000000000000000001100111100
iss_alu
cycle ========================740
alu done
Alu_Update_Prf: core 0: 0x000000000000033C     x32 <- 0000000000000011
release free list
cycle ========================741
commit pc 00000000000000000000001100111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000110100000000000010010011
cycle ========================742
write ins_buffer pc 00000000000000000000001101000000
cycle ========================743
fetch ins pc 00000000000000000000001101000100
-------- CACHE STATISTICS ----------
Num Read: 804
Num Write: 0
Num Hit: 791
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u13631488
imm_i13
decode core 0: 0x00000000340
decode addi
rd : 1rename rd : 1
 in rob 83200000000000000000000001101000000
iss check pc 00000000000000000000001101000000
iss_alu
cycle ========================744
alu done
Alu_Update_Prf: core 0: 0x0000000000000340     x1 <- 000000000000000D
release free list
cycle ========================745
commit pc 00000000000000000000001101000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================746
write ins_buffer pc 00000000000000000000001101000100
cycle ========================747
fetch ins pc 00000000000000000000001101001000
-------- CACHE STATISTICS ----------
Num Read: 808
Num Write: 0
Num Hit: 795
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000344
decode addi
rd : 2rename rd : 7
 in rob 83600000000000000000000001101000100
iss check pc 00000000000000000000001101000100
iss_alu
cycle ========================748
alu done
Alu_Update_Prf: core 0: 0x0000000000000344     x7 <- 000000000000000B
release free list
cycle ========================749
commit pc 00000000000000000000001101000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000000010110011
cycle ========================750
write ins_buffer pc 00000000000000000000001101001000
cycle ========================751
fetch ins pc 00000000000000000000001101001100
-------- CACHE STATISTICS ----------
Num Read: 812
Num Write: 0
Num Hit: 799
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000348
rd : 1rename rd : 10
 in rob 84000000000000000000000001101001000
iss check pc 00000000000000000000001101001000
iss_alu
cycle ========================752
alu done
Alu_Update_Prf: core 0: 0x0000000000000348     x10 <- 0000000000000018
release free list
cycle ========================753
commit pc 00000000000000000000001101001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000001100000000000001110010011
cycle ========================754
write ins_buffer pc 00000000000000000000001101001100
cycle ========================755
fetch ins pc 00000000000000000000001101010000
-------- CACHE STATISTICS ----------
Num Read: 816
Num Write: 0
Num Hit: 803
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u25165824
imm_i24
decode core 0: 0x0000000034c
decode addi
rd : 7rename rd : 33
 in rob 84400000000000000000000001101001100
iss check pc 00000000000000000000001101001100
iss_alu
cycle ========================756
alu done
Alu_Update_Prf: core 0: 0x000000000000034C     x33 <- 0000000000000018
release free list
cycle ========================757
commit pc 00000000000000000000001101001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00110010011100001001101001100011
cycle ========================758
write ins_buffer pc 00000000000000000000001101010000
cycle ========================759
fetch ins pc 00000000000000000000001101010100
-------- CACHE STATISTICS ----------
Num Read: 820
Num Write: 0
Num Hit: 807
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u846237696
imm_i807
decode core 0: 0x00000000350
decode branch
 in rob 84800000000000000000000001101010000
iss check pc 00000000000000000000001101010000
iss_alu
rs124rs224
alu branch b_success is 0
cycle ========================760
alu done
 FLUSH 00000000000000000000001101010000
fetch ins pc 00000000000000000000001101010100
-------- CACHE STATISTICS ----------
Num Read: 824
Num Write: 0
Num Hit: 811
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
cycle ========================761
commit pc 00000000000000000000001101010000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================762
fetch ins from icache 00000001001000000000000110010011
cycle ========================763
write ins_buffer pc 00000000000000000000001101010100
cycle ========================764
fetch ins pc 00000000000000000000001101011000
-------- CACHE STATISTICS ----------
Num Read: 828
Num Write: 0
Num Hit: 815
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u18874368
imm_i18
decode core 0: 0x00000000354
decode addi
rd : 3rename rd : 38
 in rob 85200000000000000000000001101010100
iss check pc 00000000000000000000001101010100
iss_alu
cycle ========================765
alu done
Alu_Update_Prf: core 0: 0x0000000000000354     x38 <- 0000000000000012
release free list
cycle ========================766
commit pc 00000000000000000000001101010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111000000000000010010011
cycle ========================767
write ins_buffer pc 00000000000000000000001101011000
cycle ========================768
fetch ins pc 00000000000000000000001101011100
-------- CACHE STATISTICS ----------
Num Read: 832
Num Write: 0
Num Hit: 819
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u14680064
imm_i14
decode core 0: 0x00000000358
decode addi
rd : 1rename rd : 3
 in rob 85600000000000000000000001101011000
iss check pc 00000000000000000000001101011000
iss_alu
cycle ========================769
alu done
Alu_Update_Prf: core 0: 0x0000000000000358     x3 <- 000000000000000E
release free list
cycle ========================770
commit pc 00000000000000000000001101011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================771
write ins_buffer pc 00000000000000000000001101011100
cycle ========================772
fetch ins pc 00000000000000000000001101100000
-------- CACHE STATISTICS ----------
Num Read: 836
Num Write: 0
Num Hit: 823
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x0000000035c
decode addi
rd : 2rename rd : 2
 in rob 86000000000000000000000001101011100
iss check pc 00000000000000000000001101011100
iss_alu
cycle ========================773
alu done
Alu_Update_Prf: core 0: 0x000000000000035C     x2 <- 000000000000000B
release free list
cycle ========================774
commit pc 00000000000000000000001101011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000000100110011
cycle ========================775
write ins_buffer pc 00000000000000000000001101100000
cycle ========================776
fetch ins pc 00000000000000000000001101100100
-------- CACHE STATISTICS ----------
Num Read: 840
Num Write: 0
Num Hit: 827
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000360
rd : 2rename rd : 36
 in rob 86400000000000000000000001101100000
iss check pc 00000000000000000000001101100000
iss_alu
cycle ========================777
alu done
Alu_Update_Prf: core 0: 0x0000000000000360     x36 <- 0000000000000019
release free list
cycle ========================778
commit pc 00000000000000000000001101100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000001100100000000001110010011
cycle ========================779
write ins_buffer pc 00000000000000000000001101100100
cycle ========================780
fetch ins pc 00000000000000000000001101101000
-------- CACHE STATISTICS ----------
Num Read: 844
Num Write: 0
Num Hit: 831
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u26214400
imm_i25
decode core 0: 0x00000000364
decode addi
rd : 7rename rd : 14
 in rob 86800000000000000000000001101100100
iss check pc 00000000000000000000001101100100
iss_alu
cycle ========================781
alu done
Alu_Update_Prf: core 0: 0x0000000000000364     x14 <- 0000000000000019
release free list
cycle ========================782
commit pc 00000000000000000000001101100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00110000011100010001111001100011
cycle ========================783
write ins_buffer pc 00000000000000000000001101101000
cycle ========================784
fetch ins pc 00000000000000000000001101101100
-------- CACHE STATISTICS ----------
Num Read: 848
Num Write: 0
Num Hit: 835
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u812716032
imm_i775
decode core 0: 0x00000000368
decode branch
 in rob 87200000000000000000000001101101000
iss check pc 00000000000000000000001101101000
iss_alu
rs125rs225
alu branch b_success is 0
cycle ========================785
alu done
 FLUSH 00000000000000000000001101100100
fetch ins pc 00000000000000000000001101101100
-------- CACHE STATISTICS ----------
Num Read: 852
Num Write: 0
Num Hit: 839
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
cycle ========================786
commit pc 00000000000000000000001101101000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================787
fetch ins from icache 00000001001100000000000110010011
cycle ========================788
write ins_buffer pc 00000000000000000000001101101100
cycle ========================789
fetch ins pc 00000000000000000000001101110000
-------- CACHE STATISTICS ----------
Num Read: 856
Num Write: 0
Num Hit: 843
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u19922944
imm_i19
decode core 0: 0x0000000036c
decode addi
rd : 3rename rd : 5
 in rob 87600000000000000000000001101101100
iss check pc 00000000000000000000001101101100
iss_alu
cycle ========================790
alu done
Alu_Update_Prf: core 0: 0x000000000000036C     x5 <- 0000000000000013
release free list
cycle ========================791
commit pc 00000000000000000000001101101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000110100000000000010010011
cycle ========================792
write ins_buffer pc 00000000000000000000001101110000
cycle ========================793
fetch ins pc 00000000000000000000001101110100
-------- CACHE STATISTICS ----------
Num Read: 860
Num Write: 0
Num Hit: 847
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u13631488
imm_i13
decode core 0: 0x00000000370
decode addi
rd : 1rename rd : 1
 in rob 88000000000000000000000001101110000
iss check pc 00000000000000000000001101110000
iss_alu
cycle ========================794
alu done
Alu_Update_Prf: core 0: 0x0000000000000370     x1 <- 000000000000000D
release free list
cycle ========================795
commit pc 00000000000000000000001101110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100001000000010110011
cycle ========================796
write ins_buffer pc 00000000000000000000001101110100
cycle ========================797
fetch ins pc 00000000000000000000001101111000
-------- CACHE STATISTICS ----------
Num Read: 864
Num Write: 0
Num Hit: 851
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u1081344
imm_i1
decode core 0: 0x00000000374
rd : 1rename rd : 39
 in rob 88400000000000000000000001101110100
iss check pc 00000000000000000000001101110100
iss_alu
cycle ========================798
alu done
Alu_Update_Prf: core 0: 0x0000000000000374     x39 <- 000000000000001A
release free list
cycle ========================799
commit pc 00000000000000000000001101110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000001101000000000001110010011
cycle ========================800
write ins_buffer pc 00000000000000000000001101111000
cycle ========================801
fetch ins pc 00000000000000000000001101111100
-------- CACHE STATISTICS ----------
Num Read: 868
Num Write: 0
Num Hit: 855
Num Miss: 13
Total Cycles: 104
------ CACHE STATISTICS DONE--------
imm_u27262976
imm_i26
decode core 0: 0x00000000378
decode addi
rd : 7rename rd : 32
 in rob 88800000000000000000000001101111000
iss check pc 00000000000000000000001101111000
iss_alu
cycle ========================802
alu done
Alu_Update_Prf: core 0: 0x0000000000000378     x32 <- 000000000000001A
release free list
cycle ========================803
commit pc 00000000000000000000001101111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00110000011100001001010001100011
cycle ========================804
write ins_buffer pc 00000000000000000000001101111100
cycle ========================805
fetch ins pc 00000000000000000000001110000000
-------- CACHE STATISTICS ----------
Num Read: 872
Num Write: 0
Num Hit: 858
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u812683264
imm_i775
decode core 0: 0x0000000037c
decode branch
 in rob 89200000000000000000000001101111100
iss check pc 00000000000000000000001101111100
iss_alu
rs126rs226
alu branch b_success is 0
cycle ========================806
alu done
 FLUSH 00000000000000000000001101111000
fetch ins pc 00000000000000000000001110000000
-------- CACHE STATISTICS ----------
Num Read: 876
Num Write: 0
Num Hit: 862
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
cycle ========================807
commit pc 00000000000000000000001101111100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================808
fetch ins from icache 00000001010000000000000110010011
cycle ========================809
write ins_buffer pc 00000000000000000000001110000000
cycle ========================810
fetch ins pc 00000000000000000000001110000100
-------- CACHE STATISTICS ----------
Num Read: 880
Num Write: 0
Num Hit: 866
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u20971520
imm_i20
decode core 0: 0x00000000380
decode addi
rd : 3rename rd : 10
 in rob 89600000000000000000000001110000000
iss check pc 00000000000000000000001110000000
iss_alu
cycle ========================811
alu done
Alu_Update_Prf: core 0: 0x0000000000000380     x10 <- 0000000000000014
release free list
cycle ========================812
commit pc 00000000000000000000001110000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================813
write ins_buffer pc 00000000000000000000001110000100
cycle ========================814
fetch ins pc 00000000000000000000001110001000
-------- CACHE STATISTICS ----------
Num Read: 884
Num Write: 0
Num Hit: 870
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000384
decode addi
rd : 4rename rd : 7
 in rob 90000000000000000000000001110000100
iss check pc 00000000000000000000001110000100
iss_alu
cycle ========================815
alu done
Alu_Update_Prf: core 0: 0x0000000000000384     x7 <- 0000000000000000
release free list
cycle ========================816
commit pc 00000000000000000000001110000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000110100000000000010010011
cycle ========================817
write ins_buffer pc 00000000000000000000001110001000
cycle ========================818
fetch ins pc 00000000000000000000001110001100
-------- CACHE STATISTICS ----------
Num Read: 888
Num Write: 0
Num Hit: 874
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u13631488
imm_i13
decode core 0: 0x00000000388
decode addi
rd : 1rename rd : 2
 in rob 90400000000000000000000001110001000
iss check pc 00000000000000000000001110001000
iss_alu
cycle ========================819
alu done
Alu_Update_Prf: core 0: 0x0000000000000388     x2 <- 000000000000000D
release free list
cycle ========================820
commit pc 00000000000000000000001110001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================821
write ins_buffer pc 00000000000000000000001110001100
cycle ========================822
fetch ins pc 00000000000000000000001110010000
-------- CACHE STATISTICS ----------
Num Read: 892
Num Write: 0
Num Hit: 878
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x0000000038c
decode addi
rd : 2rename rd : 33
 in rob 90800000000000000000000001110001100
iss check pc 00000000000000000000001110001100
iss_alu
cycle ========================823
alu done
Alu_Update_Prf: core 0: 0x000000000000038C     x33 <- 000000000000000B
release free list
cycle ========================824
commit pc 00000000000000000000001110001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================825
write ins_buffer pc 00000000000000000000001110010000
cycle ========================826
fetch ins pc 00000000000000000000001110010100
-------- CACHE STATISTICS ----------
Num Read: 896
Num Write: 0
Num Hit: 882
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000390
rd : 14rename rd : 38
 in rob 91200000000000000000000001110010000
iss check pc 00000000000000000000001110010000
iss_alu
cycle ========================827
alu done
Alu_Update_Prf: core 0: 0x0000000000000390     x38 <- 0000000000000018
release free list
cycle ========================828
commit pc 00000000000000000000001110010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000001110000001100010011
cycle ========================829
write ins_buffer pc 00000000000000000000001110010100
cycle ========================830
fetch ins pc 00000000000000000000001110011000
-------- CACHE STATISTICS ----------
Num Read: 900
Num Write: 0
Num Hit: 886
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u458752
imm_i0
decode core 0: 0x00000000394
decode addi
rd : 6rename rd : 3
 in rob 91600000000000000000000001110010100
iss check pc 00000000000000000000001110010100
iss_alu
cycle ========================831
alu done
Alu_Update_Prf: core 0: 0x0000000000000394     x3 <- 0000000000000018
release free list
cycle ========================832
commit pc 00000000000000000000001110010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================833
write ins_buffer pc 00000000000000000000001110011000
cycle ========================834
fetch ins pc 00000000000000000000001110011100
-------- CACHE STATISTICS ----------
Num Read: 904
Num Write: 0
Num Hit: 890
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000398
decode addi
rd : 4rename rd : 1
 in rob 92000000000000000000000001110011000
iss check pc 00000000000000000000001110011000
iss_alu
cycle ========================835
alu done
Alu_Update_Prf: core 0: 0x0000000000000398     x1 <- 0000000000000001
release free list
cycle ========================836
commit pc 00000000000000000000001110011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================837
write ins_buffer pc 00000000000000000000001110011100
cycle ========================838
fetch ins pc 00000000000000000000001110100000
-------- CACHE STATISTICS ----------
Num Read: 908
Num Write: 0
Num Hit: 894
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x0000000039c
decode addi
rd : 5rename rd : 14
 in rob 92400000000000000000000001110011100
iss check pc 00000000000000000000001110011100
iss_alu
cycle ========================839
alu done
Alu_Update_Prf: core 0: 0x000000000000039C     x14 <- 0000000000000002
release free list
cycle ========================840
commit pc 00000000000000000000001110011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001010011100011
cycle ========================841
write ins_buffer pc 00000000000000000000001110100000
cycle ========================842
fetch ins pc 00000000000000000000001110100100
-------- CACHE STATISTICS ----------
Num Read: 912
Num Write: 0
Num Hit: 898
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x000000003a0
decode branch
 in rob 92800000000000000000000001110100000
iss check pc 00000000000000000000001110100000
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================843
alu done
 FLUSH 00000000000000000000001110100000
fetch ins pc 00000000000000000000001110001000
-------- CACHE STATISTICS ----------
Num Read: 916
Num Write: 0
Num Hit: 902
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
cycle ========================844
commit pc 00000000000000000000001110100000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================845
fetch ins from icache 00000000110100000000000010010011
cycle ========================846
write ins_buffer pc 00000000000000000000001110001000
cycle ========================847
fetch ins pc 00000000000000000000001110001100
-------- CACHE STATISTICS ----------
Num Read: 920
Num Write: 0
Num Hit: 906
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u13631488
imm_i13
decode core 0: 0x00000000388
decode addi
rd : 1rename rd : 5
 in rob 90400000000000000000000001110001000
iss check pc 00000000000000000000001110001000
iss_alu
cycle ========================848
alu done
Alu_Update_Prf: core 0: 0x0000000000000388     x5 <- 000000000000000D
release free list
cycle ========================849
commit pc 00000000000000000000001110001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================850
write ins_buffer pc 00000000000000000000001110001100
cycle ========================851
fetch ins pc 00000000000000000000001110010000
-------- CACHE STATISTICS ----------
Num Read: 924
Num Write: 0
Num Hit: 910
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x0000000038c
decode addi
rd : 2rename rd : 4
 in rob 90800000000000000000000001110001100
iss check pc 00000000000000000000001110001100
iss_alu
cycle ========================852
alu done
Alu_Update_Prf: core 0: 0x000000000000038C     x4 <- 000000000000000B
release free list
cycle ========================853
commit pc 00000000000000000000001110001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================854
write ins_buffer pc 00000000000000000000001110010000
cycle ========================855
fetch ins pc 00000000000000000000001110010100
-------- CACHE STATISTICS ----------
Num Read: 928
Num Write: 0
Num Hit: 914
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000390
rd : 14rename rd : 39
 in rob 91200000000000000000000001110010000
iss check pc 00000000000000000000001110010000
iss_alu
cycle ========================856
alu done
Alu_Update_Prf: core 0: 0x0000000000000390     x39 <- 0000000000000018
release free list
cycle ========================857
commit pc 00000000000000000000001110010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000001110000001100010011
cycle ========================858
write ins_buffer pc 00000000000000000000001110010100
cycle ========================859
fetch ins pc 00000000000000000000001110011000
-------- CACHE STATISTICS ----------
Num Read: 932
Num Write: 0
Num Hit: 918
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u458752
imm_i0
decode core 0: 0x00000000394
decode addi
rd : 6rename rd : 36
 in rob 91600000000000000000000001110010100
iss check pc 00000000000000000000001110010100
iss_alu
cycle ========================860
alu done
Alu_Update_Prf: core 0: 0x0000000000000394     x36 <- 0000000000000018
release free list
cycle ========================861
commit pc 00000000000000000000001110010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================862
write ins_buffer pc 00000000000000000000001110011000
cycle ========================863
fetch ins pc 00000000000000000000001110011100
-------- CACHE STATISTICS ----------
Num Read: 936
Num Write: 0
Num Hit: 922
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000398
decode addi
rd : 4rename rd : 35
 in rob 92000000000000000000000001110011000
iss check pc 00000000000000000000001110011000
iss_alu
cycle ========================864
alu done
Alu_Update_Prf: core 0: 0x0000000000000398     x35 <- 0000000000000002
release free list
cycle ========================865
commit pc 00000000000000000000001110011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================866
write ins_buffer pc 00000000000000000000001110011100
cycle ========================867
fetch ins pc 00000000000000000000001110100000
-------- CACHE STATISTICS ----------
Num Read: 940
Num Write: 0
Num Hit: 926
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x0000000039c
decode addi
rd : 5rename rd : 6
 in rob 92400000000000000000000001110011100
iss check pc 00000000000000000000001110011100
iss_alu
cycle ========================868
alu done
Alu_Update_Prf: core 0: 0x000000000000039C     x6 <- 0000000000000002
release free list
cycle ========================869
commit pc 00000000000000000000001110011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001010011100011
cycle ========================870
write ins_buffer pc 00000000000000000000001110100000
cycle ========================871
fetch ins pc 00000000000000000000001110100100
-------- CACHE STATISTICS ----------
Num Read: 944
Num Write: 0
Num Hit: 930
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x000000003a0
decode branch
 in rob 92800000000000000000000001110100000
iss check pc 00000000000000000000001110100000
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================872
alu done
 FLUSH 00000000000000000000001110011000
fetch ins pc 00000000000000000000001110100100
-------- CACHE STATISTICS ----------
Num Read: 948
Num Write: 0
Num Hit: 934
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
cycle ========================873
commit pc 00000000000000000000001110100000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================874
fetch ins from icache 00000001100000000000001110010011
cycle ========================875
write ins_buffer pc 00000000000000000000001110100100
cycle ========================876
fetch ins pc 00000000000000000000001110101000
-------- CACHE STATISTICS ----------
Num Read: 952
Num Write: 0
Num Hit: 938
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u25165824
imm_i24
decode core 0: 0x000000003a4
decode addi
rd : 7rename rd : 7
 in rob 93200000000000000000000001110100100
iss check pc 00000000000000000000001110100100
iss_alu
cycle ========================877
alu done
Alu_Update_Prf: core 0: 0x00000000000003A4     x7 <- 0000000000000018
release free list
cycle ========================878
commit pc 00000000000000000000001110100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00101100011100110001111001100011
cycle ========================879
write ins_buffer pc 00000000000000000000001110101000
cycle ========================880
fetch ins pc 00000000000000000000001110101100
-------- CACHE STATISTICS ----------
Num Read: 956
Num Write: 0
Num Hit: 942
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u745738240
imm_i711
decode core 0: 0x000000003a8
decode branch
 in rob 93600000000000000000000001110101000
iss check pc 00000000000000000000001110101000
iss_alu
rs124rs224
alu branch b_success is 0
cycle ========================881
alu done
 FLUSH 00000000000000000000001110011000
fetch ins pc 00000000000000000000001110101100
-------- CACHE STATISTICS ----------
Num Read: 960
Num Write: 0
Num Hit: 946
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
cycle ========================882
commit pc 00000000000000000000001110101000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================883
fetch ins from icache 00000001010100000000000110010011
cycle ========================884
write ins_buffer pc 00000000000000000000001110101100
cycle ========================885
fetch ins pc 00000000000000000000001110110000
-------- CACHE STATISTICS ----------
Num Read: 964
Num Write: 0
Num Hit: 950
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u22020096
imm_i21
decode core 0: 0x000000003ac
decode addi
rd : 3rename rd : 34
 in rob 94000000000000000000000001110101100
iss check pc 00000000000000000000001110101100
iss_alu
cycle ========================886
alu done
Alu_Update_Prf: core 0: 0x00000000000003AC     x34 <- 0000000000000015
release free list
cycle ========================887
commit pc 00000000000000000000001110101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================888
write ins_buffer pc 00000000000000000000001110110000
cycle ========================889
fetch ins pc 00000000000000000000001110110100
-------- CACHE STATISTICS ----------
Num Read: 968
Num Write: 0
Num Hit: 954
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000003b0
decode addi
rd : 4rename rd : 2
 in rob 94400000000000000000000001110110000
iss check pc 00000000000000000000001110110000
iss_alu
cycle ========================890
alu done
Alu_Update_Prf: core 0: 0x00000000000003B0     x2 <- 0000000000000000
release free list
cycle ========================891
commit pc 00000000000000000000001110110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111000000000000010010011
cycle ========================892
write ins_buffer pc 00000000000000000000001110110100
cycle ========================893
fetch ins pc 00000000000000000000001110111000
-------- CACHE STATISTICS ----------
Num Read: 972
Num Write: 0
Num Hit: 958
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u14680064
imm_i14
decode core 0: 0x000000003b4
decode addi
rd : 1rename rd : 33
 in rob 94800000000000000000000001110110100
iss check pc 00000000000000000000001110110100
iss_alu
cycle ========================894
alu done
Alu_Update_Prf: core 0: 0x00000000000003B4     x33 <- 000000000000000E
release free list
cycle ========================895
commit pc 00000000000000000000001110110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================896
write ins_buffer pc 00000000000000000000001110111000
cycle ========================897
fetch ins pc 00000000000000000000001110111100
-------- CACHE STATISTICS ----------
Num Read: 976
Num Write: 0
Num Hit: 962
Num Miss: 14
Total Cycles: 112
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x000000003b8
decode addi
rd : 2rename rd : 38
 in rob 95200000000000000000000001110111000
iss check pc 00000000000000000000001110111000
iss_alu
cycle ========================898
alu done
Alu_Update_Prf: core 0: 0x00000000000003B8     x38 <- 000000000000000B
release free list
cycle ========================899
commit pc 00000000000000000000001110111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================900
write ins_buffer pc 00000000000000000000001110111100
cycle ========================901
fetch ins pc 00000000000000000000001111000000
-------- CACHE STATISTICS ----------
Num Read: 980
Num Write: 0
Num Hit: 965
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000003bc
rd : 14rename rd : 3
 in rob 95600000000000000000000001110111100
iss check pc 00000000000000000000001110111100
iss_alu
cycle ========================902
alu done
Alu_Update_Prf: core 0: 0x00000000000003BC     x3 <- 0000000000000019
release free list
cycle ========================903
commit pc 00000000000000000000001110111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================904
write ins_buffer pc 00000000000000000000001111000000
cycle ========================905
fetch ins pc 00000000000000000000001111000100
-------- CACHE STATISTICS ----------
Num Read: 984
Num Write: 0
Num Hit: 969
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000003c0
decode nop
 in rob 96000000000000000000000001111000000
iss check pc 00000000000000000000001111000000
commit_directly
iss directly
cycle ========================906
commit pc 00000000000000000000001111000000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================907
fetch ins from icache 00000000000001110000001100010011
cycle ========================908
write ins_buffer pc 00000000000000000000001111000100
cycle ========================909
fetch ins pc 00000000000000000000001111001000
-------- CACHE STATISTICS ----------
Num Read: 988
Num Write: 0
Num Hit: 973
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u458752
imm_i0
decode core 0: 0x000000003c4
decode addi
rd : 6rename rd : 1
 in rob 96400000000000000000000001111000100
iss check pc 00000000000000000000001111000100
iss_alu
cycle ========================910
alu done
Alu_Update_Prf: core 0: 0x00000000000003C4     x1 <- 0000000000000019
release free list
cycle ========================911
commit pc 00000000000000000000001111000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================912
write ins_buffer pc 00000000000000000000001111001000
cycle ========================913
fetch ins pc 00000000000000000000001111001100
-------- CACHE STATISTICS ----------
Num Read: 992
Num Write: 0
Num Hit: 977
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x000000003c8
decode addi
rd : 4rename rd : 14
 in rob 96800000000000000000000001111001000
iss check pc 00000000000000000000001111001000
iss_alu
cycle ========================914
alu done
Alu_Update_Prf: core 0: 0x00000000000003C8     x14 <- 0000000000000001
release free list
cycle ========================915
commit pc 00000000000000000000001111001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================916
write ins_buffer pc 00000000000000000000001111001100
cycle ========================917
fetch ins pc 00000000000000000000001111010000
-------- CACHE STATISTICS ----------
Num Read: 996
Num Write: 0
Num Hit: 981
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x000000003cc
decode addi
rd : 5rename rd : 32
 in rob 97200000000000000000000001111001100
iss check pc 00000000000000000000001111001100
iss_alu
cycle ========================918
alu done
Alu_Update_Prf: core 0: 0x00000000000003CC     x32 <- 0000000000000002
release free list
cycle ========================919
commit pc 00000000000000000000001111001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================920
write ins_buffer pc 00000000000000000000001111010000
cycle ========================921
fetch ins pc 00000000000000000000001111010100
-------- CACHE STATISTICS ----------
Num Read: 1000
Num Write: 0
Num Hit: 985
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x000000003d0
decode branch
 in rob 97600000000000000000000001111010000
iss check pc 00000000000000000000001111010000
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================922
alu done
 FLUSH 00000000000000000000001111000000
fetch ins pc 00000000000000000000001110110100
-------- CACHE STATISTICS ----------
Num Read: 1004
Num Write: 0
Num Hit: 989
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
cycle ========================923
commit pc 00000000000000000000001111010000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================924
fetch ins from icache 00000000111000000000000010010011
cycle ========================925
write ins_buffer pc 00000000000000000000001110110100
cycle ========================926
fetch ins pc 00000000000000000000001110111000
-------- CACHE STATISTICS ----------
Num Read: 1008
Num Write: 0
Num Hit: 993
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u14680064
imm_i14
decode core 0: 0x000000003b4
decode addi
rd : 1rename rd : 10
 in rob 94800000000000000000000001110110100
iss check pc 00000000000000000000001110110100
iss_alu
cycle ========================927
alu done
Alu_Update_Prf: core 0: 0x00000000000003B4     x10 <- 000000000000000E
release free list
cycle ========================928
commit pc 00000000000000000000001110110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================929
write ins_buffer pc 00000000000000000000001110111000
cycle ========================930
fetch ins pc 00000000000000000000001110111100
-------- CACHE STATISTICS ----------
Num Read: 1012
Num Write: 0
Num Hit: 997
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x000000003b8
decode addi
rd : 2rename rd : 35
 in rob 95200000000000000000000001110111000
iss check pc 00000000000000000000001110111000
iss_alu
cycle ========================931
alu done
Alu_Update_Prf: core 0: 0x00000000000003B8     x35 <- 000000000000000B
release free list
cycle ========================932
commit pc 00000000000000000000001110111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================933
write ins_buffer pc 00000000000000000000001110111100
cycle ========================934
fetch ins pc 00000000000000000000001111000000
-------- CACHE STATISTICS ----------
Num Read: 1016
Num Write: 0
Num Hit: 1001
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000003bc
rd : 14rename rd : 5
 in rob 95600000000000000000000001110111100
iss check pc 00000000000000000000001110111100
iss_alu
cycle ========================935
alu done
Alu_Update_Prf: core 0: 0x00000000000003BC     x5 <- 0000000000000019
release free list
cycle ========================936
commit pc 00000000000000000000001110111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================937
write ins_buffer pc 00000000000000000000001111000000
cycle ========================938
fetch ins pc 00000000000000000000001111000100
-------- CACHE STATISTICS ----------
Num Read: 1020
Num Write: 0
Num Hit: 1005
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000003c0
decode nop
 in rob 96000000000000000000000001111000000
iss check pc 00000000000000000000001111000000
commit_directly
iss directly
cycle ========================939
commit pc 00000000000000000000001111000000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================940
fetch ins from icache 00000000000001110000001100010011
cycle ========================941
write ins_buffer pc 00000000000000000000001111000100
cycle ========================942
fetch ins pc 00000000000000000000001111001000
-------- CACHE STATISTICS ----------
Num Read: 1024
Num Write: 0
Num Hit: 1009
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u458752
imm_i0
decode core 0: 0x000000003c4
decode addi
rd : 6rename rd : 4
 in rob 96400000000000000000000001111000100
iss check pc 00000000000000000000001111000100
iss_alu
cycle ========================943
alu done
Alu_Update_Prf: core 0: 0x00000000000003C4     x4 <- 0000000000000019
release free list
cycle ========================944
commit pc 00000000000000000000001111000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================945
write ins_buffer pc 00000000000000000000001111001000
cycle ========================946
fetch ins pc 00000000000000000000001111001100
-------- CACHE STATISTICS ----------
Num Read: 1028
Num Write: 0
Num Hit: 1013
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x000000003c8
decode addi
rd : 4rename rd : 39
 in rob 96800000000000000000000001111001000
iss check pc 00000000000000000000001111001000
iss_alu
cycle ========================947
alu done
Alu_Update_Prf: core 0: 0x00000000000003C8     x39 <- 0000000000000002
release free list
cycle ========================948
commit pc 00000000000000000000001111001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================949
write ins_buffer pc 00000000000000000000001111001100
cycle ========================950
fetch ins pc 00000000000000000000001111010000
-------- CACHE STATISTICS ----------
Num Read: 1032
Num Write: 0
Num Hit: 1017
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x000000003cc
decode addi
rd : 5rename rd : 36
 in rob 97200000000000000000000001111001100
iss check pc 00000000000000000000001111001100
iss_alu
cycle ========================951
alu done
Alu_Update_Prf: core 0: 0x00000000000003CC     x36 <- 0000000000000002
release free list
cycle ========================952
commit pc 00000000000000000000001111001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================953
write ins_buffer pc 00000000000000000000001111010000
cycle ========================954
fetch ins pc 00000000000000000000001111010100
-------- CACHE STATISTICS ----------
Num Read: 1036
Num Write: 0
Num Hit: 1021
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x000000003d0
decode branch
 in rob 97600000000000000000000001111010000
iss check pc 00000000000000000000001111010000
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================955
alu done
 FLUSH 00000000000000000000001111001000
fetch ins pc 00000000000000000000001111010100
-------- CACHE STATISTICS ----------
Num Read: 1040
Num Write: 0
Num Hit: 1025
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
cycle ========================956
commit pc 00000000000000000000001111010000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================957
fetch ins from icache 00000001100100000000001110010011
cycle ========================958
write ins_buffer pc 00000000000000000000001111010100
cycle ========================959
fetch ins pc 00000000000000000000001111011000
-------- CACHE STATISTICS ----------
Num Read: 1044
Num Write: 0
Num Hit: 1029
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u26214400
imm_i25
decode core 0: 0x000000003d4
decode addi
rd : 7rename rd : 2
 in rob 98000000000000000000000001111010100
iss check pc 00000000000000000000001111010100
iss_alu
cycle ========================960
alu done
Alu_Update_Prf: core 0: 0x00000000000003D4     x2 <- 0000000000000019
release free list
cycle ========================961
commit pc 00000000000000000000001111010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00101010011100110001011001100011
cycle ========================962
write ins_buffer pc 00000000000000000000001111011000
cycle ========================963
fetch ins pc 00000000000000000000001111011100
-------- CACHE STATISTICS ----------
Num Read: 1048
Num Write: 0
Num Hit: 1033
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u712183808
imm_i679
decode core 0: 0x000000003d8
decode branch
 in rob 98400000000000000000000001111011000
iss check pc 00000000000000000000001111011000
iss_alu
rs125rs225
alu branch b_success is 0
cycle ========================964
alu done
 FLUSH 00000000000000000000001111001000
fetch ins pc 00000000000000000000001111011100
-------- CACHE STATISTICS ----------
Num Read: 1052
Num Write: 0
Num Hit: 1037
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
cycle ========================965
commit pc 00000000000000000000001111011000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================966
fetch ins from icache 00000001011000000000000110010011
cycle ========================967
write ins_buffer pc 00000000000000000000001111011100
cycle ========================968
fetch ins pc 00000000000000000000001111100000
-------- CACHE STATISTICS ----------
Num Read: 1056
Num Write: 0
Num Hit: 1041
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u23068672
imm_i22
decode core 0: 0x000000003dc
decode addi
rd : 3rename rd : 6
 in rob 98800000000000000000000001111011100
iss check pc 00000000000000000000001111011100
iss_alu
cycle ========================969
alu done
Alu_Update_Prf: core 0: 0x00000000000003DC     x6 <- 0000000000000016
release free list
cycle ========================970
commit pc 00000000000000000000001111011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================971
write ins_buffer pc 00000000000000000000001111100000
cycle ========================972
fetch ins pc 00000000000000000000001111100100
-------- CACHE STATISTICS ----------
Num Read: 1060
Num Write: 0
Num Hit: 1045
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000003e0
decode addi
rd : 4rename rd : 33
 in rob 99200000000000000000000001111100000
iss check pc 00000000000000000000001111100000
iss_alu
cycle ========================973
alu done
Alu_Update_Prf: core 0: 0x00000000000003E0     x33 <- 0000000000000000
release free list
cycle ========================974
commit pc 00000000000000000000001111100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111100000000000010010011
cycle ========================975
write ins_buffer pc 00000000000000000000001111100100
cycle ========================976
fetch ins pc 00000000000000000000001111101000
-------- CACHE STATISTICS ----------
Num Read: 1064
Num Write: 0
Num Hit: 1049
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u15728640
imm_i15
decode core 0: 0x000000003e4
decode addi
rd : 1rename rd : 38
 in rob 99600000000000000000000001111100100
iss check pc 00000000000000000000001111100100
iss_alu
cycle ========================977
alu done
Alu_Update_Prf: core 0: 0x00000000000003E4     x38 <- 000000000000000F
release free list
cycle ========================978
commit pc 00000000000000000000001111100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================979
write ins_buffer pc 00000000000000000000001111101000
cycle ========================980
fetch ins pc 00000000000000000000001111101100
-------- CACHE STATISTICS ----------
Num Read: 1068
Num Write: 0
Num Hit: 1053
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x000000003e8
decode addi
rd : 2rename rd : 3
 in rob 100000000000000000000000001111101000
iss check pc 00000000000000000000001111101000
iss_alu
cycle ========================981
alu done
Alu_Update_Prf: core 0: 0x00000000000003E8     x3 <- 000000000000000B
release free list
cycle ========================982
commit pc 00000000000000000000001111101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================983
write ins_buffer pc 00000000000000000000001111101100
cycle ========================984
fetch ins pc 00000000000000000000001111110000
-------- CACHE STATISTICS ----------
Num Read: 1072
Num Write: 0
Num Hit: 1057
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000003ec
rd : 14rename rd : 1
 in rob 100400000000000000000000001111101100
iss check pc 00000000000000000000001111101100
iss_alu
cycle ========================985
alu done
Alu_Update_Prf: core 0: 0x00000000000003EC     x1 <- 000000000000001A
release free list
cycle ========================986
commit pc 00000000000000000000001111101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================987
write ins_buffer pc 00000000000000000000001111110000
cycle ========================988
fetch ins pc 00000000000000000000001111110100
-------- CACHE STATISTICS ----------
Num Read: 1076
Num Write: 0
Num Hit: 1061
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000003f0
decode nop
 in rob 100800000000000000000000001111110000
iss check pc 00000000000000000000001111110000
commit_directly
iss directly
cycle ========================989
commit pc 00000000000000000000001111110000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================990
fetch ins from icache 00000000000000000000000000010011
cycle ========================991
write ins_buffer pc 00000000000000000000001111110100
cycle ========================992
fetch ins pc 00000000000000000000001111111000
-------- CACHE STATISTICS ----------
Num Read: 1080
Num Write: 0
Num Hit: 1065
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000003f4
decode nop
 in rob 101200000000000000000000001111110100
iss check pc 00000000000000000000001111110100
commit_directly
iss directly
cycle ========================993
commit pc 00000000000000000000001111110100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================994
fetch ins from icache 00000000000001110000001100010011
cycle ========================995
write ins_buffer pc 00000000000000000000001111111000
cycle ========================996
fetch ins pc 00000000000000000000001111111100
-------- CACHE STATISTICS ----------
Num Read: 1084
Num Write: 0
Num Hit: 1069
Num Miss: 15
Total Cycles: 120
------ CACHE STATISTICS DONE--------
imm_u458752
imm_i0
decode core 0: 0x000000003f8
decode addi
rd : 6rename rd : 14
 in rob 101600000000000000000000001111111000
iss check pc 00000000000000000000001111111000
iss_alu
cycle ========================997
alu done
Alu_Update_Prf: core 0: 0x00000000000003F8     x14 <- 000000000000001A
release free list
cycle ========================998
commit pc 00000000000000000000001111111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================999
write ins_buffer pc 00000000000000000000001111111100
cycle ========================1000
fetch ins pc 00000000000000000000010000000000
-------- CACHE STATISTICS ----------
Num Read: 1088
Num Write: 0
Num Hit: 1072
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x000000003fc
decode addi
rd : 4rename rd : 32
 in rob 102000000000000000000000001111111100
iss check pc 00000000000000000000001111111100
iss_alu
cycle ========================1001
alu done
Alu_Update_Prf: core 0: 0x00000000000003FC     x32 <- 0000000000000001
release free list
cycle ========================1002
commit pc 00000000000000000000001111111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1003
write ins_buffer pc 00000000000000000000010000000000
cycle ========================1004
fetch ins pc 00000000000000000000010000000100
-------- CACHE STATISTICS ----------
Num Read: 1092
Num Write: 0
Num Hit: 1076
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000400
decode addi
rd : 5rename rd : 7
 in rob 102400000000000000000000010000000000
iss check pc 00000000000000000000010000000000
iss_alu
cycle ========================1005
alu done
Alu_Update_Prf: core 0: 0x0000000000000400     x7 <- 0000000000000002
release free list
cycle ========================1006
commit pc 00000000000000000000010000000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001000011100011
cycle ========================1007
write ins_buffer pc 00000000000000000000010000000100
cycle ========================1008
fetch ins pc 00000000000000000000010000001000
-------- CACHE STATISTICS ----------
Num Read: 1096
Num Write: 0
Num Hit: 1080
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x00000000404
decode branch
 in rob 102800000000000000000000010000000100
iss check pc 00000000000000000000010000000100
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================1009
alu done
cycle ========================1010
commit pc 00000000000000000000010000000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000001101000000000001110010011
cycle ========================1011
write ins_buffer pc 00000000000000000000010000001000
cycle ========================1012
fetch ins pc 00000000000000000000010000001100
-------- CACHE STATISTICS ----------
Num Read: 1100
Num Write: 0
Num Hit: 1084
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u27262976
imm_i26
decode core 0: 0x00000000408
decode addi
rd : 7rename rd : 34
 in rob 103200000000000000000000010000001000
iss check pc 00000000000000000000010000001000
iss_alu
cycle ========================1013
alu done
Alu_Update_Prf: core 0: 0x0000000000000408     x34 <- 000000000000001A
release free list
cycle ========================1014
commit pc 00000000000000000000010000001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00100110011100110001110001100011
cycle ========================1015
write ins_buffer pc 00000000000000000000010000001100
cycle ========================1016
fetch ins pc 00000000000000000000010000010000
-------- CACHE STATISTICS ----------
Num Read: 1104
Num Write: 0
Num Hit: 1088
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u645074944
imm_i615
decode core 0: 0x0000000040c
decode branch
 in rob 103600000000000000000000010000001100
iss check pc 00000000000000000000010000001100
iss_alu
rs126rs226
alu branch b_success is 0
cycle ========================1017
alu done
 FLUSH 00000000000000000000010000000100
fetch ins pc 00000000000000000000010000010000
-------- CACHE STATISTICS ----------
Num Read: 1108
Num Write: 0
Num Hit: 1092
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
cycle ========================1018
commit pc 00000000000000000000010000001100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1019
fetch ins from icache 00000001011100000000000110010011
cycle ========================1020
write ins_buffer pc 00000000000000000000010000010000
cycle ========================1021
fetch ins pc 00000000000000000000010000010100
-------- CACHE STATISTICS ----------
Num Read: 1112
Num Write: 0
Num Hit: 1096
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u24117248
imm_i23
decode core 0: 0x00000000410
decode addi
rd : 3rename rd : 39
 in rob 104000000000000000000000010000010000
iss check pc 00000000000000000000010000010000
iss_alu
cycle ========================1022
alu done
Alu_Update_Prf: core 0: 0x0000000000000410     x39 <- 0000000000000017
release free list
cycle ========================1023
commit pc 00000000000000000000010000010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================1024
write ins_buffer pc 00000000000000000000010000010100
cycle ========================1025
fetch ins pc 00000000000000000000010000011000
-------- CACHE STATISTICS ----------
Num Read: 1116
Num Write: 0
Num Hit: 1100
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000414
decode addi
rd : 4rename rd : 10
 in rob 104400000000000000000000010000010100
iss check pc 00000000000000000000010000010100
iss_alu
cycle ========================1026
alu done
Alu_Update_Prf: core 0: 0x0000000000000414     x10 <- 0000000000000000
release free list
cycle ========================1027
commit pc 00000000000000000000010000010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000110100000000000010010011
cycle ========================1028
write ins_buffer pc 00000000000000000000010000011000
cycle ========================1029
fetch ins pc 00000000000000000000010000011100
-------- CACHE STATISTICS ----------
Num Read: 1120
Num Write: 0
Num Hit: 1104
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u13631488
imm_i13
decode core 0: 0x00000000418
decode addi
rd : 1rename rd : 35
 in rob 104800000000000000000000010000011000
iss check pc 00000000000000000000010000011000
iss_alu
cycle ========================1030
alu done
Alu_Update_Prf: core 0: 0x0000000000000418     x35 <- 000000000000000D
release free list
cycle ========================1031
commit pc 00000000000000000000010000011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================1032
write ins_buffer pc 00000000000000000000010000011100
cycle ========================1033
fetch ins pc 00000000000000000000010000100000
-------- CACHE STATISTICS ----------
Num Read: 1124
Num Write: 0
Num Hit: 1108
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x0000000041c
decode addi
rd : 2rename rd : 5
 in rob 105200000000000000000000010000011100
iss check pc 00000000000000000000010000011100
iss_alu
cycle ========================1034
alu done
Alu_Update_Prf: core 0: 0x000000000000041C     x5 <- 000000000000000B
release free list
cycle ========================1035
commit pc 00000000000000000000010000011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================1036
write ins_buffer pc 00000000000000000000010000100000
cycle ========================1037
fetch ins pc 00000000000000000000010000100100
-------- CACHE STATISTICS ----------
Num Read: 1128
Num Write: 0
Num Hit: 1112
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000420
rd : 14rename rd : 4
 in rob 105600000000000000000000010000100000
iss check pc 00000000000000000000010000100000
iss_alu
cycle ========================1038
alu done
Alu_Update_Prf: core 0: 0x0000000000000420     x4 <- 0000000000000018
release free list
cycle ========================1039
commit pc 00000000000000000000010000100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1040
write ins_buffer pc 00000000000000000000010000100100
cycle ========================1041
fetch ins pc 00000000000000000000010000101000
-------- CACHE STATISTICS ----------
Num Read: 1132
Num Write: 0
Num Hit: 1116
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000424
decode addi
rd : 4rename rd : 33
 in rob 106000000000000000000000010000100100
iss check pc 00000000000000000000010000100100
iss_alu
cycle ========================1042
alu done
Alu_Update_Prf: core 0: 0x0000000000000424     x33 <- 0000000000000001
release free list
cycle ========================1043
commit pc 00000000000000000000010000100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1044
write ins_buffer pc 00000000000000000000010000101000
cycle ========================1045
fetch ins pc 00000000000000000000010000101100
-------- CACHE STATISTICS ----------
Num Read: 1136
Num Write: 0
Num Hit: 1120
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000428
decode addi
rd : 5rename rd : 36
 in rob 106400000000000000000000010000101000
iss check pc 00000000000000000000010000101000
iss_alu
cycle ========================1046
alu done
Alu_Update_Prf: core 0: 0x0000000000000428     x36 <- 0000000000000002
release free list
cycle ========================1047
commit pc 00000000000000000000010000101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001011011100011
cycle ========================1048
write ins_buffer pc 00000000000000000000010000101100
cycle ========================1049
fetch ins pc 00000000000000000000010000110000
-------- CACHE STATISTICS ----------
Num Read: 1140
Num Write: 0
Num Hit: 1124
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x0000000042c
decode branch
 in rob 106800000000000000000000010000101100
iss check pc 00000000000000000000010000101100
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================1050
alu done
 FLUSH 00000000000000000000010000101100
fetch ins pc 00000000000000000000010000011000
-------- CACHE STATISTICS ----------
Num Read: 1144
Num Write: 0
Num Hit: 1128
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
cycle ========================1051
commit pc 00000000000000000000010000101100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1052
fetch ins from icache 00000000110100000000000010010011
cycle ========================1053
write ins_buffer pc 00000000000000000000010000011000
cycle ========================1054
fetch ins pc 00000000000000000000010000011100
-------- CACHE STATISTICS ----------
Num Read: 1148
Num Write: 0
Num Hit: 1132
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u13631488
imm_i13
decode core 0: 0x00000000418
decode addi
rd : 1rename rd : 2
 in rob 104800000000000000000000010000011000
iss check pc 00000000000000000000010000011000
iss_alu
cycle ========================1055
alu done
Alu_Update_Prf: core 0: 0x0000000000000418     x2 <- 000000000000000D
release free list
cycle ========================1056
commit pc 00000000000000000000010000011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================1057
write ins_buffer pc 00000000000000000000010000011100
cycle ========================1058
fetch ins pc 00000000000000000000010000100000
-------- CACHE STATISTICS ----------
Num Read: 1152
Num Write: 0
Num Hit: 1136
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x0000000041c
decode addi
rd : 2rename rd : 6
 in rob 105200000000000000000000010000011100
iss check pc 00000000000000000000010000011100
iss_alu
cycle ========================1059
alu done
Alu_Update_Prf: core 0: 0x000000000000041C     x6 <- 000000000000000B
release free list
cycle ========================1060
commit pc 00000000000000000000010000011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================1061
write ins_buffer pc 00000000000000000000010000100000
cycle ========================1062
fetch ins pc 00000000000000000000010000100100
-------- CACHE STATISTICS ----------
Num Read: 1156
Num Write: 0
Num Hit: 1140
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000420
rd : 14rename rd : 32
 in rob 105600000000000000000000010000100000
iss check pc 00000000000000000000010000100000
iss_alu
cycle ========================1063
alu done
Alu_Update_Prf: core 0: 0x0000000000000420     x32 <- 0000000000000018
release free list
cycle ========================1064
commit pc 00000000000000000000010000100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1065
write ins_buffer pc 00000000000000000000010000100100
cycle ========================1066
fetch ins pc 00000000000000000000010000101000
-------- CACHE STATISTICS ----------
Num Read: 1160
Num Write: 0
Num Hit: 1144
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000424
decode addi
rd : 4rename rd : 38
 in rob 106000000000000000000000010000100100
iss check pc 00000000000000000000010000100100
iss_alu
cycle ========================1067
alu done
Alu_Update_Prf: core 0: 0x0000000000000424     x38 <- 0000000000000002
release free list
cycle ========================1068
commit pc 00000000000000000000010000100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1069
write ins_buffer pc 00000000000000000000010000101000
cycle ========================1070
fetch ins pc 00000000000000000000010000101100
-------- CACHE STATISTICS ----------
Num Read: 1164
Num Write: 0
Num Hit: 1148
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000428
decode addi
rd : 5rename rd : 3
 in rob 106400000000000000000000010000101000
iss check pc 00000000000000000000010000101000
iss_alu
cycle ========================1071
alu done
Alu_Update_Prf: core 0: 0x0000000000000428     x3 <- 0000000000000002
release free list
cycle ========================1072
commit pc 00000000000000000000010000101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001011011100011
cycle ========================1073
write ins_buffer pc 00000000000000000000010000101100
cycle ========================1074
fetch ins pc 00000000000000000000010000110000
-------- CACHE STATISTICS ----------
Num Read: 1168
Num Write: 0
Num Hit: 1152
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x0000000042c
decode branch
 in rob 106800000000000000000000010000101100
iss check pc 00000000000000000000010000101100
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================1075
alu done
 FLUSH 00000000000000000000010000101000
fetch ins pc 00000000000000000000010000110000
-------- CACHE STATISTICS ----------
Num Read: 1172
Num Write: 0
Num Hit: 1156
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
cycle ========================1076
commit pc 00000000000000000000010000101100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1077
fetch ins from icache 00000001100000000000001110010011
cycle ========================1078
write ins_buffer pc 00000000000000000000010000110000
cycle ========================1079
fetch ins pc 00000000000000000000010000110100
-------- CACHE STATISTICS ----------
Num Read: 1176
Num Write: 0
Num Hit: 1160
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u25165824
imm_i24
decode core 0: 0x00000000430
decode addi
rd : 7rename rd : 1
 in rob 107200000000000000000000010000110000
iss check pc 00000000000000000000010000110000
iss_alu
cycle ========================1080
alu done
Alu_Update_Prf: core 0: 0x0000000000000430     x1 <- 0000000000000018
release free list
cycle ========================1081
commit pc 00000000000000000000010000110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00100100011101110001100001100011
cycle ========================1082
write ins_buffer pc 00000000000000000000010000110100
cycle ========================1083
fetch ins pc 00000000000000000000010000111000
-------- CACHE STATISTICS ----------
Num Read: 1180
Num Write: 0
Num Hit: 1164
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u611782656
imm_i583
decode core 0: 0x00000000434
decode branch
 in rob 107600000000000000000000010000110100
iss check pc 00000000000000000000010000110100
iss_alu
rs124rs224
alu branch b_success is 0
cycle ========================1084
alu done
 FLUSH 00000000000000000000010000101000
fetch ins pc 00000000000000000000010000111000
-------- CACHE STATISTICS ----------
Num Read: 1184
Num Write: 0
Num Hit: 1168
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
cycle ========================1085
commit pc 00000000000000000000010000110100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1086
fetch ins from icache 00000001100000000000000110010011
cycle ========================1087
write ins_buffer pc 00000000000000000000010000111000
cycle ========================1088
fetch ins pc 00000000000000000000010000111100
-------- CACHE STATISTICS ----------
Num Read: 1188
Num Write: 0
Num Hit: 1172
Num Miss: 16
Total Cycles: 128
------ CACHE STATISTICS DONE--------
imm_u25165824
imm_i24
decode core 0: 0x00000000438
decode addi
rd : 3rename rd : 10
 in rob 108000000000000000000000010000111000
iss check pc 00000000000000000000010000111000
iss_alu
cycle ========================1089
alu done
Alu_Update_Prf: core 0: 0x0000000000000438     x10 <- 0000000000000018
release free list
cycle ========================1090
commit pc 00000000000000000000010000111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================1091
write ins_buffer pc 00000000000000000000010000111100
cycle ========================1092
fetch ins pc 00000000000000000000010001000000
-------- CACHE STATISTICS ----------
Num Read: 1192
Num Write: 0
Num Hit: 1175
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000043c
decode addi
rd : 4rename rd : 7
 in rob 108400000000000000000000010000111100
iss check pc 00000000000000000000010000111100
iss_alu
cycle ========================1093
alu done
Alu_Update_Prf: core 0: 0x000000000000043C     x7 <- 0000000000000000
release free list
cycle ========================1094
commit pc 00000000000000000000010000111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111000000000000010010011
cycle ========================1095
write ins_buffer pc 00000000000000000000010001000000
cycle ========================1096
fetch ins pc 00000000000000000000010001000100
-------- CACHE STATISTICS ----------
Num Read: 1196
Num Write: 0
Num Hit: 1179
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u14680064
imm_i14
decode core 0: 0x00000000440
decode addi
rd : 1rename rd : 35
 in rob 108800000000000000000000010001000000
iss check pc 00000000000000000000010001000000
iss_alu
cycle ========================1097
alu done
Alu_Update_Prf: core 0: 0x0000000000000440     x35 <- 000000000000000E
release free list
cycle ========================1098
commit pc 00000000000000000000010001000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================1099
write ins_buffer pc 00000000000000000000010001000100
cycle ========================1100
fetch ins pc 00000000000000000000010001001000
-------- CACHE STATISTICS ----------
Num Read: 1200
Num Write: 0
Num Hit: 1183
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000444
decode addi
rd : 2rename rd : 5
 in rob 109200000000000000000000010001000100
iss check pc 00000000000000000000010001000100
iss_alu
cycle ========================1101
alu done
Alu_Update_Prf: core 0: 0x0000000000000444     x5 <- 000000000000000B
release free list
cycle ========================1102
commit pc 00000000000000000000010001000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1103
write ins_buffer pc 00000000000000000000010001001000
cycle ========================1104
fetch ins pc 00000000000000000000010001001100
-------- CACHE STATISTICS ----------
Num Read: 1204
Num Write: 0
Num Hit: 1187
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000448
decode nop
 in rob 109600000000000000000000010001001000
iss check pc 00000000000000000000010001001000
commit_directly
iss directly
cycle ========================1105
commit pc 00000000000000000000010001001000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1106
fetch ins from icache 00000000001000001000011100110011
cycle ========================1107
write ins_buffer pc 00000000000000000000010001001100
cycle ========================1108
fetch ins pc 00000000000000000000010001010000
-------- CACHE STATISTICS ----------
Num Read: 1208
Num Write: 0
Num Hit: 1191
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x0000000044c
rd : 14rename rd : 4
 in rob 110000000000000000000000010001001100
iss check pc 00000000000000000000010001001100
iss_alu
cycle ========================1109
alu done
Alu_Update_Prf: core 0: 0x000000000000044C     x4 <- 0000000000000019
release free list
cycle ========================1110
commit pc 00000000000000000000010001001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1111
write ins_buffer pc 00000000000000000000010001010000
cycle ========================1112
fetch ins pc 00000000000000000000010001010100
-------- CACHE STATISTICS ----------
Num Read: 1212
Num Write: 0
Num Hit: 1195
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000450
decode addi
rd : 4rename rd : 33
 in rob 110400000000000000000000010001010000
iss check pc 00000000000000000000010001010000
iss_alu
cycle ========================1113
alu done
Alu_Update_Prf: core 0: 0x0000000000000450     x33 <- 0000000000000001
release free list
cycle ========================1114
commit pc 00000000000000000000010001010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1115
write ins_buffer pc 00000000000000000000010001010100
cycle ========================1116
fetch ins pc 00000000000000000000010001011000
-------- CACHE STATISTICS ----------
Num Read: 1216
Num Write: 0
Num Hit: 1199
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000454
decode addi
rd : 5rename rd : 36
 in rob 110800000000000000000000010001010100
iss check pc 00000000000000000000010001010100
iss_alu
cycle ========================1117
alu done
Alu_Update_Prf: core 0: 0x0000000000000454     x36 <- 0000000000000002
release free list
cycle ========================1118
commit pc 00000000000000000000010001010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001010011100011
cycle ========================1119
write ins_buffer pc 00000000000000000000010001011000
cycle ========================1120
fetch ins pc 00000000000000000000010001011100
-------- CACHE STATISTICS ----------
Num Read: 1220
Num Write: 0
Num Hit: 1203
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x00000000458
decode branch
 in rob 111200000000000000000000010001011000
iss check pc 00000000000000000000010001011000
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================1121
alu done
 FLUSH 00000000000000000000010001010000
fetch ins pc 00000000000000000000010001000000
-------- CACHE STATISTICS ----------
Num Read: 1224
Num Write: 0
Num Hit: 1207
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
cycle ========================1122
commit pc 00000000000000000000010001011000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1123
fetch ins from icache 00000000111000000000000010010011
cycle ========================1124
write ins_buffer pc 00000000000000000000010001000000
cycle ========================1125
fetch ins pc 00000000000000000000010001000100
-------- CACHE STATISTICS ----------
Num Read: 1228
Num Write: 0
Num Hit: 1211
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u14680064
imm_i14
decode core 0: 0x00000000440
decode addi
rd : 1rename rd : 34
 in rob 108800000000000000000000010001000000
iss check pc 00000000000000000000010001000000
iss_alu
cycle ========================1126
alu done
Alu_Update_Prf: core 0: 0x0000000000000440     x34 <- 000000000000000E
release free list
cycle ========================1127
commit pc 00000000000000000000010001000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================1128
write ins_buffer pc 00000000000000000000010001000100
cycle ========================1129
fetch ins pc 00000000000000000000010001001000
-------- CACHE STATISTICS ----------
Num Read: 1232
Num Write: 0
Num Hit: 1215
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000444
decode addi
rd : 2rename rd : 39
 in rob 109200000000000000000000010001000100
iss check pc 00000000000000000000010001000100
iss_alu
cycle ========================1130
alu done
Alu_Update_Prf: core 0: 0x0000000000000444     x39 <- 000000000000000B
release free list
cycle ========================1131
commit pc 00000000000000000000010001000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1132
write ins_buffer pc 00000000000000000000010001001000
cycle ========================1133
fetch ins pc 00000000000000000000010001001100
-------- CACHE STATISTICS ----------
Num Read: 1236
Num Write: 0
Num Hit: 1219
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000448
decode nop
 in rob 109600000000000000000000010001001000
iss check pc 00000000000000000000010001001000
commit_directly
iss directly
cycle ========================1134
commit pc 00000000000000000000010001001000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1135
fetch ins from icache 00000000001000001000011100110011
cycle ========================1136
write ins_buffer pc 00000000000000000000010001001100
cycle ========================1137
fetch ins pc 00000000000000000000010001010000
-------- CACHE STATISTICS ----------
Num Read: 1240
Num Write: 0
Num Hit: 1223
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x0000000044c
rd : 14rename rd : 38
 in rob 110000000000000000000000010001001100
iss check pc 00000000000000000000010001001100
iss_alu
cycle ========================1138
alu done
Alu_Update_Prf: core 0: 0x000000000000044C     x38 <- 0000000000000019
release free list
cycle ========================1139
commit pc 00000000000000000000010001001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1140
write ins_buffer pc 00000000000000000000010001010000
cycle ========================1141
fetch ins pc 00000000000000000000010001010100
-------- CACHE STATISTICS ----------
Num Read: 1244
Num Write: 0
Num Hit: 1227
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000450
decode addi
rd : 4rename rd : 2
 in rob 110400000000000000000000010001010000
iss check pc 00000000000000000000010001010000
iss_alu
cycle ========================1142
alu done
Alu_Update_Prf: core 0: 0x0000000000000450     x2 <- 0000000000000002
release free list
cycle ========================1143
commit pc 00000000000000000000010001010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1144
write ins_buffer pc 00000000000000000000010001010100
cycle ========================1145
fetch ins pc 00000000000000000000010001011000
-------- CACHE STATISTICS ----------
Num Read: 1248
Num Write: 0
Num Hit: 1231
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000454
decode addi
rd : 5rename rd : 6
 in rob 110800000000000000000000010001010100
iss check pc 00000000000000000000010001010100
iss_alu
cycle ========================1146
alu done
Alu_Update_Prf: core 0: 0x0000000000000454     x6 <- 0000000000000002
release free list
cycle ========================1147
commit pc 00000000000000000000010001010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001010011100011
cycle ========================1148
write ins_buffer pc 00000000000000000000010001011000
cycle ========================1149
fetch ins pc 00000000000000000000010001011100
-------- CACHE STATISTICS ----------
Num Read: 1252
Num Write: 0
Num Hit: 1235
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x00000000458
decode branch
 in rob 111200000000000000000000010001011000
iss check pc 00000000000000000000010001011000
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================1150
alu done
 FLUSH 00000000000000000000010001001000
fetch ins pc 00000000000000000000010001011100
-------- CACHE STATISTICS ----------
Num Read: 1256
Num Write: 0
Num Hit: 1239
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
cycle ========================1151
commit pc 00000000000000000000010001011000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1152
fetch ins from icache 00000001100100000000001110010011
cycle ========================1153
write ins_buffer pc 00000000000000000000010001011100
cycle ========================1154
fetch ins pc 00000000000000000000010001100000
-------- CACHE STATISTICS ----------
Num Read: 1260
Num Write: 0
Num Hit: 1243
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u26214400
imm_i25
decode core 0: 0x0000000045c
decode addi
rd : 7rename rd : 32
 in rob 111600000000000000000000010001011100
iss check pc 00000000000000000000010001011100
iss_alu
cycle ========================1155
alu done
Alu_Update_Prf: core 0: 0x000000000000045C     x32 <- 0000000000000019
release free list
cycle ========================1156
commit pc 00000000000000000000010001011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00100010011101110001001001100011
cycle ========================1157
write ins_buffer pc 00000000000000000000010001100000
cycle ========================1158
fetch ins pc 00000000000000000000010001100100
-------- CACHE STATISTICS ----------
Num Read: 1264
Num Write: 0
Num Hit: 1247
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u578228224
imm_i551
decode core 0: 0x00000000460
decode branch
 in rob 112000000000000000000000010001100000
iss check pc 00000000000000000000010001100000
iss_alu
rs125rs225
alu branch b_success is 0
cycle ========================1159
alu done
 FLUSH 00000000000000000000010001011100
fetch ins pc 00000000000000000000010001100100
-------- CACHE STATISTICS ----------
Num Read: 1268
Num Write: 0
Num Hit: 1251
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
cycle ========================1160
commit pc 00000000000000000000010001100000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1161
fetch ins from icache 00000001100100000000000110010011
cycle ========================1162
write ins_buffer pc 00000000000000000000010001100100
cycle ========================1163
fetch ins pc 00000000000000000000010001101000
-------- CACHE STATISTICS ----------
Num Read: 1272
Num Write: 0
Num Hit: 1255
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u26214400
imm_i25
decode core 0: 0x00000000464
decode addi
rd : 3rename rd : 7
 in rob 112400000000000000000000010001100100
iss check pc 00000000000000000000010001100100
iss_alu
cycle ========================1164
alu done
Alu_Update_Prf: core 0: 0x0000000000000464     x7 <- 0000000000000019
release free list
cycle ========================1165
commit pc 00000000000000000000010001100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================1166
write ins_buffer pc 00000000000000000000010001101000
cycle ========================1167
fetch ins pc 00000000000000000000010001101100
-------- CACHE STATISTICS ----------
Num Read: 1276
Num Write: 0
Num Hit: 1259
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000468
decode addi
rd : 4rename rd : 3
 in rob 112800000000000000000000010001101000
iss check pc 00000000000000000000010001101000
iss_alu
cycle ========================1168
alu done
Alu_Update_Prf: core 0: 0x0000000000000468     x3 <- 0000000000000000
release free list
cycle ========================1169
commit pc 00000000000000000000010001101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111100000000000010010011
cycle ========================1170
write ins_buffer pc 00000000000000000000010001101100
cycle ========================1171
fetch ins pc 00000000000000000000010001110000
-------- CACHE STATISTICS ----------
Num Read: 1280
Num Write: 0
Num Hit: 1263
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u15728640
imm_i15
decode core 0: 0x0000000046c
decode addi
rd : 1rename rd : 35
 in rob 113200000000000000000000010001101100
iss check pc 00000000000000000000010001101100
iss_alu
cycle ========================1172
alu done
Alu_Update_Prf: core 0: 0x000000000000046C     x35 <- 000000000000000F
release free list
cycle ========================1173
commit pc 00000000000000000000010001101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================1174
write ins_buffer pc 00000000000000000000010001110000
cycle ========================1175
fetch ins pc 00000000000000000000010001110100
-------- CACHE STATISTICS ----------
Num Read: 1284
Num Write: 0
Num Hit: 1267
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000470
decode addi
rd : 2rename rd : 5
 in rob 113600000000000000000000010001110000
iss check pc 00000000000000000000010001110000
iss_alu
cycle ========================1176
alu done
Alu_Update_Prf: core 0: 0x0000000000000470     x5 <- 000000000000000B
release free list
cycle ========================1177
commit pc 00000000000000000000010001110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1178
write ins_buffer pc 00000000000000000000010001110100
cycle ========================1179
fetch ins pc 00000000000000000000010001111000
-------- CACHE STATISTICS ----------
Num Read: 1288
Num Write: 0
Num Hit: 1271
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000474
decode nop
 in rob 114000000000000000000000010001110100
iss check pc 00000000000000000000010001110100
commit_directly
iss directly
cycle ========================1180
commit pc 00000000000000000000010001110100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1181
fetch ins from icache 00000000000000000000000000010011
cycle ========================1182
write ins_buffer pc 00000000000000000000010001111000
cycle ========================1183
fetch ins pc 00000000000000000000010001111100
-------- CACHE STATISTICS ----------
Num Read: 1292
Num Write: 0
Num Hit: 1275
Num Miss: 17
Total Cycles: 136
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000478
decode nop
 in rob 114400000000000000000000010001111000
iss check pc 00000000000000000000010001111000
commit_directly
iss directly
cycle ========================1184
commit pc 00000000000000000000010001111000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1185
fetch ins from icache 00000000001000001000011100110011
cycle ========================1186
write ins_buffer pc 00000000000000000000010001111100
cycle ========================1187
fetch ins pc 00000000000000000000010010000000
-------- CACHE STATISTICS ----------
Num Read: 1296
Num Write: 0
Num Hit: 1278
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x0000000047c
rd : 14rename rd : 4
 in rob 114800000000000000000000010001111100
iss check pc 00000000000000000000010001111100
iss_alu
cycle ========================1188
alu done
Alu_Update_Prf: core 0: 0x000000000000047C     x4 <- 000000000000001A
release free list
cycle ========================1189
commit pc 00000000000000000000010001111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1190
write ins_buffer pc 00000000000000000000010010000000
cycle ========================1191
fetch ins pc 00000000000000000000010010000100
-------- CACHE STATISTICS ----------
Num Read: 1300
Num Write: 0
Num Hit: 1282
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000480
decode addi
rd : 4rename rd : 33
 in rob 115200000000000000000000010010000000
iss check pc 00000000000000000000010010000000
iss_alu
cycle ========================1192
alu done
Alu_Update_Prf: core 0: 0x0000000000000480     x33 <- 0000000000000001
release free list
cycle ========================1193
commit pc 00000000000000000000010010000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1194
write ins_buffer pc 00000000000000000000010010000100
cycle ========================1195
fetch ins pc 00000000000000000000010010001000
-------- CACHE STATISTICS ----------
Num Read: 1304
Num Write: 0
Num Hit: 1286
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000484
decode addi
rd : 5rename rd : 36
 in rob 115600000000000000000000010010000100
iss check pc 00000000000000000000010010000100
iss_alu
cycle ========================1196
alu done
Alu_Update_Prf: core 0: 0x0000000000000484     x36 <- 0000000000000002
release free list
cycle ========================1197
commit pc 00000000000000000000010010000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================1198
write ins_buffer pc 00000000000000000000010010001000
cycle ========================1199
fetch ins pc 00000000000000000000010010001100
-------- CACHE STATISTICS ----------
Num Read: 1308
Num Write: 0
Num Hit: 1290
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x00000000488
decode branch
 in rob 116000000000000000000000010010001000
iss check pc 00000000000000000000010010001000
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================1200
alu done
 FLUSH 00000000000000000000010010000100
fetch ins pc 00000000000000000000010001101100
-------- CACHE STATISTICS ----------
Num Read: 1312
Num Write: 0
Num Hit: 1294
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
cycle ========================1201
commit pc 00000000000000000000010010001000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1202
fetch ins from icache 00000000111100000000000010010011
cycle ========================1203
write ins_buffer pc 00000000000000000000010001101100
cycle ========================1204
fetch ins pc 00000000000000000000010001110000
-------- CACHE STATISTICS ----------
Num Read: 1316
Num Write: 0
Num Hit: 1298
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u15728640
imm_i15
decode core 0: 0x0000000046c
decode addi
rd : 1rename rd : 1
 in rob 113200000000000000000000010001101100
iss check pc 00000000000000000000010001101100
iss_alu
cycle ========================1205
alu done
Alu_Update_Prf: core 0: 0x000000000000046C     x1 <- 000000000000000F
release free list
cycle ========================1206
commit pc 00000000000000000000010001101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================1207
write ins_buffer pc 00000000000000000000010001110000
cycle ========================1208
fetch ins pc 00000000000000000000010001110100
-------- CACHE STATISTICS ----------
Num Read: 1320
Num Write: 0
Num Hit: 1302
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000470
decode addi
rd : 2rename rd : 10
 in rob 113600000000000000000000010001110000
iss check pc 00000000000000000000010001110000
iss_alu
cycle ========================1209
alu done
Alu_Update_Prf: core 0: 0x0000000000000470     x10 <- 000000000000000B
release free list
cycle ========================1210
commit pc 00000000000000000000010001110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1211
write ins_buffer pc 00000000000000000000010001110100
cycle ========================1212
fetch ins pc 00000000000000000000010001111000
-------- CACHE STATISTICS ----------
Num Read: 1324
Num Write: 0
Num Hit: 1306
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000474
decode nop
 in rob 114000000000000000000000010001110100
iss check pc 00000000000000000000010001110100
commit_directly
iss directly
cycle ========================1213
commit pc 00000000000000000000010001110100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1214
fetch ins from icache 00000000000000000000000000010011
cycle ========================1215
write ins_buffer pc 00000000000000000000010001111000
cycle ========================1216
fetch ins pc 00000000000000000000010001111100
-------- CACHE STATISTICS ----------
Num Read: 1328
Num Write: 0
Num Hit: 1310
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000478
decode nop
 in rob 114400000000000000000000010001111000
iss check pc 00000000000000000000010001111000
commit_directly
iss directly
cycle ========================1217
commit pc 00000000000000000000010001111000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1218
fetch ins from icache 00000000001000001000011100110011
cycle ========================1219
write ins_buffer pc 00000000000000000000010001111100
cycle ========================1220
fetch ins pc 00000000000000000000010010000000
-------- CACHE STATISTICS ----------
Num Read: 1332
Num Write: 0
Num Hit: 1314
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x0000000047c
rd : 14rename rd : 2
 in rob 114800000000000000000000010001111100
iss check pc 00000000000000000000010001111100
iss_alu
cycle ========================1221
alu done
Alu_Update_Prf: core 0: 0x000000000000047C     x2 <- 000000000000001A
release free list
cycle ========================1222
commit pc 00000000000000000000010001111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1223
write ins_buffer pc 00000000000000000000010010000000
cycle ========================1224
fetch ins pc 00000000000000000000010010000100
-------- CACHE STATISTICS ----------
Num Read: 1336
Num Write: 0
Num Hit: 1318
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000480
decode addi
rd : 4rename rd : 34
 in rob 115200000000000000000000010010000000
iss check pc 00000000000000000000010010000000
iss_alu
cycle ========================1225
alu done
Alu_Update_Prf: core 0: 0x0000000000000480     x34 <- 0000000000000002
release free list
cycle ========================1226
commit pc 00000000000000000000010010000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1227
write ins_buffer pc 00000000000000000000010010000100
cycle ========================1228
fetch ins pc 00000000000000000000010010001000
-------- CACHE STATISTICS ----------
Num Read: 1340
Num Write: 0
Num Hit: 1322
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000484
decode addi
rd : 5rename rd : 39
 in rob 115600000000000000000000010010000100
iss check pc 00000000000000000000010010000100
iss_alu
cycle ========================1229
alu done
Alu_Update_Prf: core 0: 0x0000000000000484     x39 <- 0000000000000002
release free list
cycle ========================1230
commit pc 00000000000000000000010010000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================1231
write ins_buffer pc 00000000000000000000010010001000
cycle ========================1232
fetch ins pc 00000000000000000000010010001100
-------- CACHE STATISTICS ----------
Num Read: 1344
Num Write: 0
Num Hit: 1326
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x00000000488
decode branch
 in rob 116000000000000000000000010010001000
iss check pc 00000000000000000000010010001000
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================1233
alu done
 FLUSH 00000000000000000000010001111000
fetch ins pc 00000000000000000000010010001100
-------- CACHE STATISTICS ----------
Num Read: 1348
Num Write: 0
Num Hit: 1330
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
cycle ========================1234
commit pc 00000000000000000000010010001000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1235
fetch ins from icache 00000001101000000000001110010011
cycle ========================1236
write ins_buffer pc 00000000000000000000010010001100
cycle ========================1237
fetch ins pc 00000000000000000000010010010000
-------- CACHE STATISTICS ----------
Num Read: 1352
Num Write: 0
Num Hit: 1334
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u27262976
imm_i26
decode core 0: 0x0000000048c
decode addi
rd : 7rename rd : 38
 in rob 116400000000000000000000010010001100
iss check pc 00000000000000000000010010001100
iss_alu
cycle ========================1238
alu done
Alu_Update_Prf: core 0: 0x000000000000048C     x38 <- 000000000000001A
release free list
cycle ========================1239
commit pc 00000000000000000000010010001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00011110011101110001101001100011
cycle ========================1240
write ins_buffer pc 00000000000000000000010010010000
cycle ========================1241
fetch ins pc 00000000000000000000010010010100
-------- CACHE STATISTICS ----------
Num Read: 1356
Num Write: 0
Num Hit: 1338
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u511119360
imm_i487
decode core 0: 0x00000000490
decode branch
 in rob 116800000000000000000000010010010000
iss check pc 00000000000000000000010010010000
iss_alu
rs126rs226
alu branch b_success is 0
cycle ========================1242
alu done
 FLUSH 00000000000000000000010010001100
fetch ins pc 00000000000000000000010010010100
-------- CACHE STATISTICS ----------
Num Read: 1360
Num Write: 0
Num Hit: 1342
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
cycle ========================1243
commit pc 00000000000000000000010010010000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1244
fetch ins from icache 00000001101000000000000110010011
cycle ========================1245
write ins_buffer pc 00000000000000000000010010010100
cycle ========================1246
fetch ins pc 00000000000000000000010010011000
-------- CACHE STATISTICS ----------
Num Read: 1364
Num Write: 0
Num Hit: 1346
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u27262976
imm_i26
decode core 0: 0x00000000494
decode addi
rd : 3rename rd : 3
 in rob 117200000000000000000000010010010100
iss check pc 00000000000000000000010010010100
iss_alu
cycle ========================1247
alu done
Alu_Update_Prf: core 0: 0x0000000000000494     x3 <- 000000000000001A
release free list
cycle ========================1248
commit pc 00000000000000000000010010010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================1249
write ins_buffer pc 00000000000000000000010010011000
cycle ========================1250
fetch ins pc 00000000000000000000010010011100
-------- CACHE STATISTICS ----------
Num Read: 1368
Num Write: 0
Num Hit: 1350
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000498
decode addi
rd : 4rename rd : 6
 in rob 117600000000000000000000010010011000
iss check pc 00000000000000000000010010011000
iss_alu
cycle ========================1251
alu done
Alu_Update_Prf: core 0: 0x0000000000000498     x6 <- 0000000000000000
release free list
cycle ========================1252
commit pc 00000000000000000000010010011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000110100000000000010010011
cycle ========================1253
write ins_buffer pc 00000000000000000000010010011100
cycle ========================1254
fetch ins pc 00000000000000000000010010100000
-------- CACHE STATISTICS ----------
Num Read: 1372
Num Write: 0
Num Hit: 1354
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u13631488
imm_i13
decode core 0: 0x0000000049c
decode addi
rd : 1rename rd : 35
 in rob 118000000000000000000000010010011100
iss check pc 00000000000000000000010010011100
iss_alu
cycle ========================1255
alu done
Alu_Update_Prf: core 0: 0x000000000000049C     x35 <- 000000000000000D
release free list
cycle ========================1256
commit pc 00000000000000000000010010011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1257
write ins_buffer pc 00000000000000000000010010100000
cycle ========================1258
fetch ins pc 00000000000000000000010010100100
-------- CACHE STATISTICS ----------
Num Read: 1376
Num Write: 0
Num Hit: 1358
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000004a0
decode nop
 in rob 118400000000000000000000010010100000
iss check pc 00000000000000000000010010100000
commit_directly
iss directly
cycle ========================1259
commit pc 00000000000000000000010010100000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1260
fetch ins from icache 00000000101100000000000100010011
cycle ========================1261
write ins_buffer pc 00000000000000000000010010100100
cycle ========================1262
fetch ins pc 00000000000000000000010010101000
-------- CACHE STATISTICS ----------
Num Read: 1380
Num Write: 0
Num Hit: 1362
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x000000004a4
decode addi
rd : 2rename rd : 5
 in rob 118800000000000000000000010010100100
iss check pc 00000000000000000000010010100100
iss_alu
cycle ========================1263
alu done
Alu_Update_Prf: core 0: 0x00000000000004A4     x5 <- 000000000000000B
release free list
cycle ========================1264
commit pc 00000000000000000000010010100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================1265
write ins_buffer pc 00000000000000000000010010101000
cycle ========================1266
fetch ins pc 00000000000000000000010010101100
-------- CACHE STATISTICS ----------
Num Read: 1384
Num Write: 0
Num Hit: 1366
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000004a8
rd : 14rename rd : 4
 in rob 119200000000000000000000010010101000
iss check pc 00000000000000000000010010101000
iss_alu
cycle ========================1267
alu done
Alu_Update_Prf: core 0: 0x00000000000004A8     x4 <- 0000000000000018
release free list
cycle ========================1268
commit pc 00000000000000000000010010101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1269
write ins_buffer pc 00000000000000000000010010101100
cycle ========================1270
fetch ins pc 00000000000000000000010010110000
-------- CACHE STATISTICS ----------
Num Read: 1388
Num Write: 0
Num Hit: 1370
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x000000004ac
decode addi
rd : 4rename rd : 33
 in rob 119600000000000000000000010010101100
iss check pc 00000000000000000000010010101100
iss_alu
cycle ========================1271
alu done
Alu_Update_Prf: core 0: 0x00000000000004AC     x33 <- 0000000000000001
release free list
cycle ========================1272
commit pc 00000000000000000000010010101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1273
write ins_buffer pc 00000000000000000000010010110000
cycle ========================1274
fetch ins pc 00000000000000000000010010110100
-------- CACHE STATISTICS ----------
Num Read: 1392
Num Write: 0
Num Hit: 1374
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x000000004b0
decode addi
rd : 5rename rd : 36
 in rob 120000000000000000000000010010110000
iss check pc 00000000000000000000010010110000
iss_alu
cycle ========================1275
alu done
Alu_Update_Prf: core 0: 0x00000000000004B0     x36 <- 0000000000000002
release free list
cycle ========================1276
commit pc 00000000000000000000010010110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001010011100011
cycle ========================1277
write ins_buffer pc 00000000000000000000010010110100
cycle ========================1278
fetch ins pc 00000000000000000000010010111000
-------- CACHE STATISTICS ----------
Num Read: 1396
Num Write: 0
Num Hit: 1378
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x000000004b4
decode branch
 in rob 120400000000000000000000010010110100
iss check pc 00000000000000000000010010110100
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================1279
alu done
 FLUSH 00000000000000000000010010110100
fetch ins pc 00000000000000000000010010011100
-------- CACHE STATISTICS ----------
Num Read: 1400
Num Write: 0
Num Hit: 1382
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
cycle ========================1280
commit pc 00000000000000000000010010110100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1281
fetch ins from icache 00000000110100000000000010010011
cycle ========================1282
write ins_buffer pc 00000000000000000000010010011100
cycle ========================1283
fetch ins pc 00000000000000000000010010100000
-------- CACHE STATISTICS ----------
Num Read: 1404
Num Write: 0
Num Hit: 1386
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u13631488
imm_i13
decode core 0: 0x0000000049c
decode addi
rd : 1rename rd : 32
 in rob 118000000000000000000000010010011100
iss check pc 00000000000000000000010010011100
iss_alu
cycle ========================1284
alu done
Alu_Update_Prf: core 0: 0x000000000000049C     x32 <- 000000000000000D
release free list
cycle ========================1285
commit pc 00000000000000000000010010011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1286
write ins_buffer pc 00000000000000000000010010100000
cycle ========================1287
fetch ins pc 00000000000000000000010010100100
-------- CACHE STATISTICS ----------
Num Read: 1408
Num Write: 0
Num Hit: 1390
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000004a0
decode nop
 in rob 118400000000000000000000010010100000
iss check pc 00000000000000000000010010100000
commit_directly
iss directly
cycle ========================1288
commit pc 00000000000000000000010010100000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1289
fetch ins from icache 00000000101100000000000100010011
cycle ========================1290
write ins_buffer pc 00000000000000000000010010100100
cycle ========================1291
fetch ins pc 00000000000000000000010010101000
-------- CACHE STATISTICS ----------
Num Read: 1412
Num Write: 0
Num Hit: 1394
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x000000004a4
decode addi
rd : 2rename rd : 7
 in rob 118800000000000000000000010010100100
iss check pc 00000000000000000000010010100100
iss_alu
cycle ========================1292
alu done
Alu_Update_Prf: core 0: 0x00000000000004A4     x7 <- 000000000000000B
release free list
cycle ========================1293
commit pc 00000000000000000000010010100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================1294
write ins_buffer pc 00000000000000000000010010101000
cycle ========================1295
fetch ins pc 00000000000000000000010010101100
-------- CACHE STATISTICS ----------
Num Read: 1416
Num Write: 0
Num Hit: 1398
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000004a8
rd : 14rename rd : 34
 in rob 119200000000000000000000010010101000
iss check pc 00000000000000000000010010101000
iss_alu
cycle ========================1296
alu done
Alu_Update_Prf: core 0: 0x00000000000004A8     x34 <- 0000000000000018
release free list
cycle ========================1297
commit pc 00000000000000000000010010101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1298
write ins_buffer pc 00000000000000000000010010101100
cycle ========================1299
fetch ins pc 00000000000000000000010010110000
-------- CACHE STATISTICS ----------
Num Read: 1420
Num Write: 0
Num Hit: 1402
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x000000004ac
decode addi
rd : 4rename rd : 1
 in rob 119600000000000000000000010010101100
iss check pc 00000000000000000000010010101100
iss_alu
cycle ========================1300
alu done
Alu_Update_Prf: core 0: 0x00000000000004AC     x1 <- 0000000000000002
release free list
cycle ========================1301
commit pc 00000000000000000000010010101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1302
write ins_buffer pc 00000000000000000000010010110000
cycle ========================1303
fetch ins pc 00000000000000000000010010110100
-------- CACHE STATISTICS ----------
Num Read: 1424
Num Write: 0
Num Hit: 1406
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x000000004b0
decode addi
rd : 5rename rd : 10
 in rob 120000000000000000000000010010110000
iss check pc 00000000000000000000010010110000
iss_alu
cycle ========================1304
alu done
Alu_Update_Prf: core 0: 0x00000000000004B0     x10 <- 0000000000000002
release free list
cycle ========================1305
commit pc 00000000000000000000010010110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001010011100011
cycle ========================1306
write ins_buffer pc 00000000000000000000010010110100
cycle ========================1307
fetch ins pc 00000000000000000000010010111000
-------- CACHE STATISTICS ----------
Num Read: 1428
Num Write: 0
Num Hit: 1410
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x000000004b4
decode branch
 in rob 120400000000000000000000010010110100
iss check pc 00000000000000000000010010110100
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================1308
alu done
 FLUSH 00000000000000000000010010101100
fetch ins pc 00000000000000000000010010111000
-------- CACHE STATISTICS ----------
Num Read: 1432
Num Write: 0
Num Hit: 1414
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
cycle ========================1309
commit pc 00000000000000000000010010110100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1310
fetch ins from icache 00000001100000000000001110010011
cycle ========================1311
write ins_buffer pc 00000000000000000000010010111000
cycle ========================1312
fetch ins pc 00000000000000000000010010111100
-------- CACHE STATISTICS ----------
Num Read: 1436
Num Write: 0
Num Hit: 1418
Num Miss: 18
Total Cycles: 144
------ CACHE STATISTICS DONE--------
imm_u25165824
imm_i24
decode core 0: 0x000000004b8
decode addi
rd : 7rename rd : 2
 in rob 120800000000000000000000010010111000
iss check pc 00000000000000000000010010111000
iss_alu
cycle ========================1313
alu done
Alu_Update_Prf: core 0: 0x00000000000004B8     x2 <- 0000000000000018
release free list
cycle ========================1314
commit pc 00000000000000000000010010111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00011100011101110001010001100011
cycle ========================1315
write ins_buffer pc 00000000000000000000010010111100
cycle ========================1316
fetch ins pc 00000000000000000000010011000000
-------- CACHE STATISTICS ----------
Num Read: 1440
Num Write: 0
Num Hit: 1421
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u477564928
imm_i455
decode core 0: 0x000000004bc
decode branch
 in rob 121200000000000000000000010010111100
iss check pc 00000000000000000000010010111100
iss_alu
rs124rs224
alu branch b_success is 0
cycle ========================1317
alu done
 FLUSH 00000000000000000000010010101100
fetch ins pc 00000000000000000000010011000000
-------- CACHE STATISTICS ----------
Num Read: 1444
Num Write: 0
Num Hit: 1425
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
cycle ========================1318
commit pc 00000000000000000000010010111100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1319
fetch ins from icache 00000001101100000000000110010011
cycle ========================1320
write ins_buffer pc 00000000000000000000010011000000
cycle ========================1321
fetch ins pc 00000000000000000000010011000100
-------- CACHE STATISTICS ----------
Num Read: 1448
Num Write: 0
Num Hit: 1429
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u28311552
imm_i27
decode core 0: 0x000000004c0
decode addi
rd : 3rename rd : 6
 in rob 121600000000000000000000010011000000
iss check pc 00000000000000000000010011000000
iss_alu
cycle ========================1322
alu done
Alu_Update_Prf: core 0: 0x00000000000004C0     x6 <- 000000000000001B
release free list
cycle ========================1323
commit pc 00000000000000000000010011000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================1324
write ins_buffer pc 00000000000000000000010011000100
cycle ========================1325
fetch ins pc 00000000000000000000010011001000
-------- CACHE STATISTICS ----------
Num Read: 1452
Num Write: 0
Num Hit: 1433
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000004c4
decode addi
rd : 4rename rd : 39
 in rob 122000000000000000000000010011000100
iss check pc 00000000000000000000010011000100
iss_alu
cycle ========================1326
alu done
Alu_Update_Prf: core 0: 0x00000000000004C4     x39 <- 0000000000000000
release free list
cycle ========================1327
commit pc 00000000000000000000010011000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111000000000000010010011
cycle ========================1328
write ins_buffer pc 00000000000000000000010011001000
cycle ========================1329
fetch ins pc 00000000000000000000010011001100
-------- CACHE STATISTICS ----------
Num Read: 1456
Num Write: 0
Num Hit: 1437
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u14680064
imm_i14
decode core 0: 0x000000004c8
decode addi
rd : 1rename rd : 35
 in rob 122400000000000000000000010011001000
iss check pc 00000000000000000000010011001000
iss_alu
cycle ========================1330
alu done
Alu_Update_Prf: core 0: 0x00000000000004C8     x35 <- 000000000000000E
release free list
cycle ========================1331
commit pc 00000000000000000000010011001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1332
write ins_buffer pc 00000000000000000000010011001100
cycle ========================1333
fetch ins pc 00000000000000000000010011010000
-------- CACHE STATISTICS ----------
Num Read: 1460
Num Write: 0
Num Hit: 1441
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000004cc
decode nop
 in rob 122800000000000000000000010011001100
iss check pc 00000000000000000000010011001100
commit_directly
iss directly
cycle ========================1334
commit pc 00000000000000000000010011001100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1335
fetch ins from icache 00000000101100000000000100010011
cycle ========================1336
write ins_buffer pc 00000000000000000000010011010000
cycle ========================1337
fetch ins pc 00000000000000000000010011010100
-------- CACHE STATISTICS ----------
Num Read: 1464
Num Write: 0
Num Hit: 1445
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x000000004d0
decode addi
rd : 2rename rd : 5
 in rob 123200000000000000000000010011010000
iss check pc 00000000000000000000010011010000
iss_alu
cycle ========================1338
alu done
Alu_Update_Prf: core 0: 0x00000000000004D0     x5 <- 000000000000000B
release free list
cycle ========================1339
commit pc 00000000000000000000010011010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1340
write ins_buffer pc 00000000000000000000010011010100
cycle ========================1341
fetch ins pc 00000000000000000000010011011000
-------- CACHE STATISTICS ----------
Num Read: 1468
Num Write: 0
Num Hit: 1449
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000004d4
decode nop
 in rob 123600000000000000000000010011010100
iss check pc 00000000000000000000010011010100
commit_directly
iss directly
cycle ========================1342
commit pc 00000000000000000000010011010100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1343
fetch ins from icache 00000000001000001000011100110011
cycle ========================1344
write ins_buffer pc 00000000000000000000010011011000
cycle ========================1345
fetch ins pc 00000000000000000000010011011100
-------- CACHE STATISTICS ----------
Num Read: 1472
Num Write: 0
Num Hit: 1453
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000004d8
rd : 14rename rd : 4
 in rob 124000000000000000000000010011011000
iss check pc 00000000000000000000010011011000
iss_alu
cycle ========================1346
alu done
Alu_Update_Prf: core 0: 0x00000000000004D8     x4 <- 0000000000000019
release free list
cycle ========================1347
commit pc 00000000000000000000010011011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1348
write ins_buffer pc 00000000000000000000010011011100
cycle ========================1349
fetch ins pc 00000000000000000000010011100000
-------- CACHE STATISTICS ----------
Num Read: 1476
Num Write: 0
Num Hit: 1457
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x000000004dc
decode addi
rd : 4rename rd : 33
 in rob 124400000000000000000000010011011100
iss check pc 00000000000000000000010011011100
iss_alu
cycle ========================1350
alu done
Alu_Update_Prf: core 0: 0x00000000000004DC     x33 <- 0000000000000001
release free list
cycle ========================1351
commit pc 00000000000000000000010011011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1352
write ins_buffer pc 00000000000000000000010011100000
cycle ========================1353
fetch ins pc 00000000000000000000010011100100
-------- CACHE STATISTICS ----------
Num Read: 1480
Num Write: 0
Num Hit: 1461
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x000000004e0
decode addi
rd : 5rename rd : 36
 in rob 124800000000000000000000010011100000
iss check pc 00000000000000000000010011100000
iss_alu
cycle ========================1354
alu done
Alu_Update_Prf: core 0: 0x00000000000004E0     x36 <- 0000000000000002
release free list
cycle ========================1355
commit pc 00000000000000000000010011100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================1356
write ins_buffer pc 00000000000000000000010011100100
cycle ========================1357
fetch ins pc 00000000000000000000010011101000
-------- CACHE STATISTICS ----------
Num Read: 1484
Num Write: 0
Num Hit: 1465
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x000000004e4
decode branch
 in rob 125200000000000000000000010011100100
iss check pc 00000000000000000000010011100100
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================1358
alu done
 FLUSH 00000000000000000000010011010100
fetch ins pc 00000000000000000000010011001000
-------- CACHE STATISTICS ----------
Num Read: 1488
Num Write: 0
Num Hit: 1469
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
cycle ========================1359
commit pc 00000000000000000000010011100100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1360
fetch ins from icache 00000000111000000000000010010011
cycle ========================1361
write ins_buffer pc 00000000000000000000010011001000
cycle ========================1362
fetch ins pc 00000000000000000000010011001100
-------- CACHE STATISTICS ----------
Num Read: 1492
Num Write: 0
Num Hit: 1473
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u14680064
imm_i14
decode core 0: 0x000000004c8
decode addi
rd : 1rename rd : 38
 in rob 122400000000000000000000010011001000
iss check pc 00000000000000000000010011001000
iss_alu
cycle ========================1363
alu done
Alu_Update_Prf: core 0: 0x00000000000004C8     x38 <- 000000000000000E
release free list
cycle ========================1364
commit pc 00000000000000000000010011001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1365
write ins_buffer pc 00000000000000000000010011001100
cycle ========================1366
fetch ins pc 00000000000000000000010011010000
-------- CACHE STATISTICS ----------
Num Read: 1496
Num Write: 0
Num Hit: 1477
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000004cc
decode nop
 in rob 122800000000000000000000010011001100
iss check pc 00000000000000000000010011001100
commit_directly
iss directly
cycle ========================1367
commit pc 00000000000000000000010011001100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1368
fetch ins from icache 00000000101100000000000100010011
cycle ========================1369
write ins_buffer pc 00000000000000000000010011010000
cycle ========================1370
fetch ins pc 00000000000000000000010011010100
-------- CACHE STATISTICS ----------
Num Read: 1500
Num Write: 0
Num Hit: 1481
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x000000004d0
decode addi
rd : 2rename rd : 3
 in rob 123200000000000000000000010011010000
iss check pc 00000000000000000000010011010000
iss_alu
cycle ========================1371
alu done
Alu_Update_Prf: core 0: 0x00000000000004D0     x3 <- 000000000000000B
release free list
cycle ========================1372
commit pc 00000000000000000000010011010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1373
write ins_buffer pc 00000000000000000000010011010100
cycle ========================1374
fetch ins pc 00000000000000000000010011011000
-------- CACHE STATISTICS ----------
Num Read: 1504
Num Write: 0
Num Hit: 1485
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000004d4
decode nop
 in rob 123600000000000000000000010011010100
iss check pc 00000000000000000000010011010100
commit_directly
iss directly
cycle ========================1375
commit pc 00000000000000000000010011010100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1376
fetch ins from icache 00000000001000001000011100110011
cycle ========================1377
write ins_buffer pc 00000000000000000000010011011000
cycle ========================1378
fetch ins pc 00000000000000000000010011011100
-------- CACHE STATISTICS ----------
Num Read: 1508
Num Write: 0
Num Hit: 1489
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000004d8
rd : 14rename rd : 1
 in rob 124000000000000000000000010011011000
iss check pc 00000000000000000000010011011000
iss_alu
cycle ========================1379
alu done
Alu_Update_Prf: core 0: 0x00000000000004D8     x1 <- 0000000000000019
release free list
cycle ========================1380
commit pc 00000000000000000000010011011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1381
write ins_buffer pc 00000000000000000000010011011100
cycle ========================1382
fetch ins pc 00000000000000000000010011100000
-------- CACHE STATISTICS ----------
Num Read: 1512
Num Write: 0
Num Hit: 1493
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x000000004dc
decode addi
rd : 4rename rd : 32
 in rob 124400000000000000000000010011011100
iss check pc 00000000000000000000010011011100
iss_alu
cycle ========================1383
alu done
Alu_Update_Prf: core 0: 0x00000000000004DC     x32 <- 0000000000000002
release free list
cycle ========================1384
commit pc 00000000000000000000010011011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1385
write ins_buffer pc 00000000000000000000010011100000
cycle ========================1386
fetch ins pc 00000000000000000000010011100100
-------- CACHE STATISTICS ----------
Num Read: 1516
Num Write: 0
Num Hit: 1497
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x000000004e0
decode addi
rd : 5rename rd : 7
 in rob 124800000000000000000000010011100000
iss check pc 00000000000000000000010011100000
iss_alu
cycle ========================1387
alu done
Alu_Update_Prf: core 0: 0x00000000000004E0     x7 <- 0000000000000002
release free list
cycle ========================1388
commit pc 00000000000000000000010011100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================1389
write ins_buffer pc 00000000000000000000010011100100
cycle ========================1390
fetch ins pc 00000000000000000000010011101000
-------- CACHE STATISTICS ----------
Num Read: 1520
Num Write: 0
Num Hit: 1501
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x000000004e4
decode branch
 in rob 125200000000000000000000010011100100
iss check pc 00000000000000000000010011100100
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================1391
alu done
 FLUSH 00000000000000000000010011011100
fetch ins pc 00000000000000000000010011101000
-------- CACHE STATISTICS ----------
Num Read: 1524
Num Write: 0
Num Hit: 1505
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
cycle ========================1392
commit pc 00000000000000000000010011100100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1393
fetch ins from icache 00000001100100000000001110010011
cycle ========================1394
write ins_buffer pc 00000000000000000000010011101000
cycle ========================1395
fetch ins pc 00000000000000000000010011101100
-------- CACHE STATISTICS ----------
Num Read: 1528
Num Write: 0
Num Hit: 1509
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u26214400
imm_i25
decode core 0: 0x000000004e8
decode addi
rd : 7rename rd : 34
 in rob 125600000000000000000000010011101000
iss check pc 00000000000000000000010011101000
iss_alu
cycle ========================1396
alu done
Alu_Update_Prf: core 0: 0x00000000000004E8     x34 <- 0000000000000019
release free list
cycle ========================1397
commit pc 00000000000000000000010011101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00011000011101110001110001100011
cycle ========================1398
write ins_buffer pc 00000000000000000000010011101100
cycle ========================1399
fetch ins pc 00000000000000000000010011110000
-------- CACHE STATISTICS ----------
Num Read: 1532
Num Write: 0
Num Hit: 1513
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u410456064
imm_i391
decode core 0: 0x000000004ec
decode branch
 in rob 126000000000000000000000010011101100
iss check pc 00000000000000000000010011101100
iss_alu
rs125rs225
alu branch b_success is 0
cycle ========================1400
alu done
 FLUSH 00000000000000000000010011011100
fetch ins pc 00000000000000000000010011110000
-------- CACHE STATISTICS ----------
Num Read: 1536
Num Write: 0
Num Hit: 1517
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
cycle ========================1401
commit pc 00000000000000000000010011101100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1402
fetch ins from icache 00000001110000000000000110010011
cycle ========================1403
write ins_buffer pc 00000000000000000000010011110000
cycle ========================1404
fetch ins pc 00000000000000000000010011110100
-------- CACHE STATISTICS ----------
Num Read: 1540
Num Write: 0
Num Hit: 1521
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u29360128
imm_i28
decode core 0: 0x000000004f0
decode addi
rd : 3rename rd : 39
 in rob 126400000000000000000000010011110000
iss check pc 00000000000000000000010011110000
iss_alu
cycle ========================1405
alu done
Alu_Update_Prf: core 0: 0x00000000000004F0     x39 <- 000000000000001C
release free list
cycle ========================1406
commit pc 00000000000000000000010011110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================1407
write ins_buffer pc 00000000000000000000010011110100
cycle ========================1408
fetch ins pc 00000000000000000000010011111000
-------- CACHE STATISTICS ----------
Num Read: 1544
Num Write: 0
Num Hit: 1525
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000004f4
decode addi
rd : 4rename rd : 10
 in rob 126800000000000000000000010011110100
iss check pc 00000000000000000000010011110100
iss_alu
cycle ========================1409
alu done
Alu_Update_Prf: core 0: 0x00000000000004F4     x10 <- 0000000000000000
release free list
cycle ========================1410
commit pc 00000000000000000000010011110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111100000000000010010011
cycle ========================1411
write ins_buffer pc 00000000000000000000010011111000
cycle ========================1412
fetch ins pc 00000000000000000000010011111100
-------- CACHE STATISTICS ----------
Num Read: 1548
Num Write: 0
Num Hit: 1529
Num Miss: 19
Total Cycles: 152
------ CACHE STATISTICS DONE--------
imm_u15728640
imm_i15
decode core 0: 0x000000004f8
decode addi
rd : 1rename rd : 35
 in rob 127200000000000000000000010011111000
iss check pc 00000000000000000000010011111000
iss_alu
cycle ========================1413
alu done
Alu_Update_Prf: core 0: 0x00000000000004F8     x35 <- 000000000000000F
release free list
cycle ========================1414
commit pc 00000000000000000000010011111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1415
write ins_buffer pc 00000000000000000000010011111100
cycle ========================1416
fetch ins pc 00000000000000000000010100000000
-------- CACHE STATISTICS ----------
Num Read: 1552
Num Write: 0
Num Hit: 1532
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000004fc
decode nop
 in rob 127600000000000000000000010011111100
iss check pc 00000000000000000000010011111100
commit_directly
iss directly
cycle ========================1417
commit pc 00000000000000000000010011111100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1418
fetch ins from icache 00000000000000000000000000010011
cycle ========================1419
write ins_buffer pc 00000000000000000000010100000000
cycle ========================1420
fetch ins pc 00000000000000000000010100000100
-------- CACHE STATISTICS ----------
Num Read: 1556
Num Write: 0
Num Hit: 1536
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000500
decode nop
 in rob 128000000000000000000000010100000000
iss check pc 00000000000000000000010100000000
commit_directly
iss directly
cycle ========================1421
commit pc 00000000000000000000010100000000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1422
fetch ins from icache 00000000101100000000000100010011
cycle ========================1423
write ins_buffer pc 00000000000000000000010100000100
cycle ========================1424
fetch ins pc 00000000000000000000010100001000
-------- CACHE STATISTICS ----------
Num Read: 1560
Num Write: 0
Num Hit: 1540
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000504
decode addi
rd : 2rename rd : 5
 in rob 128400000000000000000000010100000100
iss check pc 00000000000000000000010100000100
iss_alu
cycle ========================1425
alu done
Alu_Update_Prf: core 0: 0x0000000000000504     x5 <- 000000000000000B
release free list
cycle ========================1426
commit pc 00000000000000000000010100000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================1427
write ins_buffer pc 00000000000000000000010100001000
cycle ========================1428
fetch ins pc 00000000000000000000010100001100
-------- CACHE STATISTICS ----------
Num Read: 1564
Num Write: 0
Num Hit: 1544
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000508
rd : 14rename rd : 4
 in rob 128800000000000000000000010100001000
iss check pc 00000000000000000000010100001000
iss_alu
cycle ========================1429
alu done
Alu_Update_Prf: core 0: 0x0000000000000508     x4 <- 000000000000001A
release free list
cycle ========================1430
commit pc 00000000000000000000010100001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1431
write ins_buffer pc 00000000000000000000010100001100
cycle ========================1432
fetch ins pc 00000000000000000000010100010000
-------- CACHE STATISTICS ----------
Num Read: 1568
Num Write: 0
Num Hit: 1548
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x0000000050c
decode addi
rd : 4rename rd : 33
 in rob 129200000000000000000000010100001100
iss check pc 00000000000000000000010100001100
iss_alu
cycle ========================1433
alu done
Alu_Update_Prf: core 0: 0x000000000000050C     x33 <- 0000000000000001
release free list
cycle ========================1434
commit pc 00000000000000000000010100001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1435
write ins_buffer pc 00000000000000000000010100010000
cycle ========================1436
fetch ins pc 00000000000000000000010100010100
-------- CACHE STATISTICS ----------
Num Read: 1572
Num Write: 0
Num Hit: 1552
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000510
decode addi
rd : 5rename rd : 36
 in rob 129600000000000000000000010100010000
iss check pc 00000000000000000000010100010000
iss_alu
cycle ========================1437
alu done
Alu_Update_Prf: core 0: 0x0000000000000510     x36 <- 0000000000000002
release free list
cycle ========================1438
commit pc 00000000000000000000010100010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================1439
write ins_buffer pc 00000000000000000000010100010100
cycle ========================1440
fetch ins pc 00000000000000000000010100011000
-------- CACHE STATISTICS ----------
Num Read: 1576
Num Write: 0
Num Hit: 1556
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x00000000514
decode branch
 in rob 130000000000000000000000010100010100
iss check pc 00000000000000000000010100010100
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================1441
alu done
 FLUSH 00000000000000000000010100000100
fetch ins pc 00000000000000000000010011111000
-------- CACHE STATISTICS ----------
Num Read: 1580
Num Write: 0
Num Hit: 1560
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
cycle ========================1442
commit pc 00000000000000000000010100010100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1443
fetch ins from icache 00000000111100000000000010010011
cycle ========================1444
write ins_buffer pc 00000000000000000000010011111000
cycle ========================1445
fetch ins pc 00000000000000000000010011111100
-------- CACHE STATISTICS ----------
Num Read: 1584
Num Write: 0
Num Hit: 1564
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u15728640
imm_i15
decode core 0: 0x000000004f8
decode addi
rd : 1rename rd : 2
 in rob 127200000000000000000000010011111000
iss check pc 00000000000000000000010011111000
iss_alu
cycle ========================1446
alu done
Alu_Update_Prf: core 0: 0x00000000000004F8     x2 <- 000000000000000F
release free list
cycle ========================1447
commit pc 00000000000000000000010011111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1448
write ins_buffer pc 00000000000000000000010011111100
cycle ========================1449
fetch ins pc 00000000000000000000010100000000
-------- CACHE STATISTICS ----------
Num Read: 1588
Num Write: 0
Num Hit: 1568
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000004fc
decode nop
 in rob 127600000000000000000000010011111100
iss check pc 00000000000000000000010011111100
commit_directly
iss directly
cycle ========================1450
commit pc 00000000000000000000010011111100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1451
fetch ins from icache 00000000000000000000000000010011
cycle ========================1452
write ins_buffer pc 00000000000000000000010100000000
cycle ========================1453
fetch ins pc 00000000000000000000010100000100
-------- CACHE STATISTICS ----------
Num Read: 1592
Num Write: 0
Num Hit: 1572
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000500
decode nop
 in rob 128000000000000000000000010100000000
iss check pc 00000000000000000000010100000000
commit_directly
iss directly
cycle ========================1454
commit pc 00000000000000000000010100000000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1455
fetch ins from icache 00000000101100000000000100010011
cycle ========================1456
write ins_buffer pc 00000000000000000000010100000100
cycle ========================1457
fetch ins pc 00000000000000000000010100001000
-------- CACHE STATISTICS ----------
Num Read: 1596
Num Write: 0
Num Hit: 1576
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000504
decode addi
rd : 2rename rd : 6
 in rob 128400000000000000000000010100000100
iss check pc 00000000000000000000010100000100
iss_alu
cycle ========================1458
alu done
Alu_Update_Prf: core 0: 0x0000000000000504     x6 <- 000000000000000B
release free list
cycle ========================1459
commit pc 00000000000000000000010100000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================1460
write ins_buffer pc 00000000000000000000010100001000
cycle ========================1461
fetch ins pc 00000000000000000000010100001100
-------- CACHE STATISTICS ----------
Num Read: 1600
Num Write: 0
Num Hit: 1580
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000508
rd : 14rename rd : 32
 in rob 128800000000000000000000010100001000
iss check pc 00000000000000000000010100001000
iss_alu
cycle ========================1462
alu done
Alu_Update_Prf: core 0: 0x0000000000000508     x32 <- 000000000000001A
release free list
cycle ========================1463
commit pc 00000000000000000000010100001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1464
write ins_buffer pc 00000000000000000000010100001100
cycle ========================1465
fetch ins pc 00000000000000000000010100010000
-------- CACHE STATISTICS ----------
Num Read: 1604
Num Write: 0
Num Hit: 1584
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x0000000050c
decode addi
rd : 4rename rd : 38
 in rob 129200000000000000000000010100001100
iss check pc 00000000000000000000010100001100
iss_alu
cycle ========================1466
alu done
Alu_Update_Prf: core 0: 0x000000000000050C     x38 <- 0000000000000002
release free list
cycle ========================1467
commit pc 00000000000000000000010100001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1468
write ins_buffer pc 00000000000000000000010100010000
cycle ========================1469
fetch ins pc 00000000000000000000010100010100
-------- CACHE STATISTICS ----------
Num Read: 1608
Num Write: 0
Num Hit: 1588
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000510
decode addi
rd : 5rename rd : 3
 in rob 129600000000000000000000010100010000
iss check pc 00000000000000000000010100010000
iss_alu
cycle ========================1470
alu done
Alu_Update_Prf: core 0: 0x0000000000000510     x3 <- 0000000000000002
release free list
cycle ========================1471
commit pc 00000000000000000000010100010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================1472
write ins_buffer pc 00000000000000000000010100010100
cycle ========================1473
fetch ins pc 00000000000000000000010100011000
-------- CACHE STATISTICS ----------
Num Read: 1612
Num Write: 0
Num Hit: 1592
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x00000000514
decode branch
 in rob 130000000000000000000000010100010100
iss check pc 00000000000000000000010100010100
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================1474
alu done
 FLUSH 00000000000000000000010100001100
fetch ins pc 00000000000000000000010100011000
-------- CACHE STATISTICS ----------
Num Read: 1616
Num Write: 0
Num Hit: 1596
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
cycle ========================1475
commit pc 00000000000000000000010100010100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1476
fetch ins from icache 00000001101000000000001110010011
cycle ========================1477
write ins_buffer pc 00000000000000000000010100011000
cycle ========================1478
fetch ins pc 00000000000000000000010100011100
-------- CACHE STATISTICS ----------
Num Read: 1620
Num Write: 0
Num Hit: 1600
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u27262976
imm_i26
decode core 0: 0x00000000518
decode addi
rd : 7rename rd : 1
 in rob 130400000000000000000000010100011000
iss check pc 00000000000000000000010100011000
iss_alu
cycle ========================1479
alu done
Alu_Update_Prf: core 0: 0x0000000000000518     x1 <- 000000000000001A
release free list
cycle ========================1480
commit pc 00000000000000000000010100011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00010110011101110001010001100011
cycle ========================1481
write ins_buffer pc 00000000000000000000010100011100
cycle ========================1482
fetch ins pc 00000000000000000000010100100000
-------- CACHE STATISTICS ----------
Num Read: 1624
Num Write: 0
Num Hit: 1604
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u376901632
imm_i359
decode core 0: 0x0000000051c
decode branch
 in rob 130800000000000000000000010100011100
iss check pc 00000000000000000000010100011100
iss_alu
rs126rs226
alu branch b_success is 0
cycle ========================1483
alu done
 FLUSH 00000000000000000000010100001100
fetch ins pc 00000000000000000000010100100000
-------- CACHE STATISTICS ----------
Num Read: 1628
Num Write: 0
Num Hit: 1608
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
cycle ========================1484
commit pc 00000000000000000000010100011100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1485
fetch ins from icache 00000001110100000000000110010011
cycle ========================1486
write ins_buffer pc 00000000000000000000010100100000
cycle ========================1487
fetch ins pc 00000000000000000000010100100100
-------- CACHE STATISTICS ----------
Num Read: 1632
Num Write: 0
Num Hit: 1612
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u30408704
imm_i29
decode core 0: 0x00000000520
decode addi
rd : 3rename rd : 10
 in rob 131200000000000000000000010100100000
iss check pc 00000000000000000000010100100000
iss_alu
cycle ========================1488
alu done
Alu_Update_Prf: core 0: 0x0000000000000520     x10 <- 000000000000001D
release free list
cycle ========================1489
commit pc 00000000000000000000010100100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================1490
write ins_buffer pc 00000000000000000000010100100100
cycle ========================1491
fetch ins pc 00000000000000000000010100101000
-------- CACHE STATISTICS ----------
Num Read: 1636
Num Write: 0
Num Hit: 1616
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000524
decode addi
rd : 4rename rd : 7
 in rob 131600000000000000000000010100100100
iss check pc 00000000000000000000010100100100
iss_alu
cycle ========================1492
alu done
Alu_Update_Prf: core 0: 0x0000000000000524     x7 <- 0000000000000000
release free list
cycle ========================1493
commit pc 00000000000000000000010100100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================1494
write ins_buffer pc 00000000000000000000010100101000
cycle ========================1495
fetch ins pc 00000000000000000000010100101100
-------- CACHE STATISTICS ----------
Num Read: 1640
Num Write: 0
Num Hit: 1620
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000528
decode addi
rd : 2rename rd : 35
 in rob 132000000000000000000000010100101000
iss check pc 00000000000000000000010100101000
iss_alu
cycle ========================1496
alu done
Alu_Update_Prf: core 0: 0x0000000000000528     x35 <- 000000000000000B
release free list
cycle ========================1497
commit pc 00000000000000000000010100101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000110100000000000010010011
cycle ========================1498
write ins_buffer pc 00000000000000000000010100101100
cycle ========================1499
fetch ins pc 00000000000000000000010100110000
-------- CACHE STATISTICS ----------
Num Read: 1644
Num Write: 0
Num Hit: 1624
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u13631488
imm_i13
decode core 0: 0x0000000052c
decode addi
rd : 1rename rd : 5
 in rob 132400000000000000000000010100101100
iss check pc 00000000000000000000010100101100
iss_alu
cycle ========================1500
alu done
Alu_Update_Prf: core 0: 0x000000000000052C     x5 <- 000000000000000D
release free list
cycle ========================1501
commit pc 00000000000000000000010100101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================1502
write ins_buffer pc 00000000000000000000010100110000
cycle ========================1503
fetch ins pc 00000000000000000000010100110100
-------- CACHE STATISTICS ----------
Num Read: 1648
Num Write: 0
Num Hit: 1628
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000530
rd : 14rename rd : 4
 in rob 132800000000000000000000010100110000
iss check pc 00000000000000000000010100110000
iss_alu
cycle ========================1504
alu done
Alu_Update_Prf: core 0: 0x0000000000000530     x4 <- 0000000000000018
release free list
cycle ========================1505
commit pc 00000000000000000000010100110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1506
write ins_buffer pc 00000000000000000000010100110100
cycle ========================1507
fetch ins pc 00000000000000000000010100111000
-------- CACHE STATISTICS ----------
Num Read: 1652
Num Write: 0
Num Hit: 1632
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000534
decode addi
rd : 4rename rd : 33
 in rob 133200000000000000000000010100110100
iss check pc 00000000000000000000010100110100
iss_alu
cycle ========================1508
alu done
Alu_Update_Prf: core 0: 0x0000000000000534     x33 <- 0000000000000001
release free list
cycle ========================1509
commit pc 00000000000000000000010100110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1510
write ins_buffer pc 00000000000000000000010100111000
cycle ========================1511
fetch ins pc 00000000000000000000010100111100
-------- CACHE STATISTICS ----------
Num Read: 1656
Num Write: 0
Num Hit: 1636
Num Miss: 20
Total Cycles: 160
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000538
decode addi
rd : 5rename rd : 36
 in rob 133600000000000000000000010100111000
iss check pc 00000000000000000000010100111000
iss_alu
cycle ========================1512
alu done
Alu_Update_Prf: core 0: 0x0000000000000538     x36 <- 0000000000000002
release free list
cycle ========================1513
commit pc 00000000000000000000010100111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001011011100011
cycle ========================1514
write ins_buffer pc 00000000000000000000010100111100
cycle ========================1515
fetch ins pc 00000000000000000000010101000000
-------- CACHE STATISTICS ----------
Num Read: 1660
Num Write: 0
Num Hit: 1639
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x0000000053c
decode branch
 in rob 134000000000000000000000010100111100
iss check pc 00000000000000000000010100111100
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================1516
alu done
 FLUSH 00000000000000000000010100110100
fetch ins pc 00000000000000000000010100101000
-------- CACHE STATISTICS ----------
Num Read: 1664
Num Write: 0
Num Hit: 1643
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
cycle ========================1517
commit pc 00000000000000000000010100111100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1518
fetch ins from icache 00000000101100000000000100010011
cycle ========================1519
write ins_buffer pc 00000000000000000000010100101000
cycle ========================1520
fetch ins pc 00000000000000000000010100101100
-------- CACHE STATISTICS ----------
Num Read: 1668
Num Write: 0
Num Hit: 1647
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000528
decode addi
rd : 2rename rd : 34
 in rob 132000000000000000000000010100101000
iss check pc 00000000000000000000010100101000
iss_alu
cycle ========================1521
alu done
Alu_Update_Prf: core 0: 0x0000000000000528     x34 <- 000000000000000B
release free list
cycle ========================1522
commit pc 00000000000000000000010100101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000110100000000000010010011
cycle ========================1523
write ins_buffer pc 00000000000000000000010100101100
cycle ========================1524
fetch ins pc 00000000000000000000010100110000
-------- CACHE STATISTICS ----------
Num Read: 1672
Num Write: 0
Num Hit: 1651
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u13631488
imm_i13
decode core 0: 0x0000000052c
decode addi
rd : 1rename rd : 39
 in rob 132400000000000000000000010100101100
iss check pc 00000000000000000000010100101100
iss_alu
cycle ========================1525
alu done
Alu_Update_Prf: core 0: 0x000000000000052C     x39 <- 000000000000000D
release free list
cycle ========================1526
commit pc 00000000000000000000010100101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================1527
write ins_buffer pc 00000000000000000000010100110000
cycle ========================1528
fetch ins pc 00000000000000000000010100110100
-------- CACHE STATISTICS ----------
Num Read: 1676
Num Write: 0
Num Hit: 1655
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000530
rd : 14rename rd : 38
 in rob 132800000000000000000000010100110000
iss check pc 00000000000000000000010100110000
iss_alu
cycle ========================1529
alu done
Alu_Update_Prf: core 0: 0x0000000000000530     x38 <- 0000000000000018
release free list
cycle ========================1530
commit pc 00000000000000000000010100110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1531
write ins_buffer pc 00000000000000000000010100110100
cycle ========================1532
fetch ins pc 00000000000000000000010100111000
-------- CACHE STATISTICS ----------
Num Read: 1680
Num Write: 0
Num Hit: 1659
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000534
decode addi
rd : 4rename rd : 6
 in rob 133200000000000000000000010100110100
iss check pc 00000000000000000000010100110100
iss_alu
cycle ========================1533
alu done
Alu_Update_Prf: core 0: 0x0000000000000534     x6 <- 0000000000000002
release free list
cycle ========================1534
commit pc 00000000000000000000010100110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1535
write ins_buffer pc 00000000000000000000010100111000
cycle ========================1536
fetch ins pc 00000000000000000000010100111100
-------- CACHE STATISTICS ----------
Num Read: 1684
Num Write: 0
Num Hit: 1663
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000538
decode addi
rd : 5rename rd : 2
 in rob 133600000000000000000000010100111000
iss check pc 00000000000000000000010100111000
iss_alu
cycle ========================1537
alu done
Alu_Update_Prf: core 0: 0x0000000000000538     x2 <- 0000000000000002
release free list
cycle ========================1538
commit pc 00000000000000000000010100111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001011011100011
cycle ========================1539
write ins_buffer pc 00000000000000000000010100111100
cycle ========================1540
fetch ins pc 00000000000000000000010101000000
-------- CACHE STATISTICS ----------
Num Read: 1688
Num Write: 0
Num Hit: 1667
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x0000000053c
decode branch
 in rob 134000000000000000000000010100111100
iss check pc 00000000000000000000010100111100
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================1541
alu done
 FLUSH 00000000000000000000010100110000
fetch ins pc 00000000000000000000010101000000
-------- CACHE STATISTICS ----------
Num Read: 1692
Num Write: 0
Num Hit: 1671
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
cycle ========================1542
commit pc 00000000000000000000010100111100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1543
fetch ins from icache 00000001100000000000001110010011
cycle ========================1544
write ins_buffer pc 00000000000000000000010101000000
cycle ========================1545
fetch ins pc 00000000000000000000010101000100
-------- CACHE STATISTICS ----------
Num Read: 1696
Num Write: 0
Num Hit: 1675
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u25165824
imm_i24
decode core 0: 0x00000000540
decode addi
rd : 7rename rd : 32
 in rob 134400000000000000000000010101000000
iss check pc 00000000000000000000010101000000
iss_alu
cycle ========================1546
alu done
Alu_Update_Prf: core 0: 0x0000000000000540     x32 <- 0000000000000018
release free list
cycle ========================1547
commit pc 00000000000000000000010101000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00010100011101110001000001100011
cycle ========================1548
write ins_buffer pc 00000000000000000000010101000100
cycle ========================1549
fetch ins pc 00000000000000000000010101001000
-------- CACHE STATISTICS ----------
Num Read: 1700
Num Write: 0
Num Hit: 1679
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u343347200
imm_i327
decode core 0: 0x00000000544
decode branch
 in rob 134800000000000000000000010101000100
iss check pc 00000000000000000000010101000100
iss_alu
rs124rs224
alu branch b_success is 0
cycle ========================1550
alu done
 FLUSH 00000000000000000000010101000100
fetch ins pc 00000000000000000000010101001000
-------- CACHE STATISTICS ----------
Num Read: 1704
Num Write: 0
Num Hit: 1683
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
cycle ========================1551
commit pc 00000000000000000000010101000100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1552
fetch ins from icache 00000001111000000000000110010011
cycle ========================1553
write ins_buffer pc 00000000000000000000010101001000
cycle ========================1554
fetch ins pc 00000000000000000000010101001100
-------- CACHE STATISTICS ----------
Num Read: 1708
Num Write: 0
Num Hit: 1687
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u31457280
imm_i30
decode core 0: 0x00000000548
decode addi
rd : 3rename rd : 7
 in rob 135200000000000000000000010101001000
iss check pc 00000000000000000000010101001000
iss_alu
cycle ========================1555
alu done
Alu_Update_Prf: core 0: 0x0000000000000548     x7 <- 000000000000001E
release free list
cycle ========================1556
commit pc 00000000000000000000010101001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================1557
write ins_buffer pc 00000000000000000000010101001100
cycle ========================1558
fetch ins pc 00000000000000000000010101010000
-------- CACHE STATISTICS ----------
Num Read: 1712
Num Write: 0
Num Hit: 1691
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000054c
decode addi
rd : 4rename rd : 3
 in rob 135600000000000000000000010101001100
iss check pc 00000000000000000000010101001100
iss_alu
cycle ========================1559
alu done
Alu_Update_Prf: core 0: 0x000000000000054C     x3 <- 0000000000000000
release free list
cycle ========================1560
commit pc 00000000000000000000010101001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================1561
write ins_buffer pc 00000000000000000000010101010000
cycle ========================1562
fetch ins pc 00000000000000000000010101010100
-------- CACHE STATISTICS ----------
Num Read: 1716
Num Write: 0
Num Hit: 1695
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000550
decode addi
rd : 2rename rd : 35
 in rob 136000000000000000000000010101010000
iss check pc 00000000000000000000010101010000
iss_alu
cycle ========================1563
alu done
Alu_Update_Prf: core 0: 0x0000000000000550     x35 <- 000000000000000B
release free list
cycle ========================1564
commit pc 00000000000000000000010101010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111000000000000010010011
cycle ========================1565
write ins_buffer pc 00000000000000000000010101010100
cycle ========================1566
fetch ins pc 00000000000000000000010101011000
-------- CACHE STATISTICS ----------
Num Read: 1720
Num Write: 0
Num Hit: 1699
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u14680064
imm_i14
decode core 0: 0x00000000554
decode addi
rd : 1rename rd : 5
 in rob 136400000000000000000000010101010100
iss check pc 00000000000000000000010101010100
iss_alu
cycle ========================1567
alu done
Alu_Update_Prf: core 0: 0x0000000000000554     x5 <- 000000000000000E
release free list
cycle ========================1568
commit pc 00000000000000000000010101010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1569
write ins_buffer pc 00000000000000000000010101011000
cycle ========================1570
fetch ins pc 00000000000000000000010101011100
-------- CACHE STATISTICS ----------
Num Read: 1724
Num Write: 0
Num Hit: 1703
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000558
decode nop
 in rob 136800000000000000000000010101011000
iss check pc 00000000000000000000010101011000
commit_directly
iss directly
cycle ========================1571
commit pc 00000000000000000000010101011000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1572
fetch ins from icache 00000000001000001000011100110011
cycle ========================1573
write ins_buffer pc 00000000000000000000010101011100
cycle ========================1574
fetch ins pc 00000000000000000000010101100000
-------- CACHE STATISTICS ----------
Num Read: 1728
Num Write: 0
Num Hit: 1707
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x0000000055c
rd : 14rename rd : 4
 in rob 137200000000000000000000010101011100
iss check pc 00000000000000000000010101011100
iss_alu
cycle ========================1575
alu done
Alu_Update_Prf: core 0: 0x000000000000055C     x4 <- 0000000000000019
release free list
cycle ========================1576
commit pc 00000000000000000000010101011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1577
write ins_buffer pc 00000000000000000000010101100000
cycle ========================1578
fetch ins pc 00000000000000000000010101100100
-------- CACHE STATISTICS ----------
Num Read: 1732
Num Write: 0
Num Hit: 1711
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000560
decode addi
rd : 4rename rd : 33
 in rob 137600000000000000000000010101100000
iss check pc 00000000000000000000010101100000
iss_alu
cycle ========================1579
alu done
Alu_Update_Prf: core 0: 0x0000000000000560     x33 <- 0000000000000001
release free list
cycle ========================1580
commit pc 00000000000000000000010101100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1581
write ins_buffer pc 00000000000000000000010101100100
cycle ========================1582
fetch ins pc 00000000000000000000010101101000
-------- CACHE STATISTICS ----------
Num Read: 1736
Num Write: 0
Num Hit: 1715
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000564
decode addi
rd : 5rename rd : 36
 in rob 138000000000000000000000010101100100
iss check pc 00000000000000000000010101100100
iss_alu
cycle ========================1583
alu done
Alu_Update_Prf: core 0: 0x0000000000000564     x36 <- 0000000000000002
release free list
cycle ========================1584
commit pc 00000000000000000000010101100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001010011100011
cycle ========================1585
write ins_buffer pc 00000000000000000000010101101000
cycle ========================1586
fetch ins pc 00000000000000000000010101101100
-------- CACHE STATISTICS ----------
Num Read: 1740
Num Write: 0
Num Hit: 1719
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x00000000568
decode branch
 in rob 138400000000000000000000010101101000
iss check pc 00000000000000000000010101101000
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================1587
alu done
 FLUSH 00000000000000000000010101011000
fetch ins pc 00000000000000000000010101010000
-------- CACHE STATISTICS ----------
Num Read: 1744
Num Write: 0
Num Hit: 1723
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
cycle ========================1588
commit pc 00000000000000000000010101101000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1589
fetch ins from icache 00000000101100000000000100010011
cycle ========================1590
write ins_buffer pc 00000000000000000000010101010000
cycle ========================1591
fetch ins pc 00000000000000000000010101010100
-------- CACHE STATISTICS ----------
Num Read: 1748
Num Write: 0
Num Hit: 1727
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000550
decode addi
rd : 2rename rd : 1
 in rob 136000000000000000000000010101010000
iss check pc 00000000000000000000010101010000
iss_alu
cycle ========================1592
alu done
Alu_Update_Prf: core 0: 0x0000000000000550     x1 <- 000000000000000B
release free list
cycle ========================1593
commit pc 00000000000000000000010101010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111000000000000010010011
cycle ========================1594
write ins_buffer pc 00000000000000000000010101010100
cycle ========================1595
fetch ins pc 00000000000000000000010101011000
-------- CACHE STATISTICS ----------
Num Read: 1752
Num Write: 0
Num Hit: 1731
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u14680064
imm_i14
decode core 0: 0x00000000554
decode addi
rd : 1rename rd : 10
 in rob 136400000000000000000000010101010100
iss check pc 00000000000000000000010101010100
iss_alu
cycle ========================1596
alu done
Alu_Update_Prf: core 0: 0x0000000000000554     x10 <- 000000000000000E
release free list
cycle ========================1597
commit pc 00000000000000000000010101010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1598
write ins_buffer pc 00000000000000000000010101011000
cycle ========================1599
fetch ins pc 00000000000000000000010101011100
-------- CACHE STATISTICS ----------
Num Read: 1756
Num Write: 0
Num Hit: 1735
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000558
decode nop
 in rob 136800000000000000000000010101011000
iss check pc 00000000000000000000010101011000
commit_directly
iss directly
cycle ========================1600
commit pc 00000000000000000000010101011000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1601
fetch ins from icache 00000000001000001000011100110011
cycle ========================1602
write ins_buffer pc 00000000000000000000010101011100
cycle ========================1603
fetch ins pc 00000000000000000000010101100000
-------- CACHE STATISTICS ----------
Num Read: 1760
Num Write: 0
Num Hit: 1739
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x0000000055c
rd : 14rename rd : 6
 in rob 137200000000000000000000010101011100
iss check pc 00000000000000000000010101011100
iss_alu
cycle ========================1604
alu done
Alu_Update_Prf: core 0: 0x000000000000055C     x6 <- 0000000000000019
release free list
cycle ========================1605
commit pc 00000000000000000000010101011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1606
write ins_buffer pc 00000000000000000000010101100000
cycle ========================1607
fetch ins pc 00000000000000000000010101100100
-------- CACHE STATISTICS ----------
Num Read: 1764
Num Write: 0
Num Hit: 1743
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000560
decode addi
rd : 4rename rd : 34
 in rob 137600000000000000000000010101100000
iss check pc 00000000000000000000010101100000
iss_alu
cycle ========================1608
alu done
Alu_Update_Prf: core 0: 0x0000000000000560     x34 <- 0000000000000002
release free list
cycle ========================1609
commit pc 00000000000000000000010101100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1610
write ins_buffer pc 00000000000000000000010101100100
cycle ========================1611
fetch ins pc 00000000000000000000010101101000
-------- CACHE STATISTICS ----------
Num Read: 1768
Num Write: 0
Num Hit: 1747
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000564
decode addi
rd : 5rename rd : 39
 in rob 138000000000000000000000010101100100
iss check pc 00000000000000000000010101100100
iss_alu
cycle ========================1612
alu done
Alu_Update_Prf: core 0: 0x0000000000000564     x39 <- 0000000000000002
release free list
cycle ========================1613
commit pc 00000000000000000000010101100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001010011100011
cycle ========================1614
write ins_buffer pc 00000000000000000000010101101000
cycle ========================1615
fetch ins pc 00000000000000000000010101101100
-------- CACHE STATISTICS ----------
Num Read: 1772
Num Write: 0
Num Hit: 1751
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x00000000568
decode branch
 in rob 138400000000000000000000010101101000
iss check pc 00000000000000000000010101101000
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================1616
alu done
 FLUSH 00000000000000000000010101100100
fetch ins pc 00000000000000000000010101101100
-------- CACHE STATISTICS ----------
Num Read: 1776
Num Write: 0
Num Hit: 1755
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
cycle ========================1617
commit pc 00000000000000000000010101101000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1618
fetch ins from icache 00000001100100000000001110010011
cycle ========================1619
write ins_buffer pc 00000000000000000000010101101100
cycle ========================1620
fetch ins pc 00000000000000000000010101110000
-------- CACHE STATISTICS ----------
Num Read: 1780
Num Write: 0
Num Hit: 1759
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u26214400
imm_i25
decode core 0: 0x0000000056c
decode addi
rd : 7rename rd : 38
 in rob 138800000000000000000000010101101100
iss check pc 00000000000000000000010101101100
iss_alu
cycle ========================1621
alu done
Alu_Update_Prf: core 0: 0x000000000000056C     x38 <- 0000000000000019
release free list
cycle ========================1622
commit pc 00000000000000000000010101101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00010000011101110001101001100011
cycle ========================1623
write ins_buffer pc 00000000000000000000010101110000
cycle ========================1624
fetch ins pc 00000000000000000000010101110100
-------- CACHE STATISTICS ----------
Num Read: 1784
Num Write: 0
Num Hit: 1763
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u276238336
imm_i263
decode core 0: 0x00000000570
decode branch
 in rob 139200000000000000000000010101110000
iss check pc 00000000000000000000010101110000
iss_alu
rs125rs225
alu branch b_success is 0
cycle ========================1625
alu done
 FLUSH 00000000000000000000010101100100
fetch ins pc 00000000000000000000010101110100
-------- CACHE STATISTICS ----------
Num Read: 1788
Num Write: 0
Num Hit: 1767
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
cycle ========================1626
commit pc 00000000000000000000010101110000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1627
fetch ins from icache 00000001111100000000000110010011
cycle ========================1628
write ins_buffer pc 00000000000000000000010101110100
cycle ========================1629
fetch ins pc 00000000000000000000010101111000
-------- CACHE STATISTICS ----------
Num Read: 1792
Num Write: 0
Num Hit: 1771
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u32505856
imm_i31
decode core 0: 0x00000000574
decode addi
rd : 3rename rd : 3
 in rob 139600000000000000000000010101110100
iss check pc 00000000000000000000010101110100
iss_alu
cycle ========================1630
alu done
Alu_Update_Prf: core 0: 0x0000000000000574     x3 <- 000000000000001F
release free list
cycle ========================1631
commit pc 00000000000000000000010101110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================1632
write ins_buffer pc 00000000000000000000010101111000
cycle ========================1633
fetch ins pc 00000000000000000000010101111100
-------- CACHE STATISTICS ----------
Num Read: 1796
Num Write: 0
Num Hit: 1775
Num Miss: 21
Total Cycles: 168
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000578
decode addi
rd : 4rename rd : 2
 in rob 140000000000000000000000010101111000
iss check pc 00000000000000000000010101111000
iss_alu
cycle ========================1634
alu done
Alu_Update_Prf: core 0: 0x0000000000000578     x2 <- 0000000000000000
release free list
cycle ========================1635
commit pc 00000000000000000000010101111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================1636
write ins_buffer pc 00000000000000000000010101111100
cycle ========================1637
fetch ins pc 00000000000000000000010110000000
-------- CACHE STATISTICS ----------
Num Read: 1800
Num Write: 0
Num Hit: 1778
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x0000000057c
decode addi
rd : 2rename rd : 35
 in rob 140400000000000000000000010101111100
iss check pc 00000000000000000000010101111100
iss_alu
cycle ========================1638
alu done
Alu_Update_Prf: core 0: 0x000000000000057C     x35 <- 000000000000000B
release free list
cycle ========================1639
commit pc 00000000000000000000010101111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111100000000000010010011
cycle ========================1640
write ins_buffer pc 00000000000000000000010110000000
cycle ========================1641
fetch ins pc 00000000000000000000010110000100
-------- CACHE STATISTICS ----------
Num Read: 1804
Num Write: 0
Num Hit: 1782
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u15728640
imm_i15
decode core 0: 0x00000000580
decode addi
rd : 1rename rd : 5
 in rob 140800000000000000000000010110000000
iss check pc 00000000000000000000010110000000
iss_alu
cycle ========================1642
alu done
Alu_Update_Prf: core 0: 0x0000000000000580     x5 <- 000000000000000F
release free list
cycle ========================1643
commit pc 00000000000000000000010110000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1644
write ins_buffer pc 00000000000000000000010110000100
cycle ========================1645
fetch ins pc 00000000000000000000010110001000
-------- CACHE STATISTICS ----------
Num Read: 1808
Num Write: 0
Num Hit: 1786
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000584
decode nop
 in rob 141200000000000000000000010110000100
iss check pc 00000000000000000000010110000100
commit_directly
iss directly
cycle ========================1646
commit pc 00000000000000000000010110000100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1647
fetch ins from icache 00000000000000000000000000010011
cycle ========================1648
write ins_buffer pc 00000000000000000000010110001000
cycle ========================1649
fetch ins pc 00000000000000000000010110001100
-------- CACHE STATISTICS ----------
Num Read: 1812
Num Write: 0
Num Hit: 1790
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000588
decode nop
 in rob 141600000000000000000000010110001000
iss check pc 00000000000000000000010110001000
commit_directly
iss directly
cycle ========================1650
commit pc 00000000000000000000010110001000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1651
fetch ins from icache 00000000001000001000011100110011
cycle ========================1652
write ins_buffer pc 00000000000000000000010110001100
cycle ========================1653
fetch ins pc 00000000000000000000010110010000
-------- CACHE STATISTICS ----------
Num Read: 1816
Num Write: 0
Num Hit: 1794
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x0000000058c
rd : 14rename rd : 4
 in rob 142000000000000000000000010110001100
iss check pc 00000000000000000000010110001100
iss_alu
cycle ========================1654
alu done
Alu_Update_Prf: core 0: 0x000000000000058C     x4 <- 000000000000001A
release free list
cycle ========================1655
commit pc 00000000000000000000010110001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1656
write ins_buffer pc 00000000000000000000010110010000
cycle ========================1657
fetch ins pc 00000000000000000000010110010100
-------- CACHE STATISTICS ----------
Num Read: 1820
Num Write: 0
Num Hit: 1798
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000590
decode addi
rd : 4rename rd : 33
 in rob 142400000000000000000000010110010000
iss check pc 00000000000000000000010110010000
iss_alu
cycle ========================1658
alu done
Alu_Update_Prf: core 0: 0x0000000000000590     x33 <- 0000000000000001
release free list
cycle ========================1659
commit pc 00000000000000000000010110010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1660
write ins_buffer pc 00000000000000000000010110010100
cycle ========================1661
fetch ins pc 00000000000000000000010110011000
-------- CACHE STATISTICS ----------
Num Read: 1824
Num Write: 0
Num Hit: 1802
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000594
decode addi
rd : 5rename rd : 36
 in rob 142800000000000000000000010110010100
iss check pc 00000000000000000000010110010100
iss_alu
cycle ========================1662
alu done
Alu_Update_Prf: core 0: 0x0000000000000594     x36 <- 0000000000000002
release free list
cycle ========================1663
commit pc 00000000000000000000010110010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================1664
write ins_buffer pc 00000000000000000000010110011000
cycle ========================1665
fetch ins pc 00000000000000000000010110011100
-------- CACHE STATISTICS ----------
Num Read: 1828
Num Write: 0
Num Hit: 1806
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x00000000598
decode branch
 in rob 143200000000000000000000010110011000
iss check pc 00000000000000000000010110011000
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================1666
alu done
 FLUSH 00000000000000000000010110001100
fetch ins pc 00000000000000000000010101111100
-------- CACHE STATISTICS ----------
Num Read: 1832
Num Write: 0
Num Hit: 1810
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
cycle ========================1667
commit pc 00000000000000000000010110011000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1668
fetch ins from icache 00000000101100000000000100010011
cycle ========================1669
write ins_buffer pc 00000000000000000000010101111100
cycle ========================1670
fetch ins pc 00000000000000000000010110000000
-------- CACHE STATISTICS ----------
Num Read: 1836
Num Write: 0
Num Hit: 1814
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x0000000057c
decode addi
rd : 2rename rd : 32
 in rob 140400000000000000000000010101111100
iss check pc 00000000000000000000010101111100
iss_alu
cycle ========================1671
alu done
Alu_Update_Prf: core 0: 0x000000000000057C     x32 <- 000000000000000B
release free list
cycle ========================1672
commit pc 00000000000000000000010101111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111100000000000010010011
cycle ========================1673
write ins_buffer pc 00000000000000000000010110000000
cycle ========================1674
fetch ins pc 00000000000000000000010110000100
-------- CACHE STATISTICS ----------
Num Read: 1840
Num Write: 0
Num Hit: 1818
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u15728640
imm_i15
decode core 0: 0x00000000580
decode addi
rd : 1rename rd : 7
 in rob 140800000000000000000000010110000000
iss check pc 00000000000000000000010110000000
iss_alu
cycle ========================1675
alu done
Alu_Update_Prf: core 0: 0x0000000000000580     x7 <- 000000000000000F
release free list
cycle ========================1676
commit pc 00000000000000000000010110000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1677
write ins_buffer pc 00000000000000000000010110000100
cycle ========================1678
fetch ins pc 00000000000000000000010110001000
-------- CACHE STATISTICS ----------
Num Read: 1844
Num Write: 0
Num Hit: 1822
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000584
decode nop
 in rob 141200000000000000000000010110000100
iss check pc 00000000000000000000010110000100
commit_directly
iss directly
cycle ========================1679
commit pc 00000000000000000000010110000100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1680
fetch ins from icache 00000000000000000000000000010011
cycle ========================1681
write ins_buffer pc 00000000000000000000010110001000
cycle ========================1682
fetch ins pc 00000000000000000000010110001100
-------- CACHE STATISTICS ----------
Num Read: 1848
Num Write: 0
Num Hit: 1826
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000588
decode nop
 in rob 141600000000000000000000010110001000
iss check pc 00000000000000000000010110001000
commit_directly
iss directly
cycle ========================1683
commit pc 00000000000000000000010110001000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1684
fetch ins from icache 00000000001000001000011100110011
cycle ========================1685
write ins_buffer pc 00000000000000000000010110001100
cycle ========================1686
fetch ins pc 00000000000000000000010110010000
-------- CACHE STATISTICS ----------
Num Read: 1852
Num Write: 0
Num Hit: 1830
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x0000000058c
rd : 14rename rd : 34
 in rob 142000000000000000000000010110001100
iss check pc 00000000000000000000010110001100
iss_alu
cycle ========================1687
alu done
Alu_Update_Prf: core 0: 0x000000000000058C     x34 <- 000000000000001A
release free list
cycle ========================1688
commit pc 00000000000000000000010110001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1689
write ins_buffer pc 00000000000000000000010110010000
cycle ========================1690
fetch ins pc 00000000000000000000010110010100
-------- CACHE STATISTICS ----------
Num Read: 1856
Num Write: 0
Num Hit: 1834
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x00000000590
decode addi
rd : 4rename rd : 1
 in rob 142400000000000000000000010110010000
iss check pc 00000000000000000000010110010000
iss_alu
cycle ========================1691
alu done
Alu_Update_Prf: core 0: 0x0000000000000590     x1 <- 0000000000000002
release free list
cycle ========================1692
commit pc 00000000000000000000010110010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1693
write ins_buffer pc 00000000000000000000010110010100
cycle ========================1694
fetch ins pc 00000000000000000000010110011000
-------- CACHE STATISTICS ----------
Num Read: 1860
Num Write: 0
Num Hit: 1838
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000594
decode addi
rd : 5rename rd : 10
 in rob 142800000000000000000000010110010100
iss check pc 00000000000000000000010110010100
iss_alu
cycle ========================1695
alu done
Alu_Update_Prf: core 0: 0x0000000000000594     x10 <- 0000000000000002
release free list
cycle ========================1696
commit pc 00000000000000000000010110010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================1697
write ins_buffer pc 00000000000000000000010110011000
cycle ========================1698
fetch ins pc 00000000000000000000010110011100
-------- CACHE STATISTICS ----------
Num Read: 1864
Num Write: 0
Num Hit: 1842
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x00000000598
decode branch
 in rob 143200000000000000000000010110011000
iss check pc 00000000000000000000010110011000
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================1699
alu done
 FLUSH 00000000000000000000010110010100
fetch ins pc 00000000000000000000010110011100
-------- CACHE STATISTICS ----------
Num Read: 1868
Num Write: 0
Num Hit: 1846
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
cycle ========================1700
commit pc 00000000000000000000010110011000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1701
fetch ins from icache 00000001101000000000001110010011
cycle ========================1702
write ins_buffer pc 00000000000000000000010110011100
cycle ========================1703
fetch ins pc 00000000000000000000010110100000
-------- CACHE STATISTICS ----------
Num Read: 1872
Num Write: 0
Num Hit: 1850
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u27262976
imm_i26
decode core 0: 0x0000000059c
decode addi
rd : 7rename rd : 6
 in rob 143600000000000000000000010110011100
iss check pc 00000000000000000000010110011100
iss_alu
cycle ========================1704
alu done
Alu_Update_Prf: core 0: 0x000000000000059C     x6 <- 000000000000001A
release free list
cycle ========================1705
commit pc 00000000000000000000010110011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00001110011101110001001001100011
cycle ========================1706
write ins_buffer pc 00000000000000000000010110100000
cycle ========================1707
fetch ins pc 00000000000000000000010110100100
-------- CACHE STATISTICS ----------
Num Read: 1876
Num Write: 0
Num Hit: 1854
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u242683904
imm_i231
decode core 0: 0x000000005a0
decode branch
 in rob 144000000000000000000000010110100000
iss check pc 00000000000000000000010110100000
iss_alu
rs126rs226
alu branch b_success is 0
cycle ========================1708
alu done
 FLUSH 00000000000000000000010110010100
fetch ins pc 00000000000000000000010110100100
-------- CACHE STATISTICS ----------
Num Read: 1880
Num Write: 0
Num Hit: 1858
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
cycle ========================1709
commit pc 00000000000000000000010110100000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1710
fetch ins from icache 00000010000000000000000110010011
cycle ========================1711
write ins_buffer pc 00000000000000000000010110100100
cycle ========================1712
fetch ins pc 00000000000000000000010110101000
-------- CACHE STATISTICS ----------
Num Read: 1884
Num Write: 0
Num Hit: 1862
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u33554432
imm_i32
decode core 0: 0x000000005a4
decode addi
rd : 3rename rd : 2
 in rob 144400000000000000000000010110100100
iss check pc 00000000000000000000010110100100
iss_alu
cycle ========================1713
alu done
Alu_Update_Prf: core 0: 0x00000000000005A4     x2 <- 0000000000000020
release free list
cycle ========================1714
commit pc 00000000000000000000010110100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================1715
write ins_buffer pc 00000000000000000000010110101000
cycle ========================1716
fetch ins pc 00000000000000000000010110101100
-------- CACHE STATISTICS ----------
Num Read: 1888
Num Write: 0
Num Hit: 1866
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000005a8
decode addi
rd : 4rename rd : 39
 in rob 144800000000000000000000010110101000
iss check pc 00000000000000000000010110101000
iss_alu
cycle ========================1717
alu done
Alu_Update_Prf: core 0: 0x00000000000005A8     x39 <- 0000000000000000
release free list
cycle ========================1718
commit pc 00000000000000000000010110101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================1719
write ins_buffer pc 00000000000000000000010110101100
cycle ========================1720
fetch ins pc 00000000000000000000010110110000
-------- CACHE STATISTICS ----------
Num Read: 1892
Num Write: 0
Num Hit: 1870
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x000000005ac
decode addi
rd : 2rename rd : 35
 in rob 145200000000000000000000010110101100
iss check pc 00000000000000000000010110101100
iss_alu
cycle ========================1721
alu done
Alu_Update_Prf: core 0: 0x00000000000005AC     x35 <- 000000000000000B
release free list
cycle ========================1722
commit pc 00000000000000000000010110101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1723
write ins_buffer pc 00000000000000000000010110110000
cycle ========================1724
fetch ins pc 00000000000000000000010110110100
-------- CACHE STATISTICS ----------
Num Read: 1896
Num Write: 0
Num Hit: 1874
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000005b0
decode nop
 in rob 145600000000000000000000010110110000
iss check pc 00000000000000000000010110110000
commit_directly
iss directly
cycle ========================1725
commit pc 00000000000000000000010110110000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1726
fetch ins from icache 00000000110100000000000010010011
cycle ========================1727
write ins_buffer pc 00000000000000000000010110110100
cycle ========================1728
fetch ins pc 00000000000000000000010110111000
-------- CACHE STATISTICS ----------
Num Read: 1900
Num Write: 0
Num Hit: 1878
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u13631488
imm_i13
decode core 0: 0x000000005b4
decode addi
rd : 1rename rd : 5
 in rob 146000000000000000000000010110110100
iss check pc 00000000000000000000010110110100
iss_alu
cycle ========================1729
alu done
Alu_Update_Prf: core 0: 0x00000000000005B4     x5 <- 000000000000000D
release free list
cycle ========================1730
commit pc 00000000000000000000010110110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================1731
write ins_buffer pc 00000000000000000000010110111000
cycle ========================1732
fetch ins pc 00000000000000000000010110111100
-------- CACHE STATISTICS ----------
Num Read: 1904
Num Write: 0
Num Hit: 1882
Num Miss: 22
Total Cycles: 176
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000005b8
rd : 14rename rd : 4
 in rob 146400000000000000000000010110111000
iss check pc 00000000000000000000010110111000
iss_alu
cycle ========================1733
alu done
Alu_Update_Prf: core 0: 0x00000000000005B8     x4 <- 0000000000000018
release free list
cycle ========================1734
commit pc 00000000000000000000010110111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1735
write ins_buffer pc 00000000000000000000010110111100
cycle ========================1736
fetch ins pc 00000000000000000000010111000000
-------- CACHE STATISTICS ----------
Num Read: 1908
Num Write: 0
Num Hit: 1885
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x000000005bc
decode addi
rd : 4rename rd : 33
 in rob 146800000000000000000000010110111100
iss check pc 00000000000000000000010110111100
iss_alu
cycle ========================1737
alu done
Alu_Update_Prf: core 0: 0x00000000000005BC     x33 <- 0000000000000001
release free list
cycle ========================1738
commit pc 00000000000000000000010110111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1739
write ins_buffer pc 00000000000000000000010111000000
cycle ========================1740
fetch ins pc 00000000000000000000010111000100
-------- CACHE STATISTICS ----------
Num Read: 1912
Num Write: 0
Num Hit: 1889
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x000000005c0
decode addi
rd : 5rename rd : 36
 in rob 147200000000000000000000010111000000
iss check pc 00000000000000000000010111000000
iss_alu
cycle ========================1741
alu done
Alu_Update_Prf: core 0: 0x00000000000005C0     x36 <- 0000000000000002
release free list
cycle ========================1742
commit pc 00000000000000000000010111000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001010011100011
cycle ========================1743
write ins_buffer pc 00000000000000000000010111000100
cycle ========================1744
fetch ins pc 00000000000000000000010111001000
-------- CACHE STATISTICS ----------
Num Read: 1916
Num Write: 0
Num Hit: 1893
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x000000005c4
decode branch
 in rob 147600000000000000000000010111000100
iss check pc 00000000000000000000010111000100
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================1745
alu done
 FLUSH 00000000000000000000010110111100
fetch ins pc 00000000000000000000010110101100
-------- CACHE STATISTICS ----------
Num Read: 1920
Num Write: 0
Num Hit: 1897
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
cycle ========================1746
commit pc 00000000000000000000010111000100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1747
fetch ins from icache 00000000101100000000000100010011
cycle ========================1748
write ins_buffer pc 00000000000000000000010110101100
cycle ========================1749
fetch ins pc 00000000000000000000010110110000
-------- CACHE STATISTICS ----------
Num Read: 1924
Num Write: 0
Num Hit: 1901
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x000000005ac
decode addi
rd : 2rename rd : 38
 in rob 145200000000000000000000010110101100
iss check pc 00000000000000000000010110101100
iss_alu
cycle ========================1750
alu done
Alu_Update_Prf: core 0: 0x00000000000005AC     x38 <- 000000000000000B
release free list
cycle ========================1751
commit pc 00000000000000000000010110101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1752
write ins_buffer pc 00000000000000000000010110110000
cycle ========================1753
fetch ins pc 00000000000000000000010110110100
-------- CACHE STATISTICS ----------
Num Read: 1928
Num Write: 0
Num Hit: 1905
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000005b0
decode nop
 in rob 145600000000000000000000010110110000
iss check pc 00000000000000000000010110110000
commit_directly
iss directly
cycle ========================1754
commit pc 00000000000000000000010110110000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1755
fetch ins from icache 00000000110100000000000010010011
cycle ========================1756
write ins_buffer pc 00000000000000000000010110110100
cycle ========================1757
fetch ins pc 00000000000000000000010110111000
-------- CACHE STATISTICS ----------
Num Read: 1932
Num Write: 0
Num Hit: 1909
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u13631488
imm_i13
decode core 0: 0x000000005b4
decode addi
rd : 1rename rd : 3
 in rob 146000000000000000000000010110110100
iss check pc 00000000000000000000010110110100
iss_alu
cycle ========================1758
alu done
Alu_Update_Prf: core 0: 0x00000000000005B4     x3 <- 000000000000000D
release free list
cycle ========================1759
commit pc 00000000000000000000010110110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================1760
write ins_buffer pc 00000000000000000000010110111000
cycle ========================1761
fetch ins pc 00000000000000000000010110111100
-------- CACHE STATISTICS ----------
Num Read: 1936
Num Write: 0
Num Hit: 1913
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000005b8
rd : 14rename rd : 1
 in rob 146400000000000000000000010110111000
iss check pc 00000000000000000000010110111000
iss_alu
cycle ========================1762
alu done
Alu_Update_Prf: core 0: 0x00000000000005B8     x1 <- 0000000000000018
release free list
cycle ========================1763
commit pc 00000000000000000000010110111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1764
write ins_buffer pc 00000000000000000000010110111100
cycle ========================1765
fetch ins pc 00000000000000000000010111000000
-------- CACHE STATISTICS ----------
Num Read: 1940
Num Write: 0
Num Hit: 1917
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x000000005bc
decode addi
rd : 4rename rd : 32
 in rob 146800000000000000000000010110111100
iss check pc 00000000000000000000010110111100
iss_alu
cycle ========================1766
alu done
Alu_Update_Prf: core 0: 0x00000000000005BC     x32 <- 0000000000000002
release free list
cycle ========================1767
commit pc 00000000000000000000010110111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1768
write ins_buffer pc 00000000000000000000010111000000
cycle ========================1769
fetch ins pc 00000000000000000000010111000100
-------- CACHE STATISTICS ----------
Num Read: 1944
Num Write: 0
Num Hit: 1921
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x000000005c0
decode addi
rd : 5rename rd : 7
 in rob 147200000000000000000000010111000000
iss check pc 00000000000000000000010111000000
iss_alu
cycle ========================1770
alu done
Alu_Update_Prf: core 0: 0x00000000000005C0     x7 <- 0000000000000002
release free list
cycle ========================1771
commit pc 00000000000000000000010111000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001010011100011
cycle ========================1772
write ins_buffer pc 00000000000000000000010111000100
cycle ========================1773
fetch ins pc 00000000000000000000010111001000
-------- CACHE STATISTICS ----------
Num Read: 1948
Num Write: 0
Num Hit: 1925
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x000000005c4
decode branch
 in rob 147600000000000000000000010111000100
iss check pc 00000000000000000000010111000100
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================1774
alu done
 FLUSH 00000000000000000000010110110100
fetch ins pc 00000000000000000000010111001000
-------- CACHE STATISTICS ----------
Num Read: 1952
Num Write: 0
Num Hit: 1929
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
cycle ========================1775
commit pc 00000000000000000000010111000100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1776
fetch ins from icache 00000001100000000000001110010011
cycle ========================1777
write ins_buffer pc 00000000000000000000010111001000
cycle ========================1778
fetch ins pc 00000000000000000000010111001100
-------- CACHE STATISTICS ----------
Num Read: 1956
Num Write: 0
Num Hit: 1933
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u25165824
imm_i24
decode core 0: 0x000000005c8
decode addi
rd : 7rename rd : 34
 in rob 148000000000000000000000010111001000
iss check pc 00000000000000000000010111001000
iss_alu
cycle ========================1779
alu done
Alu_Update_Prf: core 0: 0x00000000000005C8     x34 <- 0000000000000018
release free list
cycle ========================1780
commit pc 00000000000000000000010111001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00001010011101110001110001100011
cycle ========================1781
write ins_buffer pc 00000000000000000000010111001100
cycle ========================1782
fetch ins pc 00000000000000000000010111010000
-------- CACHE STATISTICS ----------
Num Read: 1960
Num Write: 0
Num Hit: 1937
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u175575040
imm_i167
decode core 0: 0x000000005cc
decode branch
 in rob 148400000000000000000000010111001100
iss check pc 00000000000000000000010111001100
iss_alu
rs124rs224
alu branch b_success is 0
cycle ========================1783
alu done
 FLUSH 00000000000000000000010111001000
fetch ins pc 00000000000000000000010111010000
-------- CACHE STATISTICS ----------
Num Read: 1964
Num Write: 0
Num Hit: 1941
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
cycle ========================1784
commit pc 00000000000000000000010111001100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1785
fetch ins from icache 00000010000100000000000110010011
cycle ========================1786
write ins_buffer pc 00000000000000000000010111010000
cycle ========================1787
fetch ins pc 00000000000000000000010111010100
-------- CACHE STATISTICS ----------
Num Read: 1968
Num Write: 0
Num Hit: 1945
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u34603008
imm_i33
decode core 0: 0x000000005d0
decode addi
rd : 3rename rd : 39
 in rob 148800000000000000000000010111010000
iss check pc 00000000000000000000010111010000
iss_alu
cycle ========================1788
alu done
Alu_Update_Prf: core 0: 0x00000000000005D0     x39 <- 0000000000000021
release free list
cycle ========================1789
commit pc 00000000000000000000010111010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================1790
write ins_buffer pc 00000000000000000000010111010100
cycle ========================1791
fetch ins pc 00000000000000000000010111011000
-------- CACHE STATISTICS ----------
Num Read: 1972
Num Write: 0
Num Hit: 1949
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000005d4
decode addi
rd : 4rename rd : 10
 in rob 149200000000000000000000010111010100
iss check pc 00000000000000000000010111010100
iss_alu
cycle ========================1792
alu done
Alu_Update_Prf: core 0: 0x00000000000005D4     x10 <- 0000000000000000
release free list
cycle ========================1793
commit pc 00000000000000000000010111010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================1794
write ins_buffer pc 00000000000000000000010111011000
cycle ========================1795
fetch ins pc 00000000000000000000010111011100
-------- CACHE STATISTICS ----------
Num Read: 1976
Num Write: 0
Num Hit: 1953
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x000000005d8
decode addi
rd : 2rename rd : 35
 in rob 149600000000000000000000010111011000
iss check pc 00000000000000000000010111011000
iss_alu
cycle ========================1796
alu done
Alu_Update_Prf: core 0: 0x00000000000005D8     x35 <- 000000000000000B
release free list
cycle ========================1797
commit pc 00000000000000000000010111011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1798
write ins_buffer pc 00000000000000000000010111011100
cycle ========================1799
fetch ins pc 00000000000000000000010111100000
-------- CACHE STATISTICS ----------
Num Read: 1980
Num Write: 0
Num Hit: 1957
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000005dc
decode nop
 in rob 150000000000000000000000010111011100
iss check pc 00000000000000000000010111011100
commit_directly
iss directly
cycle ========================1800
commit pc 00000000000000000000010111011100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1801
fetch ins from icache 00000000111000000000000010010011
cycle ========================1802
write ins_buffer pc 00000000000000000000010111100000
cycle ========================1803
fetch ins pc 00000000000000000000010111100100
-------- CACHE STATISTICS ----------
Num Read: 1984
Num Write: 0
Num Hit: 1961
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u14680064
imm_i14
decode core 0: 0x000000005e0
decode addi
rd : 1rename rd : 5
 in rob 150400000000000000000000010111100000
iss check pc 00000000000000000000010111100000
iss_alu
cycle ========================1804
alu done
Alu_Update_Prf: core 0: 0x00000000000005E0     x5 <- 000000000000000E
release free list
cycle ========================1805
commit pc 00000000000000000000010111100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1806
write ins_buffer pc 00000000000000000000010111100100
cycle ========================1807
fetch ins pc 00000000000000000000010111101000
-------- CACHE STATISTICS ----------
Num Read: 1988
Num Write: 0
Num Hit: 1965
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000005e4
decode nop
 in rob 150800000000000000000000010111100100
iss check pc 00000000000000000000010111100100
commit_directly
iss directly
cycle ========================1808
commit pc 00000000000000000000010111100100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1809
fetch ins from icache 00000000001000001000011100110011
cycle ========================1810
write ins_buffer pc 00000000000000000000010111101000
cycle ========================1811
fetch ins pc 00000000000000000000010111101100
-------- CACHE STATISTICS ----------
Num Read: 1992
Num Write: 0
Num Hit: 1969
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000005e8
rd : 14rename rd : 4
 in rob 151200000000000000000000010111101000
iss check pc 00000000000000000000010111101000
iss_alu
cycle ========================1812
alu done
Alu_Update_Prf: core 0: 0x00000000000005E8     x4 <- 0000000000000019
release free list
cycle ========================1813
commit pc 00000000000000000000010111101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1814
write ins_buffer pc 00000000000000000000010111101100
cycle ========================1815
fetch ins pc 00000000000000000000010111110000
-------- CACHE STATISTICS ----------
Num Read: 1996
Num Write: 0
Num Hit: 1973
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x000000005ec
decode addi
rd : 4rename rd : 33
 in rob 151600000000000000000000010111101100
iss check pc 00000000000000000000010111101100
iss_alu
cycle ========================1816
alu done
Alu_Update_Prf: core 0: 0x00000000000005EC     x33 <- 0000000000000001
release free list
cycle ========================1817
commit pc 00000000000000000000010111101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1818
write ins_buffer pc 00000000000000000000010111110000
cycle ========================1819
fetch ins pc 00000000000000000000010111110100
-------- CACHE STATISTICS ----------
Num Read: 2000
Num Write: 0
Num Hit: 1977
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x000000005f0
decode addi
rd : 5rename rd : 36
 in rob 152000000000000000000000010111110000
iss check pc 00000000000000000000010111110000
iss_alu
cycle ========================1820
alu done
Alu_Update_Prf: core 0: 0x00000000000005F0     x36 <- 0000000000000002
release free list
cycle ========================1821
commit pc 00000000000000000000010111110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================1822
write ins_buffer pc 00000000000000000000010111110100
cycle ========================1823
fetch ins pc 00000000000000000000010111111000
-------- CACHE STATISTICS ----------
Num Read: 2004
Num Write: 0
Num Hit: 1981
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x000000005f4
decode branch
 in rob 152400000000000000000000010111110100
iss check pc 00000000000000000000010111110100
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================1824
alu done
 FLUSH 00000000000000000000010111110000
fetch ins pc 00000000000000000000010111011000
-------- CACHE STATISTICS ----------
Num Read: 2008
Num Write: 0
Num Hit: 1985
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
cycle ========================1825
commit pc 00000000000000000000010111110100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1826
fetch ins from icache 00000000101100000000000100010011
cycle ========================1827
write ins_buffer pc 00000000000000000000010111011000
cycle ========================1828
fetch ins pc 00000000000000000000010111011100
-------- CACHE STATISTICS ----------
Num Read: 2012
Num Write: 0
Num Hit: 1989
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x000000005d8
decode addi
rd : 2rename rd : 6
 in rob 149600000000000000000000010111011000
iss check pc 00000000000000000000010111011000
iss_alu
cycle ========================1829
alu done
Alu_Update_Prf: core 0: 0x00000000000005D8     x6 <- 000000000000000B
release free list
cycle ========================1830
commit pc 00000000000000000000010111011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1831
write ins_buffer pc 00000000000000000000010111011100
cycle ========================1832
fetch ins pc 00000000000000000000010111100000
-------- CACHE STATISTICS ----------
Num Read: 2016
Num Write: 0
Num Hit: 1993
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000005dc
decode nop
 in rob 150000000000000000000000010111011100
iss check pc 00000000000000000000010111011100
commit_directly
iss directly
cycle ========================1833
commit pc 00000000000000000000010111011100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1834
fetch ins from icache 00000000111000000000000010010011
cycle ========================1835
write ins_buffer pc 00000000000000000000010111100000
cycle ========================1836
fetch ins pc 00000000000000000000010111100100
-------- CACHE STATISTICS ----------
Num Read: 2020
Num Write: 0
Num Hit: 1997
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u14680064
imm_i14
decode core 0: 0x000000005e0
decode addi
rd : 1rename rd : 2
 in rob 150400000000000000000000010111100000
iss check pc 00000000000000000000010111100000
iss_alu
cycle ========================1837
alu done
Alu_Update_Prf: core 0: 0x00000000000005E0     x2 <- 000000000000000E
release free list
cycle ========================1838
commit pc 00000000000000000000010111100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1839
write ins_buffer pc 00000000000000000000010111100100
cycle ========================1840
fetch ins pc 00000000000000000000010111101000
-------- CACHE STATISTICS ----------
Num Read: 2024
Num Write: 0
Num Hit: 2001
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000005e4
decode nop
 in rob 150800000000000000000000010111100100
iss check pc 00000000000000000000010111100100
commit_directly
iss directly
cycle ========================1841
commit pc 00000000000000000000010111100100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1842
fetch ins from icache 00000000001000001000011100110011
cycle ========================1843
write ins_buffer pc 00000000000000000000010111101000
cycle ========================1844
fetch ins pc 00000000000000000000010111101100
-------- CACHE STATISTICS ----------
Num Read: 2028
Num Write: 0
Num Hit: 2005
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x000000005e8
rd : 14rename rd : 32
 in rob 151200000000000000000000010111101000
iss check pc 00000000000000000000010111101000
iss_alu
cycle ========================1845
alu done
Alu_Update_Prf: core 0: 0x00000000000005E8     x32 <- 0000000000000019
release free list
cycle ========================1846
commit pc 00000000000000000000010111101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1847
write ins_buffer pc 00000000000000000000010111101100
cycle ========================1848
fetch ins pc 00000000000000000000010111110000
-------- CACHE STATISTICS ----------
Num Read: 2032
Num Write: 0
Num Hit: 2009
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x000000005ec
decode addi
rd : 4rename rd : 38
 in rob 151600000000000000000000010111101100
iss check pc 00000000000000000000010111101100
iss_alu
cycle ========================1849
alu done
Alu_Update_Prf: core 0: 0x00000000000005EC     x38 <- 0000000000000002
release free list
cycle ========================1850
commit pc 00000000000000000000010111101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1851
write ins_buffer pc 00000000000000000000010111110000
cycle ========================1852
fetch ins pc 00000000000000000000010111110100
-------- CACHE STATISTICS ----------
Num Read: 2036
Num Write: 0
Num Hit: 2013
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x000000005f0
decode addi
rd : 5rename rd : 3
 in rob 152000000000000000000000010111110000
iss check pc 00000000000000000000010111110000
iss_alu
cycle ========================1853
alu done
Alu_Update_Prf: core 0: 0x00000000000005F0     x3 <- 0000000000000002
release free list
cycle ========================1854
commit pc 00000000000000000000010111110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================1855
write ins_buffer pc 00000000000000000000010111110100
cycle ========================1856
fetch ins pc 00000000000000000000010111111000
-------- CACHE STATISTICS ----------
Num Read: 2040
Num Write: 0
Num Hit: 2017
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x000000005f4
decode branch
 in rob 152400000000000000000000010111110100
iss check pc 00000000000000000000010111110100
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================1857
alu done
 FLUSH 00000000000000000000010111100100
fetch ins pc 00000000000000000000010111111000
-------- CACHE STATISTICS ----------
Num Read: 2044
Num Write: 0
Num Hit: 2021
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
cycle ========================1858
commit pc 00000000000000000000010111110100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1859
fetch ins from icache 00000001100100000000001110010011
cycle ========================1860
write ins_buffer pc 00000000000000000000010111111000
cycle ========================1861
fetch ins pc 00000000000000000000010111111100
-------- CACHE STATISTICS ----------
Num Read: 2048
Num Write: 0
Num Hit: 2025
Num Miss: 23
Total Cycles: 184
------ CACHE STATISTICS DONE--------
imm_u26214400
imm_i25
decode core 0: 0x000000005f8
decode addi
rd : 7rename rd : 1
 in rob 152800000000000000000000010111111000
iss check pc 00000000000000000000010111111000
iss_alu
cycle ========================1862
alu done
Alu_Update_Prf: core 0: 0x00000000000005F8     x1 <- 0000000000000019
release free list
cycle ========================1863
commit pc 00000000000000000000010111111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00001000011101110001010001100011
cycle ========================1864
write ins_buffer pc 00000000000000000000010111111100
cycle ========================1865
fetch ins pc 00000000000000000000011000000000
-------- CACHE STATISTICS ----------
Num Read: 2052
Num Write: 0
Num Hit: 2028
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u142020608
imm_i135
decode core 0: 0x000000005fc
decode branch
 in rob 153200000000000000000000010111111100
iss check pc 00000000000000000000010111111100
iss_alu
rs125rs225
alu branch b_success is 0
cycle ========================1866
alu done
 FLUSH 00000000000000000000010111111000
fetch ins pc 00000000000000000000011000000000
-------- CACHE STATISTICS ----------
Num Read: 2056
Num Write: 0
Num Hit: 2032
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
cycle ========================1867
commit pc 00000000000000000000010111111100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1868
fetch ins from icache 00000010001000000000000110010011
cycle ========================1869
write ins_buffer pc 00000000000000000000011000000000
cycle ========================1870
fetch ins pc 00000000000000000000011000000100
-------- CACHE STATISTICS ----------
Num Read: 2060
Num Write: 0
Num Hit: 2036
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u35651584
imm_i34
decode core 0: 0x00000000600
decode addi
rd : 3rename rd : 10
 in rob 153600000000000000000000011000000000
iss check pc 00000000000000000000011000000000
iss_alu
cycle ========================1871
alu done
Alu_Update_Prf: core 0: 0x0000000000000600     x10 <- 0000000000000022
release free list
cycle ========================1872
commit pc 00000000000000000000011000000000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001000010011
cycle ========================1873
write ins_buffer pc 00000000000000000000011000000100
cycle ========================1874
fetch ins pc 00000000000000000000011000001000
-------- CACHE STATISTICS ----------
Num Read: 2064
Num Write: 0
Num Hit: 2040
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000604
decode addi
rd : 4rename rd : 7
 in rob 154000000000000000000000011000000100
iss check pc 00000000000000000000011000000100
iss_alu
cycle ========================1875
alu done
Alu_Update_Prf: core 0: 0x0000000000000604     x7 <- 0000000000000000
release free list
cycle ========================1876
commit pc 00000000000000000000011000000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000101100000000000100010011
cycle ========================1877
write ins_buffer pc 00000000000000000000011000001000
cycle ========================1878
fetch ins pc 00000000000000000000011000001100
-------- CACHE STATISTICS ----------
Num Read: 2068
Num Write: 0
Num Hit: 2044
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000608
decode addi
rd : 2rename rd : 35
 in rob 154400000000000000000000011000001000
iss check pc 00000000000000000000011000001000
iss_alu
cycle ========================1879
alu done
Alu_Update_Prf: core 0: 0x0000000000000608     x35 <- 000000000000000B
release free list
cycle ========================1880
commit pc 00000000000000000000011000001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1881
write ins_buffer pc 00000000000000000000011000001100
cycle ========================1882
fetch ins pc 00000000000000000000011000010000
-------- CACHE STATISTICS ----------
Num Read: 2072
Num Write: 0
Num Hit: 2048
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000060c
decode nop
 in rob 154800000000000000000000011000001100
iss check pc 00000000000000000000011000001100
commit_directly
iss directly
cycle ========================1883
commit pc 00000000000000000000011000001100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1884
fetch ins from icache 00000000000000000000000000010011
cycle ========================1885
write ins_buffer pc 00000000000000000000011000010000
cycle ========================1886
fetch ins pc 00000000000000000000011000010100
-------- CACHE STATISTICS ----------
Num Read: 2076
Num Write: 0
Num Hit: 2052
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000610
decode nop
 in rob 155200000000000000000000011000010000
iss check pc 00000000000000000000011000010000
commit_directly
iss directly
cycle ========================1887
commit pc 00000000000000000000011000010000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1888
fetch ins from icache 00000000111100000000000010010011
cycle ========================1889
write ins_buffer pc 00000000000000000000011000010100
cycle ========================1890
fetch ins pc 00000000000000000000011000011000
-------- CACHE STATISTICS ----------
Num Read: 2080
Num Write: 0
Num Hit: 2056
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u15728640
imm_i15
decode core 0: 0x00000000614
decode addi
rd : 1rename rd : 5
 in rob 155600000000000000000000011000010100
iss check pc 00000000000000000000011000010100
iss_alu
cycle ========================1891
alu done
Alu_Update_Prf: core 0: 0x0000000000000614     x5 <- 000000000000000F
release free list
cycle ========================1892
commit pc 00000000000000000000011000010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================1893
write ins_buffer pc 00000000000000000000011000011000
cycle ========================1894
fetch ins pc 00000000000000000000011000011100
-------- CACHE STATISTICS ----------
Num Read: 2084
Num Write: 0
Num Hit: 2060
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000618
rd : 14rename rd : 4
 in rob 156000000000000000000000011000011000
iss check pc 00000000000000000000011000011000
iss_alu
cycle ========================1895
alu done
Alu_Update_Prf: core 0: 0x0000000000000618     x4 <- 000000000000001A
release free list
cycle ========================1896
commit pc 00000000000000000000011000011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1897
write ins_buffer pc 00000000000000000000011000011100
cycle ========================1898
fetch ins pc 00000000000000000000011000100000
-------- CACHE STATISTICS ----------
Num Read: 2088
Num Write: 0
Num Hit: 2064
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x0000000061c
decode addi
rd : 4rename rd : 33
 in rob 156400000000000000000000011000011100
iss check pc 00000000000000000000011000011100
iss_alu
cycle ========================1899
alu done
Alu_Update_Prf: core 0: 0x000000000000061C     x33 <- 0000000000000001
release free list
cycle ========================1900
commit pc 00000000000000000000011000011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1901
write ins_buffer pc 00000000000000000000011000100000
cycle ========================1902
fetch ins pc 00000000000000000000011000100100
-------- CACHE STATISTICS ----------
Num Read: 2092
Num Write: 0
Num Hit: 2068
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000620
decode addi
rd : 5rename rd : 36
 in rob 156800000000000000000000011000100000
iss check pc 00000000000000000000011000100000
iss_alu
cycle ========================1903
alu done
Alu_Update_Prf: core 0: 0x0000000000000620     x36 <- 0000000000000002
release free list
cycle ========================1904
commit pc 00000000000000000000011000100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================1905
write ins_buffer pc 00000000000000000000011000100100
cycle ========================1906
fetch ins pc 00000000000000000000011000101000
-------- CACHE STATISTICS ----------
Num Read: 2096
Num Write: 0
Num Hit: 2072
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x00000000624
decode branch
 in rob 157200000000000000000000011000100100
iss check pc 00000000000000000000011000100100
iss_alu
rs11rs22
alu branch b_success is 1
cycle ========================1907
alu done
 FLUSH 00000000000000000000011000100000
fetch ins pc 00000000000000000000011000001000
-------- CACHE STATISTICS ----------
Num Read: 2100
Num Write: 0
Num Hit: 2076
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
cycle ========================1908
commit pc 00000000000000000000011000100100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1909
fetch ins from icache 00000000101100000000000100010011
cycle ========================1910
write ins_buffer pc 00000000000000000000011000001000
cycle ========================1911
fetch ins pc 00000000000000000000011000001100
-------- CACHE STATISTICS ----------
Num Read: 2104
Num Write: 0
Num Hit: 2080
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u11534336
imm_i11
decode core 0: 0x00000000608
decode addi
rd : 2rename rd : 34
 in rob 154400000000000000000000011000001000
iss check pc 00000000000000000000011000001000
iss_alu
cycle ========================1912
alu done
Alu_Update_Prf: core 0: 0x0000000000000608     x34 <- 000000000000000B
release free list
cycle ========================1913
commit pc 00000000000000000000011000001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000000010011
cycle ========================1914
write ins_buffer pc 00000000000000000000011000001100
cycle ========================1915
fetch ins pc 00000000000000000000011000010000
-------- CACHE STATISTICS ----------
Num Read: 2108
Num Write: 0
Num Hit: 2084
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000060c
decode nop
 in rob 154800000000000000000000011000001100
iss check pc 00000000000000000000011000001100
commit_directly
iss directly
cycle ========================1916
commit pc 00000000000000000000011000001100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1917
fetch ins from icache 00000000000000000000000000010011
cycle ========================1918
write ins_buffer pc 00000000000000000000011000010000
cycle ========================1919
fetch ins pc 00000000000000000000011000010100
-------- CACHE STATISTICS ----------
Num Read: 2112
Num Write: 0
Num Hit: 2088
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000610
decode nop
 in rob 155200000000000000000000011000010000
iss check pc 00000000000000000000011000010000
commit_directly
iss directly
cycle ========================1920
commit pc 00000000000000000000011000010000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1921
fetch ins from icache 00000000111100000000000010010011
cycle ========================1922
write ins_buffer pc 00000000000000000000011000010100
cycle ========================1923
fetch ins pc 00000000000000000000011000011000
-------- CACHE STATISTICS ----------
Num Read: 2116
Num Write: 0
Num Hit: 2092
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u15728640
imm_i15
decode core 0: 0x00000000614
decode addi
rd : 1rename rd : 39
 in rob 155600000000000000000000011000010100
iss check pc 00000000000000000000011000010100
iss_alu
cycle ========================1924
alu done
Alu_Update_Prf: core 0: 0x0000000000000614     x39 <- 000000000000000F
release free list
cycle ========================1925
commit pc 00000000000000000000011000010100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000011100110011
cycle ========================1926
write ins_buffer pc 00000000000000000000011000011000
cycle ========================1927
fetch ins pc 00000000000000000000011000011100
-------- CACHE STATISTICS ----------
Num Read: 2120
Num Write: 0
Num Hit: 2096
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000618
rd : 14rename rd : 38
 in rob 156000000000000000000000011000011000
iss check pc 00000000000000000000011000011000
iss_alu
cycle ========================1928
alu done
Alu_Update_Prf: core 0: 0x0000000000000618     x38 <- 000000000000001A
release free list
cycle ========================1929
commit pc 00000000000000000000011000011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100100000001000010011
cycle ========================1930
write ins_buffer pc 00000000000000000000011000011100
cycle ========================1931
fetch ins pc 00000000000000000000011000100000
-------- CACHE STATISTICS ----------
Num Read: 2124
Num Write: 0
Num Hit: 2100
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u1179648
imm_i1
decode core 0: 0x0000000061c
decode addi
rd : 4rename rd : 6
 in rob 156400000000000000000000011000011100
iss check pc 00000000000000000000011000011100
iss_alu
cycle ========================1932
alu done
Alu_Update_Prf: core 0: 0x000000000000061C     x6 <- 0000000000000002
release free list
cycle ========================1933
commit pc 00000000000000000000011000011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000000000001010010011
cycle ========================1934
write ins_buffer pc 00000000000000000000011000100000
cycle ========================1935
fetch ins pc 00000000000000000000011000100100
-------- CACHE STATISTICS ----------
Num Read: 2128
Num Write: 0
Num Hit: 2104
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u2097152
imm_i2
decode core 0: 0x00000000620
decode addi
rd : 5rename rd : 2
 in rob 156800000000000000000000011000100000
iss check pc 00000000000000000000011000100000
iss_alu
cycle ========================1936
alu done
Alu_Update_Prf: core 0: 0x0000000000000620     x2 <- 0000000000000002
release free list
cycle ========================1937
commit pc 00000000000000000000011000100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 11111110010100100001001011100011
cycle ========================1938
write ins_buffer pc 00000000000000000000011000100100
cycle ========================1939
fetch ins pc 00000000000000000000011000101000
-------- CACHE STATISTICS ----------
Num Read: 2132
Num Write: 0
Num Hit: 2108
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u-28176384
imm_i-27
decode core 0: 0x00000000624
decode branch
 in rob 157200000000000000000000011000100100
iss check pc 00000000000000000000011000100100
iss_alu
rs12rs22
alu branch b_success is 0
cycle ========================1940
alu done
 FLUSH 00000000000000000000011000010100
fetch ins pc 00000000000000000000011000101000
-------- CACHE STATISTICS ----------
Num Read: 2136
Num Write: 0
Num Hit: 2112
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
cycle ========================1941
commit pc 00000000000000000000011000100100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1942
fetch ins from icache 00000001101000000000001110010011
cycle ========================1943
write ins_buffer pc 00000000000000000000011000101000
cycle ========================1944
fetch ins pc 00000000000000000000011000101100
-------- CACHE STATISTICS ----------
Num Read: 2140
Num Write: 0
Num Hit: 2116
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u27262976
imm_i26
decode core 0: 0x00000000628
decode addi
rd : 7rename rd : 32
 in rob 157600000000000000000000011000101000
iss check pc 00000000000000000000011000101000
iss_alu
cycle ========================1945
alu done
Alu_Update_Prf: core 0: 0x0000000000000628     x32 <- 000000000000001A
release free list
cycle ========================1946
commit pc 00000000000000000000011000101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000100011101110001110001100011
cycle ========================1947
write ins_buffer pc 00000000000000000000011000101100
cycle ========================1948
fetch ins pc 00000000000000000000011000110000
-------- CACHE STATISTICS ----------
Num Read: 2144
Num Write: 0
Num Hit: 2120
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u74911744
imm_i71
decode core 0: 0x0000000062c
decode branch
 in rob 158000000000000000000000011000101100
iss check pc 00000000000000000000011000101100
iss_alu
rs126rs226
alu branch b_success is 0
cycle ========================1949
alu done
 FLUSH 00000000000000000000011000101000
fetch ins pc 00000000000000000000011000110000
-------- CACHE STATISTICS ----------
Num Read: 2148
Num Write: 0
Num Hit: 2124
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
cycle ========================1950
commit pc 00000000000000000000011000101100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1951
fetch ins from icache 00000010001100000000000110010011
cycle ========================1952
write ins_buffer pc 00000000000000000000011000110000
cycle ========================1953
fetch ins pc 00000000000000000000011000110100
-------- CACHE STATISTICS ----------
Num Read: 2152
Num Write: 0
Num Hit: 2128
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u36700160
imm_i35
decode core 0: 0x00000000630
decode addi
rd : 3rename rd : 7
 in rob 158400000000000000000000011000110000
iss check pc 00000000000000000000011000110000
iss_alu
cycle ========================1954
alu done
Alu_Update_Prf: core 0: 0x0000000000000630     x7 <- 0000000000000023
release free list
cycle ========================1955
commit pc 00000000000000000000011000110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111100000000000010010011
cycle ========================1956
write ins_buffer pc 00000000000000000000011000110100
cycle ========================1957
fetch ins pc 00000000000000000000011000111000
-------- CACHE STATISTICS ----------
Num Read: 2156
Num Write: 0
Num Hit: 2132
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u15728640
imm_i15
decode core 0: 0x00000000634
decode addi
rd : 1rename rd : 3
 in rob 158800000000000000000000011000110100
iss check pc 00000000000000000000011000110100
iss_alu
cycle ========================1958
alu done
Alu_Update_Prf: core 0: 0x0000000000000634     x3 <- 000000000000000F
release free list
cycle ========================1959
commit pc 00000000000000000000011000110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000100000000000100110011
cycle ========================1960
write ins_buffer pc 00000000000000000000011000111000
cycle ========================1961
fetch ins pc 00000000000000000000011000111100
-------- CACHE STATISTICS ----------
Num Read: 2160
Num Write: 0
Num Hit: 2136
Num Miss: 24
Total Cycles: 192
------ CACHE STATISTICS DONE--------
imm_u1048576
imm_i1
decode core 0: 0x00000000638
rd : 2rename rd : 35
 in rob 159200000000000000000000011000111000
iss check pc 00000000000000000000011000111000
iss_alu
cycle ========================1962
alu done
Alu_Update_Prf: core 0: 0x0000000000000638     x35 <- 000000000000000F
release free list
cycle ========================1963
commit pc 00000000000000000000011000111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000111100000000001110010011
cycle ========================1964
write ins_buffer pc 00000000000000000000011000111100
cycle ========================1965
fetch ins pc 00000000000000000000011001000000
-------- CACHE STATISTICS ----------
Num Read: 2164
Num Write: 0
Num Hit: 2139
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u15728640
imm_i15
decode core 0: 0x0000000063c
decode addi
rd : 7rename rd : 5
 in rob 159600000000000000000000011000111100
iss check pc 00000000000000000000011000111100
iss_alu
cycle ========================1966
alu done
Alu_Update_Prf: core 0: 0x000000000000063C     x5 <- 000000000000000F
release free list
cycle ========================1967
commit pc 00000000000000000000011000111100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000100011100010001001001100011
cycle ========================1968
write ins_buffer pc 00000000000000000000011001000000
cycle ========================1969
fetch ins pc 00000000000000000000011001000100
-------- CACHE STATISTICS ----------
Num Read: 2168
Num Write: 0
Num Hit: 2143
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u74518528
imm_i71
decode core 0: 0x00000000640
decode branch
 in rob 160000000000000000000000011001000000
iss check pc 00000000000000000000011001000000
iss_alu
rs115rs215
alu branch b_success is 0
cycle ========================1970
alu done
 FLUSH 00000000000000000000011000111100
fetch ins pc 00000000000000000000011001000100
-------- CACHE STATISTICS ----------
Num Read: 2172
Num Write: 0
Num Hit: 2147
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
cycle ========================1971
commit pc 00000000000000000000011001000000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1972
fetch ins from icache 00000010010000000000000110010011
cycle ========================1973
write ins_buffer pc 00000000000000000000011001000100
cycle ========================1974
fetch ins pc 00000000000000000000011001001000
-------- CACHE STATISTICS ----------
Num Read: 2176
Num Write: 0
Num Hit: 2151
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u37748736
imm_i36
decode core 0: 0x00000000644
decode addi
rd : 3rename rd : 4
 in rob 160400000000000000000000011001000100
iss check pc 00000000000000000000011001000100
iss_alu
cycle ========================1975
alu done
Alu_Update_Prf: core 0: 0x0000000000000644     x4 <- 0000000000000024
release free list
cycle ========================1976
commit pc 00000000000000000000011001000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000010000000000000000010010011
cycle ========================1977
write ins_buffer pc 00000000000000000000011001001000
cycle ========================1978
fetch ins pc 00000000000000000000011001001100
-------- CACHE STATISTICS ----------
Num Read: 2180
Num Write: 0
Num Hit: 2155
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u33554432
imm_i32
decode core 0: 0x00000000648
decode addi
rd : 1rename rd : 33
 in rob 160800000000000000000000011001001000
iss check pc 00000000000000000000011001001000
iss_alu
cycle ========================1979
alu done
Alu_Update_Prf: core 0: 0x0000000000000648     x33 <- 0000000000000020
release free list
cycle ========================1980
commit pc 00000000000000000000011001001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000001000000100110011
cycle ========================1981
write ins_buffer pc 00000000000000000000011001001100
cycle ========================1982
fetch ins pc 00000000000000000000011001010000
-------- CACHE STATISTICS ----------
Num Read: 2184
Num Write: 0
Num Hit: 2159
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u32768
imm_i0
decode core 0: 0x0000000064c
rd : 2rename rd : 36
 in rob 161200000000000000000000011001001100
iss check pc 00000000000000000000011001001100
iss_alu
cycle ========================1983
alu done
Alu_Update_Prf: core 0: 0x000000000000064C     x36 <- 0000000000000020
release free list
cycle ========================1984
commit pc 00000000000000000000011001001100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000010000000000000001110010011
cycle ========================1985
write ins_buffer pc 00000000000000000000011001010000
cycle ========================1986
fetch ins pc 00000000000000000000011001010100
-------- CACHE STATISTICS ----------
Num Read: 2188
Num Write: 0
Num Hit: 2163
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u33554432
imm_i32
decode core 0: 0x00000000650
decode addi
rd : 7rename rd : 1
 in rob 161600000000000000000000011001010000
iss check pc 00000000000000000000011001010000
iss_alu
cycle ========================1987
alu done
Alu_Update_Prf: core 0: 0x0000000000000650     x1 <- 0000000000000020
release free list
cycle ========================1988
commit pc 00000000000000000000011001010000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000010011100010001100001100011
cycle ========================1989
write ins_buffer pc 00000000000000000000011001010100
cycle ========================1990
fetch ins pc 00000000000000000000011001011000
-------- CACHE STATISTICS ----------
Num Read: 2192
Num Write: 0
Num Hit: 2167
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u40964096
imm_i39
decode core 0: 0x00000000654
decode branch
 in rob 162000000000000000000000011001010100
iss check pc 00000000000000000000011001010100
iss_alu
rs132rs232
alu branch b_success is 0
cycle ========================1991
alu done
 FLUSH 00000000000000000000011001010000
fetch ins pc 00000000000000000000011001011000
-------- CACHE STATISTICS ----------
Num Read: 2196
Num Write: 0
Num Hit: 2171
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
cycle ========================1992
commit pc 00000000000000000000011001010100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================1993
fetch ins from icache 00000010010100000000000110010011
cycle ========================1994
write ins_buffer pc 00000000000000000000011001011000
cycle ========================1995
fetch ins pc 00000000000000000000011001011100
-------- CACHE STATISTICS ----------
Num Read: 2200
Num Write: 0
Num Hit: 2175
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u38797312
imm_i37
decode core 0: 0x00000000658
decode addi
rd : 3rename rd : 10
 in rob 162400000000000000000000011001011000
iss check pc 00000000000000000000011001011000
iss_alu
cycle ========================1996
alu done
Alu_Update_Prf: core 0: 0x0000000000000658     x10 <- 0000000000000025
release free list
cycle ========================1997
commit pc 00000000000000000000011001011000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000010110011
cycle ========================1998
write ins_buffer pc 00000000000000000000011001011100
cycle ========================1999
fetch ins pc 00000000000000000000011001100000
-------- CACHE STATISTICS ----------
Num Read: 2204
Num Write: 0
Num Hit: 2179
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x0000000065c
rd : 1rename rd : 39
 in rob 162800000000000000000000011001011100
iss check pc 00000000000000000000011001011100
iss_alu
cycle ========================2000
alu done
Alu_Update_Prf: core 0: 0x000000000000065C     x39 <- 0000000000000000
release free list
cycle ========================2001
commit pc 00000000000000000000011001011100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001110010011
cycle ========================2002
write ins_buffer pc 00000000000000000000011001100000
cycle ========================2003
fetch ins pc 00000000000000000000011001100100
-------- CACHE STATISTICS ----------
Num Read: 2208
Num Write: 0
Num Hit: 2183
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000660
decode addi
rd : 7rename rd : 34
 in rob 163200000000000000000000011001100000
iss check pc 00000000000000000000011001100000
iss_alu
cycle ========================2004
alu done
Alu_Update_Prf: core 0: 0x0000000000000660     x34 <- 0000000000000000
release free list
cycle ========================2005
commit pc 00000000000000000000011001100000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000010011100001001000001100011
cycle ========================2006
write ins_buffer pc 00000000000000000000011001100100
cycle ========================2007
fetch ins pc 00000000000000000000011001101000
-------- CACHE STATISTICS ----------
Num Read: 2212
Num Write: 0
Num Hit: 2187
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u40931328
imm_i39
decode core 0: 0x00000000664
decode branch
 in rob 163600000000000000000000011001100100
iss check pc 00000000000000000000011001100100
iss_alu
rs10rs20
alu branch b_success is 0
cycle ========================2008
alu done
 FLUSH 00000000000000000000011001100100
fetch ins pc 00000000000000000000011001101000
-------- CACHE STATISTICS ----------
Num Read: 2216
Num Write: 0
Num Hit: 2191
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
cycle ========================2009
commit pc 00000000000000000000011001100100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================2010
fetch ins from icache 00000010011000000000000110010011
cycle ========================2011
write ins_buffer pc 00000000000000000000011001101000
cycle ========================2012
fetch ins pc 00000000000000000000011001101100
-------- CACHE STATISTICS ----------
Num Read: 2220
Num Write: 0
Num Hit: 2195
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u39845888
imm_i38
decode core 0: 0x00000000668
decode addi
rd : 3rename rd : 32
 in rob 164000000000000000000000011001101000
iss check pc 00000000000000000000011001101000
iss_alu
cycle ========================2013
alu done
Alu_Update_Prf: core 0: 0x0000000000000668     x32 <- 0000000000000026
release free list
cycle ========================2014
commit pc 00000000000000000000011001101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000001000000000000000010010011
cycle ========================2015
write ins_buffer pc 00000000000000000000011001101100
cycle ========================2016
fetch ins pc 00000000000000000000011001110000
-------- CACHE STATISTICS ----------
Num Read: 2224
Num Write: 0
Num Hit: 2199
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u16777216
imm_i16
decode core 0: 0x0000000066c
decode addi
rd : 1rename rd : 7
 in rob 164400000000000000000000011001101100
iss check pc 00000000000000000000011001101100
iss_alu
cycle ========================2017
alu done
Alu_Update_Prf: core 0: 0x000000000000066C     x7 <- 0000000000000010
release free list
cycle ========================2018
commit pc 00000000000000000000011001101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000001111000000000000100010011
cycle ========================2019
write ins_buffer pc 00000000000000000000011001110000
cycle ========================2020
fetch ins pc 00000000000000000000011001110100
-------- CACHE STATISTICS ----------
Num Read: 2228
Num Write: 0
Num Hit: 2203
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u31457280
imm_i30
decode core 0: 0x00000000670
decode addi
rd : 2rename rd : 3
 in rob 164800000000000000000000011001110000
iss check pc 00000000000000000000011001110000
iss_alu
cycle ========================2021
alu done
Alu_Update_Prf: core 0: 0x0000000000000670     x3 <- 000000000000001E
release free list
cycle ========================2022
commit pc 00000000000000000000011001110000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000001000001000000000110011
cycle ========================2023
write ins_buffer pc 00000000000000000000011001110100
cycle ========================2024
fetch ins pc 00000000000000000000011001111000
-------- CACHE STATISTICS ----------
Num Read: 2232
Num Write: 0
Num Hit: 2207
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u2129920
imm_i2
decode core 0: 0x00000000674
 in rob 165200000000000000000000011001110100
iss check pc 00000000000000000000011001110100
iss_alu
cycle ========================2025
alu done
cycle ========================2026
commit pc 00000000000000000000011001110100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000001110010011
cycle ========================2027
write ins_buffer pc 00000000000000000000011001111000
cycle ========================2028
fetch ins pc 00000000000000000000011001111100
-------- CACHE STATISTICS ----------
Num Read: 2236
Num Write: 0
Num Hit: 2211
Num Miss: 25
Total Cycles: 200
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x00000000678
decode addi
rd : 7rename rd : 35
 in rob 165600000000000000000000011001111000
iss check pc 00000000000000000000011001111000
iss_alu
cycle ========================2029
alu done
Alu_Update_Prf: core 0: 0x0000000000000678     x35 <- 0000000000000000
release free list
cycle ========================2030
commit pc 00000000000000000000011001111000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000011100000001010001100011
cycle ========================2031
write ins_buffer pc 00000000000000000000011001111100
cycle ========================2032
fetch ins pc 00000000000000000000011010000000
-------- CACHE STATISTICS ----------
Num Read: 2240
Num Write: 0
Num Hit: 2214
Num Miss: 26
Total Cycles: 208
------ CACHE STATISTICS DONE--------
imm_u7344128
imm_i7
decode core 0: 0x0000000067c
decode branch
 in rob 166000000000000000000000011001111100
iss check pc 00000000000000000000011001111100
iss_alu
rs10rs20
alu branch b_success is 0
cycle ========================2033
alu done
 FLUSH 00000000000000000000011001111000
fetch ins pc 00000000000000000000011010000000
-------- CACHE STATISTICS ----------
Num Read: 2244
Num Write: 0
Num Hit: 2218
Num Miss: 26
Total Cycles: 208
------ CACHE STATISTICS DONE--------
cycle ========================2034
commit pc 00000000000000000000011001111100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================2035
fetch ins from icache 00000010001100000001000001100011
cycle ========================2036
write ins_buffer pc 00000000000000000000011010000000
cycle ========================2037
fetch ins pc 00000000000000000000011010000100
-------- CACHE STATISTICS ----------
Num Read: 2248
Num Write: 0
Num Hit: 2222
Num Miss: 26
Total Cycles: 208
------ CACHE STATISTICS DONE--------
imm_u36704256
imm_i35
decode core 0: 0x00000000680
decode branch
 in rob 166400000000000000000000011010000000
iss check pc 00000000000000000000011010000000
iss_alu
rs10rs238
alu branch b_success is 1
cycle ========================2038
alu done
 FLUSH 00000000000000000000011001111000
fetch ins pc 00000000000000000000011010100000
-------- CACHE STATISTICS ----------
Num Read: 2252
Num Write: 0
Num Hit: 2226
Num Miss: 26
Total Cycles: 208
------ CACHE STATISTICS DONE--------
cycle ========================2039
commit pc 00000000000000000000011010000000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================2040
fetch ins from icache 00001111111100000000000000001111
cycle ========================2041
write ins_buffer pc 00000000000000000000011010100000
cycle ========================2042
fetch ins pc 00000000000000000000011010100100
-------- CACHE STATISTICS ----------
Num Read: 2256
Num Write: 0
Num Hit: 2230
Num Miss: 26
Total Cycles: 208
------ CACHE STATISTICS DONE--------
imm_u267386880
imm_i255
decode core 0: 0x000000006a0
decode fence
 in rob 169600000000000000000000011010100000
iss check pc 00000000000000000000011010100000
commit_directly
iss directly
cycle ========================2043
commit pc 00000000000000000000011010100000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================2044
fetch ins from icache 00000000000100000000000110010011
cycle ========================2045
write ins_buffer pc 00000000000000000000011010100100
cycle ========================2046
fetch ins pc 00000000000000000000011010101000
-------- CACHE STATISTICS ----------
Num Read: 2260
Num Write: 0
Num Hit: 2234
Num Miss: 26
Total Cycles: 208
------ CACHE STATISTICS DONE--------
imm_u1048576
imm_i1
decode core 0: 0x000000006a4
decode addi
rd : 3rename rd : 5
 in rob 170000000000000000000000011010100100
iss check pc 00000000000000000000011010100100
iss_alu
cycle ========================2047
alu done
Alu_Update_Prf: core 0: 0x00000000000006A4     x5 <- 0000000000000001
release free list
cycle ========================2048
commit pc 00000000000000000000011010100100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000101110100000000100010010011
cycle ========================2049
write ins_buffer pc 00000000000000000000011010101000
cycle ========================2050
fetch ins pc 00000000000000000000011010101100
-------- CACHE STATISTICS ----------
Num Read: 2264
Num Write: 0
Num Hit: 2238
Num Miss: 26
Total Cycles: 208
------ CACHE STATISTICS DONE--------
imm_u97517568
imm_i93
decode core 0: 0x000000006a8
decode addi
rd : 17rename rd : 4
 in rob 170400000000000000000000011010101000
iss check pc 00000000000000000000011010101000
iss_alu
cycle ========================2051
alu done
Alu_Update_Prf: core 0: 0x00000000000006A8     x4 <- 000000000000005D
release free list
cycle ========================2052
commit pc 00000000000000000000011010101000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000010100010011
cycle ========================2053
write ins_buffer pc 00000000000000000000011010101100
cycle ========================2054
fetch ins pc 00000000000000000000011010110000
-------- CACHE STATISTICS ----------
Num Read: 2268
Num Write: 0
Num Hit: 2242
Num Miss: 26
Total Cycles: 208
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000006ac
decode addi
rd : 10rename rd : 33
 in rob 170800000000000000000000011010101100
iss check pc 00000000000000000000011010101100
iss_alu
cycle ========================2055
alu done
Alu_Update_Prf: core 0: 0x00000000000006AC     x33 <- 0000000000000000
release free list
cycle ========================2056
commit pc 00000000000000000000011010101100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000000000000000000001110011
cycle ========================2057
write ins_buffer pc 00000000000000000000011010110000
cycle ========================2058
fetch ins pc 00000000000000000000011010110100
-------- CACHE STATISTICS ----------
Num Read: 2272
Num Write: 0
Num Hit: 2246
Num Miss: 26
Total Cycles: 208
------ CACHE STATISTICS DONE--------
imm_u0
imm_i0
decode core 0: 0x000000006b0
 csr ins115
decode csr no use
decode ecall
 in rob 171200000000000000000000011010110000
iss check pc 00000000000000000000011010110000
iss csr
cycle ========================2059
csr done
 FLUSH 00000000000000000000011010101000
fetch ins pc 00000000000000000000000000000100
-------- CACHE STATISTICS ----------
Num Read: 2276
Num Write: 0
Num Hit: 2249
Num Miss: 27
Total Cycles: 216
------ CACHE STATISTICS DONE--------
cycle ========================2060
commit pc 00000000000000000000011010110000
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================2061
fetch ins from icache 00110100001000000010111101110011
cycle ========================2062
write ins_buffer pc 00000000000000000000000000000100
cycle ========================2063
fetch ins pc 00000000000000000000000000001000
-------- CACHE STATISTICS ----------
Num Read: 2280
Num Write: 0
Num Hit: 2253
Num Miss: 27
Total Cycles: 216
------ CACHE STATISTICS DONE--------
imm_u874520576
imm_i834
decode core 0: 0x000000004
 csr ins874524531
decode csr use
rd : 30rename rd : 1
 in rob 400000000000000000000000000000100
iss check pc 00000000000000000000000000000100
iss csr
cycle ========================2064
csr done
cycle ========================2065
commit pc 00000000000000000000000000000100
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000000100000000000111110010011
cycle ========================2066
write ins_buffer pc 00000000000000000000000000001000
cycle ========================2067
fetch ins pc 00000000000000000000000000001100
-------- CACHE STATISTICS ----------
Num Read: 2284
Num Write: 0
Num Hit: 2257
Num Miss: 27
Total Cycles: 216
------ CACHE STATISTICS DONE--------
imm_u8388608
imm_i8
decode core 0: 0x000000008
decode addi
rd : 31rename rd : 10
 in rob 800000000000000000000000000001000
iss check pc 00000000000000000000000000001000
iss_alu
cycle ========================2068
alu done
Alu_Update_Prf: core 0: 0x0000000000000008     x10 <- 0000000000000008
release free list
cycle ========================2069
commit pc 00000000000000000000000000001000
after commit
0 0
1 0
2 0
3 0
4 0
fetch ins from icache 00000011111111110000101001100011
cycle ========================2070
write ins_buffer pc 00000000000000000000000000001100
cycle ========================2071
fetch ins pc 00000000000000000000000000010000
-------- CACHE STATISTICS ----------
Num Read: 2288
Num Write: 0
Num Hit: 2261
Num Miss: 27
Total Cycles: 216
------ CACHE STATISTICS DONE--------
imm_u67043328
imm_i63
decode core 0: 0x00000000c
decode branch
 in rob 1200000000000000000000000000001100
iss check pc 00000000000000000000000000001100
iss_alu
rs18rs28
alu branch b_success is 1
cycle ========================2072
alu done
 FLUSH 00000000000000000000000000001100
fetch ins pc 00000000000000000000000001000000
-------- CACHE STATISTICS ----------
Num Read: 2292
Num Write: 0
Num Hit: 2265
Num Miss: 27
Total Cycles: 216
------ CACHE STATISTICS DONE--------
cycle ========================2073
commit pc 00000000000000000000000000001100
after commit
0 0
1 0
2 0
3 0
4 0
cycle ========================2074
fetch ins from icache 00000000000000000001111100010111
pass
