INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/InsParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsParser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2458] undeclared symbol opcode, assumed default net type wire [E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/RISC_V_Processor.v:13]
INFO: [VRFC 10-2458] undeclared symbol and_result, assumed default net type wire [E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/RISC_V_Processor.v:16]
INFO: [VRFC 10-2458] undeclared symbol ImmediateData, assumed default net type wire [E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/RISC_V_Processor.v:36]
WARNING: [VRFC 10-2938] 'ImmediateData' is already implicitly declared on line 36 [E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/RISC_V_Processor.v:55]
WARNING: [VRFC 10-2938] 'opcode' is already implicitly declared on line 13 [E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/RISC_V_Processor.v:62]
INFO: [VRFC 10-2458] undeclared symbol WriteData, assumed default net type wire [E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/RISC_V_Processor.v:77]
WARNING: [VRFC 10-2938] 'WriteData' is already implicitly declared on line 77 [E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/RISC_V_Processor.v:111]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/RISC_V_Processor.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/modified-RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modified_RISC_V_Processor
INFO: [VRFC 10-2458] undeclared symbol and_result, assumed default net type wire [E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sources_1/new/modified-RISC_V_Processor.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sim_1/new/tb_RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_task2
INFO: [VRFC 10-2458] undeclared symbol Data_Mem_ReadData, assumed default net type wire [E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sim_1/new/tb_task2.v:39]
INFO: [VRFC 10-2458] undeclared symbol mux_out, assumed default net type wire [E:/Habib University/Computer Architecture/Labs/Lab 11/CA_Lab_11/CA_Lab_11.srcs/sim_1/new/tb_task2.v:39]
