<!doctype html>
<html lang="zh-CN" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-rc.19" />
    <meta name="theme" content="VuePress Theme Hope 2.0.0-rc.71" />
    <style>
      :root {
        --vp-c-bg: #fff;
      }

      [data-theme="dark"] {
        --vp-c-bg: #1b1b1f;
      }

      html,
      body {
        background: var(--vp-c-bg);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <title>ç¬¬5è®²ï¼šç³»ç»Ÿçº§è®¾è®¡æŠ€æœ¯ | ä¸»é¡µ</title><meta name="description" content="vuepress-theme-hope çš„æ–‡æ¡£æ¼”ç¤º">
    <link rel="preload" href="/FPGA-course/assets/style-BYV_1N69.css" as="style"><link rel="stylesheet" href="/FPGA-course/assets/style-BYV_1N69.css">
    <link rel="modulepreload" href="/FPGA-course/assets/app-BoqN8PdU.js"><link rel="modulepreload" href="/FPGA-course/assets/chapter5.html-wKjTBpkw.js"><link rel="modulepreload" href="/FPGA-course/assets/plugin-vue_export-helper-DlAUqK2U.js">
    <link rel="prefetch" href="/FPGA-course/assets/portfolio.html-Ac9z2rIL.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-C4x6skDU.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter0.html-OMWODzkL.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter1.html-D_p-tCr1.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-Bo4w_cWz.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter3.html-dff6NfnU.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-Dg1MhUX1.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-X_qScd3j.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter7.html-B4thYKqq.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter8.html-A4myIyHK.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-cEW2JSQZ.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter1.html-BEWRPTRE.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-T4KOArzw.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter3.html-DDj6b0ry.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-DyE-k2Ju.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter5.html-TDP-UAlu.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-D7_N_A03.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter7.html-DuumeEyZ.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-DbXNXv68.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/404.html-BlKz6cuZ.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/mermaid.esm.min-Bk000cRz.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/photoswipe.esm-CMg0yb1C.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/setupDevtools-7MC2TMWH-B28mkgJc.js" as="script">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">è·³è‡³ä¸»è¦å…§å®¹</a><!--]--><!--[--><div class="theme-container no-navbar external-link-icon has-toc" vp-container><!----><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar" vp-sidebar><!----><ul class="vp-sidebar-links"><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/" aria-label="è¯¾ç¨‹ç®€ä»‹" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="school" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->è¯¾ç¨‹ç®€ä»‹<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/portfolio.html" aria-label="ä½œè€…ç®€ä»‹" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="house" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->ä½œè€…ç®€ä»‹<!----></a></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable active" type="button"><!----><span class="vp-sidebar-title">FPGAç³»ç»Ÿè®¾è®¡</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/" aria-label="FPGAç³»ç»Ÿè®¾è®¡" iconsizing="both"><!---->FPGAç³»ç»Ÿè®¾è®¡<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter0.html" aria-label="ç¬¬0è®²ï¼šå‰è¨€" iconsizing="both"><!---->ç¬¬0è®²ï¼šå‰è¨€<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter1.html" aria-label="ç¬¬1è®²ï¼šFPGAä¸CPLDæ¶æ„åŸºç¡€" iconsizing="both"><!---->ç¬¬1è®²ï¼šFPGAä¸CPLDæ¶æ„åŸºç¡€<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter2.html" aria-label="ç¬¬2è®²ï¼šå¼€æºVerilogä»¿çœŸå·¥å…·" iconsizing="both"><!---->ç¬¬2è®²ï¼šå¼€æºVerilogä»¿çœŸå·¥å…·<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter3.html" aria-label="ç¬¬3è®²ï¼šå¼€æºVerilogç»¼åˆå·¥å…·" iconsizing="both"><!---->ç¬¬3è®²ï¼šå¼€æºVerilogç»¼åˆå·¥å…·<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter4.html" aria-label="ç¬¬4è®²ï¼šFPGAæ•°å­—æ¥å£è®¾è®¡" iconsizing="both"><!---->ç¬¬4è®²ï¼šFPGAæ•°å­—æ¥å£è®¾è®¡<!----></a></li><li><a class="route-link route-link-active auto-link vp-sidebar-link active" href="/FPGA-course/book/chapter5.html" aria-label="ç¬¬5è®²ï¼šç³»ç»Ÿçº§è®¾è®¡æŠ€æœ¯" iconsizing="both"><!---->ç¬¬5è®²ï¼šç³»ç»Ÿçº§è®¾è®¡æŠ€æœ¯<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter6.html" aria-label="ç¬¬6è®²ï¼šè®¾è®¡ä¼˜åŒ–æŠ€æœ¯" iconsizing="both"><!---->ç¬¬6è®²ï¼šè®¾è®¡ä¼˜åŒ–æŠ€æœ¯<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter7.html" aria-label="ç¬¬7è®²ï¼šFPGAè°ƒè¯•ä¸æµ‹è¯•æŠ€æœ¯æ·±åº¦è§£æ" iconsizing="both"><!---->ç¬¬7è®²ï¼šFPGAè°ƒè¯•ä¸æµ‹è¯•æŠ€æœ¯æ·±åº¦è§£æ<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter8.html" aria-label="ç¬¬8è®²ï¼šå‰æ²¿æŠ€æœ¯ä¸“é¢˜" iconsizing="both"><!---->ç¬¬8è®²ï¼šå‰æ²¿æŠ€æœ¯ä¸“é¢˜<!----></a></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable" type="button"><!----><span class="vp-sidebar-title">FPGAç³»ç»Ÿè®¾è®¡å®éªŒæ•™ç¨‹</span><span class="vp-arrow end"></span></button><!----></section></li></ul><!----></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->ç¬¬5è®²ï¼šç³»ç»Ÿçº§è®¾è®¡æŠ€æœ¯</h1><div class="page-info"><!----><!----><span class="page-date-info" aria-label="å†™ä½œæ—¥æœŸğŸ“…" data-balloon-pos="up"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon" name="calendar"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span data-allow-mismatch="text">2025å¹´2æœˆ7æ—¥</span><meta property="datePublished" content="2025-02-07T06:05:57.000Z"></span><!----><span class="page-reading-time-info" aria-label="é˜…è¯»æ—¶é—´âŒ›" data-balloon-pos="up"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon" name="timer"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>å¤§çº¦ 1 åˆ†é’Ÿ</span><meta property="timeRequired" content="PT1M"></span><!----><!----></div><hr></div><div class="vp-toc-placeholder"><aside id="toc" vp-toc><!----><!--[--><div class="vp-toc-header">æ­¤é¡µå†…å®¹<button type="button" class="print-button" title="æ‰“å°"><svg xmlns="http://www.w3.org/2000/svg" class="icon print-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="print icon" name="print"><path d="M819.2 364.8h-44.8V128c0-17.067-14.933-32-32-32H281.6c-17.067 0-32 14.933-32 32v236.8h-44.8C145.067 364.8 96 413.867 96 473.6v192c0 59.733 49.067 108.8 108.8 108.8h44.8V896c0 17.067 14.933 32 32 32h460.8c17.067 0 32-14.933 32-32V774.4h44.8c59.733 0 108.8-49.067 108.8-108.8v-192c0-59.733-49.067-108.8-108.8-108.8zM313.6 160h396.8v204.8H313.6V160zm396.8 704H313.6V620.8h396.8V864zM864 665.6c0 25.6-19.2 44.8-44.8 44.8h-44.8V588.8c0-17.067-14.933-32-32-32H281.6c-17.067 0-32 14.933-32 32v121.6h-44.8c-25.6 0-44.8-19.2-44.8-44.8v-192c0-25.6 19.2-44.8 44.8-44.8h614.4c25.6 0 44.8 19.2 44.8 44.8v192z"></path></svg></button><div class="arrow end"></div></div><div class="vp-toc-wrapper"><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#_5-1-åŸºäºipæ ¸çš„æ¨¡å—åŒ–è®¾è®¡æµç¨‹">5.1 åŸºäºIPæ ¸çš„æ¨¡å—åŒ–è®¾è®¡æµç¨‹</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#_5-2-éƒ¨åˆ†å¯é‡é…ç½®åŸç†">5.2 éƒ¨åˆ†å¯é‡é…ç½®åŸç†</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#_5-3-è½¯æ ¸å¤„ç†å™¨é›†æˆ">5.3 è½¯æ ¸å¤„ç†å™¨é›†æˆ</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#_5-4-ç³»ç»Ÿçº§éªŒè¯ç­–ç•¥-uvmåŸºç¡€">5.4 ç³»ç»Ÿçº§éªŒè¯ç­–ç•¥ï¼ˆUVMåŸºç¡€ï¼‰</a></li><!----><!--]--></ul><div class="vp-toc-marker" style="top:-1.7rem;"></div></div><!--]--><!----></aside></div><!----><div class="theme-hope-content" vp-content><h1 id="ç¬¬5è®²-ç³»ç»Ÿçº§è®¾è®¡æŠ€æœ¯" tabindex="-1"><a class="header-anchor" href="#ç¬¬5è®²-ç³»ç»Ÿçº§è®¾è®¡æŠ€æœ¯"><span>ç¬¬5è®²ï¼šç³»ç»Ÿçº§è®¾è®¡æŠ€æœ¯</span></a></h1><h2 id="_5-1-åŸºäºipæ ¸çš„æ¨¡å—åŒ–è®¾è®¡æµç¨‹" tabindex="-1"><a class="header-anchor" href="#_5-1-åŸºäºipæ ¸çš„æ¨¡å—åŒ–è®¾è®¡æµç¨‹"><span>5.1 åŸºäºIPæ ¸çš„æ¨¡å—åŒ–è®¾è®¡æµç¨‹</span></a></h2><ol><li>IPæ ¸åˆ†ç±»ä¸æ ‡å‡†åŒ– <ul><li>è½¯æ ¸ï¼ˆSoft IPï¼‰ï¼šå¯ç»¼åˆçš„HDLä»£ç </li><li>å›ºæ ¸ï¼ˆFirm IPï¼‰ï¼šç½‘è¡¨çº§IP</li><li>ç¡¬æ ¸ï¼ˆHard IPï¼‰ï¼šç‰©ç†å¸ƒå±€çš„GDSIIæ–‡ä»¶</li></ul></li><li>Vivado IP Integratorè®¾è®¡æµç¨‹<div class="language-tcl line-numbers-mode" data-highlighter="shiki" data-ext="tcl" data-title="tcl" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">create_bd_design </span><span style="--shiki-light:#50A14F;--shiki-dark:#98C379;">&quot;system&quot;</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">create_ip -name clk_wiz -vendor xilinx -library ip -version </span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">6.0</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> [get_ips]</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">create_ip -name axi_interconnect -vendor xilinx -library ip [get_ips]</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div></li><li>IPå°è£…è§„èŒƒ <ul><li>æ¥å£æ ‡å‡†åŒ–ï¼ˆAXI4/AXI4-Streamï¼‰</li><li>å‚æ•°åŒ–é…ç½®ç•Œé¢</li><li>æ–‡æ¡£ä¸éªŒè¯ç”¨ä¾‹</li></ul></li></ol><h2 id="_5-2-éƒ¨åˆ†å¯é‡é…ç½®åŸç†" tabindex="-1"><a class="header-anchor" href="#_5-2-éƒ¨åˆ†å¯é‡é…ç½®åŸç†"><span>5.2 éƒ¨åˆ†å¯é‡é…ç½®åŸç†</span></a></h2><ol><li>åŠ¨æ€åŠŸèƒ½åˆ‡æ¢æœºåˆ¶ <ul><li>é™æ€é€»è¾‘ä¸å¯é‡é…ç½®åŒºåŸŸåˆ’åˆ†</li><li>æ¯”ç‰¹æµå·®å¼‚åˆ†ææŠ€æœ¯</li></ul></li><li>Vivadoéƒ¨åˆ†é‡é…ç½®æµç¨‹<div class="language-tcl line-numbers-mode" data-highlighter="shiki" data-ext="tcl" data-title="tcl" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">set_property HD.RECONFIGURABLE </span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">1</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> [get_cells reconfig_region]</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">create_partition_def -name pr_partition -module reconfig_module</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div></div></div></li><li>åº”ç”¨åœºæ™¯ <ul><li>å¤šæ¨¡å¼é€šä¿¡ç³»ç»Ÿ</li><li>ç¡¬ä»¶åŠŸèƒ½åŠ¨æ€å‡çº§</li><li>èµ„æºåˆ†æ—¶å¤ç”¨</li></ul></li></ol><h2 id="_5-3-è½¯æ ¸å¤„ç†å™¨é›†æˆ" tabindex="-1"><a class="header-anchor" href="#_5-3-è½¯æ ¸å¤„ç†å™¨é›†æˆ"><span>5.3 è½¯æ ¸å¤„ç†å™¨é›†æˆ</span></a></h2><table><thead><tr><th>ç‰¹æ€§</th><th>MicroBlaze</th><th>Nios II</th></tr></thead><tbody><tr><td>æ¶æ„</td><td>32ä½RISC</td><td>32ä½RISC</td></tr><tr><td>æ—¶é’Ÿé¢‘ç‡</td><td>200-400MHz</td><td>150-250MHz</td></tr><tr><td>å­˜å‚¨æ¥å£</td><td>AXI4/LMB</td><td>Avalon-MM</td></tr><tr><td>è°ƒè¯•æ¥å£</td><td>MDMï¼ˆMicroBlaze Debugï¼‰</td><td>JTAG</td></tr></tbody></table><h2 id="_5-4-ç³»ç»Ÿçº§éªŒè¯ç­–ç•¥-uvmåŸºç¡€" tabindex="-1"><a class="header-anchor" href="#_5-4-ç³»ç»Ÿçº§éªŒè¯ç­–ç•¥-uvmåŸºç¡€"><span>5.4 ç³»ç»Ÿçº§éªŒè¯ç­–ç•¥ï¼ˆUVMåŸºç¡€ï¼‰</span></a></h2><ol><li>éªŒè¯æ¶æ„ç»„æˆ <ul><li>Testbenchæ‹“æ‰‘ç»“æ„</li><li>Sequence/Driver/Monitorç»„ä»¶</li></ul></li><li>å…¸å‹éªŒè¯åœºæ™¯<div class="language-systemverilog line-numbers-mode" data-highlighter="shiki" data-ext="systemverilog" data-title="systemverilog" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span>class axi_seq extends uvm_sequence;</span></span>
<span class="line"><span>  virtual task body();</span></span>
<span class="line"><span>    axi_transaction tx = axi_transaction::type_id::create(&quot;tx&quot;);</span></span>
<span class="line"><span>    start_item(tx);</span></span>
<span class="line"><span>    tx.randomize();</span></span>
<span class="line"><span>    finish_item(tx);</span></span>
<span class="line"><span>  endtask</span></span>
<span class="line"><span>endclass</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div></li><li>è¦†ç›–ç‡é©±åŠ¨éªŒè¯ <ul><li>åŠŸèƒ½è¦†ç›–ç‡æ¨¡å‹</li><li>æ–­è¨€è¦†ç›–ç‡åˆ†æ</li><li>å›å½’æµ‹è¯•ç­–ç•¥</li></ul></li></ol></div><!----><footer class="vp-page-meta"><!----><div class="vp-meta-item git-info"><div class="update-time"><span class="vp-meta-label">ä¸Šæ¬¡ç¼–è¾‘äº: </span><span class="vp-meta-info" data-allow-mismatch="text">2025/2/7 14:05:57</span></div><div class="contributors"><span class="vp-meta-label">è´¡çŒ®è€…: </span><!--[--><!--[--><span class="vp-meta-info" title="email: zhouxzh@gdut.edu.cn">Xianzhong Zhou</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="route-link auto-link prev" href="/FPGA-course/book/chapter4.html" aria-label="ç¬¬4è®²ï¼šFPGAæ•°å­—æ¥å£è®¾è®¡" iconsizing="both"><div class="hint"><span class="arrow start"></span>ä¸Šä¸€é¡µ</div><div class="link"><!---->ç¬¬4è®²ï¼šFPGAæ•°å­—æ¥å£è®¾è®¡</div></a><a class="route-link auto-link next" href="/FPGA-course/book/chapter6.html" aria-label="ç¬¬6è®²ï¼šè®¾è®¡ä¼˜åŒ–æŠ€æœ¯" iconsizing="both"><div class="hint">ä¸‹ä¸€é¡µ<span class="arrow end"></span></div><div class="link">ç¬¬6è®²ï¼šè®¾è®¡ä¼˜åŒ–æŠ€æœ¯<!----></div></a></nav><!----><!----><!--]--></main><!--]--><!----></div><!--]--><!--]--><!--[--><!----><!--[--><!--]--><!--]--><!--]--></div>
    <script type="module" src="/FPGA-course/assets/app-BoqN8PdU.js" defer></script>
  </body>
</html>
