<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Analysis &amp; Synthesis Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="jquery-ui/1.10.2/css/smoothness/jquery-ui-1.10.2.custom.min.css">
<link rel="stylesheet" type="text/css" href="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="jquery/1.11.3/jquery-1.11.3.min.js"></script>
<script type="text/javascript" src="jquery-ui/1.10.2/js/jquery-ui-1.10.2.custom.min.js"></script>
<script type="text/javascript" src="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.min.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus Prime Analysis &amp; Synthesis<ul><li class="info_message">Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition</li><li class="info_message">Info: Processing started: Fri Nov 29 12:13:34 2024</li></ul></li><li class="info_message">Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ntgm -c ntgm</li><li class="warning_message">Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.</li><li class="info_message">Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected</li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file ntgm.vhd<ul><li class="info_message">Info (12022): Found design unit 1: full_adder-full_adder_struct File: C:/Users/Utilisateur/Desktop/CPE/Python/Python/Projet-verilog-VHDL/ntgm.vhd Line: 14</li><li class="info_message">Info (12023): Found entity 1: full_adder File: C:/Users/Utilisateur/Desktop/CPE/Python/Python/Projet-verilog-VHDL/ntgm.vhd Line: 5</li></ul></li><li class="error_message">Error (12007): Top-level design entity &quot;ntgm&quot; is undefined</li><li class="error_message">Error: Quartus Prime Analysis &amp; Synthesis was unsuccessful. 1 error, 1 warning<ul><li class="error_message">Error: Peak virtual memory: 4836 megabytes</li><li class="error_message">Error: Processing ended: Fri Nov 29 12:13:42 2024</li><li class="error_message">Error: Elapsed time: 00:00:08</li><li class="error_message">Error: Total CPU time (on all processors): 00:00:17</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
