# system info DE0_CV_QSYS on 2017.12.14.21:53:52
system_info:
name,value
DEVICE,5CEBA4F23C7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1513284802
#
#
# Files generated for DE0_CV_QSYS on 2017.12.14.21:53:52
files:
filepath,kind,attributes,module,is_top
simulation/DE0_CV_QSYS.vhd,VHDL,,DE0_CV_QSYS,true
simulation/de0_cv_qsys_rst_controller.vhd,VHDL,,DE0_CV_QSYS,false
simulation/de0_cv_qsys_rst_controller_001.vhd,VHDL,,DE0_CV_QSYS,false
simulation/submodules/DE0_CV_QSYS_jtag_uart.v,VERILOG,,DE0_CV_QSYS_jtag_uart,false
simulation/submodules/DE0_CV_QSYS_keys.v,VERILOG,,DE0_CV_QSYS_keys,false
simulation/submodules/DE0_CV_QSYS_leds.v,VERILOG,,DE0_CV_QSYS_leds,false
simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/DE0_CV_QSYS_nios2_qsys.v,VERILOG,,DE0_CV_QSYS_nios2_qsys,false
simulation/submodules/DE0_CV_QSYS_onchip_mem.hex,HEX,,DE0_CV_QSYS_onchip_mem,false
simulation/submodules/DE0_CV_QSYS_onchip_mem.v,VERILOG,,DE0_CV_QSYS_onchip_mem,false
simulation/submodules/DE0_CV_QSYS_pll.vo,VERILOG,,DE0_CV_QSYS_pll,false
simulation/submodules/DE0_CV_QSYS_sdram.v,VERILOG,,DE0_CV_QSYS_sdram,false
simulation/submodules/DE0_CV_QSYS_sdram_test_component.v,VERILOG,,DE0_CV_QSYS_sdram,false
simulation/submodules/DE0_CV_QSYS_seg7_digits.v,VERILOG,,DE0_CV_QSYS_seg7_digits,false
simulation/submodules/DE0_CV_QSYS_switches.v,VERILOG,,DE0_CV_QSYS_switches,false
simulation/submodules/DE0_CV_QSYS_sysid_qsys.v,VERILOG,,DE0_CV_QSYS_sysid_qsys,false
simulation/submodules/DE0_CV_QSYS_timer.v,VERILOG,,DE0_CV_QSYS_timer,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
DE0_CV_QSYS.jtag_uart,DE0_CV_QSYS_jtag_uart
DE0_CV_QSYS.keys,DE0_CV_QSYS_keys
DE0_CV_QSYS.leds,DE0_CV_QSYS_leds
DE0_CV_QSYS.mm_clock_crossing_bridge_0,altera_avalon_mm_clock_crossing_bridge
DE0_CV_QSYS.nios2_qsys,DE0_CV_QSYS_nios2_qsys
DE0_CV_QSYS.nios2_qsys.cpu,DE0_CV_QSYS_nios2_qsys_cpu
DE0_CV_QSYS.onchip_mem,DE0_CV_QSYS_onchip_mem
DE0_CV_QSYS.pll,DE0_CV_QSYS_pll
DE0_CV_QSYS.sdram,DE0_CV_QSYS_sdram
DE0_CV_QSYS.seg7_digits,DE0_CV_QSYS_seg7_digits
DE0_CV_QSYS.switches,DE0_CV_QSYS_switches
DE0_CV_QSYS.sysid_qsys,DE0_CV_QSYS_sysid_qsys
DE0_CV_QSYS.timer,DE0_CV_QSYS_timer
DE0_CV_QSYS.transmitter,DE0_CV_QSYS_transmitter
DE0_CV_QSYS.mm_interconnect_0,DE0_CV_QSYS_mm_interconnect_0
DE0_CV_QSYS.mm_interconnect_1,DE0_CV_QSYS_mm_interconnect_1
DE0_CV_QSYS.irq_mapper,DE0_CV_QSYS_irq_mapper
DE0_CV_QSYS.irq_synchronizer,altera_irq_clock_crosser
DE0_CV_QSYS.irq_synchronizer_001,altera_irq_clock_crosser
DE0_CV_QSYS.irq_synchronizer_002,altera_irq_clock_crosser
DE0_CV_QSYS.rst_controller,altera_reset_controller
DE0_CV_QSYS.rst_controller_001,altera_reset_controller
DE0_CV_QSYS.rst_controller_002,altera_reset_controller
DE0_CV_QSYS.rst_controller,altera_reset_controller
DE0_CV_QSYS.rst_controller_001,altera_reset_controller
