m255
K3
13
cModel Technology
Z0 dC:\Users\rr\Documents\GitHub\fpga_experiments\small_board\LABS\digital_logic\vhdl\lab1\part6\simulation\modelsim
Emux_2bit_4to1
w1404289572
Z1 DPx3 std 6 textio 0 22 G^o2zK;Vh4eVdKTVo98653
Z2 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z3 dC:\Users\rr\Documents\GitHub\fpga_experiments\small_board\LABS\digital_logic\vhdl\lab1\part6\simulation\modelsim
8C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/mux_2bit_4to1.vhd
FC:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/mux_2bit_4to1.vhd
l0
L4
V_Nf=;RVWQLZn7FW<aLe9i2
!s100 >ehC[McO]B_aSmE5U<5hX0
Z4 OV;C;10.0c;49
31
!s108 1404479399.724000
!s90 -reportprogress|300|-93|-work|work|C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/mux_2bit_4to1.vhd|
!s107 C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/mux_2bit_4to1.vhd|
Z5 o-93 -work work -O0
Z6 tExplicit 1
Epart6
Z7 w1404294179
R1
R2
R3
Z8 8C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6.vhd
Z9 FC:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6.vhd
l0
L3
V]kidPSAIRgJWB3F31SIaa3
R4
31
Z10 !s108 1404479399.615000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6.vhd|
Z12 !s107 C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6.vhd|
R5
R6
!s100 zBko[TAMoV6O@J^B0`eO:1
Abehavior
R1
R2
DEx4 work 5 part6 0 22 ]kidPSAIRgJWB3F31SIaa3
l28
L12
VKd<;<oXl8F3QA_5l8dWb<1
R4
31
R10
R11
R12
R5
R6
!s100 7Fzf14V`5RUdcG9:F[k<S1
