#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a0c2060d820 .scope module, "L1Dcache" "L1Dcache" 2 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cache_reset";
    .port_info 3 /INPUT 32 "l2_addr";
    .port_info 4 /INPUT 32 "l2_data";
    .port_info 5 /INPUT 1 "l2_we";
    .port_info 6 /INPUT 1 "l2_start";
    .port_info 7 /OUTPUT 32 "l2_q";
    .port_info 8 /OUTPUT 1 "l2_done";
    .port_info 9 /OUTPUT 32 "sdc_addr";
    .port_info 10 /OUTPUT 32 "sdc_data";
    .port_info 11 /OUTPUT 1 "sdc_we";
    .port_info 12 /OUTPUT 1 "sdc_start";
    .port_info 13 /INPUT 32 "sdc_q";
    .port_info 14 /INPUT 1 "sdc_done";
o0x7c7c63aa4078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x5a0c20639130 .functor BUFZ 32, o0x7c7c63aa4078, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7c7c63aa40a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x5a0c20682580 .functor BUFZ 32, o0x7c7c63aa40a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7c7c63aa4168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5a0c2064fdd0 .functor BUFZ 1, o0x7c7c63aa4168, C4<0>, C4<0>, C4<0>;
o0x7c7c63aa4138 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5a0c20633700 .functor BUFZ 1, o0x7c7c63aa4138, C4<0>, C4<0>, C4<0>;
o0x7c7c63aa4258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x5a0c20635900 .functor BUFZ 32, o0x7c7c63aa4258, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7c7c63aa4228 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5a0c20624280 .functor BUFZ 1, o0x7c7c63aa4228, C4<0>, C4<0>, C4<0>;
o0x7c7c63aa4018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c2064dc90_0 .net "cache_reset", 0 0, o0x7c7c63aa4018;  0 drivers
o0x7c7c63aa4048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c20639250_0 .net "clk", 0 0, o0x7c7c63aa4048;  0 drivers
v0x5a0c206826a0_0 .net "l2_addr", 31 0, o0x7c7c63aa4078;  0 drivers
v0x5a0c2064fef0_0 .net "l2_data", 31 0, o0x7c7c63aa40a8;  0 drivers
v0x5a0c20633820_0 .net "l2_done", 0 0, L_0x5a0c20624280;  1 drivers
v0x5a0c20635a60_0 .net "l2_q", 31 0, L_0x5a0c20635900;  1 drivers
v0x5a0c206243a0_0 .net "l2_start", 0 0, o0x7c7c63aa4138;  0 drivers
v0x5a0c20679e70_0 .net "l2_we", 0 0, o0x7c7c63aa4168;  0 drivers
o0x7c7c63aa4198 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c20678190_0 .net "reset", 0 0, o0x7c7c63aa4198;  0 drivers
v0x5a0c20678250_0 .net "sdc_addr", 31 0, L_0x5a0c20639130;  1 drivers
v0x5a0c20671510_0 .net "sdc_data", 31 0, L_0x5a0c20682580;  1 drivers
v0x5a0c206715f0_0 .net "sdc_done", 0 0, o0x7c7c63aa4228;  0 drivers
v0x5a0c2066d990_0 .net "sdc_q", 31 0, o0x7c7c63aa4258;  0 drivers
v0x5a0c2066da70_0 .net "sdc_start", 0 0, L_0x5a0c20633700;  1 drivers
v0x5a0c2066d180_0 .net "sdc_we", 0 0, L_0x5a0c2064fdd0;  1 drivers
S_0x5a0c2066b780 .scope module, "L1Icache" "L1Icache" 3 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cache_reset";
    .port_info 3 /INPUT 32 "l2_addr";
    .port_info 4 /INPUT 32 "l2_data";
    .port_info 5 /INPUT 1 "l2_we";
    .port_info 6 /INPUT 1 "l2_start";
    .port_info 7 /OUTPUT 32 "l2_q";
    .port_info 8 /OUTPUT 1 "l2_done";
    .port_info 9 /OUTPUT 32 "sdc_addr";
    .port_info 10 /OUTPUT 32 "sdc_data";
    .port_info 11 /OUTPUT 1 "sdc_we";
    .port_info 12 /OUTPUT 1 "sdc_start";
    .port_info 13 /INPUT 32 "sdc_q";
    .port_info 14 /INPUT 1 "sdc_done";
o0x7c7c63aa4618 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x5a0c206cc380 .functor BUFZ 32, o0x7c7c63aa4618, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7c7c63aa4648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x5a0c206cc3f0 .functor BUFZ 32, o0x7c7c63aa4648, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7c7c63aa4708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5a0c206cc460 .functor BUFZ 1, o0x7c7c63aa4708, C4<0>, C4<0>, C4<0>;
o0x7c7c63aa46d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5a0c206cc500 .functor BUFZ 1, o0x7c7c63aa46d8, C4<0>, C4<0>, C4<0>;
o0x7c7c63aa47f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x5a0c206cc600 .functor BUFZ 32, o0x7c7c63aa47f8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7c7c63aa47c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5a0c206cc6a0 .functor BUFZ 1, o0x7c7c63aa47c8, C4<0>, C4<0>, C4<0>;
o0x7c7c63aa45b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c2066ca10_0 .net "cache_reset", 0 0, o0x7c7c63aa45b8;  0 drivers
o0x7c7c63aa45e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c2066c160_0 .net "clk", 0 0, o0x7c7c63aa45e8;  0 drivers
v0x5a0c2066c200_0 .net "l2_addr", 31 0, o0x7c7c63aa4618;  0 drivers
v0x5a0c20639c00_0 .net "l2_data", 31 0, o0x7c7c63aa4648;  0 drivers
v0x5a0c20639ce0_0 .net "l2_done", 0 0, L_0x5a0c206cc6a0;  1 drivers
v0x5a0c206378d0_0 .net "l2_q", 31 0, L_0x5a0c206cc600;  1 drivers
v0x5a0c206379b0_0 .net "l2_start", 0 0, o0x7c7c63aa46d8;  0 drivers
v0x5a0c2061e730_0 .net "l2_we", 0 0, o0x7c7c63aa4708;  0 drivers
o0x7c7c63aa4738 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c2061e7f0_0 .net "reset", 0 0, o0x7c7c63aa4738;  0 drivers
v0x5a0c206652c0_0 .net "sdc_addr", 31 0, L_0x5a0c206cc380;  1 drivers
v0x5a0c206653a0_0 .net "sdc_data", 31 0, L_0x5a0c206cc3f0;  1 drivers
v0x5a0c20663000_0 .net "sdc_done", 0 0, o0x7c7c63aa47c8;  0 drivers
v0x5a0c206630c0_0 .net "sdc_q", 31 0, o0x7c7c63aa47f8;  0 drivers
v0x5a0c20660d40_0 .net "sdc_start", 0 0, L_0x5a0c206cc500;  1 drivers
v0x5a0c20660e00_0 .net "sdc_we", 0 0, L_0x5a0c206cc460;  1 drivers
S_0x5a0c2066bb00 .scope module, "tb_cpu" "tb_cpu" 4 113;
 .timescale -9 -12;
v0x5a0c206ca680_0 .net "VRAM32_cpu_addr", 10 0, L_0x5a0c206ec240;  1 drivers
v0x5a0c206ca760_0 .net "VRAM32_cpu_d", 31 0, L_0x5a0c206eca60;  1 drivers
v0x5a0c206ca820_0 .net "VRAM32_cpu_q", 31 0, v0x5a0c206c67f0_0;  1 drivers
v0x5a0c206ca8c0_0 .net "VRAM32_cpu_we", 0 0, L_0x5a0c206ed130;  1 drivers
v0x5a0c206ca960_0 .net "VRAM8_cpu_addr", 13 0, L_0x5a0c206ec2e0;  1 drivers
v0x5a0c206caa20_0 .net "VRAM8_cpu_d", 7 0, L_0x5a0c206ecb60;  1 drivers
v0x5a0c206caae0_0 .net "VRAM8_cpu_q", 7 0, v0x5a0c206c79c0_0;  1 drivers
v0x5a0c206caba0_0 .net "VRAM8_cpu_we", 0 0, L_0x5a0c206ed3a0;  1 drivers
v0x5a0c206cac40_0 .net "VRAMpx_cpu_addr", 16 0, L_0x5a0c206ec650;  1 drivers
v0x5a0c206cad00_0 .net "VRAMpx_cpu_d", 7 0, L_0x5a0c206ec780;  1 drivers
v0x5a0c206cadc0_0 .net "VRAMpx_cpu_q", 7 0, v0x5a0c206c8b40_0;  1 drivers
v0x5a0c206cae80_0 .net "VRAMpx_cpu_we", 0 0, L_0x5a0c206ed750;  1 drivers
v0x5a0c206caf20_0 .net "VRAMspr_cpu_addr", 7 0, L_0x5a0c206ec520;  1 drivers
v0x5a0c206cafe0_0 .net "VRAMspr_cpu_d", 8 0, L_0x5a0c206ecc90;  1 drivers
v0x5a0c206cb0a0_0 .net "VRAMspr_cpu_q", 8 0, v0x5a0c206c9dd0_0;  1 drivers
v0x5a0c206cb160_0 .net "VRAMspr_cpu_we", 0 0, L_0x5a0c206ed4d0;  1 drivers
L_0x7c7c636ce018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206cb200_0 .net *"_ivl_3", 2 0, L_0x7c7c636ce018;  1 drivers
v0x5a0c206cb3f0_0 .net "bus_d_rom_addr", 8 0, L_0x5a0c206ec000;  1 drivers
v0x5a0c206cb4b0_0 .net "bus_d_rom_q", 31 0, v0x5a0c206c5cc0_0;  1 drivers
v0x5a0c206cb570_0 .net "bus_d_sdram_addr", 23 0, L_0x5a0c206ec0a0;  1 drivers
v0x5a0c206cb630_0 .net "bus_d_sdram_data", 31 0, L_0x5a0c206ec910;  1 drivers
v0x5a0c206cb740_0 .net "bus_d_sdram_done", 0 0, v0x5a0c206c5280_0;  1 drivers
v0x5a0c206cb7e0_0 .net "bus_d_sdram_q", 31 0, v0x5a0c206c51a0_0;  1 drivers
v0x5a0c206cb8a0_0 .net "bus_d_sdram_ready", 0 0, L_0x5a0c206cc8f0;  1 drivers
v0x5a0c206cb940_0 .net "bus_d_sdram_start", 0 0, L_0x5a0c206ef920;  1 drivers
v0x5a0c206cb9e0_0 .net "bus_d_sdram_we", 0 0, L_0x5a0c206ecfe0;  1 drivers
v0x5a0c206cbad0_0 .net "bus_i_rom_addr", 8 0, L_0x5a0c206ddab0;  1 drivers
v0x5a0c206cbb90_0 .net "bus_i_rom_q", 31 0, v0x5a0c206c5d60_0;  1 drivers
v0x5a0c206cbc50_0 .net "bus_i_sdram_addr", 23 0, L_0x5a0c206dda10;  1 drivers
o0x7c7c63aa9f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c206cbd60_0 .net "bus_i_sdram_done", 0 0, o0x7c7c63aa9f88;  0 drivers
o0x7c7c63aa9fe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5a0c206cbe50_0 .net "bus_i_sdram_q", 31 0, o0x7c7c63aa9fe8;  0 drivers
o0x7c7c63aaa018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c206cbf60_0 .net "bus_i_sdram_ready", 0 0, o0x7c7c63aaa018;  0 drivers
v0x5a0c206cc050_0 .net "bus_i_sdram_start", 0 0, v0x5a0c206af8d0_0;  1 drivers
v0x5a0c206cc140_0 .var "clk", 0 0;
v0x5a0c206cc1e0_0 .var "clk100", 0 0;
v0x5a0c206cc280_0 .var "reset", 0 0;
L_0x5a0c206cca20 .concat [ 24 3 0 0], L_0x5a0c206ec0a0, L_0x7c7c636ce018;
S_0x5a0c20671aa0 .scope module, "cpu" "CPU" 4 273, 5 24 0, S_0x5a0c2066bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk100";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 24 "bus_i_sdram_addr";
    .port_info 4 /OUTPUT 1 "bus_i_sdram_start";
    .port_info 5 /INPUT 32 "bus_i_sdram_q";
    .port_info 6 /INPUT 1 "bus_i_sdram_done";
    .port_info 7 /INPUT 1 "bus_i_sdram_ready";
    .port_info 8 /OUTPUT 24 "bus_d_sdram_addr";
    .port_info 9 /OUTPUT 32 "bus_d_sdram_data";
    .port_info 10 /OUTPUT 1 "bus_d_sdram_we";
    .port_info 11 /OUTPUT 1 "bus_d_sdram_start";
    .port_info 12 /INPUT 32 "bus_d_sdram_q";
    .port_info 13 /INPUT 1 "bus_d_sdram_done";
    .port_info 14 /INPUT 1 "bus_d_sdram_ready";
    .port_info 15 /OUTPUT 9 "bus_i_rom_addr";
    .port_info 16 /INPUT 32 "bus_i_rom_q";
    .port_info 17 /OUTPUT 9 "bus_d_rom_addr";
    .port_info 18 /INPUT 32 "bus_d_rom_q";
    .port_info 19 /OUTPUT 11 "VRAM32_cpu_addr";
    .port_info 20 /OUTPUT 32 "VRAM32_cpu_d";
    .port_info 21 /OUTPUT 1 "VRAM32_cpu_we";
    .port_info 22 /INPUT 32 "VRAM32_cpu_q";
    .port_info 23 /OUTPUT 14 "VRAM8_cpu_addr";
    .port_info 24 /OUTPUT 8 "VRAM8_cpu_d";
    .port_info 25 /OUTPUT 1 "VRAM8_cpu_we";
    .port_info 26 /INPUT 8 "VRAM8_cpu_q";
    .port_info 27 /OUTPUT 8 "VRAMspr_cpu_addr";
    .port_info 28 /OUTPUT 9 "VRAMspr_cpu_d";
    .port_info 29 /OUTPUT 1 "VRAMspr_cpu_we";
    .port_info 30 /INPUT 9 "VRAMspr_cpu_q";
    .port_info 31 /OUTPUT 17 "VRAMpx_cpu_addr";
    .port_info 32 /OUTPUT 8 "VRAMpx_cpu_d";
    .port_info 33 /OUTPUT 1 "VRAMpx_cpu_we";
    .port_info 34 /INPUT 8 "VRAMpx_cpu_q";
    .port_info 35 /OUTPUT 27 "bus_mu_addr";
    .port_info 36 /OUTPUT 1 "bus_mu_start";
    .port_info 37 /INPUT 32 "bus_mu_data";
    .port_info 38 /INPUT 1 "bus_mu_we";
    .port_info 39 /INPUT 32 "bus_mu_q";
    .port_info 40 /INPUT 1 "bus_mu_done";
    .port_info 41 /INPUT 1 "bus_mu_ready";
    .port_info 42 /INPUT 1 "int1";
    .port_info 43 /INPUT 1 "int2";
    .port_info 44 /INPUT 1 "int3";
    .port_info 45 /INPUT 1 "int4";
    .port_info 46 /INPUT 1 "int5";
    .port_info 47 /INPUT 1 "int6";
    .port_info 48 /INPUT 1 "int7";
    .port_info 49 /INPUT 1 "int8";
    .port_info 50 /INPUT 1 "int9";
    .port_info 51 /INPUT 1 "int10";
P_0x5a0c20530120 .param/l "BRANCH_OP_BEQ" 1 5 559, C4<000>;
P_0x5a0c20530160 .param/l "BRANCH_OP_BGE" 1 5 561, C4<010>;
P_0x5a0c205301a0 .param/l "BRANCH_OP_BGT" 1 5 560, C4<001>;
P_0x5a0c205301e0 .param/l "BRANCH_OP_BLE" 1 5 565, C4<110>;
P_0x5a0c20530220 .param/l "BRANCH_OP_BLT" 1 5 564, C4<101>;
P_0x5a0c20530260 .param/l "BRANCH_OP_BNE" 1 5 563, C4<100>;
P_0x5a0c205302a0 .param/l "BRANCH_OP_U1" 1 5 562, C4<011>;
P_0x5a0c205302e0 .param/l "BRANCH_OP_U2" 1 5 566, C4<111>;
P_0x5a0c20530320 .param/l "InterruptJumpAddr" 0 5 87, C4<000000000000000000000000001>;
P_0x5a0c20530360 .param/l "PCincrease" 0 5 86, C4<1>;
P_0x5a0c205303a0 .param/l "PCstart" 0 5 85, C4<001000000000000000000000000>;
L_0x5a0c206ccb20 .functor BUFZ 27, v0x5a0c206b8010_0, C4<000000000000000000000000000>, C4<000000000000000000000000000>, C4<000000000000000000000000000>;
L_0x5a0c206ccc60 .functor AND 1, v0x5a0c206b1e50_0, L_0x5a0c206ccb90, C4<1>, C4<1>;
L_0x5a0c206dcea0 .functor AND 1, L_0x5a0c206ccc60, L_0x5a0c206dcd30, C4<1>, C4<1>;
L_0x5a0c206dcfb0 .functor OR 1, L_0x5a0c206e64b0, L_0x5a0c206e5e00, C4<0>, C4<0>;
L_0x5a0c206dd050 .functor OR 1, L_0x5a0c206dcfb0, L_0x5a0c206e5fc0, C4<0>, C4<0>;
L_0x5a0c206dd140 .functor OR 1, L_0x5a0c206dd050, L_0x5a0c206e61e0, C4<0>, C4<0>;
L_0x5a0c206dd270 .functor AND 1, L_0x5a0c206dcea0, L_0x5a0c206dd140, C4<1>, C4<1>;
L_0x5a0c206de030 .functor OR 1, v0x5a0c206cc280_0, v0x5a0c206bff40_0, C4<0>, C4<0>;
L_0x5a0c206df1d0 .functor OR 1, v0x5a0c206cc280_0, v0x5a0c206bfdd0_0, C4<0>, C4<0>;
L_0x5a0c206e0860 .functor OR 1, L_0x5a0c206df1d0, v0x5a0c206c3c90_0, C4<0>, C4<0>;
L_0x5a0c206e0980 .functor OR 1, v0x5a0c206cc280_0, v0x5a0c206bfdd0_0, C4<0>, C4<0>;
L_0x5a0c206e09f0 .functor OR 1, v0x5a0c206cc280_0, v0x5a0c206bfdd0_0, C4<0>, C4<0>;
L_0x5a0c206e0b00 .functor OR 1, L_0x5a0c206e09f0, v0x5a0c206c3c90_0, C4<0>, C4<0>;
L_0x5a0c206e2d60 .functor AND 1, L_0x5a0c206e1050, L_0x5a0c206e4220, C4<1>, C4<1>;
L_0x5a0c206e0a90 .functor OR 1, v0x5a0c206cc280_0, v0x5a0c206bfea0_0, C4<0>, C4<0>;
L_0x5a0c206e1720 .functor OR 1, v0x5a0c206cc280_0, v0x5a0c206bfea0_0, C4<0>, C4<0>;
L_0x5a0c206e5280 .functor OR 1, v0x5a0c206cc280_0, v0x5a0c206bfea0_0, C4<0>, C4<0>;
L_0x5a0c206e52f0 .functor OR 1, v0x5a0c206cc280_0, v0x5a0c206bfea0_0, C4<0>, C4<0>;
L_0x5a0c206e6790 .functor OR 1, v0x5a0c206cc280_0, v0x5a0c206bfea0_0, C4<0>, C4<0>;
L_0x5a0c206f19a0 .functor OR 1, v0x5a0c206cc280_0, v0x5a0c206c0010_0, C4<0>, C4<0>;
L_0x5a0c206f1ac0 .functor OR 1, v0x5a0c206cc280_0, v0x5a0c206c0010_0, C4<0>, C4<0>;
L_0x5a0c206f1bc0 .functor OR 1, v0x5a0c206cc280_0, v0x5a0c206c0010_0, C4<0>, C4<0>;
v0x5a0c206bab00_0 .net "PC_backup_current", 26 0, L_0x5a0c206ccb20;  1 drivers
v0x5a0c206bac00_0 .net "VRAM32_cpu_addr", 10 0, L_0x5a0c206ec240;  alias, 1 drivers
v0x5a0c206bacc0_0 .net "VRAM32_cpu_d", 31 0, L_0x5a0c206eca60;  alias, 1 drivers
v0x5a0c206badc0_0 .net "VRAM32_cpu_q", 31 0, v0x5a0c206c67f0_0;  alias, 1 drivers
v0x5a0c206bae90_0 .net "VRAM32_cpu_we", 0 0, L_0x5a0c206ed130;  alias, 1 drivers
v0x5a0c206baf30_0 .net "VRAM8_cpu_addr", 13 0, L_0x5a0c206ec2e0;  alias, 1 drivers
v0x5a0c206bb000_0 .net "VRAM8_cpu_d", 7 0, L_0x5a0c206ecb60;  alias, 1 drivers
v0x5a0c206bb0d0_0 .net "VRAM8_cpu_q", 7 0, v0x5a0c206c79c0_0;  alias, 1 drivers
v0x5a0c206bb1a0_0 .net "VRAM8_cpu_we", 0 0, L_0x5a0c206ed3a0;  alias, 1 drivers
v0x5a0c206bb300_0 .net "VRAMpx_cpu_addr", 16 0, L_0x5a0c206ec650;  alias, 1 drivers
v0x5a0c206bb3d0_0 .net "VRAMpx_cpu_d", 7 0, L_0x5a0c206ec780;  alias, 1 drivers
v0x5a0c206bb4a0_0 .net "VRAMpx_cpu_q", 7 0, v0x5a0c206c8b40_0;  alias, 1 drivers
v0x5a0c206bb570_0 .net "VRAMpx_cpu_we", 0 0, L_0x5a0c206ed750;  alias, 1 drivers
v0x5a0c206bb640_0 .net "VRAMspr_cpu_addr", 7 0, L_0x5a0c206ec520;  alias, 1 drivers
v0x5a0c206bb710_0 .net "VRAMspr_cpu_d", 8 0, L_0x5a0c206ecc90;  alias, 1 drivers
v0x5a0c206bb7e0_0 .net "VRAMspr_cpu_q", 8 0, v0x5a0c206c9dd0_0;  alias, 1 drivers
v0x5a0c206bb8b0_0 .net "VRAMspr_cpu_we", 0 0, L_0x5a0c206ed4d0;  alias, 1 drivers
v0x5a0c206bb980_0 .net *"_ivl_104", 31 0, L_0x5a0c206e8e10;  1 drivers
v0x5a0c206bba20_0 .net *"_ivl_11", 0 0, L_0x5a0c206dcea0;  1 drivers
v0x5a0c206bbac0_0 .net *"_ivl_13", 0 0, L_0x5a0c206dcfb0;  1 drivers
v0x5a0c206bbb60_0 .net *"_ivl_15", 0 0, L_0x5a0c206dd050;  1 drivers
v0x5a0c206bbc00_0 .net *"_ivl_17", 0 0, L_0x5a0c206dd140;  1 drivers
v0x5a0c206bbca0_0 .net *"_ivl_25", 0 0, L_0x5a0c206df1d0;  1 drivers
v0x5a0c206bbd60_0 .net *"_ivl_3", 0 0, L_0x5a0c206ccb90;  1 drivers
v0x5a0c206bbe20_0 .net *"_ivl_31", 0 0, L_0x5a0c206e09f0;  1 drivers
v0x5a0c206bbee0_0 .net *"_ivl_5", 0 0, L_0x5a0c206ccc60;  1 drivers
v0x5a0c206bbfa0_0 .net *"_ivl_52", 2 0, L_0x5a0c206e4180;  1 drivers
L_0x7c7c636ce450 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5a0c206bc080_0 .net/2u *"_ivl_53", 2 0, L_0x7c7c636ce450;  1 drivers
v0x5a0c206bc160_0 .net *"_ivl_55", 0 0, L_0x5a0c206e4220;  1 drivers
v0x5a0c206bc220_0 .net *"_ivl_58", 0 0, L_0x5a0c206e2d60;  1 drivers
v0x5a0c206bc2e0_0 .net *"_ivl_59", 31 0, L_0x5a0c206e1c60;  1 drivers
L_0x7c7c636ce060 .functor BUFT 1, C4<001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206bc3c0_0 .net/2u *"_ivl_6", 26 0, L_0x7c7c636ce060;  1 drivers
v0x5a0c206bc4a0_0 .net *"_ivl_63", 31 0, L_0x5a0c206e46e0;  1 drivers
L_0x7c7c636ce498 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206bc790_0 .net *"_ivl_66", 4 0, L_0x7c7c636ce498;  1 drivers
v0x5a0c206bc870_0 .net *"_ivl_67", 31 0, L_0x5a0c206e4780;  1 drivers
L_0x7c7c636ce4e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206bc950_0 .net *"_ivl_70", 23 0, L_0x7c7c636ce4e0;  1 drivers
v0x5a0c206bca30_0 .net *"_ivl_71", 31 0, L_0x5a0c206e4990;  1 drivers
v0x5a0c206bcb10_0 .net *"_ivl_8", 0 0, L_0x5a0c206dcd30;  1 drivers
v0x5a0c206bcbd0_0 .net "aluOP_EX", 3 0, L_0x5a0c206e1dd0;  1 drivers
v0x5a0c206bcc90_0 .net "alu_const16_EX", 31 0, L_0x5a0c206e2490;  1 drivers
v0x5a0c206bcd50_0 .net "alu_const16u_EX", 31 0, L_0x5a0c206e2710;  1 drivers
v0x5a0c206bce20_0 .net "alu_input_b_EX", 31 0, L_0x5a0c206e44e0;  1 drivers
v0x5a0c206bcee0_0 .net "alu_result_EX", 31 0, v0x5a0c20558ab0_0;  1 drivers
v0x5a0c206bcfd0_0 .net "alu_result_MEM", 31 0, v0x5a0c206b3ce0_0;  1 drivers
v0x5a0c206bd070_0 .net "alu_result_WB", 31 0, v0x5a0c206b4590_0;  1 drivers
v0x5a0c206bd130_0 .net "alu_use_const_DE", 0 0, v0x5a0c205995e0_0;  1 drivers
v0x5a0c206bd200_0 .net "alu_use_const_EX", 0 0, L_0x5a0c206e1050;  1 drivers
v0x5a0c206bd2a0_0 .net "areg_DE", 3 0, L_0x5a0c206dfc00;  1 drivers
v0x5a0c206bd390_0 .net "areg_EX", 3 0, L_0x5a0c206e34d0;  1 drivers
v0x5a0c206bd450_0 .net "branchOP_MEM", 2 0, L_0x5a0c206e6b50;  1 drivers
v0x5a0c206bd520_0 .net "branch_DE", 0 0, v0x5a0c205996c0_0;  1 drivers
v0x5a0c206bd5f0_0 .net "branch_EX", 0 0, L_0x5a0c206e1950;  1 drivers
v0x5a0c206bd690_0 .net "branch_MEM", 0 0, L_0x5a0c206e64b0;  1 drivers
v0x5a0c206bd730_0 .var "branch_passed_MEM", 0 0;
v0x5a0c206bd7f0_0 .net "breg_DE", 3 0, L_0x5a0c206dffa0;  1 drivers
v0x5a0c206bd900_0 .net "breg_EX", 3 0, L_0x5a0c206e3b20;  1 drivers
v0x5a0c206bd9c0_0 .net "bus_d_rom_addr", 8 0, L_0x5a0c206ec000;  alias, 1 drivers
v0x5a0c206bda90_0 .net "bus_d_rom_q", 31 0, v0x5a0c206c5cc0_0;  alias, 1 drivers
v0x5a0c206bdb60_0 .net "bus_d_sdram_addr", 23 0, L_0x5a0c206ec0a0;  alias, 1 drivers
v0x5a0c206bdc30_0 .net "bus_d_sdram_data", 31 0, L_0x5a0c206ec910;  alias, 1 drivers
v0x5a0c206bdd00_0 .net "bus_d_sdram_done", 0 0, v0x5a0c206c5280_0;  alias, 1 drivers
v0x5a0c206bddd0_0 .net "bus_d_sdram_q", 31 0, v0x5a0c206c51a0_0;  alias, 1 drivers
v0x5a0c206bdea0_0 .net "bus_d_sdram_ready", 0 0, L_0x5a0c206cc8f0;  alias, 1 drivers
v0x5a0c206bdf70_0 .net "bus_d_sdram_start", 0 0, L_0x5a0c206ef920;  alias, 1 drivers
v0x5a0c206be040_0 .net "bus_d_sdram_we", 0 0, L_0x5a0c206ecfe0;  alias, 1 drivers
v0x5a0c206be110_0 .net "bus_i_rom_addr", 8 0, L_0x5a0c206ddab0;  alias, 1 drivers
v0x5a0c206be1e0_0 .net "bus_i_rom_q", 31 0, v0x5a0c206c5d60_0;  alias, 1 drivers
v0x5a0c206be2b0_0 .net "bus_i_sdram_addr", 23 0, L_0x5a0c206dda10;  alias, 1 drivers
v0x5a0c206be380_0 .net "bus_i_sdram_done", 0 0, o0x7c7c63aa9f88;  alias, 0 drivers
v0x5a0c206be450_0 .net "bus_i_sdram_q", 31 0, o0x7c7c63aa9fe8;  alias, 0 drivers
v0x5a0c206be520_0 .net "bus_i_sdram_ready", 0 0, o0x7c7c63aaa018;  alias, 0 drivers
v0x5a0c206be5f0_0 .net "bus_i_sdram_start", 0 0, v0x5a0c206af8d0_0;  alias, 1 drivers
v0x5a0c206be6c0_0 .net "bus_mu_addr", 26 0, L_0x5a0c206ec8a0;  1 drivers
v0x5a0c206be790_0 .net "bus_mu_data", 31 0, L_0x5a0c206ec820;  1 drivers
L_0x7c7c636cf338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c206be860_0 .net "bus_mu_done", 0 0, L_0x7c7c636cf338;  1 drivers
L_0x7c7c636cf2f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206be930_0 .net "bus_mu_q", 31 0, L_0x7c7c636cf2f0;  1 drivers
L_0x7c7c636cf380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c206bea00_0 .net "bus_mu_ready", 0 0, L_0x7c7c636cf380;  1 drivers
o0x7c7c63aa6b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c206bead0_0 .net "bus_mu_start", 0 0, o0x7c7c63aa6b98;  0 drivers
v0x5a0c206beba0_0 .net "bus_mu_we", 0 0, L_0x5a0c206ed050;  1 drivers
v0x5a0c206bec70_0 .net "clearCache_DE", 0 0, v0x5a0c20594ff0_0;  1 drivers
v0x5a0c206bed40_0 .net "clearCache_EX", 0 0, L_0x5a0c206e1bc0;  1 drivers
v0x5a0c206bede0_0 .net "clearCache_MEM", 0 0, L_0x5a0c206e66f0;  1 drivers
v0x5a0c206bee80_0 .net "clk", 0 0, v0x5a0c206cc140_0;  1 drivers
v0x5a0c206bef20_0 .net "clk100", 0 0, v0x5a0c206cc1e0_0;  1 drivers
v0x5a0c206bf010_0 .net "const16_MEM", 31 0, L_0x5a0c206e7a60;  1 drivers
v0x5a0c206bf0b0_0 .net "const27_MEM", 26 0, L_0x5a0c206e7cc0;  1 drivers
v0x5a0c206bf180_0 .net "dataMem_addr_MEM", 26 0, L_0x5a0c206e9060;  1 drivers
v0x5a0c206bf250_0 .net "dataMem_q_WB", 31 0, L_0x5a0c206eec60;  1 drivers
v0x5a0c206bf320_0 .net "data_a_EX", 31 0, L_0x5a0c206e0600;  1 drivers
v0x5a0c206bf3f0_0 .net "data_a_MEM", 31 0, L_0x5a0c206e5000;  1 drivers
v0x5a0c206bf490_0 .net "data_b_EX", 31 0, L_0x5a0c206e06f0;  1 drivers
v0x5a0c206bf560_0 .net "data_b_MEM", 31 0, L_0x5a0c206e5190;  1 drivers
v0x5a0c206bf650_0 .var "data_d_WB", 31 0;
v0x5a0c206bf6f0_0 .net "datamem_busy_MEM", 0 0, L_0x5a0c206f0400;  1 drivers
v0x5a0c206bf7c0_0 .net "dreg_EX", 3 0, L_0x5a0c206e3d00;  1 drivers
v0x5a0c206bf890_0 .net "dreg_MEM", 3 0, L_0x5a0c206e88f0;  1 drivers
v0x5a0c206bf960_0 .net "dreg_WB", 3 0, L_0x5a0c206f3dc0;  1 drivers
v0x5a0c206bfa50_0 .net "dreg_we_DE", 0 0, v0x5a0c20595090_0;  1 drivers
v0x5a0c206bfaf0_0 .net "dreg_we_EX", 0 0, L_0x5a0c206e12c0;  1 drivers
v0x5a0c206bfb90_0 .net "dreg_we_MEM", 0 0, L_0x5a0c206e5c70;  1 drivers
v0x5a0c206bfc30_0 .net "dreg_we_WB", 0 0, L_0x5a0c206f1f00;  1 drivers
v0x5a0c206bfd00_0 .net "execute_result_EX", 31 0, L_0x5a0c206e4b20;  1 drivers
v0x5a0c206bfdd0_0 .var "flush_DE", 0 0;
v0x5a0c206bfea0_0 .var "flush_EX", 0 0;
v0x5a0c206bff40_0 .var "flush_FE", 0 0;
v0x5a0c206c0010_0 .var "flush_MEM", 0 0;
v0x5a0c206c0100_0 .var "flush_WB", 0 0;
v0x5a0c206c01a0_0 .var "forward_a", 1 0;
v0x5a0c206c0240_0 .var "forward_b", 1 0;
v0x5a0c206c02e0_0 .var "fw_data_a_EX", 31 0;
v0x5a0c206c0380_0 .var "fw_data_b_EX", 31 0;
v0x5a0c206c0450_0 .net "getIntID_DE", 0 0, v0x5a0c20595150_0;  1 drivers
v0x5a0c206c0520_0 .net "getIntID_EX", 0 0, L_0x5a0c206e19f0;  1 drivers
v0x5a0c206c05c0_0 .net "getPC_DE", 0 0, v0x5a0c20595260_0;  1 drivers
v0x5a0c206c0690_0 .net "getPC_EX", 0 0, L_0x5a0c206e1b20;  1 drivers
v0x5a0c206c0730_0 .net "halt_DE", 0 0, v0x5a0c20595320_0;  1 drivers
v0x5a0c206c0800_0 .net "halt_EX", 0 0, L_0x5a0c206e1790;  1 drivers
v0x5a0c206c08a0_0 .net "halt_MEM", 0 0, L_0x5a0c206e61e0;  1 drivers
v0x5a0c206c0940_0 .net "he_DE", 0 0, L_0x5a0c206e02a0;  1 drivers
v0x5a0c206c0a30_0 .net "instrOP_DE", 3 0, L_0x5a0c206de0f0;  1 drivers
v0x5a0c206c0b20_0 .net "instr_DE", 31 0, L_0x5a0c206dde20;  1 drivers
v0x5a0c206c0bc0_0 .net "instr_EX", 31 0, v0x5a0c206b6760_0;  1 drivers
v0x5a0c206c0c60_0 .net "instr_MEM", 31 0, v0x5a0c206b7090_0;  1 drivers
v0x5a0c206c0d20_0 .net "instr_WB", 31 0, v0x5a0c206b7860_0;  1 drivers
v0x5a0c206c0e30_0 .net "instr_hit_FE", 0 0, L_0x5a0c206ddc90;  1 drivers
L_0x7c7c636cf3c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c206c0ed0_0 .net "int1", 0 0, L_0x7c7c636cf3c8;  1 drivers
o0x7c7c63aaa438 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c206c0f70_0 .net "int10", 0 0, o0x7c7c63aaa438;  0 drivers
L_0x7c7c636cf410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c206c1010_0 .net "int2", 0 0, L_0x7c7c636cf410;  1 drivers
L_0x7c7c636cf458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c206c10e0_0 .net "int3", 0 0, L_0x7c7c636cf458;  1 drivers
L_0x7c7c636cf4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c206c19c0_0 .net "int4", 0 0, L_0x7c7c636cf4a0;  1 drivers
L_0x7c7c636cf4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c206c1a90_0 .net "int5", 0 0, L_0x7c7c636cf4e8;  1 drivers
L_0x7c7c636cf530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c206c1b60_0 .net "int6", 0 0, L_0x7c7c636cf530;  1 drivers
L_0x7c7c636cf578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c206c1c30_0 .net "int7", 0 0, L_0x7c7c636cf578;  1 drivers
L_0x7c7c636cf5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c206c1d00_0 .net "int8", 0 0, L_0x7c7c636cf5c0;  1 drivers
o0x7c7c63aaa918 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c206c1dd0_0 .net "int9", 0 0, o0x7c7c63aaa918;  0 drivers
v0x5a0c206c1ea0_0 .net "intCPU", 0 0, v0x5a0c206b1e50_0;  1 drivers
v0x5a0c206c1f70_0 .var "intDisabled", 0 0;
v0x5a0c206c2040_0 .net "intID", 7 0, v0x5a0c206b1fd0_0;  1 drivers
v0x5a0c206c2110_0 .net "interruptValid", 0 0, L_0x5a0c206dd270;  1 drivers
v0x5a0c206c21b0_0 .var "jump_addr_MEM", 31 0;
v0x5a0c206c2250_0 .net "jumpc_DE", 0 0, v0x5a0c2059d840_0;  1 drivers
v0x5a0c206c2320_0 .net "jumpc_EX", 0 0, L_0x5a0c206e15e0;  1 drivers
v0x5a0c206c23c0_0 .net "jumpc_MEM", 0 0, L_0x5a0c206e5fc0;  1 drivers
v0x5a0c206c2460_0 .net "jumpr_DE", 0 0, v0x5a0c2059d900_0;  1 drivers
v0x5a0c206c2530_0 .net "jumpr_EX", 0 0, L_0x5a0c206e1680;  1 drivers
v0x5a0c206c25d0_0 .net "jumpr_MEM", 0 0, L_0x5a0c206e5e00;  1 drivers
v0x5a0c206c2670_0 .net "mem_read_DE", 0 0, v0x5a0c2059d9c0_0;  1 drivers
v0x5a0c206c2740_0 .net "mem_read_EX", 0 0, L_0x5a0c206e14e0;  1 drivers
v0x5a0c206c27e0_0 .net "mem_read_MEM", 0 0, L_0x5a0c206e5f20;  1 drivers
v0x5a0c206c28b0_0 .net "mem_read_WB", 0 0, L_0x5a0c206f21c0;  1 drivers
v0x5a0c206c2950_0 .net "mem_write_DE", 0 0, v0x5a0c2059da80_0;  1 drivers
v0x5a0c206c2a20_0 .net "mem_write_EX", 0 0, L_0x5a0c206e1440;  1 drivers
v0x5a0c206c2ac0_0 .net "mem_write_MEM", 0 0, L_0x5a0c206e5d10;  1 drivers
v0x5a0c206c2b90_0 .net "oe_DE", 0 0, L_0x5a0c206e0340;  1 drivers
v0x5a0c206c2c60_0 .net "oe_MEM", 0 0, L_0x5a0c206e8b50;  1 drivers
v0x5a0c206c2d30_0 .net "pc_DE", 26 0, v0x5a0c206b9040_0;  1 drivers
v0x5a0c206c2e20_0 .net "pc_EX", 26 0, v0x5a0c206b8010_0;  1 drivers
v0x5a0c206c2f10_0 .var "pc_FE", 26 0;
v0x5a0c206c2fb0_0 .var "pc_FE_backup", 26 0;
v0x5a0c206c3050_0 .var "pc_FE_prev", 26 0;
v0x5a0c206c30f0_0 .net "pc_FE_wire", 26 0, L_0x5a0c206dd380;  1 drivers
v0x5a0c206c3190_0 .net "pc_MEM", 26 0, v0x5a0c206b8850_0;  1 drivers
v0x5a0c206c3280_0 .net "pop_DE", 0 0, v0x5a0c20543550_0;  1 drivers
v0x5a0c206c3320_0 .net "pop_EX", 0 0, L_0x5a0c206e1220;  1 drivers
v0x5a0c206c33c0_0 .net "pop_MEM", 0 0, L_0x5a0c206e5a20;  1 drivers
v0x5a0c206c3490_0 .net "pop_WB", 0 0, L_0x5a0c206f1e60;  1 drivers
v0x5a0c206c3530_0 .net "push_DE", 0 0, v0x5a0c20543610_0;  1 drivers
v0x5a0c206c3600_0 .net "push_EX", 0 0, L_0x5a0c206e10f0;  1 drivers
v0x5a0c206c36a0_0 .net "push_MEM", 0 0, L_0x5a0c206e5930;  1 drivers
v0x5a0c206c3770_0 .net "reset", 0 0, v0x5a0c206cc280_0;  1 drivers
v0x5a0c206c3810_0 .net "reti_DE", 0 0, v0x5a0c205436d0_0;  1 drivers
v0x5a0c206c38e0_0 .net "reti_EX", 0 0, L_0x5a0c206e1830;  1 drivers
v0x5a0c206c3980_0 .net "reti_MEM", 0 0, L_0x5a0c206e6410;  1 drivers
v0x5a0c206c3a20_0 .net "sig_DE", 0 0, L_0x5a0c206e0510;  1 drivers
v0x5a0c206c3af0_0 .net "sig_MEM", 0 0, L_0x5a0c206e8d20;  1 drivers
v0x5a0c206c3bc0_0 .net "stack_q_WB", 31 0, L_0x5a0c206f18b0;  1 drivers
v0x5a0c206c3c90_0 .var "stall_DE", 0 0;
v0x5a0c206c3d30_0 .var "stall_EX", 0 0;
v0x5a0c206c3dd0_0 .var "stall_FE", 0 0;
v0x5a0c206c3e70_0 .var "stall_MEM", 0 0;
v0x5a0c206c3f10_0 .var "stall_WB", 0 0;
E_0x5a0c20528d10/0 .event anyedge, v0x5a0c206bfb90_0, v0x5a0c206abac0_0, v0x5a0c206a9320_0, v0x5a0c206b3530_0;
E_0x5a0c20528d10/1 .event anyedge, v0x5a0c206adc60_0, v0x5a0c206a94c0_0;
E_0x5a0c20528d10 .event/or E_0x5a0c20528d10/0, E_0x5a0c20528d10/1;
E_0x5a0c20529160/0 .event anyedge, v0x5a0c206c2740_0, v0x5a0c206c3320_0, v0x5a0c206a9a00_0, v0x5a0c206a7420_0;
E_0x5a0c20529160/1 .event anyedge, v0x5a0c206a75e0_0, v0x5a0c206a58c0_0, v0x5a0c206a5bc0_0, v0x5a0c206a4420_0;
E_0x5a0c20529160 .event/or E_0x5a0c20529160/0, E_0x5a0c20529160/1;
E_0x5a0c205295e0/0 .event anyedge, v0x5a0c206c23c0_0, v0x5a0c206c25d0_0, v0x5a0c206c08a0_0, v0x5a0c206bd690_0;
E_0x5a0c205295e0/1 .event anyedge, v0x5a0c206bd730_0, v0x5a0c206c3980_0, v0x5a0c206c2110_0, v0x5a0c206a58c0_0;
E_0x5a0c205295e0/2 .event anyedge, v0x5a0c206a5bc0_0, v0x5a0c206a4420_0;
E_0x5a0c205295e0 .event/or E_0x5a0c205295e0/0, E_0x5a0c205295e0/1, E_0x5a0c205295e0/2;
E_0x5a0c204d07d0/0 .event anyedge, v0x5a0c206ba4b0_0, v0x5a0c206c3490_0, v0x5a0c206a5200_0, v0x5a0c206c28b0_0;
E_0x5a0c204d07d0/1 .event anyedge, v0x5a0c206b4590_0;
E_0x5a0c204d07d0 .event/or E_0x5a0c204d07d0/0, E_0x5a0c204d07d0/1;
E_0x5a0c204d05d0 .event anyedge, v0x5a0c206ab4a0_0, v0x5a0c206bf3f0_0, v0x5a0c206a4720_0, v0x5a0c206abee0_0;
E_0x5a0c2069ca00/0 .event anyedge, v0x5a0c206c23c0_0, v0x5a0c206abe20_0, v0x5a0c206a5040_0, v0x5a0c206ab820_0;
E_0x5a0c2069ca00/1 .event anyedge, v0x5a0c206c25d0_0, v0x5a0c206a4720_0, v0x5a0c206ab660_0, v0x5a0c206bd690_0;
E_0x5a0c2069ca00/2 .event anyedge, v0x5a0c206c08a0_0;
E_0x5a0c2069ca00 .event/or E_0x5a0c2069ca00/0, E_0x5a0c2069ca00/1, E_0x5a0c2069ca00/2;
E_0x5a0c20668580 .event anyedge, v0x5a0c206c0240_0, v0x5a0c206b3ce0_0, v0x5a0c206b2d00_0, v0x5a0c206bce20_0;
E_0x5a0c206685c0 .event anyedge, v0x5a0c206c01a0_0, v0x5a0c206b3ce0_0, v0x5a0c206b2d00_0, v0x5a0c206b29a0_0;
L_0x5a0c206ccb90 .reduce/nor v0x5a0c206c1f70_0;
L_0x5a0c206dcd30 .cmp/gt 27, L_0x7c7c636ce060, L_0x5a0c206ccb20;
L_0x5a0c206dd380 .functor MUXZ 27, v0x5a0c206c2f10_0, v0x5a0c206c3050_0, v0x5a0c206c3dd0_0, C4<>;
LS_0x5a0c206e0ba0_0_0 .concat [ 1 1 1 1], v0x5a0c20594ff0_0, v0x5a0c20595260_0, v0x5a0c20595150_0, v0x5a0c205996c0_0;
LS_0x5a0c206e0ba0_0_4 .concat [ 1 1 1 1], v0x5a0c205436d0_0, v0x5a0c20595320_0, v0x5a0c2059d900_0, v0x5a0c2059d840_0;
LS_0x5a0c206e0ba0_0_8 .concat [ 1 1 1 1], v0x5a0c2059d9c0_0, v0x5a0c2059da80_0, v0x5a0c20595090_0, v0x5a0c20543550_0;
LS_0x5a0c206e0ba0_0_12 .concat [ 1 1 0 0], v0x5a0c20543610_0, v0x5a0c205995e0_0;
L_0x5a0c206e0ba0 .concat [ 4 4 4 2], LS_0x5a0c206e0ba0_0_0, LS_0x5a0c206e0ba0_0_4, LS_0x5a0c206e0ba0_0_8, LS_0x5a0c206e0ba0_0_12;
L_0x5a0c206e1050 .part v0x5a0c206b4d70_0, 13, 1;
L_0x5a0c206e10f0 .part v0x5a0c206b4d70_0, 12, 1;
L_0x5a0c206e1220 .part v0x5a0c206b4d70_0, 11, 1;
L_0x5a0c206e12c0 .part v0x5a0c206b4d70_0, 10, 1;
L_0x5a0c206e1440 .part v0x5a0c206b4d70_0, 9, 1;
L_0x5a0c206e14e0 .part v0x5a0c206b4d70_0, 8, 1;
L_0x5a0c206e15e0 .part v0x5a0c206b4d70_0, 7, 1;
L_0x5a0c206e1680 .part v0x5a0c206b4d70_0, 6, 1;
L_0x5a0c206e1790 .part v0x5a0c206b4d70_0, 5, 1;
L_0x5a0c206e1830 .part v0x5a0c206b4d70_0, 4, 1;
L_0x5a0c206e1950 .part v0x5a0c206b4d70_0, 3, 1;
L_0x5a0c206e19f0 .part v0x5a0c206b4d70_0, 2, 1;
L_0x5a0c206e1b20 .part v0x5a0c206b4d70_0, 1, 1;
L_0x5a0c206e1bc0 .part v0x5a0c206b4d70_0, 0, 1;
L_0x5a0c206e4180 .part L_0x5a0c206e1dd0, 1, 3;
L_0x5a0c206e4220 .cmp/eq 3, L_0x5a0c206e4180, L_0x7c7c636ce450;
L_0x5a0c206e1c60 .functor MUXZ 32, L_0x5a0c206e06f0, L_0x5a0c206e2490, L_0x5a0c206e1050, C4<>;
L_0x5a0c206e44e0 .functor MUXZ 32, L_0x5a0c206e1c60, L_0x5a0c206e2710, L_0x5a0c206e2d60, C4<>;
L_0x5a0c206e46e0 .concat [ 27 5 0 0], v0x5a0c206b8010_0, L_0x7c7c636ce498;
L_0x5a0c206e4780 .concat [ 8 24 0 0], v0x5a0c206b1fd0_0, L_0x7c7c636ce4e0;
L_0x5a0c206e4990 .functor MUXZ 32, v0x5a0c20558ab0_0, L_0x5a0c206e4780, L_0x5a0c206e19f0, C4<>;
L_0x5a0c206e4b20 .functor MUXZ 32, L_0x5a0c206e4990, L_0x5a0c206e46e0, L_0x5a0c206e1b20, C4<>;
L_0x5a0c206e4ec0 .concat [ 32 32 0 0], v0x5a0c206c0380_0, v0x5a0c206c02e0_0;
L_0x5a0c206e5000 .part v0x5a0c206b9820_0, 32, 32;
L_0x5a0c206e5190 .part v0x5a0c206b9820_0, 0, 32;
LS_0x5a0c206e5400_0_0 .concat [ 1 1 1 1], L_0x5a0c206e1bc0, L_0x5a0c206e1950, L_0x5a0c206e1830, L_0x5a0c206e1790;
LS_0x5a0c206e5400_0_4 .concat [ 1 1 1 1], L_0x5a0c206e1680, L_0x5a0c206e15e0, L_0x5a0c206e14e0, L_0x5a0c206e1440;
LS_0x5a0c206e5400_0_8 .concat [ 1 1 1 0], L_0x5a0c206e12c0, L_0x5a0c206e1220, L_0x5a0c206e10f0;
L_0x5a0c206e5400 .concat [ 4 4 3 0], LS_0x5a0c206e5400_0_0, LS_0x5a0c206e5400_0_4, LS_0x5a0c206e5400_0_8;
L_0x5a0c206e5930 .part v0x5a0c206b5590_0, 10, 1;
L_0x5a0c206e5a20 .part v0x5a0c206b5590_0, 9, 1;
L_0x5a0c206e5c70 .part v0x5a0c206b5590_0, 8, 1;
L_0x5a0c206e5d10 .part v0x5a0c206b5590_0, 7, 1;
L_0x5a0c206e5f20 .part v0x5a0c206b5590_0, 6, 1;
L_0x5a0c206e5fc0 .part v0x5a0c206b5590_0, 5, 1;
L_0x5a0c206e5e00 .part v0x5a0c206b5590_0, 4, 1;
L_0x5a0c206e61e0 .part v0x5a0c206b5590_0, 3, 1;
L_0x5a0c206e6410 .part v0x5a0c206b5590_0, 2, 1;
L_0x5a0c206e64b0 .part v0x5a0c206b5590_0, 1, 1;
L_0x5a0c206e66f0 .part v0x5a0c206b5590_0, 0, 1;
L_0x5a0c206e8e10 .arith/sum 32, L_0x5a0c206e5000, L_0x5a0c206e7a60;
L_0x5a0c206e9060 .part L_0x5a0c206e8e10, 0, 27;
L_0x5a0c206e5360 .concat [ 1 1 1 0], L_0x5a0c206e5f20, L_0x5a0c206e5c70, L_0x5a0c206e5a20;
L_0x5a0c206f1e60 .part v0x5a0c206b5ee0_0, 2, 1;
L_0x5a0c206f1f00 .part v0x5a0c206b5ee0_0, 1, 1;
L_0x5a0c206f21c0 .part v0x5a0c206b5ee0_0, 0, 1;
S_0x5a0c20621150 .scope module, "alu" "ALU" 5 416, 6 5 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 32 "y";
P_0x5a0c204dfb90 .param/l "OP_ADD" 1 6 16, C4<0011>;
P_0x5a0c204dfbd0 .param/l "OP_AND" 1 6 14, C4<0001>;
P_0x5a0c204dfc10 .param/l "OP_FPMULTS" 1 6 28, C4<1111>;
P_0x5a0c204dfc50 .param/l "OP_LOAD" 1 6 25, C4<1100>;
P_0x5a0c204dfc90 .param/l "OP_LOADHI" 1 6 26, C4<1101>;
P_0x5a0c204dfcd0 .param/l "OP_MULTS" 1 6 21, C4<1000>;
P_0x5a0c204dfd10 .param/l "OP_MULTU" 1 6 22, C4<1001>;
P_0x5a0c204dfd50 .param/l "OP_NOTA" 1 6 20, C4<0111>;
P_0x5a0c204dfd90 .param/l "OP_OR" 1 6 13, C4<0000>;
P_0x5a0c204dfdd0 .param/l "OP_SHIFTL" 1 6 18, C4<0101>;
P_0x5a0c204dfe10 .param/l "OP_SHIFTR" 1 6 19, C4<0110>;
P_0x5a0c204dfe50 .param/l "OP_SHIFTRS" 1 6 27, C4<1110>;
P_0x5a0c204dfe90 .param/l "OP_SLT" 1 6 23, C4<1010>;
P_0x5a0c204dfed0 .param/l "OP_SLTU" 1 6 24, C4<1011>;
P_0x5a0c204dff10 .param/l "OP_SUB" 1 6 17, C4<0100>;
P_0x5a0c204dff50 .param/l "OP_XOR" 1 6 15, C4<0010>;
v0x5a0c20562620_0 .net "a", 31 0, v0x5a0c206c02e0_0;  1 drivers
v0x5a0c20558830_0 .var/s "ab", 63 0;
v0x5a0c20558910_0 .net "b", 31 0, v0x5a0c206c0380_0;  1 drivers
v0x5a0c205589d0_0 .net "opcode", 3 0, L_0x5a0c206e1dd0;  alias, 1 drivers
v0x5a0c20558ab0_0 .var "y", 31 0;
E_0x5a0c20674200 .event anyedge, v0x5a0c205589d0_0, v0x5a0c20562620_0, v0x5a0c20558910_0, v0x5a0c20558830_0;
S_0x5a0c206214e0 .scope module, "controlUnit" "ControlUnit" 5 269, 7 5 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instrOP";
    .port_info 1 /INPUT 1 "he";
    .port_info 2 /OUTPUT 1 "alu_use_const";
    .port_info 3 /OUTPUT 1 "push";
    .port_info 4 /OUTPUT 1 "pop";
    .port_info 5 /OUTPUT 1 "dreg_we";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "mem_read";
    .port_info 8 /OUTPUT 1 "jumpc";
    .port_info 9 /OUTPUT 1 "jumpr";
    .port_info 10 /OUTPUT 1 "branch";
    .port_info 11 /OUTPUT 1 "halt";
    .port_info 12 /OUTPUT 1 "reti";
    .port_info 13 /OUTPUT 1 "getIntID";
    .port_info 14 /OUTPUT 1 "getPC";
    .port_info 15 /OUTPUT 1 "clearCache";
P_0x5a0c2053bb30 .param/l "OP_ARITH" 1 7 34, C4<0000>;
P_0x5a0c2053bb70 .param/l "OP_ARITHC" 1 7 33, C4<0001>;
P_0x5a0c2053bbb0 .param/l "OP_BRANCH" 1 7 28, C4<0110>;
P_0x5a0c2053bbf0 .param/l "OP_CCACHE" 1 7 27, C4<0111>;
P_0x5a0c2053bc30 .param/l "OP_HALT" 1 7 19, C4<1111>;
P_0x5a0c2053bc70 .param/l "OP_INTID" 1 7 22, C4<1100>;
P_0x5a0c2053bcb0 .param/l "OP_JUMP" 1 7 25, C4<1001>;
P_0x5a0c2053bcf0 .param/l "OP_JUMPR" 1 7 26, C4<1000>;
P_0x5a0c2053bd30 .param/l "OP_POP" 1 7 24, C4<1010>;
P_0x5a0c2053bd70 .param/l "OP_PUSH" 1 7 23, C4<1011>;
P_0x5a0c2053bdb0 .param/l "OP_READ" 1 7 20, C4<1110>;
P_0x5a0c2053bdf0 .param/l "OP_RETI" 1 7 30, C4<0100>;
P_0x5a0c2053be30 .param/l "OP_SAVPC" 1 7 29, C4<0101>;
P_0x5a0c2053be70 .param/l "OP_UNDEF2" 1 7 31, C4<0011>;
P_0x5a0c2053beb0 .param/l "OP_UNDEF3" 1 7 32, C4<0010>;
P_0x5a0c2053bef0 .param/l "OP_WRITE" 1 7 21, C4<1101>;
v0x5a0c205995e0_0 .var "alu_use_const", 0 0;
v0x5a0c205996c0_0 .var "branch", 0 0;
v0x5a0c20594ff0_0 .var "clearCache", 0 0;
v0x5a0c20595090_0 .var "dreg_we", 0 0;
v0x5a0c20595150_0 .var "getIntID", 0 0;
v0x5a0c20595260_0 .var "getPC", 0 0;
v0x5a0c20595320_0 .var "halt", 0 0;
v0x5a0c2059d6a0_0 .net "he", 0 0, L_0x5a0c206e02a0;  alias, 1 drivers
v0x5a0c2059d760_0 .net "instrOP", 3 0, L_0x5a0c206de0f0;  alias, 1 drivers
v0x5a0c2059d840_0 .var "jumpc", 0 0;
v0x5a0c2059d900_0 .var "jumpr", 0 0;
v0x5a0c2059d9c0_0 .var "mem_read", 0 0;
v0x5a0c2059da80_0 .var "mem_write", 0 0;
v0x5a0c20543550_0 .var "pop", 0 0;
v0x5a0c20543610_0 .var "push", 0 0;
v0x5a0c205436d0_0 .var "reti", 0 0;
E_0x5a0c205626e0 .event anyedge, v0x5a0c2059d760_0;
S_0x5a0c2060a5f0 .scope module, "dataMem" "DataMem" 5 612, 8 10 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk100";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 27 "pc";
    .port_info 4 /INPUT 27 "addr";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 32 "data";
    .port_info 8 /OUTPUT 32 "q";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 9 "bus_d_rom_addr";
    .port_info 11 /INPUT 32 "bus_d_rom_q";
    .port_info 12 /OUTPUT 24 "bus_l1d_addr";
    .port_info 13 /OUTPUT 1 "bus_l1d_start";
    .port_info 14 /OUTPUT 32 "bus_l1d_data";
    .port_info 15 /OUTPUT 1 "bus_l1d_we";
    .port_info 16 /INPUT 32 "bus_l1d_q";
    .port_info 17 /INPUT 1 "bus_l1d_done";
    .port_info 18 /INPUT 1 "bus_l1d_ready";
    .port_info 19 /OUTPUT 11 "VRAM32_cpu_addr";
    .port_info 20 /OUTPUT 32 "VRAM32_cpu_d";
    .port_info 21 /OUTPUT 1 "VRAM32_cpu_we";
    .port_info 22 /INPUT 32 "VRAM32_cpu_q";
    .port_info 23 /OUTPUT 14 "VRAM8_cpu_addr";
    .port_info 24 /OUTPUT 8 "VRAM8_cpu_d";
    .port_info 25 /OUTPUT 1 "VRAM8_cpu_we";
    .port_info 26 /INPUT 8 "VRAM8_cpu_q";
    .port_info 27 /OUTPUT 8 "VRAMspr_cpu_addr";
    .port_info 28 /OUTPUT 9 "VRAMspr_cpu_d";
    .port_info 29 /OUTPUT 1 "VRAMspr_cpu_we";
    .port_info 30 /INPUT 9 "VRAMspr_cpu_q";
    .port_info 31 /OUTPUT 17 "VRAMpx_cpu_addr";
    .port_info 32 /OUTPUT 8 "VRAMpx_cpu_d";
    .port_info 33 /OUTPUT 1 "VRAMpx_cpu_we";
    .port_info 34 /INPUT 8 "VRAMpx_cpu_q";
    .port_info 35 /OUTPUT 27 "bus_mu_addr";
    .port_info 36 /OUTPUT 1 "bus_mu_start";
    .port_info 37 /OUTPUT 32 "bus_mu_data";
    .port_info 38 /OUTPUT 1 "bus_mu_we";
    .port_info 39 /INPUT 32 "bus_mu_q";
    .port_info 40 /INPUT 1 "bus_mu_done";
    .port_info 41 /INPUT 1 "bus_mu_ready";
    .port_info 42 /INPUT 1 "clear";
    .port_info 43 /INPUT 1 "hold";
P_0x5a0c2057d140 .param/l "MU_START" 1 8 88, C4<00000010000000000000000000000000>;
P_0x5a0c2057d180 .param/l "ROM_END" 1 8 74, C4<00000001000100000000000000000000>;
P_0x5a0c2057d1c0 .param/l "ROM_START" 1 8 73, C4<00000001000000000000000000000000>;
P_0x5a0c2057d200 .param/l "SDRAM_END" 1 8 71, C4<00000001000000000000000000000000>;
P_0x5a0c2057d240 .param/l "SDRAM_START" 1 8 70, C4<00000000000000000000000000000000>;
P_0x5a0c2057d280 .param/l "VRAM32_END" 1 8 77, C4<00000001001000000000000000000000>;
P_0x5a0c2057d2c0 .param/l "VRAM32_START" 1 8 76, C4<00000001000100000000000000000000>;
P_0x5a0c2057d300 .param/l "VRAM8_END" 1 8 80, C4<00000001001100000000000000000000>;
P_0x5a0c2057d340 .param/l "VRAM8_START" 1 8 79, C4<00000001001000000000000000000000>;
P_0x5a0c2057d380 .param/l "VRAMpx_END" 1 8 86, C4<00000010000000000000000000000000>;
P_0x5a0c2057d3c0 .param/l "VRAMpx_START" 1 8 85, C4<00000001010000000000000000000000>;
P_0x5a0c2057d400 .param/l "VRAMspr_END" 1 8 83, C4<00000001010000000000000000000000>;
P_0x5a0c2057d440 .param/l "VRAMspr_START" 1 8 82, C4<00000001001100000000000000000000>;
L_0x5a0c206e7950 .functor AND 1, L_0x5a0c206e9470, L_0x5a0c206e96a0, C4<1>, C4<1>;
L_0x5a0c206e9dd0 .functor AND 1, L_0x5a0c206e99b0, L_0x5a0c206e9c30, C4<1>, C4<1>;
L_0x5a0c206ea2d0 .functor AND 1, L_0x5a0c206ea190, L_0x5a0c206ea430, C4<1>, C4<1>;
L_0x5a0c206eac20 .functor AND 1, L_0x5a0c206ea780, L_0x5a0c206eaa40, C4<1>, C4<1>;
L_0x5a0c206eb260 .functor AND 1, L_0x5a0c206eae20, L_0x5a0c206eb060, C4<1>, C4<1>;
L_0x5a0c206ebeb0 .functor AND 1, L_0x5a0c206eb760, L_0x5a0c206ebc80, C4<1>, C4<1>;
L_0x5a0c206ec8a0 .functor BUFZ 27, L_0x5a0c206e9060, C4<000000000000000000000000000>, C4<000000000000000000000000000>, C4<000000000000000000000000000>;
L_0x5a0c206ec910 .functor BUFZ 32, L_0x5a0c206e5190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a0c206eca60 .functor BUFZ 32, L_0x5a0c206e5190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a0c206ec820 .functor BUFZ 32, L_0x5a0c206e5190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a0c206ecfe0 .functor BUFZ 1, L_0x5a0c206e5d10, C4<0>, C4<0>, C4<0>;
L_0x5a0c206ed050 .functor BUFZ 1, L_0x5a0c206e5d10, C4<0>, C4<0>, C4<0>;
L_0x5a0c206eec60 .functor BUFZ 32, L_0x5a0c206ee9c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a0c206eed70 .functor OR 1, v0x5a0c206c5280_0, L_0x7c7c636cf338, C4<0>, C4<0>;
L_0x5a0c206ed0c0 .functor AND 1, L_0x5a0c206e5d10, L_0x5a0c206eeeb0, C4<1>, C4<1>;
L_0x5a0c206ef200 .functor AND 1, L_0x5a0c206e5f20, L_0x5a0c206eefa0, C4<1>, C4<1>;
L_0x5a0c206ef350 .functor OR 1, L_0x5a0c206ed0c0, L_0x5a0c206ef200, C4<0>, C4<0>;
L_0x5a0c206ef460 .functor OR 1, L_0x5a0c206e5d10, L_0x5a0c206e5f20, C4<0>, C4<0>;
L_0x5a0c206ef6a0 .functor AND 1, L_0x5a0c206ef460, L_0x5a0c206ef600, C4<1>, C4<1>;
L_0x5a0c206ef760 .functor OR 1, L_0x5a0c206ef350, L_0x5a0c206ef6a0, C4<0>, C4<0>;
L_0x5a0c206ef920 .functor AND 1, L_0x5a0c206e9290, L_0x5a0c206ef760, C4<1>, C4<1>;
L_0x5a0c206efbb0 .functor OR 1, L_0x5a0c206e5d10, L_0x5a0c206e5f20, C4<0>, C4<0>;
L_0x5a0c206efce0 .functor AND 1, L_0x5a0c206ef560, L_0x5a0c206efbb0, C4<1>, C4<1>;
L_0x5a0c206efdf0 .functor OR 1, L_0x5a0c206eed70, v0x5a0c206a4f80_0, C4<0>, C4<0>;
L_0x5a0c206f0070 .functor AND 1, L_0x5a0c206efce0, L_0x5a0c206eff80, C4<1>, C4<1>;
L_0x5a0c206f0400 .functor AND 1, L_0x5a0c206f0070, L_0x5a0c206f0180, C4<1>, C4<1>;
L_0x5a0c206f0640 .functor OR 1, v0x5a0c206c5280_0, v0x5a0c206a31d0_0, C4<0>, C4<0>;
L_0x5a0c206f0700 .functor OR 1, L_0x7c7c636cf338, v0x5a0c206a3830_0, C4<0>, C4<0>;
L_0x5a0c206f0c80 .functor OR 1, L_0x5a0c206f08b0, L_0x5a0c206f09a0, C4<0>, C4<0>;
L_0x5a0c206f1300 .functor OR 1, L_0x5a0c206f0f20, L_0x5a0c206f1210, C4<0>, C4<0>;
v0x5a0c205a0db0_0 .net "VRAM32_cpu_addr", 10 0, L_0x5a0c206ec240;  alias, 1 drivers
v0x5a0c205a0eb0_0 .net "VRAM32_cpu_d", 31 0, L_0x5a0c206eca60;  alias, 1 drivers
v0x5a0c205a0f90_0 .net "VRAM32_cpu_q", 31 0, v0x5a0c206c67f0_0;  alias, 1 drivers
v0x5a0c205a1080_0 .net "VRAM32_cpu_we", 0 0, L_0x5a0c206ed130;  alias, 1 drivers
v0x5a0c205a6d80_0 .net "VRAM8_cpu_addr", 13 0, L_0x5a0c206ec2e0;  alias, 1 drivers
v0x5a0c205a6e60_0 .net "VRAM8_cpu_d", 7 0, L_0x5a0c206ecb60;  alias, 1 drivers
v0x5a0c205a6f40_0 .net "VRAM8_cpu_q", 7 0, v0x5a0c206c79c0_0;  alias, 1 drivers
v0x5a0c205a7020_0 .net "VRAM8_cpu_we", 0 0, L_0x5a0c206ed3a0;  alias, 1 drivers
v0x5a0c205a70e0_0 .net "VRAMpx_cpu_addr", 16 0, L_0x5a0c206ec650;  alias, 1 drivers
v0x5a0c205281e0_0 .net "VRAMpx_cpu_d", 7 0, L_0x5a0c206ec780;  alias, 1 drivers
v0x5a0c205282c0_0 .net "VRAMpx_cpu_q", 7 0, v0x5a0c206c8b40_0;  alias, 1 drivers
v0x5a0c205283a0_0 .net "VRAMpx_cpu_we", 0 0, L_0x5a0c206ed750;  alias, 1 drivers
v0x5a0c20528460_0 .net "VRAMspr_cpu_addr", 7 0, L_0x5a0c206ec520;  alias, 1 drivers
v0x5a0c20528540_0 .net "VRAMspr_cpu_d", 8 0, L_0x5a0c206ecc90;  alias, 1 drivers
v0x5a0c2069d410_0 .net "VRAMspr_cpu_q", 8 0, v0x5a0c206c9dd0_0;  alias, 1 drivers
v0x5a0c2069d4b0_0 .net "VRAMspr_cpu_we", 0 0, L_0x5a0c206ed4d0;  alias, 1 drivers
v0x5a0c2069d550_0 .net *"_ivl_0", 31 0, L_0x5a0c206e91a0;  1 drivers
L_0x7c7c636cec78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069d5f0_0 .net *"_ivl_101", 4 0, L_0x7c7c636cec78;  1 drivers
L_0x7c7c636cecc0 .functor BUFT 1, C4<00000010000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069d6b0_0 .net/2u *"_ivl_102", 31 0, L_0x7c7c636cecc0;  1 drivers
v0x5a0c2069d790_0 .net *"_ivl_106", 31 0, L_0x5a0c206eb670;  1 drivers
L_0x7c7c636ced08 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069d870_0 .net *"_ivl_109", 4 0, L_0x7c7c636ced08;  1 drivers
L_0x7c7c636ce6d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069d950_0 .net *"_ivl_11", 4 0, L_0x7c7c636ce6d8;  1 drivers
L_0x7c7c636ced50 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069da30_0 .net/2u *"_ivl_110", 31 0, L_0x7c7c636ced50;  1 drivers
v0x5a0c2069db10_0 .net *"_ivl_112", 0 0, L_0x5a0c206eb760;  1 drivers
v0x5a0c2069dbd0_0 .net *"_ivl_114", 31 0, L_0x5a0c206eb980;  1 drivers
L_0x7c7c636ced98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069dcb0_0 .net *"_ivl_117", 4 0, L_0x7c7c636ced98;  1 drivers
L_0x7c7c636cede0 .functor BUFT 1, C4<00000010000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069dd90_0 .net/2u *"_ivl_118", 31 0, L_0x7c7c636cede0;  1 drivers
L_0x7c7c636ce720 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069de70_0 .net/2u *"_ivl_12", 31 0, L_0x7c7c636ce720;  1 drivers
v0x5a0c2069df50_0 .net *"_ivl_120", 0 0, L_0x5a0c206ebc80;  1 drivers
v0x5a0c2069e010_0 .net *"_ivl_14", 0 0, L_0x5a0c206e9470;  1 drivers
L_0x7c7c636cee28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069e0d0_0 .net/2u *"_ivl_154", 0 0, L_0x7c7c636cee28;  1 drivers
L_0x7c7c636cee70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069e1b0_0 .net/2u *"_ivl_158", 0 0, L_0x7c7c636cee70;  1 drivers
v0x5a0c2069e290_0 .net *"_ivl_16", 31 0, L_0x5a0c206e95b0;  1 drivers
L_0x7c7c636ceeb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069e580_0 .net/2u *"_ivl_162", 0 0, L_0x7c7c636ceeb8;  1 drivers
L_0x7c7c636cef00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069e660_0 .net/2u *"_ivl_166", 0 0, L_0x7c7c636cef00;  1 drivers
v0x5a0c2069e740_0 .net *"_ivl_170", 31 0, L_0x5a0c206ed880;  1 drivers
L_0x7c7c636cef48 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069e820_0 .net *"_ivl_173", 23 0, L_0x7c7c636cef48;  1 drivers
v0x5a0c2069e900_0 .net *"_ivl_174", 31 0, L_0x5a0c206eda80;  1 drivers
L_0x7c7c636cef90 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069e9e0_0 .net *"_ivl_177", 22 0, L_0x7c7c636cef90;  1 drivers
v0x5a0c2069eac0_0 .net *"_ivl_178", 31 0, L_0x5a0c206edbb0;  1 drivers
L_0x7c7c636cefd8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069eba0_0 .net *"_ivl_181", 23 0, L_0x7c7c636cefd8;  1 drivers
v0x5a0c2069ec80_0 .net *"_ivl_182", 31 0, L_0x5a0c206ede50;  1 drivers
v0x5a0c2069ed60_0 .net *"_ivl_184", 31 0, L_0x5a0c206edef0;  1 drivers
v0x5a0c2069ee40_0 .net *"_ivl_186", 31 0, L_0x5a0c206ee110;  1 drivers
v0x5a0c2069ef20_0 .net *"_ivl_188", 31 0, L_0x5a0c206ee1b0;  1 drivers
L_0x7c7c636ce768 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069f000_0 .net *"_ivl_19", 4 0, L_0x7c7c636ce768;  1 drivers
v0x5a0c2069f0e0_0 .net *"_ivl_190", 31 0, L_0x5a0c206ee4c0;  1 drivers
v0x5a0c2069f1c0_0 .net *"_ivl_192", 31 0, L_0x5a0c206ee640;  1 drivers
v0x5a0c2069f2a0_0 .net *"_ivl_194", 31 0, L_0x5a0c206ee8d0;  1 drivers
L_0x7c7c636ce7b0 .functor BUFT 1, C4<00000001000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c2069f380_0 .net/2u *"_ivl_20", 31 0, L_0x7c7c636ce7b0;  1 drivers
v0x5a0c2069f460_0 .net *"_ivl_203", 0 0, L_0x5a0c206eeeb0;  1 drivers
v0x5a0c2069f520_0 .net *"_ivl_205", 0 0, L_0x5a0c206ed0c0;  1 drivers
v0x5a0c2069f5e0_0 .net *"_ivl_207", 0 0, L_0x5a0c206eefa0;  1 drivers
v0x5a0c2069f6a0_0 .net *"_ivl_209", 0 0, L_0x5a0c206ef200;  1 drivers
v0x5a0c2069f760_0 .net *"_ivl_211", 0 0, L_0x5a0c206ef350;  1 drivers
v0x5a0c2069f820_0 .net *"_ivl_213", 0 0, L_0x5a0c206ef460;  1 drivers
v0x5a0c2069f8e0_0 .net *"_ivl_214", 0 0, L_0x5a0c206ef600;  1 drivers
v0x5a0c2069f9a0_0 .net *"_ivl_217", 0 0, L_0x5a0c206ef6a0;  1 drivers
v0x5a0c2069fa60_0 .net *"_ivl_22", 0 0, L_0x5a0c206e96a0;  1 drivers
v0x5a0c2069fb20_0 .net *"_ivl_223", 0 0, L_0x5a0c206ef560;  1 drivers
v0x5a0c2069fbe0_0 .net *"_ivl_225", 0 0, L_0x5a0c206efbb0;  1 drivers
v0x5a0c2069fca0_0 .net *"_ivl_227", 0 0, L_0x5a0c206efce0;  1 drivers
v0x5a0c2069fd60_0 .net *"_ivl_229", 0 0, L_0x5a0c206efdf0;  1 drivers
v0x5a0c2069fe20_0 .net *"_ivl_231", 0 0, L_0x5a0c206eff80;  1 drivers
v0x5a0c2069fee0_0 .net *"_ivl_233", 0 0, L_0x5a0c206f0070;  1 drivers
v0x5a0c206a03b0_0 .net *"_ivl_235", 0 0, L_0x5a0c206f0180;  1 drivers
L_0x7c7c636cf020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a0470_0 .net/2u *"_ivl_242", 31 0, L_0x7c7c636cf020;  1 drivers
v0x5a0c206a0550_0 .net *"_ivl_244", 0 0, L_0x5a0c206f08b0;  1 drivers
L_0x7c7c636cf068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a0610_0 .net/2u *"_ivl_246", 31 0, L_0x7c7c636cf068;  1 drivers
v0x5a0c206a06f0_0 .net *"_ivl_248", 0 0, L_0x5a0c206f09a0;  1 drivers
v0x5a0c206a07b0_0 .net *"_ivl_251", 0 0, L_0x5a0c206f0c80;  1 drivers
L_0x7c7c636cf0b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a0870_0 .net *"_ivl_255", 30 0, L_0x7c7c636cf0b0;  1 drivers
L_0x7c7c636cf0f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a0950_0 .net/2u *"_ivl_256", 31 0, L_0x7c7c636cf0f8;  1 drivers
v0x5a0c206a0a30_0 .net *"_ivl_258", 0 0, L_0x5a0c206f0f20;  1 drivers
v0x5a0c206a0af0_0 .net *"_ivl_26", 31 0, L_0x5a0c206e98c0;  1 drivers
L_0x7c7c636cf140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a0bd0_0 .net/2u *"_ivl_260", 31 0, L_0x7c7c636cf140;  1 drivers
v0x5a0c206a0cb0_0 .net *"_ivl_262", 0 0, L_0x5a0c206f1210;  1 drivers
v0x5a0c206a0d70_0 .net *"_ivl_265", 0 0, L_0x5a0c206f1300;  1 drivers
L_0x7c7c636cf188 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a0e30_0 .net *"_ivl_269", 30 0, L_0x7c7c636cf188;  1 drivers
L_0x7c7c636ce7f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a0f10_0 .net *"_ivl_29", 4 0, L_0x7c7c636ce7f8;  1 drivers
L_0x7c7c636ce648 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a0ff0_0 .net *"_ivl_3", 4 0, L_0x7c7c636ce648;  1 drivers
L_0x7c7c636ce840 .functor BUFT 1, C4<00000001000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a10d0_0 .net/2u *"_ivl_30", 31 0, L_0x7c7c636ce840;  1 drivers
v0x5a0c206a11b0_0 .net *"_ivl_32", 0 0, L_0x5a0c206e99b0;  1 drivers
v0x5a0c206a1270_0 .net *"_ivl_34", 31 0, L_0x5a0c206e9b40;  1 drivers
L_0x7c7c636ce888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a1350_0 .net *"_ivl_37", 4 0, L_0x7c7c636ce888;  1 drivers
L_0x7c7c636ce8d0 .functor BUFT 1, C4<00000001001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a1430_0 .net/2u *"_ivl_38", 31 0, L_0x7c7c636ce8d0;  1 drivers
L_0x7c7c636ce690 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a1510_0 .net/2u *"_ivl_4", 31 0, L_0x7c7c636ce690;  1 drivers
v0x5a0c206a15f0_0 .net *"_ivl_40", 0 0, L_0x5a0c206e9c30;  1 drivers
v0x5a0c206a16b0_0 .net *"_ivl_44", 31 0, L_0x5a0c206e9e90;  1 drivers
L_0x7c7c636ce918 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a1790_0 .net *"_ivl_47", 4 0, L_0x7c7c636ce918;  1 drivers
L_0x7c7c636ce960 .functor BUFT 1, C4<00000001001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a1870_0 .net/2u *"_ivl_48", 31 0, L_0x7c7c636ce960;  1 drivers
v0x5a0c206a1950_0 .net *"_ivl_50", 0 0, L_0x5a0c206ea190;  1 drivers
v0x5a0c206a1a10_0 .net *"_ivl_52", 31 0, L_0x5a0c206ea340;  1 drivers
L_0x7c7c636ce9a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a1af0_0 .net *"_ivl_55", 4 0, L_0x7c7c636ce9a8;  1 drivers
L_0x7c7c636ce9f0 .functor BUFT 1, C4<00000001001100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a1bd0_0 .net/2u *"_ivl_56", 31 0, L_0x7c7c636ce9f0;  1 drivers
v0x5a0c206a1cb0_0 .net *"_ivl_58", 0 0, L_0x5a0c206ea430;  1 drivers
v0x5a0c206a1d70_0 .net *"_ivl_62", 31 0, L_0x5a0c206ea690;  1 drivers
L_0x7c7c636cea38 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a1e50_0 .net *"_ivl_65", 4 0, L_0x7c7c636cea38;  1 drivers
L_0x7c7c636cea80 .functor BUFT 1, C4<00000001001100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a1f30_0 .net/2u *"_ivl_66", 31 0, L_0x7c7c636cea80;  1 drivers
v0x5a0c206a2010_0 .net *"_ivl_68", 0 0, L_0x5a0c206ea780;  1 drivers
v0x5a0c206a20d0_0 .net *"_ivl_70", 31 0, L_0x5a0c206ea950;  1 drivers
L_0x7c7c636ceac8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a21b0_0 .net *"_ivl_73", 4 0, L_0x7c7c636ceac8;  1 drivers
L_0x7c7c636ceb10 .functor BUFT 1, C4<00000001010000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a2290_0 .net/2u *"_ivl_74", 31 0, L_0x7c7c636ceb10;  1 drivers
v0x5a0c206a2370_0 .net *"_ivl_76", 0 0, L_0x5a0c206eaa40;  1 drivers
v0x5a0c206a2430_0 .net *"_ivl_8", 31 0, L_0x5a0c206e93d0;  1 drivers
v0x5a0c206a2510_0 .net *"_ivl_80", 31 0, L_0x5a0c206ead30;  1 drivers
L_0x7c7c636ceb58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a25f0_0 .net *"_ivl_83", 4 0, L_0x7c7c636ceb58;  1 drivers
L_0x7c7c636ceba0 .functor BUFT 1, C4<00000001010000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a26d0_0 .net/2u *"_ivl_84", 31 0, L_0x7c7c636ceba0;  1 drivers
v0x5a0c206a27b0_0 .net *"_ivl_86", 0 0, L_0x5a0c206eae20;  1 drivers
v0x5a0c206a2870_0 .net *"_ivl_88", 31 0, L_0x5a0c206eab80;  1 drivers
L_0x7c7c636cebe8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a2950_0 .net *"_ivl_91", 4 0, L_0x7c7c636cebe8;  1 drivers
L_0x7c7c636cec30 .functor BUFT 1, C4<00000010000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a2a30_0 .net/2u *"_ivl_92", 31 0, L_0x7c7c636cec30;  1 drivers
v0x5a0c206a2b10_0 .net *"_ivl_94", 0 0, L_0x5a0c206eb060;  1 drivers
v0x5a0c206a2bd0_0 .net *"_ivl_98", 31 0, L_0x5a0c206eb370;  1 drivers
v0x5a0c206a2cb0_0 .net "addr", 26 0, L_0x5a0c206e9060;  alias, 1 drivers
v0x5a0c206a2d90_0 .net "bus_d_rom_addr", 8 0, L_0x5a0c206ec000;  alias, 1 drivers
v0x5a0c206a2e70_0 .net "bus_d_rom_q", 31 0, v0x5a0c206c5cc0_0;  alias, 1 drivers
v0x5a0c206a2f50_0 .net "bus_l1d_addr", 23 0, L_0x5a0c206ec0a0;  alias, 1 drivers
v0x5a0c206a3030_0 .net "bus_l1d_data", 31 0, L_0x5a0c206ec910;  alias, 1 drivers
v0x5a0c206a3110_0 .net "bus_l1d_done", 0 0, v0x5a0c206c5280_0;  alias, 1 drivers
v0x5a0c206a31d0_0 .var "bus_l1d_done_latch", 0 0;
v0x5a0c206a3290_0 .net "bus_l1d_q", 31 0, v0x5a0c206c51a0_0;  alias, 1 drivers
v0x5a0c206a3370_0 .net "bus_l1d_ready", 0 0, L_0x5a0c206cc8f0;  alias, 1 drivers
v0x5a0c206a3430_0 .net "bus_l1d_start", 0 0, L_0x5a0c206ef920;  alias, 1 drivers
v0x5a0c206a34f0_0 .net "bus_l1d_we", 0 0, L_0x5a0c206ecfe0;  alias, 1 drivers
v0x5a0c206a35b0_0 .net "bus_mu_addr", 26 0, L_0x5a0c206ec8a0;  alias, 1 drivers
v0x5a0c206a3690_0 .net "bus_mu_data", 31 0, L_0x5a0c206ec820;  alias, 1 drivers
v0x5a0c206a3770_0 .net "bus_mu_done", 0 0, L_0x7c7c636cf338;  alias, 1 drivers
v0x5a0c206a3830_0 .var "bus_mu_done_latch", 0 0;
v0x5a0c206a4100_0 .net "bus_mu_q", 31 0, L_0x7c7c636cf2f0;  alias, 1 drivers
v0x5a0c206a41e0_0 .net "bus_mu_ready", 0 0, L_0x7c7c636cf380;  alias, 1 drivers
v0x5a0c206a42a0_0 .net "bus_mu_start", 0 0, o0x7c7c63aa6b98;  alias, 0 drivers
v0x5a0c206a4360_0 .net "bus_mu_we", 0 0, L_0x5a0c206ed050;  alias, 1 drivers
v0x5a0c206a4420_0 .net "busy", 0 0, L_0x5a0c206f0400;  alias, 1 drivers
v0x5a0c206a44e0_0 .net "clear", 0 0, v0x5a0c206c0010_0;  1 drivers
v0x5a0c206a45a0_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206a4660_0 .net "clk100", 0 0, v0x5a0c206cc1e0_0;  alias, 1 drivers
v0x5a0c206a4720_0 .net "data", 31 0, L_0x5a0c206e5190;  alias, 1 drivers
v0x5a0c206a4800_0 .net "hold", 0 0, v0x5a0c206c3e70_0;  1 drivers
v0x5a0c206a48c0_0 .net "in_range_l1d", 0 0, L_0x5a0c206e9290;  1 drivers
v0x5a0c206a4980_0 .net "in_range_mu", 0 0, L_0x5a0c206eb460;  1 drivers
v0x5a0c206a4a40_0 .net "in_range_rom", 0 0, L_0x5a0c206e7950;  1 drivers
v0x5a0c206a4b00_0 .net "in_range_single_cycle", 0 0, L_0x5a0c206ebeb0;  1 drivers
v0x5a0c206a4bc0_0 .net "in_range_vram32", 0 0, L_0x5a0c206e9dd0;  1 drivers
v0x5a0c206a4c80_0 .net "in_range_vram8", 0 0, L_0x5a0c206ea2d0;  1 drivers
v0x5a0c206a4d40_0 .net "in_range_vrampx", 0 0, L_0x5a0c206eb260;  1 drivers
v0x5a0c206a4e00_0 .net "in_range_vramspr", 0 0, L_0x5a0c206eac20;  1 drivers
v0x5a0c206a4ec0_0 .net "multicycle_bus_done", 0 0, L_0x5a0c206eed70;  1 drivers
v0x5a0c206a4f80_0 .var "multicycle_bus_done_latch", 0 0;
v0x5a0c206a5040_0 .net "pc", 26 0, v0x5a0c206b8850_0;  alias, 1 drivers
v0x5a0c206a5120_0 .var "pc_prev", 26 0;
v0x5a0c206a5200_0 .net "q", 31 0, L_0x5a0c206eec60;  alias, 1 drivers
v0x5a0c206a52e0_0 .var "q_l1d_latch", 31 0;
v0x5a0c206a53c0_0 .var "q_mu_latch", 31 0;
v0x5a0c206a54a0_0 .net "q_override_l1d", 0 0, L_0x5a0c206f0640;  1 drivers
v0x5a0c206a5560_0 .net "q_override_l1d_data", 31 0, L_0x5a0c206f0d90;  1 drivers
v0x5a0c206a5640_0 .net "q_override_mu", 0 0, L_0x5a0c206f0700;  1 drivers
v0x5a0c206a5700_0 .net "q_override_mu_data", 31 0, L_0x5a0c206f1510;  1 drivers
v0x5a0c206a57e0_0 .net "q_wire", 31 0, L_0x5a0c206ee9c0;  1 drivers
v0x5a0c206a58c0_0 .net "re", 0 0, L_0x5a0c206e5f20;  alias, 1 drivers
v0x5a0c206a5980_0 .var "re_prev", 0 0;
v0x5a0c206a5a40_0 .net "reset", 0 0, v0x5a0c206cc280_0;  alias, 1 drivers
v0x5a0c206a5b00_0 .net "rw_strobe", 0 0, L_0x5a0c206ef760;  1 drivers
v0x5a0c206a5bc0_0 .net "we", 0 0, L_0x5a0c206e5d10;  alias, 1 drivers
v0x5a0c206a5c80_0 .var "we_prev", 0 0;
E_0x5a0c20580a40 .event posedge, v0x5a0c206a4660_0;
L_0x5a0c206e91a0 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636ce648;
L_0x5a0c206e9290 .cmp/gt 32, L_0x7c7c636ce690, L_0x5a0c206e91a0;
L_0x5a0c206e93d0 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636ce6d8;
L_0x5a0c206e9470 .cmp/ge 32, L_0x5a0c206e93d0, L_0x7c7c636ce720;
L_0x5a0c206e95b0 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636ce768;
L_0x5a0c206e96a0 .cmp/gt 32, L_0x7c7c636ce7b0, L_0x5a0c206e95b0;
L_0x5a0c206e98c0 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636ce7f8;
L_0x5a0c206e99b0 .cmp/ge 32, L_0x5a0c206e98c0, L_0x7c7c636ce840;
L_0x5a0c206e9b40 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636ce888;
L_0x5a0c206e9c30 .cmp/gt 32, L_0x7c7c636ce8d0, L_0x5a0c206e9b40;
L_0x5a0c206e9e90 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636ce918;
L_0x5a0c206ea190 .cmp/ge 32, L_0x5a0c206e9e90, L_0x7c7c636ce960;
L_0x5a0c206ea340 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636ce9a8;
L_0x5a0c206ea430 .cmp/gt 32, L_0x7c7c636ce9f0, L_0x5a0c206ea340;
L_0x5a0c206ea690 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636cea38;
L_0x5a0c206ea780 .cmp/ge 32, L_0x5a0c206ea690, L_0x7c7c636cea80;
L_0x5a0c206ea950 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636ceac8;
L_0x5a0c206eaa40 .cmp/gt 32, L_0x7c7c636ceb10, L_0x5a0c206ea950;
L_0x5a0c206ead30 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636ceb58;
L_0x5a0c206eae20 .cmp/ge 32, L_0x5a0c206ead30, L_0x7c7c636ceba0;
L_0x5a0c206eab80 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636cebe8;
L_0x5a0c206eb060 .cmp/gt 32, L_0x7c7c636cec30, L_0x5a0c206eab80;
L_0x5a0c206eb370 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636cec78;
L_0x5a0c206eb460 .cmp/ge 32, L_0x5a0c206eb370, L_0x7c7c636cecc0;
L_0x5a0c206eb670 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636ced08;
L_0x5a0c206eb760 .cmp/ge 32, L_0x5a0c206eb670, L_0x7c7c636ced50;
L_0x5a0c206eb980 .concat [ 27 5 0 0], L_0x5a0c206e9060, L_0x7c7c636ced98;
L_0x5a0c206ebc80 .cmp/gt 32, L_0x7c7c636cede0, L_0x5a0c206eb980;
L_0x5a0c206ec000 .part L_0x5a0c206e9060, 0, 9;
L_0x5a0c206ec0a0 .part L_0x5a0c206e9060, 0, 24;
L_0x5a0c206ec240 .part L_0x5a0c206e9060, 0, 11;
L_0x5a0c206ec2e0 .part L_0x5a0c206e9060, 0, 14;
L_0x5a0c206ec520 .part L_0x5a0c206e9060, 0, 8;
L_0x5a0c206ec650 .part L_0x5a0c206e9060, 0, 17;
L_0x5a0c206ecb60 .part L_0x5a0c206e5190, 0, 8;
L_0x5a0c206ecc90 .part L_0x5a0c206e5190, 0, 9;
L_0x5a0c206ec780 .part L_0x5a0c206e5190, 0, 8;
L_0x5a0c206ed130 .functor MUXZ 1, L_0x7c7c636cee28, L_0x5a0c206e5d10, L_0x5a0c206e9dd0, C4<>;
L_0x5a0c206ed3a0 .functor MUXZ 1, L_0x7c7c636cee70, L_0x5a0c206e5d10, L_0x5a0c206ea2d0, C4<>;
L_0x5a0c206ed4d0 .functor MUXZ 1, L_0x7c7c636ceeb8, L_0x5a0c206e5d10, L_0x5a0c206eac20, C4<>;
L_0x5a0c206ed750 .functor MUXZ 1, L_0x7c7c636cef00, L_0x5a0c206e5d10, L_0x5a0c206eb260, C4<>;
L_0x5a0c206ed880 .concat [ 8 24 0 0], v0x5a0c206c79c0_0, L_0x7c7c636cef48;
L_0x5a0c206eda80 .concat [ 9 23 0 0], v0x5a0c206c9dd0_0, L_0x7c7c636cef90;
L_0x5a0c206edbb0 .concat [ 8 24 0 0], v0x5a0c206c8b40_0, L_0x7c7c636cefd8;
L_0x5a0c206ede50 .functor MUXZ 32, L_0x7c7c636cf2f0, L_0x5a0c206edbb0, L_0x5a0c206eb260, C4<>;
L_0x5a0c206edef0 .functor MUXZ 32, L_0x5a0c206ede50, L_0x5a0c206eda80, L_0x5a0c206eac20, C4<>;
L_0x5a0c206ee110 .functor MUXZ 32, L_0x5a0c206edef0, L_0x5a0c206ed880, L_0x5a0c206ea2d0, C4<>;
L_0x5a0c206ee1b0 .functor MUXZ 32, L_0x5a0c206ee110, v0x5a0c206c67f0_0, L_0x5a0c206e9dd0, C4<>;
L_0x5a0c206ee4c0 .functor MUXZ 32, L_0x5a0c206ee1b0, v0x5a0c206c5cc0_0, L_0x5a0c206e7950, C4<>;
L_0x5a0c206ee640 .functor MUXZ 32, L_0x5a0c206ee4c0, v0x5a0c206c51a0_0, L_0x5a0c206e9290, C4<>;
L_0x5a0c206ee8d0 .functor MUXZ 32, L_0x5a0c206ee640, L_0x5a0c206f1510, L_0x5a0c206f0700, C4<>;
L_0x5a0c206ee9c0 .functor MUXZ 32, L_0x5a0c206ee8d0, L_0x5a0c206f0d90, L_0x5a0c206f0640, C4<>;
L_0x5a0c206eeeb0 .reduce/nor v0x5a0c206a5c80_0;
L_0x5a0c206eefa0 .reduce/nor v0x5a0c206a5980_0;
L_0x5a0c206ef600 .cmp/ne 27, v0x5a0c206b8850_0, v0x5a0c206a5120_0;
L_0x5a0c206ef560 .reduce/nor L_0x5a0c206ebeb0;
L_0x5a0c206eff80 .reduce/nor L_0x5a0c206efdf0;
L_0x5a0c206f0180 .reduce/nor L_0x5a0c206ef920;
L_0x5a0c206f08b0 .cmp/ne 32, v0x5a0c206c51a0_0, L_0x7c7c636cf020;
L_0x5a0c206f09a0 .cmp/ne 32, v0x5a0c206a52e0_0, L_0x7c7c636cf068;
L_0x5a0c206f0d90 .concat [ 1 31 0 0], L_0x5a0c206f0c80, L_0x7c7c636cf0b0;
L_0x5a0c206f0f20 .cmp/ne 32, L_0x7c7c636cf2f0, L_0x7c7c636cf0f8;
L_0x5a0c206f1210 .cmp/ne 32, v0x5a0c206a53c0_0, L_0x7c7c636cf140;
L_0x5a0c206f1510 .concat [ 1 31 0 0], L_0x5a0c206f1300, L_0x7c7c636cf188;
S_0x5a0c206a62c0 .scope module, "instrDec_DE" "InstructionDecoder" 5 243, 9 5 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 4 "instrOP";
    .port_info 2 /OUTPUT 4 "aluOP";
    .port_info 3 /OUTPUT 3 "branchOP";
    .port_info 4 /OUTPUT 32 "constAlu";
    .port_info 5 /OUTPUT 32 "constAluu";
    .port_info 6 /OUTPUT 32 "const16";
    .port_info 7 /OUTPUT 16 "const16u";
    .port_info 8 /OUTPUT 27 "const27";
    .port_info 9 /OUTPUT 4 "areg";
    .port_info 10 /OUTPUT 4 "breg";
    .port_info 11 /OUTPUT 4 "dreg";
    .port_info 12 /OUTPUT 1 "he";
    .port_info 13 /OUTPUT 1 "oe";
    .port_info 14 /OUTPUT 1 "sig";
v0x5a0c206a6450_0 .net *"_ivl_11", 15 0, L_0x5a0c206de870;  1 drivers
v0x5a0c206a6550_0 .net *"_ivl_15", 15 0, L_0x5a0c206dea40;  1 drivers
v0x5a0c206a6630_0 .net *"_ivl_16", 15 0, L_0x5a0c206deb30;  1 drivers
L_0x7c7c636ce210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a66f0_0 .net *"_ivl_21", 15 0, L_0x7c7c636ce210;  1 drivers
v0x5a0c206a67d0_0 .net *"_ivl_23", 0 0, L_0x5a0c206ded70;  1 drivers
v0x5a0c206a6900_0 .net *"_ivl_24", 15 0, L_0x5a0c206dee10;  1 drivers
v0x5a0c206a69e0_0 .net *"_ivl_27", 15 0, L_0x5a0c206df240;  1 drivers
L_0x7c7c636ce258 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a6ac0_0 .net/2u *"_ivl_34", 3 0, L_0x7c7c636ce258;  1 drivers
v0x5a0c206a6ba0_0 .net *"_ivl_36", 0 0, L_0x5a0c206df680;  1 drivers
v0x5a0c206a6c60_0 .net *"_ivl_39", 3 0, L_0x5a0c206df7e0;  1 drivers
v0x5a0c206a6d40_0 .net *"_ivl_41", 3 0, L_0x5a0c206df920;  1 drivers
L_0x7c7c636ce2a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a6e20_0 .net/2u *"_ivl_44", 3 0, L_0x7c7c636ce2a0;  1 drivers
v0x5a0c206a6f00_0 .net *"_ivl_46", 0 0, L_0x5a0c206df880;  1 drivers
L_0x7c7c636ce2e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a6fc0_0 .net/2u *"_ivl_48", 3 0, L_0x7c7c636ce2e8;  1 drivers
v0x5a0c206a70a0_0 .net *"_ivl_51", 3 0, L_0x5a0c206dfe40;  1 drivers
v0x5a0c206a7180_0 .net *"_ivl_7", 0 0, L_0x5a0c206de2d0;  1 drivers
v0x5a0c206a7260_0 .net *"_ivl_8", 15 0, L_0x5a0c206de4b0;  1 drivers
v0x5a0c206a7340_0 .net "aluOP", 3 0, L_0x5a0c206de190;  1 drivers
v0x5a0c206a7420_0 .net "areg", 3 0, L_0x5a0c206dfc00;  alias, 1 drivers
v0x5a0c206a7500_0 .net "branchOP", 2 0, L_0x5a0c206de230;  1 drivers
v0x5a0c206a75e0_0 .net "breg", 3 0, L_0x5a0c206dffa0;  alias, 1 drivers
v0x5a0c206a76c0_0 .net "const16", 31 0, L_0x5a0c206df2e0;  1 drivers
v0x5a0c206a77a0_0 .net "const16u", 15 0, L_0x5a0c206df480;  1 drivers
v0x5a0c206a7880_0 .net "const27", 26 0, L_0x5a0c206df520;  1 drivers
v0x5a0c206a7960_0 .net "constAlu", 31 0, L_0x5a0c206de950;  1 drivers
v0x5a0c206a7a40_0 .net "constAluu", 31 0, L_0x5a0c206dec20;  1 drivers
v0x5a0c206a7b20_0 .net "dreg", 3 0, L_0x5a0c206e0130;  1 drivers
v0x5a0c206a7c00_0 .net "he", 0 0, L_0x5a0c206e02a0;  alias, 1 drivers
v0x5a0c206a7ca0_0 .net "instr", 31 0, L_0x5a0c206dde20;  alias, 1 drivers
v0x5a0c206a7d60_0 .net "instrOP", 3 0, L_0x5a0c206de0f0;  alias, 1 drivers
v0x5a0c206a7e50_0 .net "oe", 0 0, L_0x5a0c206e0340;  alias, 1 drivers
v0x5a0c206a7ef0_0 .net "sig", 0 0, L_0x5a0c206e0510;  alias, 1 drivers
L_0x5a0c206de0f0 .part L_0x5a0c206dde20, 28, 4;
L_0x5a0c206de190 .part L_0x5a0c206dde20, 24, 4;
L_0x5a0c206de230 .part L_0x5a0c206dde20, 1, 3;
L_0x5a0c206de2d0 .part L_0x5a0c206dde20, 23, 1;
LS_0x5a0c206de4b0_0_0 .concat [ 1 1 1 1], L_0x5a0c206de2d0, L_0x5a0c206de2d0, L_0x5a0c206de2d0, L_0x5a0c206de2d0;
LS_0x5a0c206de4b0_0_4 .concat [ 1 1 1 1], L_0x5a0c206de2d0, L_0x5a0c206de2d0, L_0x5a0c206de2d0, L_0x5a0c206de2d0;
LS_0x5a0c206de4b0_0_8 .concat [ 1 1 1 1], L_0x5a0c206de2d0, L_0x5a0c206de2d0, L_0x5a0c206de2d0, L_0x5a0c206de2d0;
LS_0x5a0c206de4b0_0_12 .concat [ 1 1 1 1], L_0x5a0c206de2d0, L_0x5a0c206de2d0, L_0x5a0c206de2d0, L_0x5a0c206de2d0;
L_0x5a0c206de4b0 .concat [ 4 4 4 4], LS_0x5a0c206de4b0_0_0, LS_0x5a0c206de4b0_0_4, LS_0x5a0c206de4b0_0_8, LS_0x5a0c206de4b0_0_12;
L_0x5a0c206de870 .part L_0x5a0c206dde20, 8, 16;
L_0x5a0c206de950 .concat [ 16 16 0 0], L_0x5a0c206de870, L_0x5a0c206de4b0;
L_0x5a0c206dea40 .part L_0x5a0c206dde20, 8, 16;
L_0x5a0c206deb30 .concat [ 16 0 0 0], L_0x5a0c206dea40;
L_0x5a0c206dec20 .concat [ 16 16 0 0], L_0x5a0c206deb30, L_0x7c7c636ce210;
L_0x5a0c206ded70 .part L_0x5a0c206dde20, 27, 1;
LS_0x5a0c206dee10_0_0 .concat [ 1 1 1 1], L_0x5a0c206ded70, L_0x5a0c206ded70, L_0x5a0c206ded70, L_0x5a0c206ded70;
LS_0x5a0c206dee10_0_4 .concat [ 1 1 1 1], L_0x5a0c206ded70, L_0x5a0c206ded70, L_0x5a0c206ded70, L_0x5a0c206ded70;
LS_0x5a0c206dee10_0_8 .concat [ 1 1 1 1], L_0x5a0c206ded70, L_0x5a0c206ded70, L_0x5a0c206ded70, L_0x5a0c206ded70;
LS_0x5a0c206dee10_0_12 .concat [ 1 1 1 1], L_0x5a0c206ded70, L_0x5a0c206ded70, L_0x5a0c206ded70, L_0x5a0c206ded70;
L_0x5a0c206dee10 .concat [ 4 4 4 4], LS_0x5a0c206dee10_0_0, LS_0x5a0c206dee10_0_4, LS_0x5a0c206dee10_0_8, LS_0x5a0c206dee10_0_12;
L_0x5a0c206df240 .part L_0x5a0c206dde20, 12, 16;
L_0x5a0c206df2e0 .concat [ 16 16 0 0], L_0x5a0c206df240, L_0x5a0c206dee10;
L_0x5a0c206df480 .part L_0x5a0c206dde20, 12, 16;
L_0x5a0c206df520 .part L_0x5a0c206dde20, 1, 27;
L_0x5a0c206df680 .cmp/eq 4, L_0x5a0c206de0f0, L_0x7c7c636ce258;
L_0x5a0c206df7e0 .part L_0x5a0c206dde20, 4, 4;
L_0x5a0c206df920 .part L_0x5a0c206dde20, 8, 4;
L_0x5a0c206dfc00 .functor MUXZ 4, L_0x5a0c206df920, L_0x5a0c206df7e0, L_0x5a0c206df680, C4<>;
L_0x5a0c206df880 .cmp/eq 4, L_0x5a0c206de0f0, L_0x7c7c636ce2a0;
L_0x5a0c206dfe40 .part L_0x5a0c206dde20, 4, 4;
L_0x5a0c206dffa0 .functor MUXZ 4, L_0x5a0c206dfe40, L_0x7c7c636ce2e8, L_0x5a0c206df880, C4<>;
L_0x5a0c206e0130 .part L_0x5a0c206dde20, 0, 4;
L_0x5a0c206e02a0 .part L_0x5a0c206dde20, 8, 1;
L_0x5a0c206e0340 .part L_0x5a0c206dde20, 0, 1;
L_0x5a0c206e0510 .part L_0x5a0c206dde20, 0, 1;
S_0x5a0c206a8190 .scope module, "instrDec_EX" "InstructionDecoder" 5 364, 9 5 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 4 "instrOP";
    .port_info 2 /OUTPUT 4 "aluOP";
    .port_info 3 /OUTPUT 3 "branchOP";
    .port_info 4 /OUTPUT 32 "constAlu";
    .port_info 5 /OUTPUT 32 "constAluu";
    .port_info 6 /OUTPUT 32 "const16";
    .port_info 7 /OUTPUT 16 "const16u";
    .port_info 8 /OUTPUT 27 "const27";
    .port_info 9 /OUTPUT 4 "areg";
    .port_info 10 /OUTPUT 4 "breg";
    .port_info 11 /OUTPUT 4 "dreg";
    .port_info 12 /OUTPUT 1 "he";
    .port_info 13 /OUTPUT 1 "oe";
    .port_info 14 /OUTPUT 1 "sig";
v0x5a0c206a8370_0 .net *"_ivl_11", 15 0, L_0x5a0c206e23b0;  1 drivers
v0x5a0c206a8470_0 .net *"_ivl_15", 15 0, L_0x5a0c206e2530;  1 drivers
v0x5a0c206a8550_0 .net *"_ivl_16", 15 0, L_0x5a0c206e2620;  1 drivers
L_0x7c7c636ce330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a8610_0 .net *"_ivl_21", 15 0, L_0x7c7c636ce330;  1 drivers
v0x5a0c206a86f0_0 .net *"_ivl_23", 0 0, L_0x5a0c206e28b0;  1 drivers
v0x5a0c206a8820_0 .net *"_ivl_24", 15 0, L_0x5a0c206e2950;  1 drivers
v0x5a0c206a8900_0 .net *"_ivl_27", 15 0, L_0x5a0c206e2dd0;  1 drivers
L_0x7c7c636ce378 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a89e0_0 .net/2u *"_ivl_34", 3 0, L_0x7c7c636ce378;  1 drivers
v0x5a0c206a8ac0_0 .net *"_ivl_36", 0 0, L_0x5a0c206e31b0;  1 drivers
v0x5a0c206a8b80_0 .net *"_ivl_39", 3 0, L_0x5a0c206e32f0;  1 drivers
v0x5a0c206a8c60_0 .net *"_ivl_41", 3 0, L_0x5a0c206e3430;  1 drivers
L_0x7c7c636ce3c0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a8d40_0 .net/2u *"_ivl_44", 3 0, L_0x7c7c636ce3c0;  1 drivers
v0x5a0c206a8e20_0 .net *"_ivl_46", 0 0, L_0x5a0c206e3390;  1 drivers
L_0x7c7c636ce408 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206a8ee0_0 .net/2u *"_ivl_48", 3 0, L_0x7c7c636ce408;  1 drivers
v0x5a0c206a8fc0_0 .net *"_ivl_51", 3 0, L_0x5a0c206e37b0;  1 drivers
v0x5a0c206a90a0_0 .net *"_ivl_7", 0 0, L_0x5a0c206e1f40;  1 drivers
v0x5a0c206a9180_0 .net *"_ivl_8", 15 0, L_0x5a0c206e2040;  1 drivers
v0x5a0c206a9260_0 .net "aluOP", 3 0, L_0x5a0c206e1dd0;  alias, 1 drivers
v0x5a0c206a9320_0 .net "areg", 3 0, L_0x5a0c206e34d0;  alias, 1 drivers
v0x5a0c206a93e0_0 .net "branchOP", 2 0, L_0x5a0c206e1e70;  1 drivers
v0x5a0c206a94c0_0 .net "breg", 3 0, L_0x5a0c206e3b20;  alias, 1 drivers
v0x5a0c206a95a0_0 .net "const16", 31 0, L_0x5a0c206e2e70;  1 drivers
v0x5a0c206a9680_0 .net "const16u", 15 0, L_0x5a0c206e2fe0;  1 drivers
v0x5a0c206a9760_0 .net "const27", 26 0, L_0x5a0c206e3080;  1 drivers
v0x5a0c206a9840_0 .net "constAlu", 31 0, L_0x5a0c206e2490;  alias, 1 drivers
v0x5a0c206a9920_0 .net "constAluu", 31 0, L_0x5a0c206e2710;  alias, 1 drivers
v0x5a0c206a9a00_0 .net "dreg", 3 0, L_0x5a0c206e3d00;  alias, 1 drivers
v0x5a0c206a9ae0_0 .net "he", 0 0, L_0x5a0c206e3ec0;  1 drivers
v0x5a0c206a9ba0_0 .net "instr", 31 0, v0x5a0c206b6760_0;  alias, 1 drivers
v0x5a0c206a9c80_0 .net "instrOP", 3 0, L_0x5a0c206e1d00;  1 drivers
v0x5a0c206a9d60_0 .net "oe", 0 0, L_0x5a0c206e3f60;  1 drivers
v0x5a0c206a9e20_0 .net "sig", 0 0, L_0x5a0c206e40e0;  1 drivers
L_0x5a0c206e1d00 .part v0x5a0c206b6760_0, 28, 4;
L_0x5a0c206e1dd0 .part v0x5a0c206b6760_0, 24, 4;
L_0x5a0c206e1e70 .part v0x5a0c206b6760_0, 1, 3;
L_0x5a0c206e1f40 .part v0x5a0c206b6760_0, 23, 1;
LS_0x5a0c206e2040_0_0 .concat [ 1 1 1 1], L_0x5a0c206e1f40, L_0x5a0c206e1f40, L_0x5a0c206e1f40, L_0x5a0c206e1f40;
LS_0x5a0c206e2040_0_4 .concat [ 1 1 1 1], L_0x5a0c206e1f40, L_0x5a0c206e1f40, L_0x5a0c206e1f40, L_0x5a0c206e1f40;
LS_0x5a0c206e2040_0_8 .concat [ 1 1 1 1], L_0x5a0c206e1f40, L_0x5a0c206e1f40, L_0x5a0c206e1f40, L_0x5a0c206e1f40;
LS_0x5a0c206e2040_0_12 .concat [ 1 1 1 1], L_0x5a0c206e1f40, L_0x5a0c206e1f40, L_0x5a0c206e1f40, L_0x5a0c206e1f40;
L_0x5a0c206e2040 .concat [ 4 4 4 4], LS_0x5a0c206e2040_0_0, LS_0x5a0c206e2040_0_4, LS_0x5a0c206e2040_0_8, LS_0x5a0c206e2040_0_12;
L_0x5a0c206e23b0 .part v0x5a0c206b6760_0, 8, 16;
L_0x5a0c206e2490 .concat [ 16 16 0 0], L_0x5a0c206e23b0, L_0x5a0c206e2040;
L_0x5a0c206e2530 .part v0x5a0c206b6760_0, 8, 16;
L_0x5a0c206e2620 .concat [ 16 0 0 0], L_0x5a0c206e2530;
L_0x5a0c206e2710 .concat [ 16 16 0 0], L_0x5a0c206e2620, L_0x7c7c636ce330;
L_0x5a0c206e28b0 .part v0x5a0c206b6760_0, 27, 1;
LS_0x5a0c206e2950_0_0 .concat [ 1 1 1 1], L_0x5a0c206e28b0, L_0x5a0c206e28b0, L_0x5a0c206e28b0, L_0x5a0c206e28b0;
LS_0x5a0c206e2950_0_4 .concat [ 1 1 1 1], L_0x5a0c206e28b0, L_0x5a0c206e28b0, L_0x5a0c206e28b0, L_0x5a0c206e28b0;
LS_0x5a0c206e2950_0_8 .concat [ 1 1 1 1], L_0x5a0c206e28b0, L_0x5a0c206e28b0, L_0x5a0c206e28b0, L_0x5a0c206e28b0;
LS_0x5a0c206e2950_0_12 .concat [ 1 1 1 1], L_0x5a0c206e28b0, L_0x5a0c206e28b0, L_0x5a0c206e28b0, L_0x5a0c206e28b0;
L_0x5a0c206e2950 .concat [ 4 4 4 4], LS_0x5a0c206e2950_0_0, LS_0x5a0c206e2950_0_4, LS_0x5a0c206e2950_0_8, LS_0x5a0c206e2950_0_12;
L_0x5a0c206e2dd0 .part v0x5a0c206b6760_0, 12, 16;
L_0x5a0c206e2e70 .concat [ 16 16 0 0], L_0x5a0c206e2dd0, L_0x5a0c206e2950;
L_0x5a0c206e2fe0 .part v0x5a0c206b6760_0, 12, 16;
L_0x5a0c206e3080 .part v0x5a0c206b6760_0, 1, 27;
L_0x5a0c206e31b0 .cmp/eq 4, L_0x5a0c206e1d00, L_0x7c7c636ce378;
L_0x5a0c206e32f0 .part v0x5a0c206b6760_0, 4, 4;
L_0x5a0c206e3430 .part v0x5a0c206b6760_0, 8, 4;
L_0x5a0c206e34d0 .functor MUXZ 4, L_0x5a0c206e3430, L_0x5a0c206e32f0, L_0x5a0c206e31b0, C4<>;
L_0x5a0c206e3390 .cmp/eq 4, L_0x5a0c206e1d00, L_0x7c7c636ce3c0;
L_0x5a0c206e37b0 .part v0x5a0c206b6760_0, 4, 4;
L_0x5a0c206e3b20 .functor MUXZ 4, L_0x5a0c206e37b0, L_0x7c7c636ce408, L_0x5a0c206e3390, C4<>;
L_0x5a0c206e3d00 .part v0x5a0c206b6760_0, 0, 4;
L_0x5a0c206e3ec0 .part v0x5a0c206b6760_0, 8, 1;
L_0x5a0c206e3f60 .part v0x5a0c206b6760_0, 0, 1;
L_0x5a0c206e40e0 .part v0x5a0c206b6760_0, 0, 1;
S_0x5a0c206aa0c0 .scope module, "instrDec_MEM" "InstructionDecoder" 5 492, 9 5 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 4 "instrOP";
    .port_info 2 /OUTPUT 4 "aluOP";
    .port_info 3 /OUTPUT 3 "branchOP";
    .port_info 4 /OUTPUT 32 "constAlu";
    .port_info 5 /OUTPUT 32 "constAluu";
    .port_info 6 /OUTPUT 32 "const16";
    .port_info 7 /OUTPUT 16 "const16u";
    .port_info 8 /OUTPUT 27 "const27";
    .port_info 9 /OUTPUT 4 "areg";
    .port_info 10 /OUTPUT 4 "breg";
    .port_info 11 /OUTPUT 4 "dreg";
    .port_info 12 /OUTPUT 1 "he";
    .port_info 13 /OUTPUT 1 "oe";
    .port_info 14 /OUTPUT 1 "sig";
v0x5a0c206aa3c0_0 .net *"_ivl_11", 15 0, L_0x5a0c206e70b0;  1 drivers
v0x5a0c206aa4c0_0 .net *"_ivl_15", 15 0, L_0x5a0c206e7280;  1 drivers
v0x5a0c206aa5a0_0 .net *"_ivl_16", 15 0, L_0x5a0c206e7370;  1 drivers
L_0x7c7c636ce528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206aa690_0 .net *"_ivl_21", 15 0, L_0x7c7c636ce528;  1 drivers
v0x5a0c206aa770_0 .net *"_ivl_23", 0 0, L_0x5a0c206e75b0;  1 drivers
v0x5a0c206aa8a0_0 .net *"_ivl_24", 15 0, L_0x5a0c206e7650;  1 drivers
v0x5a0c206aa980_0 .net *"_ivl_27", 15 0, L_0x5a0c206e79c0;  1 drivers
L_0x7c7c636ce570 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5a0c206aaa60_0 .net/2u *"_ivl_34", 3 0, L_0x7c7c636ce570;  1 drivers
v0x5a0c206aab40_0 .net *"_ivl_36", 0 0, L_0x5a0c206e7e40;  1 drivers
v0x5a0c206aac00_0 .net *"_ivl_39", 3 0, L_0x5a0c206e7f80;  1 drivers
v0x5a0c206aace0_0 .net *"_ivl_41", 3 0, L_0x5a0c206e80c0;  1 drivers
L_0x7c7c636ce5b8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5a0c206aadc0_0 .net/2u *"_ivl_44", 3 0, L_0x7c7c636ce5b8;  1 drivers
v0x5a0c206aaea0_0 .net *"_ivl_46", 0 0, L_0x5a0c206e8020;  1 drivers
L_0x7c7c636ce600 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206aaf60_0 .net/2u *"_ivl_48", 3 0, L_0x7c7c636ce600;  1 drivers
v0x5a0c206ab040_0 .net *"_ivl_51", 3 0, L_0x5a0c206e83f0;  1 drivers
v0x5a0c206ab120_0 .net *"_ivl_7", 0 0, L_0x5a0c206e6bf0;  1 drivers
v0x5a0c206ab200_0 .net *"_ivl_8", 15 0, L_0x5a0c206e6c90;  1 drivers
v0x5a0c206ab2e0_0 .net "aluOP", 3 0, L_0x5a0c206e6ab0;  1 drivers
v0x5a0c206ab3c0_0 .net "areg", 3 0, L_0x5a0c206e8160;  1 drivers
v0x5a0c206ab4a0_0 .net "branchOP", 2 0, L_0x5a0c206e6b50;  alias, 1 drivers
v0x5a0c206ab580_0 .net "breg", 3 0, L_0x5a0c206e8760;  1 drivers
v0x5a0c206ab660_0 .net "const16", 31 0, L_0x5a0c206e7a60;  alias, 1 drivers
v0x5a0c206ab740_0 .net "const16u", 15 0, L_0x5a0c206e7c20;  1 drivers
v0x5a0c206ab820_0 .net "const27", 26 0, L_0x5a0c206e7cc0;  alias, 1 drivers
v0x5a0c206ab900_0 .net "constAlu", 31 0, L_0x5a0c206e7190;  1 drivers
v0x5a0c206ab9e0_0 .net "constAluu", 31 0, L_0x5a0c206e7460;  1 drivers
v0x5a0c206abac0_0 .net "dreg", 3 0, L_0x5a0c206e88f0;  alias, 1 drivers
v0x5a0c206abba0_0 .net "he", 0 0, L_0x5a0c206e8ab0;  1 drivers
v0x5a0c206abc60_0 .net "instr", 31 0, v0x5a0c206b7090_0;  alias, 1 drivers
v0x5a0c206abd40_0 .net "instrOP", 3 0, L_0x5a0c206e6a10;  1 drivers
v0x5a0c206abe20_0 .net "oe", 0 0, L_0x5a0c206e8b50;  alias, 1 drivers
v0x5a0c206abee0_0 .net "sig", 0 0, L_0x5a0c206e8d20;  alias, 1 drivers
L_0x5a0c206e6a10 .part v0x5a0c206b7090_0, 28, 4;
L_0x5a0c206e6ab0 .part v0x5a0c206b7090_0, 24, 4;
L_0x5a0c206e6b50 .part v0x5a0c206b7090_0, 1, 3;
L_0x5a0c206e6bf0 .part v0x5a0c206b7090_0, 23, 1;
LS_0x5a0c206e6c90_0_0 .concat [ 1 1 1 1], L_0x5a0c206e6bf0, L_0x5a0c206e6bf0, L_0x5a0c206e6bf0, L_0x5a0c206e6bf0;
LS_0x5a0c206e6c90_0_4 .concat [ 1 1 1 1], L_0x5a0c206e6bf0, L_0x5a0c206e6bf0, L_0x5a0c206e6bf0, L_0x5a0c206e6bf0;
LS_0x5a0c206e6c90_0_8 .concat [ 1 1 1 1], L_0x5a0c206e6bf0, L_0x5a0c206e6bf0, L_0x5a0c206e6bf0, L_0x5a0c206e6bf0;
LS_0x5a0c206e6c90_0_12 .concat [ 1 1 1 1], L_0x5a0c206e6bf0, L_0x5a0c206e6bf0, L_0x5a0c206e6bf0, L_0x5a0c206e6bf0;
L_0x5a0c206e6c90 .concat [ 4 4 4 4], LS_0x5a0c206e6c90_0_0, LS_0x5a0c206e6c90_0_4, LS_0x5a0c206e6c90_0_8, LS_0x5a0c206e6c90_0_12;
L_0x5a0c206e70b0 .part v0x5a0c206b7090_0, 8, 16;
L_0x5a0c206e7190 .concat [ 16 16 0 0], L_0x5a0c206e70b0, L_0x5a0c206e6c90;
L_0x5a0c206e7280 .part v0x5a0c206b7090_0, 8, 16;
L_0x5a0c206e7370 .concat [ 16 0 0 0], L_0x5a0c206e7280;
L_0x5a0c206e7460 .concat [ 16 16 0 0], L_0x5a0c206e7370, L_0x7c7c636ce528;
L_0x5a0c206e75b0 .part v0x5a0c206b7090_0, 27, 1;
LS_0x5a0c206e7650_0_0 .concat [ 1 1 1 1], L_0x5a0c206e75b0, L_0x5a0c206e75b0, L_0x5a0c206e75b0, L_0x5a0c206e75b0;
LS_0x5a0c206e7650_0_4 .concat [ 1 1 1 1], L_0x5a0c206e75b0, L_0x5a0c206e75b0, L_0x5a0c206e75b0, L_0x5a0c206e75b0;
LS_0x5a0c206e7650_0_8 .concat [ 1 1 1 1], L_0x5a0c206e75b0, L_0x5a0c206e75b0, L_0x5a0c206e75b0, L_0x5a0c206e75b0;
LS_0x5a0c206e7650_0_12 .concat [ 1 1 1 1], L_0x5a0c206e75b0, L_0x5a0c206e75b0, L_0x5a0c206e75b0, L_0x5a0c206e75b0;
L_0x5a0c206e7650 .concat [ 4 4 4 4], LS_0x5a0c206e7650_0_0, LS_0x5a0c206e7650_0_4, LS_0x5a0c206e7650_0_8, LS_0x5a0c206e7650_0_12;
L_0x5a0c206e79c0 .part v0x5a0c206b7090_0, 12, 16;
L_0x5a0c206e7a60 .concat [ 16 16 0 0], L_0x5a0c206e79c0, L_0x5a0c206e7650;
L_0x5a0c206e7c20 .part v0x5a0c206b7090_0, 12, 16;
L_0x5a0c206e7cc0 .part v0x5a0c206b7090_0, 1, 27;
L_0x5a0c206e7e40 .cmp/eq 4, L_0x5a0c206e6a10, L_0x7c7c636ce570;
L_0x5a0c206e7f80 .part v0x5a0c206b7090_0, 4, 4;
L_0x5a0c206e80c0 .part v0x5a0c206b7090_0, 8, 4;
L_0x5a0c206e8160 .functor MUXZ 4, L_0x5a0c206e80c0, L_0x5a0c206e7f80, L_0x5a0c206e7e40, C4<>;
L_0x5a0c206e8020 .cmp/eq 4, L_0x5a0c206e6a10, L_0x7c7c636ce5b8;
L_0x5a0c206e83f0 .part v0x5a0c206b7090_0, 4, 4;
L_0x5a0c206e8760 .functor MUXZ 4, L_0x5a0c206e83f0, L_0x7c7c636ce600, L_0x5a0c206e8020, C4<>;
L_0x5a0c206e88f0 .part v0x5a0c206b7090_0, 0, 4;
L_0x5a0c206e8ab0 .part v0x5a0c206b7090_0, 8, 1;
L_0x5a0c206e8b50 .part v0x5a0c206b7090_0, 0, 1;
L_0x5a0c206e8d20 .part v0x5a0c206b7090_0, 0, 1;
S_0x5a0c206ac180 .scope module, "instrDec_WB" "InstructionDecoder" 5 725, 9 5 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 4 "instrOP";
    .port_info 2 /OUTPUT 4 "aluOP";
    .port_info 3 /OUTPUT 3 "branchOP";
    .port_info 4 /OUTPUT 32 "constAlu";
    .port_info 5 /OUTPUT 32 "constAluu";
    .port_info 6 /OUTPUT 32 "const16";
    .port_info 7 /OUTPUT 16 "const16u";
    .port_info 8 /OUTPUT 27 "const27";
    .port_info 9 /OUTPUT 4 "areg";
    .port_info 10 /OUTPUT 4 "breg";
    .port_info 11 /OUTPUT 4 "dreg";
    .port_info 12 /OUTPUT 1 "he";
    .port_info 13 /OUTPUT 1 "oe";
    .port_info 14 /OUTPUT 1 "sig";
v0x5a0c206ac480_0 .net *"_ivl_11", 15 0, L_0x5a0c206f2940;  1 drivers
v0x5a0c206ac580_0 .net *"_ivl_15", 15 0, L_0x5a0c206f2ad0;  1 drivers
v0x5a0c206ac660_0 .net *"_ivl_16", 15 0, L_0x5a0c206f2bc0;  1 drivers
L_0x7c7c636cf1d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206ac720_0 .net *"_ivl_21", 15 0, L_0x7c7c636cf1d0;  1 drivers
v0x5a0c206ac800_0 .net *"_ivl_23", 0 0, L_0x5a0c206f2da0;  1 drivers
v0x5a0c206ac930_0 .net *"_ivl_24", 15 0, L_0x5a0c206f2e40;  1 drivers
v0x5a0c206aca10_0 .net *"_ivl_27", 15 0, L_0x5a0c206f31b0;  1 drivers
L_0x7c7c636cf218 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5a0c206acaf0_0 .net/2u *"_ivl_34", 3 0, L_0x7c7c636cf218;  1 drivers
v0x5a0c206acbd0_0 .net *"_ivl_36", 0 0, L_0x5a0c206f3590;  1 drivers
v0x5a0c206acc90_0 .net *"_ivl_39", 3 0, L_0x5a0c206f36d0;  1 drivers
v0x5a0c206acd70_0 .net *"_ivl_41", 3 0, L_0x5a0c206f3810;  1 drivers
L_0x7c7c636cf260 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5a0c206ace50_0 .net/2u *"_ivl_44", 3 0, L_0x7c7c636cf260;  1 drivers
v0x5a0c206acf30_0 .net *"_ivl_46", 0 0, L_0x5a0c206f3770;  1 drivers
L_0x7c7c636cf2a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206acff0_0 .net/2u *"_ivl_48", 3 0, L_0x7c7c636cf2a8;  1 drivers
v0x5a0c206ad0d0_0 .net *"_ivl_51", 3 0, L_0x5a0c206f3b40;  1 drivers
v0x5a0c206ad1b0_0 .net *"_ivl_7", 0 0, L_0x5a0c206f24d0;  1 drivers
v0x5a0c206ad290_0 .net *"_ivl_8", 15 0, L_0x5a0c206f2570;  1 drivers
v0x5a0c206ad480_0 .net "aluOP", 3 0, L_0x5a0c206f2300;  1 drivers
v0x5a0c206ad560_0 .net "areg", 3 0, L_0x5a0c206f38b0;  1 drivers
v0x5a0c206ad640_0 .net "branchOP", 2 0, L_0x5a0c206f2430;  1 drivers
v0x5a0c206ad720_0 .net "breg", 3 0, L_0x5a0c206f3950;  1 drivers
v0x5a0c206ad800_0 .net "const16", 31 0, L_0x5a0c206f3250;  1 drivers
v0x5a0c206ad8e0_0 .net "const16u", 15 0, L_0x5a0c206f33c0;  1 drivers
v0x5a0c206ad9c0_0 .net "const27", 26 0, L_0x5a0c206f3460;  1 drivers
v0x5a0c206adaa0_0 .net "constAlu", 31 0, L_0x5a0c206f29e0;  1 drivers
v0x5a0c206adb80_0 .net "constAluu", 31 0, L_0x5a0c206f2cb0;  1 drivers
v0x5a0c206adc60_0 .net "dreg", 3 0, L_0x5a0c206f3dc0;  alias, 1 drivers
v0x5a0c206add40_0 .net "he", 0 0, L_0x5a0c206f3f30;  1 drivers
v0x5a0c206ade00_0 .net "instr", 31 0, v0x5a0c206b7860_0;  alias, 1 drivers
v0x5a0c206adee0_0 .net "instrOP", 3 0, L_0x5a0c206f2260;  1 drivers
v0x5a0c206adfc0_0 .net "oe", 0 0, L_0x5a0c206f3fd0;  1 drivers
v0x5a0c206ae080_0 .net "sig", 0 0, L_0x5a0c206f4150;  1 drivers
L_0x5a0c206f2260 .part v0x5a0c206b7860_0, 28, 4;
L_0x5a0c206f2300 .part v0x5a0c206b7860_0, 24, 4;
L_0x5a0c206f2430 .part v0x5a0c206b7860_0, 1, 3;
L_0x5a0c206f24d0 .part v0x5a0c206b7860_0, 23, 1;
LS_0x5a0c206f2570_0_0 .concat [ 1 1 1 1], L_0x5a0c206f24d0, L_0x5a0c206f24d0, L_0x5a0c206f24d0, L_0x5a0c206f24d0;
LS_0x5a0c206f2570_0_4 .concat [ 1 1 1 1], L_0x5a0c206f24d0, L_0x5a0c206f24d0, L_0x5a0c206f24d0, L_0x5a0c206f24d0;
LS_0x5a0c206f2570_0_8 .concat [ 1 1 1 1], L_0x5a0c206f24d0, L_0x5a0c206f24d0, L_0x5a0c206f24d0, L_0x5a0c206f24d0;
LS_0x5a0c206f2570_0_12 .concat [ 1 1 1 1], L_0x5a0c206f24d0, L_0x5a0c206f24d0, L_0x5a0c206f24d0, L_0x5a0c206f24d0;
L_0x5a0c206f2570 .concat [ 4 4 4 4], LS_0x5a0c206f2570_0_0, LS_0x5a0c206f2570_0_4, LS_0x5a0c206f2570_0_8, LS_0x5a0c206f2570_0_12;
L_0x5a0c206f2940 .part v0x5a0c206b7860_0, 8, 16;
L_0x5a0c206f29e0 .concat [ 16 16 0 0], L_0x5a0c206f2940, L_0x5a0c206f2570;
L_0x5a0c206f2ad0 .part v0x5a0c206b7860_0, 8, 16;
L_0x5a0c206f2bc0 .concat [ 16 0 0 0], L_0x5a0c206f2ad0;
L_0x5a0c206f2cb0 .concat [ 16 16 0 0], L_0x5a0c206f2bc0, L_0x7c7c636cf1d0;
L_0x5a0c206f2da0 .part v0x5a0c206b7860_0, 27, 1;
LS_0x5a0c206f2e40_0_0 .concat [ 1 1 1 1], L_0x5a0c206f2da0, L_0x5a0c206f2da0, L_0x5a0c206f2da0, L_0x5a0c206f2da0;
LS_0x5a0c206f2e40_0_4 .concat [ 1 1 1 1], L_0x5a0c206f2da0, L_0x5a0c206f2da0, L_0x5a0c206f2da0, L_0x5a0c206f2da0;
LS_0x5a0c206f2e40_0_8 .concat [ 1 1 1 1], L_0x5a0c206f2da0, L_0x5a0c206f2da0, L_0x5a0c206f2da0, L_0x5a0c206f2da0;
LS_0x5a0c206f2e40_0_12 .concat [ 1 1 1 1], L_0x5a0c206f2da0, L_0x5a0c206f2da0, L_0x5a0c206f2da0, L_0x5a0c206f2da0;
L_0x5a0c206f2e40 .concat [ 4 4 4 4], LS_0x5a0c206f2e40_0_0, LS_0x5a0c206f2e40_0_4, LS_0x5a0c206f2e40_0_8, LS_0x5a0c206f2e40_0_12;
L_0x5a0c206f31b0 .part v0x5a0c206b7860_0, 12, 16;
L_0x5a0c206f3250 .concat [ 16 16 0 0], L_0x5a0c206f31b0, L_0x5a0c206f2e40;
L_0x5a0c206f33c0 .part v0x5a0c206b7860_0, 12, 16;
L_0x5a0c206f3460 .part v0x5a0c206b7860_0, 1, 27;
L_0x5a0c206f3590 .cmp/eq 4, L_0x5a0c206f2260, L_0x7c7c636cf218;
L_0x5a0c206f36d0 .part v0x5a0c206b7860_0, 4, 4;
L_0x5a0c206f3810 .part v0x5a0c206b7860_0, 8, 4;
L_0x5a0c206f38b0 .functor MUXZ 4, L_0x5a0c206f3810, L_0x5a0c206f36d0, L_0x5a0c206f3590, C4<>;
L_0x5a0c206f3770 .cmp/eq 4, L_0x5a0c206f2260, L_0x7c7c636cf260;
L_0x5a0c206f3b40 .part v0x5a0c206b7860_0, 4, 4;
L_0x5a0c206f3950 .functor MUXZ 4, L_0x5a0c206f3b40, L_0x7c7c636cf2a8, L_0x5a0c206f3770, C4<>;
L_0x5a0c206f3dc0 .part v0x5a0c206b7860_0, 0, 4;
L_0x5a0c206f3f30 .part v0x5a0c206b7860_0, 8, 1;
L_0x5a0c206f3fd0 .part v0x5a0c206b7860_0, 0, 1;
L_0x5a0c206f4150 .part v0x5a0c206b7860_0, 0, 1;
S_0x5a0c206ae320 .scope module, "instrMem" "InstrMem" 5 199, 10 12 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk100";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 27 "addr";
    .port_info 4 /OUTPUT 32 "q";
    .port_info 5 /OUTPUT 1 "hit";
    .port_info 6 /OUTPUT 24 "bus_l1i_addr";
    .port_info 7 /OUTPUT 1 "bus_l1i_start";
    .port_info 8 /INPUT 32 "bus_l1i_q";
    .port_info 9 /INPUT 1 "bus_l1i_done";
    .port_info 10 /INPUT 1 "bus_l1i_ready";
    .port_info 11 /OUTPUT 9 "bus_i_rom_addr";
    .port_info 12 /INPUT 32 "bus_i_rom_q";
    .port_info 13 /INPUT 1 "clear";
    .port_info 14 /INPUT 1 "hold";
P_0x5a0c206ae4b0 .param/l "SDRAM_END" 1 10 34, C4<00000001000000000000000000000000>;
P_0x5a0c206ae4f0 .param/l "STATE_IDLE" 1 10 31, C4<000>;
P_0x5a0c206ae530 .param/l "STATE_WAIT" 1 10 32, C4<001>;
L_0x5a0c206ddc20 .functor OR 1, o0x7c7c63aa9f88, v0x5a0c206af560_0, C4<0>, C4<0>;
v0x5a0c206ae840_0 .net *"_ivl_0", 31 0, L_0x5a0c206dd4c0;  1 drivers
L_0x7c7c636ce138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206ae920_0 .net *"_ivl_11", 4 0, L_0x7c7c636ce138;  1 drivers
L_0x7c7c636ce180 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206aea00_0 .net/2u *"_ivl_12", 31 0, L_0x7c7c636ce180;  1 drivers
L_0x7c7c636ce1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a0c206aeaf0_0 .net/2u *"_ivl_20", 0 0, L_0x7c7c636ce1c8;  1 drivers
v0x5a0c206aebd0_0 .net *"_ivl_22", 0 0, L_0x5a0c206ddc20;  1 drivers
L_0x7c7c636ce0a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206aed00_0 .net *"_ivl_3", 4 0, L_0x7c7c636ce0a8;  1 drivers
L_0x7c7c636ce0f0 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0c206aede0_0 .net/2u *"_ivl_4", 31 0, L_0x7c7c636ce0f0;  1 drivers
v0x5a0c206aeec0_0 .net *"_ivl_8", 31 0, L_0x5a0c206dd720;  1 drivers
v0x5a0c206aefa0_0 .net "addr", 26 0, L_0x5a0c206dd380;  alias, 1 drivers
v0x5a0c206af080_0 .net "addr_l1i", 0 0, L_0x5a0c206dd8a0;  1 drivers
v0x5a0c206af140_0 .net "addr_rom", 0 0, L_0x5a0c206dd5b0;  1 drivers
v0x5a0c206af200_0 .net "bus_i_rom_addr", 8 0, L_0x5a0c206ddab0;  alias, 1 drivers
v0x5a0c206af2e0_0 .net "bus_i_rom_q", 31 0, v0x5a0c206c5d60_0;  alias, 1 drivers
v0x5a0c206af3c0_0 .net "bus_l1i_addr", 23 0, L_0x5a0c206dda10;  alias, 1 drivers
v0x5a0c206af4a0_0 .net "bus_l1i_done", 0 0, o0x7c7c63aa9f88;  alias, 0 drivers
v0x5a0c206af560_0 .var "bus_l1i_done_latch", 0 0;
v0x5a0c206af620_0 .net "bus_l1i_q", 31 0, o0x7c7c63aa9fe8;  alias, 0 drivers
v0x5a0c206af810_0 .net "bus_l1i_ready", 0 0, o0x7c7c63aaa018;  alias, 0 drivers
v0x5a0c206af8d0_0 .var "bus_l1i_start", 0 0;
v0x5a0c206af990_0 .net "clear", 0 0, v0x5a0c206bff40_0;  1 drivers
v0x5a0c206afa50_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206afaf0_0 .net "clk100", 0 0, v0x5a0c206cc1e0_0;  alias, 1 drivers
v0x5a0c206afbc0_0 .net "hit", 0 0, L_0x5a0c206ddc90;  alias, 1 drivers
v0x5a0c206afc60_0 .net "hold", 0 0, v0x5a0c206c3dd0_0;  1 drivers
v0x5a0c206afd00_0 .net "q", 31 0, L_0x5a0c206dde20;  alias, 1 drivers
v0x5a0c206afdf0_0 .net "reset", 0 0, v0x5a0c206cc280_0;  alias, 1 drivers
v0x5a0c206afec0_0 .var "state", 2 0;
L_0x5a0c206dd4c0 .concat [ 27 5 0 0], L_0x5a0c206dd380, L_0x7c7c636ce0a8;
L_0x5a0c206dd5b0 .cmp/ge 32, L_0x5a0c206dd4c0, L_0x7c7c636ce0f0;
L_0x5a0c206dd720 .concat [ 27 5 0 0], L_0x5a0c206dd380, L_0x7c7c636ce138;
L_0x5a0c206dd8a0 .cmp/gt 32, L_0x7c7c636ce180, L_0x5a0c206dd720;
L_0x5a0c206dda10 .part L_0x5a0c206dd380, 0, 24;
L_0x5a0c206ddab0 .part L_0x5a0c206dd380, 0, 9;
L_0x5a0c206ddc90 .functor MUXZ 1, L_0x5a0c206ddc20, L_0x7c7c636ce1c8, L_0x5a0c206dd5b0, C4<>;
L_0x5a0c206dde20 .functor MUXZ 32, o0x7c7c63aa9fe8, v0x5a0c206c5d60_0, L_0x5a0c206dd5b0, C4<>;
S_0x5a0c206b01c0 .scope module, "intController" "IntController" 5 96, 11 7 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "int1";
    .port_info 3 /INPUT 1 "int2";
    .port_info 4 /INPUT 1 "int3";
    .port_info 5 /INPUT 1 "int4";
    .port_info 6 /INPUT 1 "int5";
    .port_info 7 /INPUT 1 "int6";
    .port_info 8 /INPUT 1 "int7";
    .port_info 9 /INPUT 1 "int8";
    .port_info 10 /INPUT 1 "int9";
    .port_info 11 /INPUT 1 "int10";
    .port_info 12 /INPUT 1 "intDisabled";
    .port_info 13 /OUTPUT 1 "intCPU";
    .port_info 14 /OUTPUT 8 "intID";
v0x5a0c206b0540_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b0600_0 .net "int1", 0 0, L_0x7c7c636cf3c8;  alias, 1 drivers
v0x5a0c206b06c0_0 .net "int10", 0 0, o0x7c7c63aaa438;  alias, 0 drivers
v0x5a0c206b0760_0 .var "int10_prev", 0 0;
v0x5a0c206b0820_0 .var "int10_triggered", 0 0;
v0x5a0c206b0930_0 .var "int1_prev", 0 0;
v0x5a0c206b09f0_0 .var "int1_triggered", 0 0;
v0x5a0c206b0ab0_0 .net "int2", 0 0, L_0x7c7c636cf410;  alias, 1 drivers
v0x5a0c206b0b70_0 .var "int2_prev", 0 0;
v0x5a0c206b0cc0_0 .var "int2_triggered", 0 0;
v0x5a0c206b0d80_0 .net "int3", 0 0, L_0x7c7c636cf458;  alias, 1 drivers
v0x5a0c206b0e40_0 .var "int3_prev", 0 0;
v0x5a0c206b0f00_0 .var "int3_triggered", 0 0;
v0x5a0c206b0fc0_0 .net "int4", 0 0, L_0x7c7c636cf4a0;  alias, 1 drivers
v0x5a0c206b1080_0 .var "int4_prev", 0 0;
v0x5a0c206b1140_0 .var "int4_triggered", 0 0;
v0x5a0c206b1200_0 .net "int5", 0 0, L_0x7c7c636cf4e8;  alias, 1 drivers
v0x5a0c206b13d0_0 .var "int5_prev", 0 0;
v0x5a0c206b1490_0 .var "int5_triggered", 0 0;
v0x5a0c206b1550_0 .net "int6", 0 0, L_0x7c7c636cf530;  alias, 1 drivers
v0x5a0c206b1610_0 .var "int6_prev", 0 0;
v0x5a0c206b16d0_0 .var "int6_triggered", 0 0;
v0x5a0c206b1790_0 .net "int7", 0 0, L_0x7c7c636cf578;  alias, 1 drivers
v0x5a0c206b1850_0 .var "int7_prev", 0 0;
v0x5a0c206b1910_0 .var "int7_triggered", 0 0;
v0x5a0c206b19d0_0 .net "int8", 0 0, L_0x7c7c636cf5c0;  alias, 1 drivers
v0x5a0c206b1a90_0 .var "int8_prev", 0 0;
v0x5a0c206b1b50_0 .var "int8_triggered", 0 0;
v0x5a0c206b1c10_0 .net "int9", 0 0, o0x7c7c63aaa918;  alias, 0 drivers
v0x5a0c206b1cd0_0 .var "int9_prev", 0 0;
v0x5a0c206b1d90_0 .var "int9_triggered", 0 0;
v0x5a0c206b1e50_0 .var "intCPU", 0 0;
v0x5a0c206b1f10_0 .net "intDisabled", 0 0, v0x5a0c206c1f70_0;  1 drivers
v0x5a0c206b1fd0_0 .var "intID", 7 0;
v0x5a0c206b20b0_0 .net "reset", 0 0, v0x5a0c206cc280_0;  alias, 1 drivers
E_0x5a0c206b04c0 .event posedge, v0x5a0c206a45a0_0;
S_0x5a0c206b23b0 .scope module, "regbank" "Regbank" 5 299, 12 5 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "addr_a";
    .port_info 3 /INPUT 4 "addr_b";
    .port_info 4 /OUTPUT 32 "data_a";
    .port_info 5 /OUTPUT 32 "data_b";
    .port_info 6 /INPUT 4 "addr_d";
    .port_info 7 /INPUT 32 "data_d";
    .port_info 8 /INPUT 1 "we";
    .port_info 9 /INPUT 1 "clear";
    .port_info 10 /INPUT 1 "hold";
v0x5a0c206b2590_0 .net "addr_a", 3 0, L_0x5a0c206dfc00;  alias, 1 drivers
v0x5a0c206b2670_0 .net "addr_b", 3 0, L_0x5a0c206dffa0;  alias, 1 drivers
v0x5a0c206b2710_0 .net "addr_d", 3 0, L_0x5a0c206f3dc0;  alias, 1 drivers
v0x5a0c206b2810_0 .net "clear", 0 0, v0x5a0c206bfdd0_0;  1 drivers
v0x5a0c206b28b0_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b29a0_0 .net "data_a", 31 0, L_0x5a0c206e0600;  alias, 1 drivers
v0x5a0c206b2a60_0 .var "data_a_reg", 31 0;
v0x5a0c206b2b40_0 .net "data_b", 31 0, L_0x5a0c206e06f0;  alias, 1 drivers
v0x5a0c206b2c20_0 .var "data_b_reg", 31 0;
v0x5a0c206b2d00_0 .net "data_d", 31 0, v0x5a0c206bf650_0;  1 drivers
v0x5a0c206b2de0_0 .net "hold", 0 0, v0x5a0c206c3c90_0;  1 drivers
v0x5a0c206b2ea0_0 .var/i "i", 31 0;
v0x5a0c206b2f80_0 .var "ramResulta", 31 0;
v0x5a0c206b3060_0 .var "ramResultb", 31 0;
v0x5a0c206b3140 .array "regs", 15 0, 31 0;
v0x5a0c206b3200_0 .net "reset", 0 0, v0x5a0c206cc280_0;  alias, 1 drivers
v0x5a0c206b32a0_0 .var "useRamResult_a", 0 0;
v0x5a0c206b3470_0 .var "useRamResult_b", 0 0;
v0x5a0c206b3530_0 .net "we", 0 0, L_0x5a0c206f1f00;  alias, 1 drivers
L_0x5a0c206e0600 .functor MUXZ 32, v0x5a0c206b2a60_0, v0x5a0c206b2f80_0, v0x5a0c206b32a0_0, C4<>;
L_0x5a0c206e06f0 .functor MUXZ 32, v0x5a0c206b2c20_0, v0x5a0c206b3060_0, v0x5a0c206b3470_0, C4<>;
S_0x5a0c206b3750 .scope module, "regr_alu_result_EX_MEM" "Regr" 5 472, 13 6 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5a0c206b38e0 .param/l "N" 0 13 14, +C4<00000000000000000000000000100000>;
v0x5a0c206b39b0_0 .net "clear", 0 0, L_0x5a0c206e6790;  1 drivers
v0x5a0c206b3a90_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b3b50_0 .net "hold", 0 0, v0x5a0c206c3d30_0;  1 drivers
v0x5a0c206b3c20_0 .net "in", 31 0, L_0x5a0c206e4b20;  alias, 1 drivers
v0x5a0c206b3ce0_0 .var "out", 31 0;
S_0x5a0c206b3e60 .scope module, "regr_alu_result_MEM_WB" "Regr" 5 703, 13 6 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5a0c206b4040 .param/l "N" 0 13 14, +C4<00000000000000000000000000100000>;
v0x5a0c206b4220_0 .net "clear", 0 0, L_0x5a0c206f1ac0;  1 drivers
v0x5a0c206b4300_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b43c0_0 .net "hold", 0 0, v0x5a0c206c3e70_0;  alias, 1 drivers
v0x5a0c206b44c0_0 .net "in", 31 0, v0x5a0c206b3ce0_0;  alias, 1 drivers
v0x5a0c206b4590_0 .var "out", 31 0;
S_0x5a0c206b4700 .scope module, "regr_cuflags_DE_EX" "Regr" 5 346, 13 6 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 14 "in";
    .port_info 4 /OUTPUT 14 "out";
P_0x5a0c206b48e0 .param/l "N" 0 13 14, +C4<00000000000000000000000000001110>;
v0x5a0c206b4a30_0 .net "clear", 0 0, L_0x5a0c206e0b00;  1 drivers
v0x5a0c206b4b10_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b4bd0_0 .net "hold", 0 0, v0x5a0c206c3c90_0;  alias, 1 drivers
v0x5a0c206b4cd0_0 .net "in", 13 0, L_0x5a0c206e0ba0;  1 drivers
v0x5a0c206b4d70_0 .var "out", 13 0;
S_0x5a0c206b4f20 .scope module, "regr_cuflags_EX_MEM" "Regr" 5 463, 13 6 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 11 "in";
    .port_info 4 /OUTPUT 11 "out";
P_0x5a0c206b5100 .param/l "N" 0 13 14, +C4<00000000000000000000000000001011>;
v0x5a0c206b5250_0 .net "clear", 0 0, L_0x5a0c206e52f0;  1 drivers
v0x5a0c206b5330_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b53f0_0 .net "hold", 0 0, v0x5a0c206c3d30_0;  alias, 1 drivers
v0x5a0c206b54f0_0 .net "in", 10 0, L_0x5a0c206e5400;  1 drivers
v0x5a0c206b5590_0 .var "out", 10 0;
S_0x5a0c206b5740 .scope module, "regr_cuflags_MEM_WB" "Regr" 5 713, 13 6 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 3 "in";
    .port_info 4 /OUTPUT 3 "out";
P_0x5a0c206b5920 .param/l "N" 0 13 14, +C4<00000000000000000000000000000011>;
v0x5a0c206b5a70_0 .net "clear", 0 0, L_0x5a0c206f1bc0;  1 drivers
v0x5a0c206b5b50_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b5d20_0 .net "hold", 0 0, v0x5a0c206c3e70_0;  alias, 1 drivers
v0x5a0c206b5e40_0 .net "in", 2 0, L_0x5a0c206e5360;  1 drivers
v0x5a0c206b5ee0_0 .var "out", 2 0;
S_0x5a0c206b60b0 .scope module, "regr_instr_DE_EX" "Regr" 5 322, 13 6 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5a0c206b6290 .param/l "N" 0 13 14, +C4<00000000000000000000000000100000>;
v0x5a0c206b63b0_0 .net "clear", 0 0, L_0x5a0c206e0860;  1 drivers
v0x5a0c206b6490_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b6550_0 .net "hold", 0 0, v0x5a0c206c3c90_0;  alias, 1 drivers
v0x5a0c206b6670_0 .net "in", 31 0, L_0x5a0c206dde20;  alias, 1 drivers
v0x5a0c206b6760_0 .var "out", 31 0;
S_0x5a0c206b68d0 .scope module, "regr_instr_EX_MEM" "Regr" 5 433, 13 6 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5a0c206b6bc0 .param/l "N" 0 13 14, +C4<00000000000000000000000000100000>;
v0x5a0c206b6ce0_0 .net "clear", 0 0, L_0x5a0c206e0a90;  1 drivers
v0x5a0c206b6dc0_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b6e80_0 .net "hold", 0 0, v0x5a0c206c3d30_0;  alias, 1 drivers
v0x5a0c206b6fa0_0 .net "in", 31 0, v0x5a0c206b6760_0;  alias, 1 drivers
v0x5a0c206b7090_0 .var "out", 31 0;
S_0x5a0c206b7200 .scope module, "regr_instr_MEM_WB" "Regr" 5 694, 13 6 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5a0c206b73e0 .param/l "N" 0 13 14, +C4<00000000000000000000000000100000>;
v0x5a0c206b7500_0 .net "clear", 0 0, L_0x5a0c206f19a0;  1 drivers
v0x5a0c206b75e0_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b76a0_0 .net "hold", 0 0, v0x5a0c206c3e70_0;  alias, 1 drivers
v0x5a0c206b7770_0 .net "in", 31 0, v0x5a0c206b7090_0;  alias, 1 drivers
v0x5a0c206b7860_0 .var "out", 31 0;
S_0x5a0c206b79d0 .scope module, "regr_pc_DE_EX" "Regr" 5 331, 13 6 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 27 "in";
    .port_info 4 /OUTPUT 27 "out";
P_0x5a0c206b7bb0 .param/l "N" 0 13 14, +C4<00000000000000000000000000011011>;
v0x5a0c206b7d00_0 .net "clear", 0 0, L_0x5a0c206e0980;  1 drivers
v0x5a0c206b7de0_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b7ea0_0 .net "hold", 0 0, v0x5a0c206c3c90_0;  alias, 1 drivers
v0x5a0c206b7f70_0 .net "in", 26 0, v0x5a0c206b9040_0;  alias, 1 drivers
v0x5a0c206b8010_0 .var "out", 26 0;
S_0x5a0c206b81e0 .scope module, "regr_pc_EX_MEM" "Regr" 5 451, 13 6 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 27 "in";
    .port_info 4 /OUTPUT 27 "out";
P_0x5a0c206b83c0 .param/l "N" 0 13 14, +C4<00000000000000000000000000011011>;
v0x5a0c206b8510_0 .net "clear", 0 0, L_0x5a0c206e5280;  1 drivers
v0x5a0c206b85f0_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b86b0_0 .net "hold", 0 0, v0x5a0c206c3d30_0;  alias, 1 drivers
v0x5a0c206b8780_0 .net "in", 26 0, v0x5a0c206b8010_0;  alias, 1 drivers
v0x5a0c206b8850_0 .var "out", 26 0;
S_0x5a0c206b89d0 .scope module, "regr_pc_FE_DE" "Regr" 5 226, 13 6 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 27 "in";
    .port_info 4 /OUTPUT 27 "out";
P_0x5a0c206b8bb0 .param/l "N" 0 13 14, +C4<00000000000000000000000000011011>;
v0x5a0c206b8d00_0 .net "clear", 0 0, L_0x5a0c206de030;  1 drivers
v0x5a0c206b8de0_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b8ea0_0 .net "hold", 0 0, v0x5a0c206c3dd0_0;  alias, 1 drivers
v0x5a0c206b8fa0_0 .net "in", 26 0, v0x5a0c206c2f10_0;  1 drivers
v0x5a0c206b9040_0 .var "out", 26 0;
S_0x5a0c206b91e0 .scope module, "regr_regdata_EX_MEM" "Regr" 5 442, 13 6 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 64 "in";
    .port_info 4 /OUTPUT 64 "out";
P_0x5a0c206b93c0 .param/l "N" 0 13 14, +C4<00000000000000000000000001000000>;
v0x5a0c206b9510_0 .net "clear", 0 0, L_0x5a0c206e1720;  1 drivers
v0x5a0c206b95f0_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206b96b0_0 .net "hold", 0 0, v0x5a0c206c3d30_0;  alias, 1 drivers
v0x5a0c206b9780_0 .net "in", 63 0, L_0x5a0c206e4ec0;  1 drivers
v0x5a0c206b9820_0 .var "out", 63 0;
S_0x5a0c206b99a0 .scope module, "stack" "Stack" 5 679, 14 9 0, S_0x5a0c20671aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
    .port_info 4 /INPUT 1 "push";
    .port_info 5 /INPUT 1 "pop";
    .port_info 6 /INPUT 1 "clear";
    .port_info 7 /INPUT 1 "hold";
v0x5a0c206b9ca0_0 .net "clear", 0 0, v0x5a0c206c0010_0;  alias, 1 drivers
v0x5a0c206b9d60_0 .net "clk", 0 0, v0x5a0c206cc140_0;  alias, 1 drivers
v0x5a0c206ba010_0 .net "d", 31 0, L_0x5a0c206e5190;  alias, 1 drivers
v0x5a0c206ba110_0 .net "hold", 0 0, v0x5a0c206c3e70_0;  alias, 1 drivers
v0x5a0c206ba1b0_0 .var/i "i", 31 0;
v0x5a0c206ba250_0 .net "pop", 0 0, L_0x5a0c206e5a20;  alias, 1 drivers
v0x5a0c206ba310_0 .var "ptr", 9 0;
v0x5a0c206ba3f0_0 .net "push", 0 0, L_0x5a0c206e5930;  alias, 1 drivers
v0x5a0c206ba4b0_0 .net "q", 31 0, L_0x5a0c206f18b0;  alias, 1 drivers
v0x5a0c206ba590_0 .var "qreg", 31 0;
v0x5a0c206ba670_0 .var "ramResult", 31 0;
v0x5a0c206ba750_0 .net "reset", 0 0, v0x5a0c206cc280_0;  alias, 1 drivers
v0x5a0c206ba880 .array "stack", 0 1023, 31 0;
v0x5a0c206ba940_0 .var "useRamResult", 0 0;
L_0x5a0c206f18b0 .functor MUXZ 32, v0x5a0c206ba590_0, v0x5a0c206ba670_0, v0x5a0c206ba940_0, C4<>;
S_0x5a0c206c4590 .scope module, "mem" "variable_latency_instruction_memory" 4 151, 4 21 0, S_0x5a0c2066bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk100";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 27 "bus_i_sdram_addr";
    .port_info 3 /INPUT 1 "bus_i_sdram_start";
    .port_info 4 /OUTPUT 32 "bus_i_sdram_q";
    .port_info 5 /OUTPUT 1 "bus_l1i_done";
    .port_info 6 /OUTPUT 1 "bus_l1i_ready";
P_0x5a0c206c4790 .param/l "LATENCY" 0 4 33, +C4<00000000000000000000000000000010>;
P_0x5a0c206c47d0 .param/l "STATE_IDLE" 1 4 53, C4<000>;
P_0x5a0c206c4810 .param/l "STATE_WAIT" 1 4 54, C4<001>;
L_0x5a0c206cc8f0 .functor BUFZ 1, v0x5a0c206c5400_0, C4<0>, C4<0>, C4<0>;
v0x5a0c206c4b30_0 .net "bus_i_sdram_addr", 26 0, L_0x5a0c206cca20;  1 drivers
v0x5a0c206c4c10_0 .net "bus_i_sdram_q", 31 0, v0x5a0c206c51a0_0;  alias, 1 drivers
v0x5a0c206c4d20_0 .net "bus_i_sdram_start", 0 0, L_0x5a0c206ef920;  alias, 1 drivers
v0x5a0c206c4e10_0 .net "bus_l1i_done", 0 0, v0x5a0c206c5280_0;  alias, 1 drivers
v0x5a0c206c4f00_0 .net "bus_l1i_ready", 0 0, L_0x5a0c206cc8f0;  alias, 1 drivers
v0x5a0c206c5040_0 .net "clk100", 0 0, v0x5a0c206cc1e0_0;  alias, 1 drivers
v0x5a0c206c50e0_0 .var "counter", 3 0;
v0x5a0c206c51a0_0 .var "data_out", 31 0;
v0x5a0c206c5280_0 .var "done", 0 0;
v0x5a0c206c5340 .array "memory", 511 0, 31 0;
v0x5a0c206c5400_0 .var "ready", 0 0;
v0x5a0c206c54c0_0 .net "reset", 0 0, v0x5a0c206cc280_0;  alias, 1 drivers
v0x5a0c206c5560_0 .var "state", 2 0;
S_0x5a0c206c5760 .scope module, "rom" "ROM" 4 128, 15 6 0, S_0x5a0c2066bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr_instr";
    .port_info 2 /INPUT 9 "addr_data";
    .port_info 3 /OUTPUT 32 "q_instr";
    .port_info 4 /OUTPUT 32 "q_data";
v0x5a0c206c5970_0 .net "addr_data", 8 0, L_0x5a0c206ec000;  alias, 1 drivers
v0x5a0c206c5a80_0 .net "addr_instr", 8 0, L_0x5a0c206ddab0;  alias, 1 drivers
v0x5a0c206c5b90_0 .net "clk", 0 0, v0x5a0c206cc1e0_0;  alias, 1 drivers
v0x5a0c206c5cc0_0 .var "q_data", 31 0;
v0x5a0c206c5d60_0 .var "q_instr", 31 0;
v0x5a0c206c5ec0 .array "rom", 511 0, 31 0;
S_0x5a0c206c6020 .scope module, "vram32" "VRAM" 4 172, 16 5 0, S_0x5a0c2066bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "cpu_clk";
    .port_info 1 /INPUT 32 "cpu_d";
    .port_info 2 /INPUT 11 "cpu_addr";
    .port_info 3 /INPUT 1 "cpu_we";
    .port_info 4 /OUTPUT 32 "cpu_q";
    .port_info 5 /INPUT 1 "gpu_clk";
    .port_info 6 /INPUT 32 "gpu_d";
    .port_info 7 /INPUT 11 "gpu_addr";
    .port_info 8 /INPUT 1 "gpu_we";
    .port_info 9 /OUTPUT 32 "gpu_q";
P_0x5a0c206b5c10 .param/l "ADDR_BITS" 0 16 9, +C4<00000000000000000000000000001011>;
P_0x5a0c206b5c50 .param/str "LIST" 0 16 10, "FPGA/Data/Simulation/vram32.list";
P_0x5a0c206b5c90 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000100000>;
P_0x5a0c206b5cd0 .param/l "WORDS" 0 16 8, +C4<00000000000000000000010000100000>;
v0x5a0c206c6510_0 .net "cpu_addr", 10 0, L_0x5a0c206ec240;  alias, 1 drivers
v0x5a0c206c6640_0 .net "cpu_clk", 0 0, v0x5a0c206cc1e0_0;  alias, 1 drivers
v0x5a0c206c6700_0 .net "cpu_d", 31 0, L_0x5a0c206eca60;  alias, 1 drivers
v0x5a0c206c67f0_0 .var "cpu_q", 31 0;
v0x5a0c206c68e0_0 .net "cpu_we", 0 0, L_0x5a0c206ed130;  alias, 1 drivers
o0x7c7c63aadca8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x5a0c206c6a20_0 .net "gpu_addr", 10 0, o0x7c7c63aadca8;  0 drivers
o0x7c7c63aadcd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c206c6b00_0 .net "gpu_clk", 0 0, o0x7c7c63aadcd8;  0 drivers
o0x7c7c63aadd08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5a0c206c6bc0_0 .net "gpu_d", 31 0, o0x7c7c63aadd08;  0 drivers
v0x5a0c206c6ca0_0 .var "gpu_q", 31 0;
o0x7c7c63aadd68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c206c6d80_0 .net "gpu_we", 0 0, o0x7c7c63aadd68;  0 drivers
v0x5a0c206c6e40 .array "ram", 1055 0, 31 0;
E_0x5a0c206c4a40 .event posedge, v0x5a0c206c6b00_0;
S_0x5a0c206c70a0 .scope module, "vram8" "VRAM" 4 199, 16 5 0, S_0x5a0c2066bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "cpu_clk";
    .port_info 1 /INPUT 8 "cpu_d";
    .port_info 2 /INPUT 14 "cpu_addr";
    .port_info 3 /INPUT 1 "cpu_we";
    .port_info 4 /OUTPUT 8 "cpu_q";
    .port_info 5 /INPUT 1 "gpu_clk";
    .port_info 6 /INPUT 8 "gpu_d";
    .port_info 7 /INPUT 14 "gpu_addr";
    .port_info 8 /INPUT 1 "gpu_we";
    .port_info 9 /OUTPUT 8 "gpu_q";
P_0x5a0c206c7280 .param/l "ADDR_BITS" 0 16 9, +C4<00000000000000000000000000001110>;
P_0x5a0c206c72c0 .param/str "LIST" 0 16 10, "FPGA/Data/Simulation/vram8.list";
P_0x5a0c206c7300 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000001000>;
P_0x5a0c206c7340 .param/l "WORDS" 0 16 8, +C4<00000000000000000010000000000010>;
v0x5a0c206c76e0_0 .net "cpu_addr", 13 0, L_0x5a0c206ec2e0;  alias, 1 drivers
v0x5a0c206c7810_0 .net "cpu_clk", 0 0, v0x5a0c206cc1e0_0;  alias, 1 drivers
v0x5a0c206c78d0_0 .net "cpu_d", 7 0, L_0x5a0c206ecb60;  alias, 1 drivers
v0x5a0c206c79c0_0 .var "cpu_q", 7 0;
v0x5a0c206c7ab0_0 .net "cpu_we", 0 0, L_0x5a0c206ed3a0;  alias, 1 drivers
o0x7c7c63aadf78 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x5a0c206c7bf0_0 .net "gpu_addr", 13 0, o0x7c7c63aadf78;  0 drivers
o0x7c7c63aadfa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c206c7cd0_0 .net "gpu_clk", 0 0, o0x7c7c63aadfa8;  0 drivers
o0x7c7c63aadfd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5a0c206c7d90_0 .net "gpu_d", 7 0, o0x7c7c63aadfd8;  0 drivers
v0x5a0c206c7e70_0 .var "gpu_q", 7 0;
o0x7c7c63aae038 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c206c7f50_0 .net "gpu_we", 0 0, o0x7c7c63aae038;  0 drivers
v0x5a0c206c8010 .array "ram", 8193 0, 7 0;
E_0x5a0c206c7660 .event posedge, v0x5a0c206c7cd0_0;
S_0x5a0c206c8270 .scope module, "vrampx" "VRAM" 4 253, 16 5 0, S_0x5a0c2066bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "cpu_clk";
    .port_info 1 /INPUT 8 "cpu_d";
    .port_info 2 /INPUT 17 "cpu_addr";
    .port_info 3 /INPUT 1 "cpu_we";
    .port_info 4 /OUTPUT 8 "cpu_q";
    .port_info 5 /INPUT 1 "gpu_clk";
    .port_info 6 /INPUT 8 "gpu_d";
    .port_info 7 /INPUT 17 "gpu_addr";
    .port_info 8 /INPUT 1 "gpu_we";
    .port_info 9 /OUTPUT 8 "gpu_q";
P_0x5a0c206c8400 .param/l "ADDR_BITS" 0 16 9, +C4<00000000000000000000000000010001>;
P_0x5a0c206c8440 .param/str "LIST" 0 16 10, "FPGA/Data/Simulation/vramPX.list";
P_0x5a0c206c8480 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000001000>;
P_0x5a0c206c84c0 .param/l "WORDS" 0 16 8, +C4<00000000000000010010110000000000>;
v0x5a0c206c8860_0 .net "cpu_addr", 16 0, L_0x5a0c206ec650;  alias, 1 drivers
v0x5a0c206c8990_0 .net "cpu_clk", 0 0, v0x5a0c206cc1e0_0;  alias, 1 drivers
v0x5a0c206c8a50_0 .net "cpu_d", 7 0, L_0x5a0c206ec780;  alias, 1 drivers
v0x5a0c206c8b40_0 .var "cpu_q", 7 0;
v0x5a0c206c8c30_0 .net "cpu_we", 0 0, L_0x5a0c206ed750;  alias, 1 drivers
o0x7c7c63aae248 .functor BUFZ 17, C4<zzzzzzzzzzzzzzzzz>; HiZ drive
v0x5a0c206c8d70_0 .net "gpu_addr", 16 0, o0x7c7c63aae248;  0 drivers
o0x7c7c63aae278 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c206c8e50_0 .net "gpu_clk", 0 0, o0x7c7c63aae278;  0 drivers
o0x7c7c63aae2a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5a0c206c8f10_0 .net "gpu_d", 7 0, o0x7c7c63aae2a8;  0 drivers
v0x5a0c206c8ff0_0 .var "gpu_q", 7 0;
o0x7c7c63aae308 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c206c90d0_0 .net "gpu_we", 0 0, o0x7c7c63aae308;  0 drivers
v0x5a0c206c9190 .array "ram", 76799 0, 7 0;
E_0x5a0c206c87e0 .event posedge, v0x5a0c206c8e50_0;
S_0x5a0c206c93f0 .scope module, "vramspr" "VRAM" 4 226, 16 5 0, S_0x5a0c2066bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "cpu_clk";
    .port_info 1 /INPUT 9 "cpu_d";
    .port_info 2 /INPUT 8 "cpu_addr";
    .port_info 3 /INPUT 1 "cpu_we";
    .port_info 4 /OUTPUT 9 "cpu_q";
    .port_info 5 /INPUT 1 "gpu_clk";
    .port_info 6 /INPUT 9 "gpu_d";
    .port_info 7 /INPUT 8 "gpu_addr";
    .port_info 8 /INPUT 1 "gpu_we";
    .port_info 9 /OUTPUT 9 "gpu_q";
P_0x5a0c206c9580 .param/l "ADDR_BITS" 0 16 9, +C4<00000000000000000000000000001000>;
P_0x5a0c206c95c0 .param/str "LIST" 0 16 10, "FPGA/Data/Simulation/vramSPR.list";
P_0x5a0c206c9600 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000001001>;
P_0x5a0c206c9640 .param/l "WORDS" 0 16 8, +C4<00000000000000000000000100000000>;
v0x5a0c206c99e0_0 .net "cpu_addr", 7 0, L_0x5a0c206ec520;  alias, 1 drivers
v0x5a0c206c9b10_0 .net "cpu_clk", 0 0, v0x5a0c206cc1e0_0;  alias, 1 drivers
v0x5a0c206c9ce0_0 .net "cpu_d", 8 0, L_0x5a0c206ecc90;  alias, 1 drivers
v0x5a0c206c9dd0_0 .var "cpu_q", 8 0;
v0x5a0c206c9ec0_0 .net "cpu_we", 0 0, L_0x5a0c206ed4d0;  alias, 1 drivers
o0x7c7c63aae518 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5a0c206ca000_0 .net "gpu_addr", 7 0, o0x7c7c63aae518;  0 drivers
o0x7c7c63aae548 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c206ca0e0_0 .net "gpu_clk", 0 0, o0x7c7c63aae548;  0 drivers
o0x7c7c63aae578 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x5a0c206ca1a0_0 .net "gpu_d", 8 0, o0x7c7c63aae578;  0 drivers
v0x5a0c206ca280_0 .var "gpu_q", 8 0;
o0x7c7c63aae5d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0c206ca360_0 .net "gpu_we", 0 0, o0x7c7c63aae5d8;  0 drivers
v0x5a0c206ca420 .array "ram", 255 0, 8 0;
E_0x5a0c206c9960 .event posedge, v0x5a0c206ca0e0_0;
    .scope S_0x5a0c206c5760;
T_0 ;
    %vpi_call 15 20 "$readmemb", "FPGA/Data/Simulation/rom.list", v0x5a0c206c5ec0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0c206c5d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0c206c5cc0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x5a0c206c5760;
T_1 ;
    %wait E_0x5a0c20580a40;
    %load/vec4 v0x5a0c206c5a80_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206c5ec0, 4;
    %assign/vec4 v0x5a0c206c5d60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5a0c206c5760;
T_2 ;
    %wait E_0x5a0c20580a40;
    %load/vec4 v0x5a0c206c5970_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206c5ec0, 4;
    %assign/vec4 v0x5a0c206c5cc0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a0c206c4590;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a0c206c5560_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_0x5a0c206c4590;
T_4 ;
    %vpi_call 4 46 "$readmemb", "FPGA/Data/Simulation/rom.list", v0x5a0c206c5340 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0c206c51a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0c206c50e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206c5400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206c5280_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5a0c206c4590;
T_5 ;
    %wait E_0x5a0c20580a40;
    %load/vec4 v0x5a0c206c54c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a0c206c5560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c5400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c5280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a0c206c50e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5a0c206c5560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206c5400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c5280_0, 0;
    %load/vec4 v0x5a0c206c4d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5a0c206c5560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c5400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c5280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a0c206c50e0_0, 0;
T_5.5 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x5a0c206c50e0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_5.7, 5;
    %load/vec4 v0x5a0c206c50e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5a0c206c50e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c5400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c5280_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a0c206c50e0_0, 0;
    %ix/getv 4, v0x5a0c206c4b30_0;
    %load/vec4a v0x5a0c206c5340, 4;
    %assign/vec4 v0x5a0c206c51a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206c5400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206c5280_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a0c206c5560_0, 0;
T_5.8 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5a0c206c6020;
T_6 ;
    %wait E_0x5a0c20580a40;
    %load/vec4 v0x5a0c206c6510_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206c6e40, 4;
    %assign/vec4 v0x5a0c206c67f0_0, 0;
    %load/vec4 v0x5a0c206c68e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5a0c206c6700_0;
    %assign/vec4 v0x5a0c206c67f0_0, 0;
    %load/vec4 v0x5a0c206c6700_0;
    %load/vec4 v0x5a0c206c6510_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0c206c6e40, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5a0c206c6020;
T_7 ;
    %wait E_0x5a0c206c4a40;
    %load/vec4 v0x5a0c206c6a20_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206c6e40, 4;
    %assign/vec4 v0x5a0c206c6ca0_0, 0;
    %load/vec4 v0x5a0c206c6d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5a0c206c6bc0_0;
    %assign/vec4 v0x5a0c206c6ca0_0, 0;
    %load/vec4 v0x5a0c206c6bc0_0;
    %load/vec4 v0x5a0c206c6a20_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0c206c6e40, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a0c206c6020;
T_8 ;
    %vpi_call 16 53 "$readmemb", P_0x5a0c206b5c50, v0x5a0c206c6e40 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5a0c206c70a0;
T_9 ;
    %wait E_0x5a0c20580a40;
    %load/vec4 v0x5a0c206c76e0_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206c8010, 4;
    %assign/vec4 v0x5a0c206c79c0_0, 0;
    %load/vec4 v0x5a0c206c7ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5a0c206c78d0_0;
    %assign/vec4 v0x5a0c206c79c0_0, 0;
    %load/vec4 v0x5a0c206c78d0_0;
    %load/vec4 v0x5a0c206c76e0_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0c206c8010, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5a0c206c70a0;
T_10 ;
    %wait E_0x5a0c206c7660;
    %load/vec4 v0x5a0c206c7bf0_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206c8010, 4;
    %assign/vec4 v0x5a0c206c7e70_0, 0;
    %load/vec4 v0x5a0c206c7f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5a0c206c7d90_0;
    %assign/vec4 v0x5a0c206c7e70_0, 0;
    %load/vec4 v0x5a0c206c7d90_0;
    %load/vec4 v0x5a0c206c7bf0_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0c206c8010, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5a0c206c70a0;
T_11 ;
    %vpi_call 16 53 "$readmemb", P_0x5a0c206c72c0, v0x5a0c206c8010 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5a0c206c93f0;
T_12 ;
    %wait E_0x5a0c20580a40;
    %load/vec4 v0x5a0c206c99e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206ca420, 4;
    %assign/vec4 v0x5a0c206c9dd0_0, 0;
    %load/vec4 v0x5a0c206c9ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5a0c206c9ce0_0;
    %assign/vec4 v0x5a0c206c9dd0_0, 0;
    %load/vec4 v0x5a0c206c9ce0_0;
    %load/vec4 v0x5a0c206c99e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0c206ca420, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5a0c206c93f0;
T_13 ;
    %wait E_0x5a0c206c9960;
    %load/vec4 v0x5a0c206ca000_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206ca420, 4;
    %assign/vec4 v0x5a0c206ca280_0, 0;
    %load/vec4 v0x5a0c206ca360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5a0c206ca1a0_0;
    %assign/vec4 v0x5a0c206ca280_0, 0;
    %load/vec4 v0x5a0c206ca1a0_0;
    %load/vec4 v0x5a0c206ca000_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0c206ca420, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5a0c206c93f0;
T_14 ;
    %vpi_call 16 53 "$readmemb", P_0x5a0c206c95c0, v0x5a0c206ca420 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5a0c206c8270;
T_15 ;
    %wait E_0x5a0c20580a40;
    %load/vec4 v0x5a0c206c8860_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206c9190, 4;
    %assign/vec4 v0x5a0c206c8b40_0, 0;
    %load/vec4 v0x5a0c206c8c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5a0c206c8a50_0;
    %assign/vec4 v0x5a0c206c8b40_0, 0;
    %load/vec4 v0x5a0c206c8a50_0;
    %load/vec4 v0x5a0c206c8860_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0c206c9190, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5a0c206c8270;
T_16 ;
    %wait E_0x5a0c206c87e0;
    %load/vec4 v0x5a0c206c8d70_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206c9190, 4;
    %assign/vec4 v0x5a0c206c8ff0_0, 0;
    %load/vec4 v0x5a0c206c90d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5a0c206c8f10_0;
    %assign/vec4 v0x5a0c206c8ff0_0, 0;
    %load/vec4 v0x5a0c206c8f10_0;
    %load/vec4 v0x5a0c206c8d70_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0c206c9190, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5a0c206c8270;
T_17 ;
    %vpi_call 16 53 "$readmemb", P_0x5a0c206c8440, v0x5a0c206c9190 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5a0c206b01c0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b1e50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a0c206b1fd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b0930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b0b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b0e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b1080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b13d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b1610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b1850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b1a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b1cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b0760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b09f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b0cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b0f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b1140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b1490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b16d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b1910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b1b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b1d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b0820_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5a0c206b01c0;
T_19 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b20b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b0930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b0b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b0e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b13d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b0760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b09f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b0cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b0f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b16d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b0820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1e50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a0c206b1fd0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5a0c206b0600_0;
    %assign/vec4 v0x5a0c206b0930_0, 0;
    %load/vec4 v0x5a0c206b0ab0_0;
    %assign/vec4 v0x5a0c206b0b70_0, 0;
    %load/vec4 v0x5a0c206b0d80_0;
    %assign/vec4 v0x5a0c206b0e40_0, 0;
    %load/vec4 v0x5a0c206b0fc0_0;
    %assign/vec4 v0x5a0c206b1080_0, 0;
    %load/vec4 v0x5a0c206b1200_0;
    %assign/vec4 v0x5a0c206b13d0_0, 0;
    %load/vec4 v0x5a0c206b1550_0;
    %assign/vec4 v0x5a0c206b1610_0, 0;
    %load/vec4 v0x5a0c206b1790_0;
    %assign/vec4 v0x5a0c206b1850_0, 0;
    %load/vec4 v0x5a0c206b19d0_0;
    %assign/vec4 v0x5a0c206b1a90_0, 0;
    %load/vec4 v0x5a0c206b1c10_0;
    %assign/vec4 v0x5a0c206b1cd0_0, 0;
    %load/vec4 v0x5a0c206b06c0_0;
    %assign/vec4 v0x5a0c206b0760_0, 0;
    %load/vec4 v0x5a0c206b0600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v0x5a0c206b0930_0;
    %nor/r;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b09f0_0, 0;
T_19.2 ;
    %load/vec4 v0x5a0c206b0ab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.7, 9;
    %load/vec4 v0x5a0c206b0b70_0;
    %nor/r;
    %and;
T_19.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b0cc0_0, 0;
T_19.5 ;
    %load/vec4 v0x5a0c206b0d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.10, 9;
    %load/vec4 v0x5a0c206b0e40_0;
    %nor/r;
    %and;
T_19.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b0f00_0, 0;
T_19.8 ;
    %load/vec4 v0x5a0c206b0fc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.13, 9;
    %load/vec4 v0x5a0c206b1080_0;
    %nor/r;
    %and;
T_19.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1140_0, 0;
T_19.11 ;
    %load/vec4 v0x5a0c206b1200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.16, 9;
    %load/vec4 v0x5a0c206b13d0_0;
    %nor/r;
    %and;
T_19.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1490_0, 0;
T_19.14 ;
    %load/vec4 v0x5a0c206b1550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.19, 9;
    %load/vec4 v0x5a0c206b1610_0;
    %nor/r;
    %and;
T_19.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b16d0_0, 0;
T_19.17 ;
    %load/vec4 v0x5a0c206b1790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.22, 9;
    %load/vec4 v0x5a0c206b1850_0;
    %nor/r;
    %and;
T_19.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1910_0, 0;
T_19.20 ;
    %load/vec4 v0x5a0c206b19d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.25, 9;
    %load/vec4 v0x5a0c206b1a90_0;
    %nor/r;
    %and;
T_19.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1b50_0, 0;
T_19.23 ;
    %load/vec4 v0x5a0c206b1c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.28, 9;
    %load/vec4 v0x5a0c206b1cd0_0;
    %nor/r;
    %and;
T_19.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1d90_0, 0;
T_19.26 ;
    %load/vec4 v0x5a0c206b06c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.31, 9;
    %load/vec4 v0x5a0c206b0760_0;
    %nor/r;
    %and;
T_19.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b0820_0, 0;
T_19.29 ;
    %load/vec4 v0x5a0c206b1f10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.34, 9;
    %load/vec4 v0x5a0c206b1e50_0;
    %nor/r;
    %and;
T_19.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.32, 8;
    %load/vec4 v0x5a0c206b09f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.35, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b09f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1e50_0, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5a0c206b1fd0_0, 0, 8;
    %jmp T_19.36;
T_19.35 ;
    %load/vec4 v0x5a0c206b0cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b0cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1e50_0, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5a0c206b1fd0_0, 0, 8;
    %jmp T_19.38;
T_19.37 ;
    %load/vec4 v0x5a0c206b0f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.39, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b0f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1e50_0, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5a0c206b1fd0_0, 0, 8;
    %jmp T_19.40;
T_19.39 ;
    %load/vec4 v0x5a0c206b1140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.41, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1e50_0, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5a0c206b1fd0_0, 0, 8;
    %jmp T_19.42;
T_19.41 ;
    %load/vec4 v0x5a0c206b1490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.43, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1e50_0, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5a0c206b1fd0_0, 0, 8;
    %jmp T_19.44;
T_19.43 ;
    %load/vec4 v0x5a0c206b16d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.45, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b16d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1e50_0, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5a0c206b1fd0_0, 0, 8;
    %jmp T_19.46;
T_19.45 ;
    %load/vec4 v0x5a0c206b1910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.47, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1e50_0, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5a0c206b1fd0_0, 0, 8;
    %jmp T_19.48;
T_19.47 ;
    %load/vec4 v0x5a0c206b1b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.49, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1e50_0, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5a0c206b1fd0_0, 0, 8;
    %jmp T_19.50;
T_19.49 ;
    %load/vec4 v0x5a0c206b1d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.51, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1e50_0, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x5a0c206b1fd0_0, 0, 8;
    %jmp T_19.52;
T_19.51 ;
    %load/vec4 v0x5a0c206b0820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.53, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b0820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b1e50_0, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5a0c206b1fd0_0, 0, 8;
T_19.53 ;
T_19.52 ;
T_19.50 ;
T_19.48 ;
T_19.46 ;
T_19.44 ;
T_19.42 ;
T_19.40 ;
T_19.38 ;
T_19.36 ;
T_19.32 ;
    %load/vec4 v0x5a0c206b1f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.55, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b1e50_0, 0;
T_19.55 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5a0c206ae320;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206af8d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a0c206afec0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206af560_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x5a0c206ae320;
T_21 ;
    %wait E_0x5a0c20580a40;
    %load/vec4 v0x5a0c206afdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206af8d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a0c206afec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206af560_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5a0c206af4a0_0;
    %assign/vec4 v0x5a0c206af560_0, 0;
    %load/vec4 v0x5a0c206afec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v0x5a0c206af080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %load/vec4 v0x5a0c206af810_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_21.10, 10;
    %load/vec4 v0x5a0c206af990_0;
    %nor/r;
    %and;
T_21.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.9, 9;
    %load/vec4 v0x5a0c206afc60_0;
    %nor/r;
    %and;
T_21.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206af8d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5a0c206afec0_0, 0;
T_21.7 ;
T_21.5 ;
    %jmp T_21.4;
T_21.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206af8d0_0, 0;
    %load/vec4 v0x5a0c206af4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %load/vec4 v0x5a0c206af810_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_21.16, 10;
    %load/vec4 v0x5a0c206af990_0;
    %nor/r;
    %and;
T_21.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.15, 9;
    %load/vec4 v0x5a0c206afc60_0;
    %nor/r;
    %and;
T_21.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206af8d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5a0c206afec0_0, 0;
    %jmp T_21.14;
T_21.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a0c206afec0_0, 0;
T_21.14 ;
T_21.11 ;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5a0c206b89d0;
T_22 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b8d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x5a0c206b9040_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5a0c206b8ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5a0c206b9040_0;
    %assign/vec4 v0x5a0c206b9040_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x5a0c206b8fa0_0;
    %assign/vec4 v0x5a0c206b9040_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5a0c206b89d0;
T_23 ;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x5a0c206b9040_0, 0;
    %end;
    .thread T_23;
    .scope S_0x5a0c206214e0;
T_24 ;
    %wait E_0x5a0c205626e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c205995e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c20543610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c20543550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c20595090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c2059da80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c2059d9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c2059d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c2059d900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c20595150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c20595260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c205996c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c20595320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c205436d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c20594ff0_0, 0;
    %load/vec4 v0x5a0c2059d760_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %jmp T_24.14;
T_24.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c20595320_0, 0;
    %jmp T_24.14;
T_24.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c2059d9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c20595090_0, 0;
    %jmp T_24.14;
T_24.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c2059da80_0, 0;
    %jmp T_24.14;
T_24.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c20595150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c20595090_0, 0;
    %jmp T_24.14;
T_24.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c20543610_0, 0;
    %jmp T_24.14;
T_24.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c20595090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c20543550_0, 0;
    %jmp T_24.14;
T_24.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c2059d840_0, 0;
    %jmp T_24.14;
T_24.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c2059d900_0, 0;
    %jmp T_24.14;
T_24.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c205996c0_0, 0;
    %jmp T_24.14;
T_24.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c20595260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c20595090_0, 0;
    %jmp T_24.14;
T_24.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c205436d0_0, 0;
    %jmp T_24.14;
T_24.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c20594ff0_0, 0;
    %jmp T_24.14;
T_24.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c20595090_0, 0;
    %jmp T_24.14;
T_24.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c205995e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c20595090_0, 0;
    %jmp T_24.14;
T_24.14 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5a0c206b23b0;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0c206b2f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0c206b3060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0c206b2a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0c206b2c20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b32a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206b3470_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5a0c206b23b0;
T_26 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b2590_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206b3140, 4;
    %assign/vec4 v0x5a0c206b2f80_0, 0;
    %load/vec4 v0x5a0c206b2670_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206b3140, 4;
    %assign/vec4 v0x5a0c206b3060_0, 0;
    %load/vec4 v0x5a0c206b3530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0x5a0c206b2710_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_26.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x5a0c206b2d00_0;
    %load/vec4 v0x5a0c206b2710_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0c206b3140, 0, 4;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5a0c206b23b0;
T_27 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b3200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b32a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b3470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b2a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b2c20_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b32a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206b3470_0, 0;
    %load/vec4 v0x5a0c206b2810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b2a60_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x5a0c206b2de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x5a0c206b2a60_0;
    %assign/vec4 v0x5a0c206b2a60_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x5a0c206b2590_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_27.6, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b2a60_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x5a0c206b2590_0;
    %load/vec4 v0x5a0c206b2710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_27.10, 4;
    %load/vec4 v0x5a0c206b3530_0;
    %and;
T_27.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %load/vec4 v0x5a0c206b2d00_0;
    %assign/vec4 v0x5a0c206b2a60_0, 0;
    %jmp T_27.9;
T_27.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b32a0_0, 0;
T_27.9 ;
T_27.7 ;
T_27.5 ;
T_27.3 ;
    %load/vec4 v0x5a0c206b2810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.11, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b2c20_0, 0;
    %jmp T_27.12;
T_27.11 ;
    %load/vec4 v0x5a0c206b2de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.13, 8;
    %load/vec4 v0x5a0c206b2c20_0;
    %assign/vec4 v0x5a0c206b2c20_0, 0;
    %jmp T_27.14;
T_27.13 ;
    %load/vec4 v0x5a0c206b2670_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_27.15, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b2c20_0, 0;
    %jmp T_27.16;
T_27.15 ;
    %load/vec4 v0x5a0c206b2670_0;
    %load/vec4 v0x5a0c206b2710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_27.19, 4;
    %load/vec4 v0x5a0c206b3530_0;
    %and;
T_27.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.17, 8;
    %load/vec4 v0x5a0c206b2d00_0;
    %assign/vec4 v0x5a0c206b2c20_0, 0;
    %jmp T_27.18;
T_27.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206b3470_0, 0;
T_27.18 ;
T_27.16 ;
T_27.14 ;
T_27.12 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5a0c206b23b0;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0c206b2ea0_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x5a0c206b2ea0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5a0c206b2ea0_0;
    %store/vec4a v0x5a0c206b3140, 4, 0;
    %load/vec4 v0x5a0c206b2ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a0c206b2ea0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_0x5a0c206b60b0;
T_29 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b63b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b6760_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5a0c206b6550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5a0c206b6760_0;
    %assign/vec4 v0x5a0c206b6760_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x5a0c206b6670_0;
    %assign/vec4 v0x5a0c206b6760_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5a0c206b60b0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b6760_0, 0;
    %end;
    .thread T_30;
    .scope S_0x5a0c206b79d0;
T_31 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b7d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x5a0c206b8010_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5a0c206b7ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x5a0c206b8010_0;
    %assign/vec4 v0x5a0c206b8010_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x5a0c206b7f70_0;
    %assign/vec4 v0x5a0c206b8010_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5a0c206b79d0;
T_32 ;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x5a0c206b8010_0, 0;
    %end;
    .thread T_32;
    .scope S_0x5a0c206b4700;
T_33 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b4a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5a0c206b4d70_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5a0c206b4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x5a0c206b4d70_0;
    %assign/vec4 v0x5a0c206b4d70_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x5a0c206b4cd0_0;
    %assign/vec4 v0x5a0c206b4d70_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5a0c206b4700;
T_34 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5a0c206b4d70_0, 0;
    %end;
    .thread T_34;
    .scope S_0x5a0c20621150;
T_35 ;
    %wait E_0x5a0c20674200;
    %load/vec4 v0x5a0c205589d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_35.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_35.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_35.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_35.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_35.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_35.15, 6;
    %jmp T_35.16;
T_35.0 ;
    %load/vec4 v0x5a0c20562620_0;
    %load/vec4 v0x5a0c20558910_0;
    %or;
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.1 ;
    %load/vec4 v0x5a0c20562620_0;
    %load/vec4 v0x5a0c20558910_0;
    %and;
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.2 ;
    %load/vec4 v0x5a0c20562620_0;
    %load/vec4 v0x5a0c20558910_0;
    %xor;
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.3 ;
    %load/vec4 v0x5a0c20562620_0;
    %load/vec4 v0x5a0c20558910_0;
    %add;
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.4 ;
    %load/vec4 v0x5a0c20562620_0;
    %load/vec4 v0x5a0c20558910_0;
    %sub;
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.5 ;
    %load/vec4 v0x5a0c20562620_0;
    %ix/getv 4, v0x5a0c20558910_0;
    %shiftl 4;
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.6 ;
    %load/vec4 v0x5a0c20562620_0;
    %ix/getv 4, v0x5a0c20558910_0;
    %shiftr 4;
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.7 ;
    %load/vec4 v0x5a0c20562620_0;
    %inv;
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.8 ;
    %load/vec4 v0x5a0c20562620_0;
    %load/vec4 v0x5a0c20558910_0;
    %mul;
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.9 ;
    %load/vec4 v0x5a0c20562620_0;
    %load/vec4 v0x5a0c20558910_0;
    %mul;
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.10 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5a0c20562620_0;
    %load/vec4 v0x5a0c20558910_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.11 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5a0c20562620_0;
    %load/vec4 v0x5a0c20558910_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.12 ;
    %load/vec4 v0x5a0c20558910_0;
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.13 ;
    %load/vec4 v0x5a0c20558910_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5a0c20562620_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.14 ;
    %load/vec4 v0x5a0c20562620_0;
    %ix/getv 4, v0x5a0c20558910_0;
    %shiftr/s 4;
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.15 ;
    %load/vec4 v0x5a0c20562620_0;
    %pad/s 64;
    %load/vec4 v0x5a0c20558910_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5a0c20558830_0, 0, 64;
    %load/vec4 v0x5a0c20558830_0;
    %parti/s 32, 16, 6;
    %store/vec4 v0x5a0c20558ab0_0, 0, 32;
    %jmp T_35.16;
T_35.16 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x5a0c206b68d0;
T_36 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b6ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b7090_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5a0c206b6e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x5a0c206b7090_0;
    %assign/vec4 v0x5a0c206b7090_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x5a0c206b6fa0_0;
    %assign/vec4 v0x5a0c206b7090_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5a0c206b68d0;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b7090_0, 0;
    %end;
    .thread T_37;
    .scope S_0x5a0c206b91e0;
T_38 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b9510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5a0c206b9820_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5a0c206b96b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x5a0c206b9820_0;
    %assign/vec4 v0x5a0c206b9820_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x5a0c206b9780_0;
    %assign/vec4 v0x5a0c206b9820_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5a0c206b91e0;
T_39 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5a0c206b9820_0, 0;
    %end;
    .thread T_39;
    .scope S_0x5a0c206b81e0;
T_40 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x5a0c206b8850_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5a0c206b86b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x5a0c206b8850_0;
    %assign/vec4 v0x5a0c206b8850_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x5a0c206b8780_0;
    %assign/vec4 v0x5a0c206b8850_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5a0c206b81e0;
T_41 ;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x5a0c206b8850_0, 0;
    %end;
    .thread T_41;
    .scope S_0x5a0c206b4f20;
T_42 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b5250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5a0c206b5590_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5a0c206b53f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x5a0c206b5590_0;
    %assign/vec4 v0x5a0c206b5590_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x5a0c206b54f0_0;
    %assign/vec4 v0x5a0c206b5590_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5a0c206b4f20;
T_43 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5a0c206b5590_0, 0;
    %end;
    .thread T_43;
    .scope S_0x5a0c206b3750;
T_44 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b39b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b3ce0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5a0c206b3b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x5a0c206b3ce0_0;
    %assign/vec4 v0x5a0c206b3ce0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x5a0c206b3c20_0;
    %assign/vec4 v0x5a0c206b3ce0_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5a0c206b3750;
T_45 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b3ce0_0, 0;
    %end;
    .thread T_45;
    .scope S_0x5a0c2060a5f0;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206a5c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206a5980_0, 0, 1;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v0x5a0c206a5120_0, 0, 27;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206a4f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206a31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206a3830_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0c206a52e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0c206a53c0_0, 0, 32;
    %end;
    .thread T_46;
    .scope S_0x5a0c2060a5f0;
T_47 ;
    %wait E_0x5a0c20580a40;
    %load/vec4 v0x5a0c206a5a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206a5c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206a5980_0, 0;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x5a0c206a5120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206a4f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206a31d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206a3830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206a52e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206a53c0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5a0c206a5bc0_0;
    %assign/vec4 v0x5a0c206a5c80_0, 0;
    %load/vec4 v0x5a0c206a58c0_0;
    %assign/vec4 v0x5a0c206a5980_0, 0;
    %load/vec4 v0x5a0c206a4ec0_0;
    %assign/vec4 v0x5a0c206a4f80_0, 0;
    %load/vec4 v0x5a0c206a3110_0;
    %assign/vec4 v0x5a0c206a31d0_0, 0;
    %load/vec4 v0x5a0c206a3770_0;
    %assign/vec4 v0x5a0c206a3830_0, 0;
    %load/vec4 v0x5a0c206a5040_0;
    %assign/vec4 v0x5a0c206a5120_0, 0;
    %load/vec4 v0x5a0c206a3290_0;
    %assign/vec4 v0x5a0c206a52e0_0, 0;
    %load/vec4 v0x5a0c206a4100_0;
    %assign/vec4 v0x5a0c206a53c0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5a0c206b99a0;
T_48 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5a0c206ba310_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0c206ba670_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206ba940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0c206ba590_0, 0, 32;
    %end;
    .thread T_48;
    .scope S_0x5a0c206b99a0;
T_49 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206ba750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a0c206ba310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206ba940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206ba590_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5a0c206ba3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x5a0c206ba010_0;
    %load/vec4 v0x5a0c206ba310_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0c206ba880, 0, 4;
    %load/vec4 v0x5a0c206ba310_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5a0c206ba310_0, 0;
    %vpi_call 14 42 "$display", "%d: push @%d := %d", $time, v0x5a0c206ba310_0, v0x5a0c206ba010_0 {0 0 0};
T_49.2 ;
    %load/vec4 v0x5a0c206ba250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206ba940_0, 0;
    %load/vec4 v0x5a0c206ba310_0;
    %subi 1, 0, 10;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206ba880, 4;
    %assign/vec4 v0x5a0c206ba670_0, 0;
    %load/vec4 v0x5a0c206b9ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206ba590_0, 0;
    %jmp T_49.7;
T_49.6 ;
    %load/vec4 v0x5a0c206ba110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.8, 8;
    %load/vec4 v0x5a0c206ba590_0;
    %assign/vec4 v0x5a0c206ba590_0, 0;
    %jmp T_49.9;
T_49.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206ba940_0, 0;
    %load/vec4 v0x5a0c206ba310_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x5a0c206ba310_0, 0;
    %load/vec4 v0x5a0c206ba310_0;
    %subi 1, 0, 10;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5a0c206ba880, 4;
    %vpi_call 14 62 "$display", "%d: pop @%d := %d", $time, v0x5a0c206ba310_0, S<0,vec4,u32> {1 0 0};
T_49.9 ;
T_49.7 ;
T_49.4 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5a0c206b99a0;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0c206ba1b0_0, 0, 32;
T_50.0 ;
    %load/vec4 v0x5a0c206ba1b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_50.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5a0c206ba1b0_0;
    %store/vec4a v0x5a0c206ba880, 4, 0;
    %load/vec4 v0x5a0c206ba1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a0c206ba1b0_0, 0, 32;
    %jmp T_50.0;
T_50.1 ;
    %end;
    .thread T_50;
    .scope S_0x5a0c206b7200;
T_51 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b7500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b7860_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x5a0c206b76a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x5a0c206b7860_0;
    %assign/vec4 v0x5a0c206b7860_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x5a0c206b7770_0;
    %assign/vec4 v0x5a0c206b7860_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x5a0c206b7200;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b7860_0, 0;
    %end;
    .thread T_52;
    .scope S_0x5a0c206b3e60;
T_53 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b4220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b4590_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5a0c206b43c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x5a0c206b4590_0;
    %assign/vec4 v0x5a0c206b4590_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x5a0c206b44c0_0;
    %assign/vec4 v0x5a0c206b4590_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5a0c206b3e60;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206b4590_0, 0;
    %end;
    .thread T_54;
    .scope S_0x5a0c206b5740;
T_55 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206b5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a0c206b5ee0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5a0c206b5d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x5a0c206b5ee0_0;
    %assign/vec4 v0x5a0c206b5ee0_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x5a0c206b5e40_0;
    %assign/vec4 v0x5a0c206b5ee0_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5a0c206b5740;
T_56 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a0c206b5ee0_0, 0;
    %end;
    .thread T_56;
    .scope S_0x5a0c20671aa0;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206c1f70_0, 0, 1;
    %pushi/vec4 16777216, 0, 27;
    %store/vec4 v0x5a0c206c2f10_0, 0, 27;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v0x5a0c206c2fb0_0, 0, 27;
    %end;
    .thread T_57;
    .scope S_0x5a0c20671aa0;
T_58 ;
    %wait E_0x5a0c206b04c0;
    %load/vec4 v0x5a0c206c3770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 16777216, 0, 27;
    %assign/vec4 v0x5a0c206c2f10_0, 0;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x5a0c206c3050_0, 0;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x5a0c206c2fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c1f70_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x5a0c206c2f10_0;
    %assign/vec4 v0x5a0c206c3050_0, 0;
    %load/vec4 v0x5a0c206c2110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206c1f70_0, 0;
    %load/vec4 v0x5a0c206bab00_0;
    %assign/vec4 v0x5a0c206c2fb0_0, 0;
    %pushi/vec4 1, 0, 27;
    %assign/vec4 v0x5a0c206c2f10_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0x5a0c206c3980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c1f70_0, 0;
    %load/vec4 v0x5a0c206c2fb0_0;
    %assign/vec4 v0x5a0c206c2f10_0, 0;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x5a0c206c23c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_58.10, 8;
    %load/vec4 v0x5a0c206c25d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_58.10;
    %jmp/1 T_58.9, 8;
    %load/vec4 v0x5a0c206c08a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_58.9;
    %jmp/1 T_58.8, 8;
    %load/vec4 v0x5a0c206bd690_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_58.11, 10;
    %load/vec4 v0x5a0c206bd730_0;
    %and;
T_58.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_58.8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0x5a0c206c21b0_0;
    %pad/u 27;
    %assign/vec4 v0x5a0c206c2f10_0, 0;
    %jmp T_58.7;
T_58.6 ;
    %load/vec4 v0x5a0c206c3dd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_58.14, 8;
    %load/vec4 v0x5a0c206c0e30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_58.14;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v0x5a0c206c2f10_0;
    %assign/vec4 v0x5a0c206c2f10_0, 0;
    %jmp T_58.13;
T_58.12 ;
    %load/vec4 v0x5a0c206c2f10_0;
    %addi 1, 0, 27;
    %assign/vec4 v0x5a0c206c2f10_0, 0;
T_58.13 ;
T_58.7 ;
T_58.5 ;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5a0c20671aa0;
T_59 ;
    %wait E_0x5a0c206685c0;
    %load/vec4 v0x5a0c206c01a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %load/vec4 v0x5a0c206bf320_0;
    %assign/vec4 v0x5a0c206c02e0_0, 0;
    %jmp T_59.3;
T_59.0 ;
    %load/vec4 v0x5a0c206bcfd0_0;
    %assign/vec4 v0x5a0c206c02e0_0, 0;
    %jmp T_59.3;
T_59.1 ;
    %load/vec4 v0x5a0c206bf650_0;
    %assign/vec4 v0x5a0c206c02e0_0, 0;
    %jmp T_59.3;
T_59.3 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x5a0c20671aa0;
T_60 ;
    %wait E_0x5a0c20668580;
    %load/vec4 v0x5a0c206c0240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %load/vec4 v0x5a0c206bce20_0;
    %assign/vec4 v0x5a0c206c0380_0, 0;
    %jmp T_60.3;
T_60.0 ;
    %load/vec4 v0x5a0c206bcfd0_0;
    %assign/vec4 v0x5a0c206c0380_0, 0;
    %jmp T_60.3;
T_60.1 ;
    %load/vec4 v0x5a0c206bf650_0;
    %assign/vec4 v0x5a0c206c0380_0, 0;
    %jmp T_60.3;
T_60.3 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x5a0c20671aa0;
T_61 ;
    %wait E_0x5a0c2069ca00;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0c206c21b0_0, 0;
    %load/vec4 v0x5a0c206c23c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0x5a0c206c2c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x5a0c206c3190_0;
    %pad/u 32;
    %load/vec4 v0x5a0c206bf0b0_0;
    %parti/s 1, 26, 6;
    %replicate 5;
    %load/vec4 v0x5a0c206bf0b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5a0c206c21b0_0, 0;
    %jmp T_61.3;
T_61.2 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5a0c206bf0b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a0c206c21b0_0, 0;
T_61.3 ;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x5a0c206c25d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %load/vec4 v0x5a0c206c2c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.6, 8;
    %load/vec4 v0x5a0c206c3190_0;
    %pad/u 32;
    %load/vec4 v0x5a0c206bf560_0;
    %load/vec4 v0x5a0c206bf010_0;
    %add;
    %add;
    %assign/vec4 v0x5a0c206c21b0_0, 0;
    %jmp T_61.7;
T_61.6 ;
    %load/vec4 v0x5a0c206bf560_0;
    %load/vec4 v0x5a0c206bf010_0;
    %add;
    %assign/vec4 v0x5a0c206c21b0_0, 0;
T_61.7 ;
    %jmp T_61.5;
T_61.4 ;
    %load/vec4 v0x5a0c206bd690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.8, 8;
    %load/vec4 v0x5a0c206c3190_0;
    %pad/u 32;
    %load/vec4 v0x5a0c206bf010_0;
    %add;
    %assign/vec4 v0x5a0c206c21b0_0, 0;
    %jmp T_61.9;
T_61.8 ;
    %load/vec4 v0x5a0c206c08a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.10, 8;
    %load/vec4 v0x5a0c206c3190_0;
    %pad/u 32;
    %assign/vec4 v0x5a0c206c21b0_0, 0;
T_61.10 ;
T_61.9 ;
T_61.5 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x5a0c20671aa0;
T_62 ;
    %wait E_0x5a0c204d05d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206bd730_0, 0;
    %load/vec4 v0x5a0c206bd450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %jmp T_62.6;
T_62.0 ;
    %load/vec4 v0x5a0c206bf3f0_0;
    %load/vec4 v0x5a0c206bf560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5a0c206bd730_0, 0;
    %jmp T_62.6;
T_62.1 ;
    %load/vec4 v0x5a0c206c3af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.7, 8;
    %load/vec4 v0x5a0c206bf560_0;
    %load/vec4 v0x5a0c206bf3f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/1 T_62.8, 8;
T_62.7 ; End of true expr.
    %load/vec4 v0x5a0c206bf560_0;
    %load/vec4 v0x5a0c206bf3f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_62.8, 8;
 ; End of false expr.
    %blend;
T_62.8;
    %assign/vec4 v0x5a0c206bd730_0, 0;
    %jmp T_62.6;
T_62.2 ;
    %load/vec4 v0x5a0c206c3af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.9, 8;
    %load/vec4 v0x5a0c206bf560_0;
    %load/vec4 v0x5a0c206bf3f0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %jmp/1 T_62.10, 8;
T_62.9 ; End of true expr.
    %load/vec4 v0x5a0c206bf560_0;
    %load/vec4 v0x5a0c206bf3f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %jmp/0 T_62.10, 8;
 ; End of false expr.
    %blend;
T_62.10;
    %assign/vec4 v0x5a0c206bd730_0, 0;
    %jmp T_62.6;
T_62.3 ;
    %load/vec4 v0x5a0c206bf3f0_0;
    %load/vec4 v0x5a0c206bf560_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x5a0c206bd730_0, 0;
    %jmp T_62.6;
T_62.4 ;
    %load/vec4 v0x5a0c206c3af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.11, 8;
    %load/vec4 v0x5a0c206bf3f0_0;
    %load/vec4 v0x5a0c206bf560_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/1 T_62.12, 8;
T_62.11 ; End of true expr.
    %load/vec4 v0x5a0c206bf3f0_0;
    %load/vec4 v0x5a0c206bf560_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_62.12, 8;
 ; End of false expr.
    %blend;
T_62.12;
    %assign/vec4 v0x5a0c206bd730_0, 0;
    %jmp T_62.6;
T_62.5 ;
    %load/vec4 v0x5a0c206c3af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.13, 8;
    %load/vec4 v0x5a0c206bf3f0_0;
    %load/vec4 v0x5a0c206bf560_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %jmp/1 T_62.14, 8;
T_62.13 ; End of true expr.
    %load/vec4 v0x5a0c206bf3f0_0;
    %load/vec4 v0x5a0c206bf560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %jmp/0 T_62.14, 8;
 ; End of false expr.
    %blend;
T_62.14;
    %assign/vec4 v0x5a0c206bd730_0, 0;
    %jmp T_62.6;
T_62.6 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x5a0c20671aa0;
T_63 ;
    %wait E_0x5a0c204d07d0;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x5a0c206c3490_0;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %load/vec4 v0x5a0c206c28b0_0;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %load/vec4 v0x5a0c206bd070_0;
    %assign/vec4 v0x5a0c206bf650_0, 0;
    %jmp T_63.3;
T_63.0 ;
    %load/vec4 v0x5a0c206c3bc0_0;
    %assign/vec4 v0x5a0c206bf650_0, 0;
    %jmp T_63.3;
T_63.1 ;
    %load/vec4 v0x5a0c206bf250_0;
    %assign/vec4 v0x5a0c206bf650_0, 0;
    %jmp T_63.3;
T_63.3 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x5a0c20671aa0;
T_64 ;
    %wait E_0x5a0c205295e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206bff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206bfdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206bfea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c0010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c0100_0, 0;
    %load/vec4 v0x5a0c206c23c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_64.6, 8;
    %load/vec4 v0x5a0c206c25d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_64.6;
    %jmp/1 T_64.5, 8;
    %load/vec4 v0x5a0c206c08a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_64.5;
    %jmp/1 T_64.4, 8;
    %load/vec4 v0x5a0c206bd690_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.7, 10;
    %load/vec4 v0x5a0c206bd730_0;
    %and;
T_64.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_64.4;
    %jmp/1 T_64.3, 8;
    %load/vec4 v0x5a0c206c3980_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_64.3;
    %jmp/1 T_64.2, 8;
    %load/vec4 v0x5a0c206c2110_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_64.2;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206bff40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206bfdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206bfea0_0, 0;
T_64.0 ;
    %load/vec4 v0x5a0c206c27e0_0;
    %flag_set/vec4 9;
    %jmp/1 T_64.11, 9;
    %load/vec4 v0x5a0c206c2ac0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_64.11;
    %flag_get/vec4 9;
    %jmp/0 T_64.10, 9;
    %load/vec4 v0x5a0c206bf6f0_0;
    %and;
T_64.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206c0010_0, 0;
T_64.8 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x5a0c20671aa0;
T_65 ;
    %wait E_0x5a0c20529160;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c3dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c3c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c3d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c3e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0c206c3f10_0, 0;
    %load/vec4 v0x5a0c206c2740_0;
    %flag_set/vec4 9;
    %jmp/1 T_65.3, 9;
    %load/vec4 v0x5a0c206c3320_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_65.3;
    %flag_get/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v0x5a0c206bf7c0_0;
    %load/vec4 v0x5a0c206bd2a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_65.4, 4;
    %load/vec4 v0x5a0c206bf7c0_0;
    %load/vec4 v0x5a0c206bd7f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_65.4;
    %and;
T_65.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206c3dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206c3c90_0, 0;
T_65.0 ;
    %load/vec4 v0x5a0c206c27e0_0;
    %flag_set/vec4 9;
    %jmp/1 T_65.8, 9;
    %load/vec4 v0x5a0c206c2ac0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_65.8;
    %flag_get/vec4 9;
    %jmp/0 T_65.7, 9;
    %load/vec4 v0x5a0c206bf6f0_0;
    %and;
T_65.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206c3dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206c3c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a0c206c3d30_0, 0;
T_65.5 ;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x5a0c20671aa0;
T_66 ;
    %wait E_0x5a0c20528d10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a0c206c01a0_0, 0;
    %load/vec4 v0x5a0c206bfb90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_66.3, 10;
    %load/vec4 v0x5a0c206bf890_0;
    %load/vec4 v0x5a0c206bd390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.2, 9;
    %load/vec4 v0x5a0c206bd390_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_66.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5a0c206c01a0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x5a0c206bfc30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_66.7, 10;
    %load/vec4 v0x5a0c206bf960_0;
    %load/vec4 v0x5a0c206bd390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.6, 9;
    %load/vec4 v0x5a0c206bd390_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_66.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5a0c206c01a0_0, 0;
T_66.4 ;
T_66.1 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a0c206c0240_0, 0;
    %load/vec4 v0x5a0c206bfb90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_66.11, 10;
    %load/vec4 v0x5a0c206bf890_0;
    %load/vec4 v0x5a0c206bd900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.10, 9;
    %load/vec4 v0x5a0c206bd900_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_66.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5a0c206c0240_0, 0;
    %jmp T_66.9;
T_66.8 ;
    %load/vec4 v0x5a0c206bfc30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_66.15, 10;
    %load/vec4 v0x5a0c206bf960_0;
    %load/vec4 v0x5a0c206bd900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.14, 9;
    %load/vec4 v0x5a0c206bd900_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_66.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.12, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5a0c206c0240_0, 0;
T_66.12 ;
T_66.9 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x5a0c2066bb00;
T_67 ;
    %vpi_call 4 347 "$dumpfile", "FPGA/Simulation/output/cpu.vcd" {0 0 0};
    %vpi_call 4 348 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206cc140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206cc1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206cc280_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_67.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_67.1, 5;
    %jmp/1 T_67.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0x5a0c206cc1e0_0;
    %inv;
    %store/vec4 v0x5a0c206cc1e0_0, 0, 1;
    %load/vec4 v0x5a0c206cc140_0;
    %inv;
    %store/vec4 v0x5a0c206cc140_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x5a0c206cc1e0_0;
    %inv;
    %store/vec4 v0x5a0c206cc1e0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x5a0c206cc1e0_0;
    %inv;
    %store/vec4 v0x5a0c206cc1e0_0, 0, 1;
    %load/vec4 v0x5a0c206cc140_0;
    %inv;
    %store/vec4 v0x5a0c206cc140_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x5a0c206cc1e0_0;
    %inv;
    %store/vec4 v0x5a0c206cc1e0_0, 0, 1;
    %jmp T_67.0;
T_67.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0c206cc280_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_67.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_67.3, 5;
    %jmp/1 T_67.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0x5a0c206cc1e0_0;
    %inv;
    %store/vec4 v0x5a0c206cc1e0_0, 0, 1;
    %load/vec4 v0x5a0c206cc140_0;
    %inv;
    %store/vec4 v0x5a0c206cc140_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x5a0c206cc1e0_0;
    %inv;
    %store/vec4 v0x5a0c206cc1e0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x5a0c206cc1e0_0;
    %inv;
    %store/vec4 v0x5a0c206cc1e0_0, 0, 1;
    %load/vec4 v0x5a0c206cc140_0;
    %inv;
    %store/vec4 v0x5a0c206cc140_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x5a0c206cc1e0_0;
    %inv;
    %store/vec4 v0x5a0c206cc1e0_0, 0, 1;
    %jmp T_67.2;
T_67.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0c206cc280_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_67.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_67.5, 5;
    %jmp/1 T_67.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0x5a0c206cc1e0_0;
    %inv;
    %store/vec4 v0x5a0c206cc1e0_0, 0, 1;
    %load/vec4 v0x5a0c206cc140_0;
    %inv;
    %store/vec4 v0x5a0c206cc140_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x5a0c206cc1e0_0;
    %inv;
    %store/vec4 v0x5a0c206cc1e0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x5a0c206cc1e0_0;
    %inv;
    %store/vec4 v0x5a0c206cc1e0_0, 0, 1;
    %load/vec4 v0x5a0c206cc140_0;
    %inv;
    %store/vec4 v0x5a0c206cc140_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x5a0c206cc1e0_0;
    %inv;
    %store/vec4 v0x5a0c206cc1e0_0, 0, 1;
    %jmp T_67.4;
T_67.5 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 4 382 "$finish" {0 0 0};
    %end;
    .thread T_67;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "./FPGA/Verilog/Memory/L1Dcache.v";
    "./FPGA/Verilog/Memory/L1Icache.v";
    "FPGA/Simulation/integration/tb_cpu.v";
    "./FPGA/Verilog/CPU/CPU.v";
    "./FPGA/Verilog/CPU/ALU.v";
    "./FPGA/Verilog/CPU/ControlUnit.v";
    "./FPGA/Verilog/CPU/DataMem.v";
    "./FPGA/Verilog/CPU/InstructionDecoder.v";
    "./FPGA/Verilog/CPU/InstrMem.v";
    "./FPGA/Verilog/CPU/IntController.v";
    "./FPGA/Verilog/CPU/Regbank.v";
    "./FPGA/Verilog/CPU/Regr.v";
    "./FPGA/Verilog/CPU/Stack.v";
    "./FPGA/Verilog/Memory/ROM.v";
    "./FPGA/Verilog/Memory/VRAM.v";
