Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: top_processor_FPGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_processor_FPGA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_processor_FPGA"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : top_processor_FPGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/common.vhd" in Library work.
Architecture common of Entity common is up to date.
Compiling vhdl file "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/Instructions_ROM.vhd" in Library work.
Entity <Instructions_ROM> compiled.
Entity <Instructions_ROM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/Decoder.vhd" in Library work.
Entity <Decoder> compiled.
Entity <Decoder> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/Controller.vhd" in Library work.
Entity <Controller> compiled.
Entity <Controller> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/PC.vhd" in Library work.
Entity <PC> compiled.
Entity <PC> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/Registers.vhd" in Library work.
Entity <Registers> compiled.
Entity <Registers> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/ALU.vhd" in Library work.
Entity <ALU> compiled.
Entity <ALU> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/top_processor_FPGA.vhd" in Library work.
Entity <top_processor_fpga> compiled.
Entity <top_processor_FPGA> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_processor_FPGA> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Instructions_ROM> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Decoder> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Controller> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Registers> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_processor_FPGA> in library <work> (Architecture <Behavioral>).
    Set property "ENUM_ENCODING = 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111" for signal <opcode_internal>.
WARNING:Xst:2211 - "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/top_processor_FPGA.vhd" line 167: Instantiating black box module <Display_Controller>.
Entity <top_processor_FPGA> analyzed. Unit <top_processor_FPGA> generated.

Analyzing Entity <Instructions_ROM> in library <work> (Architecture <Behavioral>).
Entity <Instructions_ROM> analyzed. Unit <Instructions_ROM> generated.

Analyzing Entity <Decoder> in library <work> (Architecture <Behavioral>).
    Set property "ENUM_ENCODING = 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111" for signal <opcode_internal>.
INFO:Xst:1561 - "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/common.vhd" line 53: Mux is complete : default of case is discarded
Entity <Decoder> analyzed. Unit <Decoder> generated.

Analyzing Entity <Controller> in library <work> (Architecture <Behavioral>).
Entity <Controller> analyzed. Unit <Controller> generated.

Analyzing Entity <PC> in library <work> (Architecture <Behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <Registers> in library <work> (Architecture <Behavioral>).
Entity <Registers> analyzed. Unit <Registers> generated.

Analyzing Entity <ALU> in library <work> (Architecture <Behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <reg<0>> in unit <Registers> has a constant value of 00000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Instructions_ROM>.
    Related source file is "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/Instructions_ROM.vhd".
    Found 128x4-bit ROM for signal <address_in$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <Instructions_ROM> synthesized.


Synthesizing Unit <Decoder>.
    Related source file is "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/Decoder.vhd".
    Found 16x4-bit ROM for signal <opcode_internal>.
    Summary:
	inferred   1 ROM(s).
Unit <Decoder> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/Controller.vhd".
    Found 16x2-bit ROM for signal <opcode$rom0000>.
    Found 14-bit 15-to-1 multiplexer for signal <Rd_data>.
    Found 7-bit 3-to-1 multiplexer for signal <new_PC>.
    Found 14-bit 15-to-1 multiplexer for signal <operand_1>.
    Found 14-bit 15-to-1 multiplexer for signal <operand_2>.
    Found 14-bit comparator less for signal <PC_incr$cmp_lt0000> created at line 74.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Comparator(s).
	inferred  49 Multiplexer(s).
Unit <Controller> synthesized.


Synthesizing Unit <PC>.
    Related source file is "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/PC.vhd".
    Found 7-bit up counter for signal <PC_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <PC> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/Registers.vhd".
    Found 14-bit 8-to-1 multiplexer for signal <Rs2_data_out>.
    Found 14-bit 8-to-1 multiplexer for signal <Rs1_data_out>.
    Found 98-bit register for signal <reg<1:7>>.
    Summary:
	inferred  98 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <Registers> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/ALU.vhd".
    Found 1-bit xor2 for signal <overflow$xor0000> created at line 73.
    Found 1-bit xor2 for signal <overflow$xor0001> created at line 73.
    Found 14-bit 16-to-1 multiplexer for signal <result_internal>.
    Found 14-bit addsub for signal <result_internal$addsub0000>.
    Found 14-bit shifter logical left for signal <result_internal$shift0004> created at line 52.
    Found 14-bit shifter logical right for signal <result_internal$shift0005> created at line 56.
    Found 14-bit xor2 for signal <result_internal$xor0000> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <top_processor_FPGA>.
    Related source file is "D:/Lab_4_as18181_dsw9740/Lab 1-2/Processor_Sim/top_processor_FPGA.vhd".
Unit <top_processor_FPGA> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 128x4-bit ROM                                         : 1
 16x2-bit ROM                                          : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 14-bit addsub                                         : 1
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 7
 14-bit register                                       : 7
# Comparators                                          : 1
 14-bit comparator less                                : 1
# Multiplexers                                         : 7
 14-bit 15-to-1 multiplexer                            : 3
 14-bit 16-to-1 multiplexer                            : 1
 14-bit 8-to-1 multiplexer                             : 2
 7-bit 3-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 14-bit shifter logical left                           : 1
 14-bit shifter logical right                          : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 14-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <Display_Controller.ngc>.
Loading core <Display_Controller> for timing and area information for instance <Display_Controller_inst>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 128x4-bit ROM                                         : 1
 16x2-bit ROM                                          : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 14-bit addsub                                         : 1
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 98
 Flip-Flops                                            : 98
# Comparators                                          : 1
 14-bit comparator less                                : 1
# Multiplexers                                         : 33
 1-bit 8-to-1 multiplexer                              : 28
 14-bit 15-to-1 multiplexer                            : 3
 14-bit 16-to-1 multiplexer                            : 1
 7-bit 3-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 14-bit shifter logical left                           : 1
 14-bit shifter logical right                          : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 14-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_processor_FPGA> ...

Optimizing unit <Controller> ...

Optimizing unit <Registers> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_processor_FPGA, actual ratio is 40.
FlipFlop PC_inst/PC_reg_0 has been replicated 1 time(s)
FlipFlop PC_inst/PC_reg_1 has been replicated 1 time(s)
FlipFlop PC_inst/PC_reg_2 has been replicated 1 time(s)
FlipFlop PC_inst/PC_reg_3 has been replicated 2 time(s)
FlipFlop PC_inst/PC_reg_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 111
 Flip-Flops                                            : 111

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_processor_FPGA.ngr
Top Level Output File Name         : top_processor_FPGA
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 987
#      GND                         : 2
#      INV                         : 21
#      LUT1                        : 46
#      LUT2                        : 75
#      LUT2_D                      : 2
#      LUT3                        : 126
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 405
#      LUT4_D                      : 7
#      LUT4_L                      : 3
#      MUXCY                       : 106
#      MUXF5                       : 88
#      MUXF6                       : 28
#      VCC                         : 2
#      XORCY                       : 71
# FlipFlops/Latches                : 159
#      FDC                         : 43
#      FDCE                        : 113
#      FDPE                        : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      395  out of    960    41%  
 Number of Slice Flip Flops:            159  out of   1920     8%  
 Number of 4 input LUTs:                690  out of   1920    35%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of     83    18%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 48    |
next_instr                         | IBUF+BUFG              | 111   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                | Load  |
-----------------------------------+------------------------------------------------+-------+
rst                                | IBUF                                           | 111   |
rst_disp(rst_disp1:O)              | NONE(Display_Controller_inst/clk_display_cnt_0)| 48    |
-----------------------------------+------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.579ns (Maximum Frequency: 73.643MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 63.107ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.660ns (frequency: 150.160MHz)
  Total number of paths / destination ports: 2479 / 53
-------------------------------------------------------------------------
Delay:               6.660ns (Levels of Logic = 15)
  Source:            Display_Controller_inst/clk_display_cnt_0 (FF)
  Destination:       Display_Controller_inst/display_mode_FSM_FFd3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Display_Controller_inst/clk_display_cnt_0 to Display_Controller_inst/display_mode_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  clk_display_cnt_0 (clk_display_cnt<0>)
     LUT4:I0->O            1   0.704   0.000  Mcompar_display_mode_cmp_gt0000_lut<0> (Mcompar_display_mode_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_display_mode_cmp_gt0000_cy<0> (Mcompar_display_mode_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_display_mode_cmp_gt0000_cy<1> (Mcompar_display_mode_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_display_mode_cmp_gt0000_cy<2> (Mcompar_display_mode_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_display_mode_cmp_gt0000_cy<3> (Mcompar_display_mode_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_display_mode_cmp_gt0000_cy<4> (Mcompar_display_mode_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_display_mode_cmp_gt0000_cy<5> (Mcompar_display_mode_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_display_mode_cmp_gt0000_cy<6> (Mcompar_display_mode_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_display_mode_cmp_gt0000_cy<7> (Mcompar_display_mode_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_display_mode_cmp_gt0000_cy<8> (Mcompar_display_mode_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_display_mode_cmp_gt0000_cy<9> (Mcompar_display_mode_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_display_mode_cmp_gt0000_cy<10> (Mcompar_display_mode_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_display_mode_cmp_gt0000_cy<11> (Mcompar_display_mode_cmp_gt0000_cy<11>)
     MUXCY:CI->O          30   0.459   1.297  Mcompar_display_mode_cmp_gt0000_cy<12> (Mcompar_display_mode_cmp_gt0000_cy<12>)
     LUT3:I2->O            3   0.704   0.531  display_mode_not00011 (display_mode_not0001)
     FDPE:CE                   0.555          display_mode_FSM_FFd3
    ----------------------------------------
    Total                      6.660ns (4.126ns logic, 2.534ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'next_instr'
  Clock period: 13.579ns (frequency: 73.643MHz)
  Total number of paths / destination ports: 329308 / 222
-------------------------------------------------------------------------
Delay:               13.579ns (Levels of Logic = 22)
  Source:            PC_inst/PC_reg_5 (FF)
  Destination:       Registers_inst/reg_7_13 (FF)
  Source Clock:      next_instr rising
  Destination Clock: next_instr rising

  Data Path: PC_inst/PC_reg_5 to Registers_inst/reg_7_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.591   1.175  PC_inst/PC_reg_5 (PC_inst/PC_reg_5)
     LUT3_D:I0->O         20   0.704   1.106  Instructions_ROM_inst/data_out_4_mux000021 (N15)
     LUT4_L:I3->LO         1   0.704   0.135  Instructions_ROM_inst/data_out_7_mux0000_SW1 (N22)
     LUT4:I2->O           28   0.704   1.261  Instructions_ROM_inst/data_out_7_mux0000 (instruction<7>)
     MUXF5:S->O            1   0.739   0.000  Registers_inst/mux14_3_f5 (Registers_inst/mux14_3_f5)
     MUXF6:I1->O           2   0.521   0.482  Registers_inst/mux14_2_f6 (Rs1_data<0>)
     LUT3:I2->O            2   0.704   0.526  Controller_inst/Mmux_operand_121 (operand_1_internal<0>)
     LUT3:I1->O            1   0.704   0.000  ALU_inst/Maddsub_result_internal_addsub0000_lut<0> (ALU_inst/Maddsub_result_internal_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<0> (ALU_inst/Maddsub_result_internal_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<1> (ALU_inst/Maddsub_result_internal_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<2> (ALU_inst/Maddsub_result_internal_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<3> (ALU_inst/Maddsub_result_internal_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<4> (ALU_inst/Maddsub_result_internal_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<5> (ALU_inst/Maddsub_result_internal_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<6> (ALU_inst/Maddsub_result_internal_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<7> (ALU_inst/Maddsub_result_internal_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<8> (ALU_inst/Maddsub_result_internal_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<9> (ALU_inst/Maddsub_result_internal_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<10> (ALU_inst/Maddsub_result_internal_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<11> (ALU_inst/Maddsub_result_internal_addsub0000_cy<11>)
     MUXCY:CI->O           0   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<12> (ALU_inst/Maddsub_result_internal_addsub0000_cy<12>)
     XORCY:CI->O           3   0.804   0.535  ALU_inst/Maddsub_result_internal_addsub0000_xor<13> (ALU_inst/result_internal_addsub0000<13>)
     LUT4:I3->O            8   0.704   0.000  ALU_inst/opcode<3>41 (result_internal<13>)
     FDCE:D                    0.308          Registers_inst/reg_3_13
    ----------------------------------------
    Total                     13.579ns (8.359ns logic, 5.220ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'next_instr'
  Total number of paths / destination ports: 6062074022485 / 9
-------------------------------------------------------------------------
Offset:              63.107ns (Levels of Logic = 59)
  Source:            PC_inst/PC_reg_5 (FF)
  Destination:       seg_bits<6> (PAD)
  Source Clock:      next_instr rising

  Data Path: PC_inst/PC_reg_5 to seg_bits<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.591   1.175  PC_inst/PC_reg_5 (PC_inst/PC_reg_5)
     LUT3_D:I0->O         20   0.704   1.106  Instructions_ROM_inst/data_out_4_mux000021 (N15)
     LUT4_L:I3->LO         1   0.704   0.135  Instructions_ROM_inst/data_out_7_mux0000_SW1 (N22)
     LUT4:I2->O           28   0.704   1.261  Instructions_ROM_inst/data_out_7_mux0000 (instruction<7>)
     MUXF5:S->O            1   0.739   0.000  Registers_inst/mux14_3_f5 (Registers_inst/mux14_3_f5)
     MUXF6:I1->O           2   0.521   0.482  Registers_inst/mux14_2_f6 (Rs1_data<0>)
     LUT3:I2->O            2   0.704   0.526  Controller_inst/Mmux_operand_121 (operand_1_internal<0>)
     LUT3:I1->O            1   0.704   0.000  ALU_inst/Maddsub_result_internal_addsub0000_lut<0> (ALU_inst/Maddsub_result_internal_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<0> (ALU_inst/Maddsub_result_internal_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<1> (ALU_inst/Maddsub_result_internal_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<2> (ALU_inst/Maddsub_result_internal_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<3> (ALU_inst/Maddsub_result_internal_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<4> (ALU_inst/Maddsub_result_internal_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<5> (ALU_inst/Maddsub_result_internal_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<6> (ALU_inst/Maddsub_result_internal_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<7> (ALU_inst/Maddsub_result_internal_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<8> (ALU_inst/Maddsub_result_internal_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ALU_inst/Maddsub_result_internal_addsub0000_cy<9> (ALU_inst/Maddsub_result_internal_addsub0000_cy<9>)
     XORCY:CI->O           1   0.804   0.424  ALU_inst/Maddsub_result_internal_addsub0000_xor<10> (ALU_inst/result_internal_addsub0000<10>)
     LUT4:I3->O            8   0.704   0.792  ALU_inst/opcode<3>11 (result_internal<10>)
     begin scope: 'Display_Controller_inst'
     LUT3:I2->O            1   0.704   0.000  seg_in_signed_number<10>_G (N235)
     MUXF5:I1->O           3   0.321   0.531  seg_in_signed_number<10> (seg_in_signed_number<10>)
     INV:I->O              1   0.704   0.000  Display_Signed_BCD_inst/Madd_abs_num_not0000<10>1_INV_0 (Display_Signed_BCD_inst/Madd_abs_num_not0000<10>)
     MUXCY:S->O            1   0.464   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<10> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<11> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<11>)
     XORCY:CI->O           2   0.804   0.622  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_xor<12> (Display_Signed_BCD_inst/abs_num_addsub0000<12>)
     LUT4:I0->O            8   0.704   0.932  Display_Signed_BCD_inst/Madd_bcd_7_4_add0000_lut<2>1 (Display_Signed_BCD_inst/Madd_bcd_7_4_add0000_lut<2>)
     LUT3:I0->O            2   0.704   0.482  Display_Signed_BCD_inst/Madd_bcd_3_0_add0001_cy<1>11 (Display_Signed_BCD_inst/Madd_bcd_3_0_add0001_cy<1>)
     LUT4:I2->O            8   0.704   0.761  Display_Signed_BCD_inst/bcd_3_mux00011 (Display_Signed_BCD_inst/bcd_3_mux0001)
     LUT4:I3->O            2   0.704   0.451  Display_Signed_BCD_inst/bcd_1_mux00011 (Display_Signed_BCD_inst/Madd_bcd_3_0_add0002_lut<2>)
     LUT4:I3->O            9   0.704   0.995  Display_Signed_BCD_inst/bcd_3_mux000211 (Display_Signed_BCD_inst/N411)
     LUT3:I0->O            2   0.704   0.622  Display_Signed_BCD_inst/bcd_1_mux000221 (Display_Signed_BCD_inst/N25)
     LUT4:I0->O            7   0.704   0.883  Display_Signed_BCD_inst/bcd_3_mux000311 (Display_Signed_BCD_inst/N42)
     LUT3:I0->O            1   0.704   0.595  Display_Signed_BCD_inst/bcd_1_mux000321 (Display_Signed_BCD_inst/N261)
     LUT4:I0->O            7   0.704   0.787  Display_Signed_BCD_inst/bcd_3_mux000411 (Display_Signed_BCD_inst/N43)
     LUT2:I1->O            5   0.704   0.808  Display_Signed_BCD_inst/bcd_3_mux00042 (Display_Signed_BCD_inst/Madd_bcd_7_4_add0002_cy<0>)
     LUT4:I0->O            5   0.704   0.808  Display_Signed_BCD_inst/bcd_7_mux000211 (Display_Signed_BCD_inst/N35)
     LUT2:I0->O            3   0.704   0.610  Display_Signed_BCD_inst/bcd_7_cmp_gt00021 (Display_Signed_BCD_inst/bcd_7_cmp_gt0002)
     LUT4:I1->O            2   0.704   0.451  Display_Signed_BCD_inst/Madd_bcd_7_4_add0003_cy<1>11 (Display_Signed_BCD_inst/Madd_bcd_7_4_add0003_cy<1>)
     LUT4:I3->O            5   0.704   0.808  Display_Signed_BCD_inst/bcd_7_mux000311 (Display_Signed_BCD_inst/N36)
     LUT2:I0->O            2   0.704   0.526  Display_Signed_BCD_inst/bcd_7_cmp_gt00031 (Display_Signed_BCD_inst/bcd_7_cmp_gt0003)
     LUT4:I1->O            2   0.704   0.451  Display_Signed_BCD_inst/Madd_bcd_7_4_add0004_cy<1>11 (Display_Signed_BCD_inst/Madd_bcd_7_4_add0004_cy<1>)
     LUT4:I3->O            5   0.704   0.808  Display_Signed_BCD_inst/bcd_7_mux000411 (Display_Signed_BCD_inst/N37)
     LUT2:I0->O            2   0.704   0.526  Display_Signed_BCD_inst/bcd_7_cmp_gt00041 (Display_Signed_BCD_inst/bcd_7_cmp_gt0004)
     LUT4:I1->O            2   0.704   0.451  Display_Signed_BCD_inst/Madd_bcd_7_4_add0005_cy<1>11 (Display_Signed_BCD_inst/Madd_bcd_7_4_add0005_cy<1>)
     LUT4:I3->O            7   0.704   0.883  Display_Signed_BCD_inst/bcd_7_mux000511 (Display_Signed_BCD_inst/N38)
     LUT2:I0->O            2   0.704   0.526  Display_Signed_BCD_inst/bcd_7_cmp_gt00051 (Display_Signed_BCD_inst/bcd_7_cmp_gt0005)
     LUT4:I1->O            2   0.704   0.451  Display_Signed_BCD_inst/Madd_bcd_7_4_add0006_cy<1>11 (Display_Signed_BCD_inst/Madd_bcd_7_4_add0006_cy<1>)
     LUT4:I3->O            6   0.704   0.673  Display_Signed_BCD_inst/bcd_7_mux000611 (Display_Signed_BCD_inst/N39)
     LUT4:I3->O            2   0.704   0.451  Display_Signed_BCD_inst/Madd_bcd_11_8_add0004_cy<1>1 (Display_Signed_BCD_inst/Madd_bcd_11_8_add0004_cy<1>)
     LUT4:I3->O            6   0.704   0.704  Display_Signed_BCD_inst/bcd_11_mux000411 (Display_Signed_BCD_inst/N52)
     LUT4:I2->O            1   0.704   0.455  Display_Signed_BCD_inst/bcd_9_mux000421 (Display_Signed_BCD_inst/N161)
     LUT4:I2->O            7   0.704   0.883  Display_Signed_BCD_inst/bcd_9_mux00041 (Display_Signed_BCD_inst/bcd_100<2>)
     LUT4:I0->O            1   0.704   0.455  seg_bits<6>255_SW0_SW0 (N196)
     LUT4:I2->O            1   0.704   0.455  seg_bits<6>255_SW0 (N170)
     LUT3:I2->O            1   0.704   0.000  seg_bits<6>422_SW0_F (N260)
     MUXF5:I0->O           1   0.321   0.595  seg_bits<6>422_SW0 (N164)
     LUT4:I0->O            1   0.704   0.420  seg_bits<6>422 (seg_bits<6>)
     end scope: 'Display_Controller_inst'
     OBUF:I->O                 3.272          seg_bits_6_OBUF (seg_bits<6>)
    ----------------------------------------
    Total                     63.107ns (36.347ns logic, 26.760ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5955914767 / 12
-------------------------------------------------------------------------
Offset:              52.127ns (Levels of Logic = 50)
  Source:            Display_Controller_inst/display_mode_FSM_FFd1 (FF)
  Destination:       seg_bits<6> (PAD)
  Source Clock:      clk rising

  Data Path: Display_Controller_inst/display_mode_FSM_FFd1 to seg_bits<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            38   0.591   1.439  display_mode_FSM_FFd1 (display_mode_FSM_FFd1)
     LUT3:I0->O            1   0.704   0.000  seg_in_signed_number<0>_F (N254)
     MUXF5:I0->O           3   0.321   0.706  seg_in_signed_number<0> (seg_in_signed_number<0>)
     LUT1:I0->O            1   0.704   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<0>_rt (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<0> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<1> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<2> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<3> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<4> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<5> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<6> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<7> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<8> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<9> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<10> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<11> (Display_Signed_BCD_inst/Madd_abs_num_addsub0000_cy<11>)
     XORCY:CI->O           2   0.804   0.622  Display_Signed_BCD_inst/Madd_abs_num_addsub0000_xor<12> (Display_Signed_BCD_inst/abs_num_addsub0000<12>)
     LUT4:I0->O            8   0.704   0.932  Display_Signed_BCD_inst/Madd_bcd_7_4_add0000_lut<2>1 (Display_Signed_BCD_inst/Madd_bcd_7_4_add0000_lut<2>)
     LUT3:I0->O            2   0.704   0.482  Display_Signed_BCD_inst/Madd_bcd_3_0_add0001_cy<1>11 (Display_Signed_BCD_inst/Madd_bcd_3_0_add0001_cy<1>)
     LUT4:I2->O            8   0.704   0.761  Display_Signed_BCD_inst/bcd_3_mux00011 (Display_Signed_BCD_inst/bcd_3_mux0001)
     LUT4:I3->O            2   0.704   0.451  Display_Signed_BCD_inst/bcd_1_mux00011 (Display_Signed_BCD_inst/Madd_bcd_3_0_add0002_lut<2>)
     LUT4:I3->O            9   0.704   0.995  Display_Signed_BCD_inst/bcd_3_mux000211 (Display_Signed_BCD_inst/N411)
     LUT3:I0->O            2   0.704   0.622  Display_Signed_BCD_inst/bcd_1_mux000221 (Display_Signed_BCD_inst/N25)
     LUT4:I0->O            7   0.704   0.883  Display_Signed_BCD_inst/bcd_3_mux000311 (Display_Signed_BCD_inst/N42)
     LUT3:I0->O            1   0.704   0.595  Display_Signed_BCD_inst/bcd_1_mux000321 (Display_Signed_BCD_inst/N261)
     LUT4:I0->O            7   0.704   0.787  Display_Signed_BCD_inst/bcd_3_mux000411 (Display_Signed_BCD_inst/N43)
     LUT2:I1->O            5   0.704   0.808  Display_Signed_BCD_inst/bcd_3_mux00042 (Display_Signed_BCD_inst/Madd_bcd_7_4_add0002_cy<0>)
     LUT4:I0->O            5   0.704   0.808  Display_Signed_BCD_inst/bcd_7_mux000211 (Display_Signed_BCD_inst/N35)
     LUT2:I0->O            3   0.704   0.610  Display_Signed_BCD_inst/bcd_7_cmp_gt00021 (Display_Signed_BCD_inst/bcd_7_cmp_gt0002)
     LUT4:I1->O            2   0.704   0.451  Display_Signed_BCD_inst/Madd_bcd_7_4_add0003_cy<1>11 (Display_Signed_BCD_inst/Madd_bcd_7_4_add0003_cy<1>)
     LUT4:I3->O            5   0.704   0.808  Display_Signed_BCD_inst/bcd_7_mux000311 (Display_Signed_BCD_inst/N36)
     LUT2:I0->O            2   0.704   0.526  Display_Signed_BCD_inst/bcd_7_cmp_gt00031 (Display_Signed_BCD_inst/bcd_7_cmp_gt0003)
     LUT4:I1->O            2   0.704   0.451  Display_Signed_BCD_inst/Madd_bcd_7_4_add0004_cy<1>11 (Display_Signed_BCD_inst/Madd_bcd_7_4_add0004_cy<1>)
     LUT4:I3->O            5   0.704   0.808  Display_Signed_BCD_inst/bcd_7_mux000411 (Display_Signed_BCD_inst/N37)
     LUT2:I0->O            2   0.704   0.526  Display_Signed_BCD_inst/bcd_7_cmp_gt00041 (Display_Signed_BCD_inst/bcd_7_cmp_gt0004)
     LUT4:I1->O            2   0.704   0.451  Display_Signed_BCD_inst/Madd_bcd_7_4_add0005_cy<1>11 (Display_Signed_BCD_inst/Madd_bcd_7_4_add0005_cy<1>)
     LUT4:I3->O            7   0.704   0.883  Display_Signed_BCD_inst/bcd_7_mux000511 (Display_Signed_BCD_inst/N38)
     LUT2:I0->O            2   0.704   0.526  Display_Signed_BCD_inst/bcd_7_cmp_gt00051 (Display_Signed_BCD_inst/bcd_7_cmp_gt0005)
     LUT4:I1->O            2   0.704   0.451  Display_Signed_BCD_inst/Madd_bcd_7_4_add0006_cy<1>11 (Display_Signed_BCD_inst/Madd_bcd_7_4_add0006_cy<1>)
     LUT4:I3->O            6   0.704   0.673  Display_Signed_BCD_inst/bcd_7_mux000611 (Display_Signed_BCD_inst/N39)
     LUT4:I3->O            2   0.704   0.451  Display_Signed_BCD_inst/Madd_bcd_11_8_add0004_cy<1>1 (Display_Signed_BCD_inst/Madd_bcd_11_8_add0004_cy<1>)
     LUT4:I3->O            6   0.704   0.704  Display_Signed_BCD_inst/bcd_11_mux000411 (Display_Signed_BCD_inst/N52)
     LUT4:I2->O            1   0.704   0.455  Display_Signed_BCD_inst/bcd_9_mux000421 (Display_Signed_BCD_inst/N161)
     LUT4:I2->O            7   0.704   0.883  Display_Signed_BCD_inst/bcd_9_mux00041 (Display_Signed_BCD_inst/bcd_100<2>)
     LUT4:I0->O            1   0.704   0.455  seg_bits<6>255_SW0_SW0 (N196)
     LUT4:I2->O            1   0.704   0.455  seg_bits<6>255_SW0 (N170)
     LUT3:I2->O            1   0.704   0.000  seg_bits<6>422_SW0_F (N260)
     MUXF5:I0->O           1   0.321   0.595  seg_bits<6>422_SW0 (N164)
     LUT4:I0->O            1   0.704   0.420  seg_bits<6>422 (seg_bits<6>)
     end scope: 'Display_Controller_inst'
     OBUF:I->O                 3.272          seg_bits_6_OBUF (seg_bits<6>)
    ----------------------------------------
    Total                     52.127ns (29.654ns logic, 22.473ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.29 secs
 
--> 

Total memory usage is 4523888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

