

================================================================
== Vitis HLS Report for 'mmult_Pipeline_BREAK'
================================================================
* Date:           Mon May  6 20:55:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        block_mult
* Solution:       sol_blk_mult (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      170|      170|  1.700 us|  1.700 us|  170|  170|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BREAK   |      168|      168|       166|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 166


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 166
* Pipeline : 1
  Pipeline-0 : II = 1, D = 166, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%kb = alloca i32 1" [src/mmult.cpp:52]   --->   Operation 169 'alloca' 'kb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%result_buf_1 = alloca i32 1" [src/mmult.cpp:32]   --->   Operation 170 'alloca' 'result_buf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%Bbuf_63_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_63_load_1"   --->   Operation 171 'read' 'Bbuf_63_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%Bbuf_47_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_47_load_1"   --->   Operation 172 'read' 'Bbuf_47_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%Bbuf_31_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_31_load_1"   --->   Operation 173 'read' 'Bbuf_31_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%Bbuf_15_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_15_load_1"   --->   Operation 174 'read' 'Bbuf_15_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%Abuf_63_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_63_load_1"   --->   Operation 175 'read' 'Abuf_63_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%Abuf_47_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_47_load_1"   --->   Operation 176 'read' 'Abuf_47_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%Abuf_31_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_31_load_1"   --->   Operation 177 'read' 'Abuf_31_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%Abuf_15_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_15_load_1"   --->   Operation 178 'read' 'Abuf_15_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%Bbuf_63_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_63_load"   --->   Operation 179 'read' 'Bbuf_63_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%Bbuf_47_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_47_load"   --->   Operation 180 'read' 'Bbuf_47_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%Bbuf_31_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_31_load"   --->   Operation 181 'read' 'Bbuf_31_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%Bbuf_15_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_15_load"   --->   Operation 182 'read' 'Bbuf_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%Abuf_63_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_63_load"   --->   Operation 183 'read' 'Abuf_63_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%Abuf_47_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_47_load"   --->   Operation 184 'read' 'Abuf_47_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%Abuf_31_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_31_load"   --->   Operation 185 'read' 'Abuf_31_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%Abuf_15_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_15_load"   --->   Operation 186 'read' 'Abuf_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%Bbuf_62_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_62_load_1"   --->   Operation 187 'read' 'Bbuf_62_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%Bbuf_46_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_46_load_1"   --->   Operation 188 'read' 'Bbuf_46_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%Bbuf_30_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_30_load_1"   --->   Operation 189 'read' 'Bbuf_30_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%Bbuf_14_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_14_load_1"   --->   Operation 190 'read' 'Bbuf_14_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%Abuf_62_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_62_load_1"   --->   Operation 191 'read' 'Abuf_62_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%Abuf_46_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_46_load_1"   --->   Operation 192 'read' 'Abuf_46_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%Abuf_30_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_30_load_1"   --->   Operation 193 'read' 'Abuf_30_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%Abuf_14_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_14_load_1"   --->   Operation 194 'read' 'Abuf_14_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%Bbuf_62_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_62_load"   --->   Operation 195 'read' 'Bbuf_62_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%Bbuf_46_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_46_load"   --->   Operation 196 'read' 'Bbuf_46_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%Bbuf_30_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_30_load"   --->   Operation 197 'read' 'Bbuf_30_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%Bbuf_14_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_14_load"   --->   Operation 198 'read' 'Bbuf_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%Abuf_62_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_62_load"   --->   Operation 199 'read' 'Abuf_62_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%Abuf_46_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_46_load"   --->   Operation 200 'read' 'Abuf_46_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%Abuf_30_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_30_load"   --->   Operation 201 'read' 'Abuf_30_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%Abuf_14_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_14_load"   --->   Operation 202 'read' 'Abuf_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%Bbuf_61_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_61_load_1"   --->   Operation 203 'read' 'Bbuf_61_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%Bbuf_45_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_45_load_1"   --->   Operation 204 'read' 'Bbuf_45_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%Bbuf_29_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_29_load_1"   --->   Operation 205 'read' 'Bbuf_29_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%Bbuf_13_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_13_load_1"   --->   Operation 206 'read' 'Bbuf_13_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%Abuf_61_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_61_load_1"   --->   Operation 207 'read' 'Abuf_61_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%Abuf_45_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_45_load_1"   --->   Operation 208 'read' 'Abuf_45_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%Abuf_29_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_29_load_1"   --->   Operation 209 'read' 'Abuf_29_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%Abuf_13_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_13_load_1"   --->   Operation 210 'read' 'Abuf_13_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%Bbuf_61_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_61_load"   --->   Operation 211 'read' 'Bbuf_61_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%Bbuf_45_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_45_load"   --->   Operation 212 'read' 'Bbuf_45_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%Bbuf_29_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_29_load"   --->   Operation 213 'read' 'Bbuf_29_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%Bbuf_13_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_13_load"   --->   Operation 214 'read' 'Bbuf_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%Abuf_61_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_61_load"   --->   Operation 215 'read' 'Abuf_61_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%Abuf_45_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_45_load"   --->   Operation 216 'read' 'Abuf_45_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%Abuf_29_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_29_load"   --->   Operation 217 'read' 'Abuf_29_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%Abuf_13_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_13_load"   --->   Operation 218 'read' 'Abuf_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%Bbuf_60_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_60_load_1"   --->   Operation 219 'read' 'Bbuf_60_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%Bbuf_44_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_44_load_1"   --->   Operation 220 'read' 'Bbuf_44_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%Bbuf_28_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_28_load_1"   --->   Operation 221 'read' 'Bbuf_28_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%Bbuf_12_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_12_load_1"   --->   Operation 222 'read' 'Bbuf_12_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%Abuf_60_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_60_load_1"   --->   Operation 223 'read' 'Abuf_60_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%Abuf_44_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_44_load_1"   --->   Operation 224 'read' 'Abuf_44_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%Abuf_28_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_28_load_1"   --->   Operation 225 'read' 'Abuf_28_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%Abuf_12_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_12_load_1"   --->   Operation 226 'read' 'Abuf_12_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%Bbuf_60_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_60_load"   --->   Operation 227 'read' 'Bbuf_60_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%Bbuf_44_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_44_load"   --->   Operation 228 'read' 'Bbuf_44_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%Bbuf_28_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_28_load"   --->   Operation 229 'read' 'Bbuf_28_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%Bbuf_12_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_12_load"   --->   Operation 230 'read' 'Bbuf_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%Abuf_60_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_60_load"   --->   Operation 231 'read' 'Abuf_60_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%Abuf_44_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_44_load"   --->   Operation 232 'read' 'Abuf_44_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%Abuf_28_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_28_load"   --->   Operation 233 'read' 'Abuf_28_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%Abuf_12_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_12_load"   --->   Operation 234 'read' 'Abuf_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%Bbuf_59_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_59_load_1"   --->   Operation 235 'read' 'Bbuf_59_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%Bbuf_43_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_43_load_1"   --->   Operation 236 'read' 'Bbuf_43_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%Bbuf_27_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_27_load_1"   --->   Operation 237 'read' 'Bbuf_27_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%Bbuf_11_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_11_load_1"   --->   Operation 238 'read' 'Bbuf_11_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%Abuf_59_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_59_load_1"   --->   Operation 239 'read' 'Abuf_59_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%Abuf_43_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_43_load_1"   --->   Operation 240 'read' 'Abuf_43_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%Abuf_27_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_27_load_1"   --->   Operation 241 'read' 'Abuf_27_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%Abuf_11_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_11_load_1"   --->   Operation 242 'read' 'Abuf_11_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%Bbuf_59_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_59_load"   --->   Operation 243 'read' 'Bbuf_59_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%Bbuf_43_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_43_load"   --->   Operation 244 'read' 'Bbuf_43_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%Bbuf_27_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_27_load"   --->   Operation 245 'read' 'Bbuf_27_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%Bbuf_11_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_11_load"   --->   Operation 246 'read' 'Bbuf_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%Abuf_59_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_59_load"   --->   Operation 247 'read' 'Abuf_59_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%Abuf_43_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_43_load"   --->   Operation 248 'read' 'Abuf_43_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%Abuf_27_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_27_load"   --->   Operation 249 'read' 'Abuf_27_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%Abuf_11_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_11_load"   --->   Operation 250 'read' 'Abuf_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%Bbuf_58_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_58_load_1"   --->   Operation 251 'read' 'Bbuf_58_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%Bbuf_42_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_42_load_1"   --->   Operation 252 'read' 'Bbuf_42_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%Bbuf_26_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_26_load_1"   --->   Operation 253 'read' 'Bbuf_26_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%Bbuf_10_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_10_load_1"   --->   Operation 254 'read' 'Bbuf_10_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%Abuf_58_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_58_load_1"   --->   Operation 255 'read' 'Abuf_58_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%Abuf_42_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_42_load_1"   --->   Operation 256 'read' 'Abuf_42_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%Abuf_26_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_26_load_1"   --->   Operation 257 'read' 'Abuf_26_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%Abuf_10_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_10_load_1"   --->   Operation 258 'read' 'Abuf_10_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%Bbuf_58_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_58_load"   --->   Operation 259 'read' 'Bbuf_58_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%Bbuf_42_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_42_load"   --->   Operation 260 'read' 'Bbuf_42_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%Bbuf_26_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_26_load"   --->   Operation 261 'read' 'Bbuf_26_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%Bbuf_10_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_10_load"   --->   Operation 262 'read' 'Bbuf_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%Abuf_58_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_58_load"   --->   Operation 263 'read' 'Abuf_58_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%Abuf_42_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_42_load"   --->   Operation 264 'read' 'Abuf_42_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%Abuf_26_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_26_load"   --->   Operation 265 'read' 'Abuf_26_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%Abuf_10_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_10_load"   --->   Operation 266 'read' 'Abuf_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%Bbuf_57_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_57_load_1"   --->   Operation 267 'read' 'Bbuf_57_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%Bbuf_41_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_41_load_1"   --->   Operation 268 'read' 'Bbuf_41_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%Bbuf_25_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_25_load_1"   --->   Operation 269 'read' 'Bbuf_25_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%Bbuf_9_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_9_load_1"   --->   Operation 270 'read' 'Bbuf_9_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%Abuf_57_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_57_load_1"   --->   Operation 271 'read' 'Abuf_57_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%Abuf_41_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_41_load_1"   --->   Operation 272 'read' 'Abuf_41_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%Abuf_25_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_25_load_1"   --->   Operation 273 'read' 'Abuf_25_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%Abuf_9_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_9_load_1"   --->   Operation 274 'read' 'Abuf_9_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%Bbuf_57_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_57_load"   --->   Operation 275 'read' 'Bbuf_57_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%Bbuf_41_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_41_load"   --->   Operation 276 'read' 'Bbuf_41_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%Bbuf_25_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_25_load"   --->   Operation 277 'read' 'Bbuf_25_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%Bbuf_9_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_9_load"   --->   Operation 278 'read' 'Bbuf_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%Abuf_57_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_57_load"   --->   Operation 279 'read' 'Abuf_57_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%Abuf_41_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_41_load"   --->   Operation 280 'read' 'Abuf_41_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%Abuf_25_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_25_load"   --->   Operation 281 'read' 'Abuf_25_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%Abuf_9_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_9_load"   --->   Operation 282 'read' 'Abuf_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%Bbuf_56_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_56_load_1"   --->   Operation 283 'read' 'Bbuf_56_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%Bbuf_40_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_40_load_1"   --->   Operation 284 'read' 'Bbuf_40_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%Bbuf_24_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_24_load_1"   --->   Operation 285 'read' 'Bbuf_24_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%Bbuf_8_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_8_load_1"   --->   Operation 286 'read' 'Bbuf_8_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%Abuf_56_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_56_load_1"   --->   Operation 287 'read' 'Abuf_56_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%Abuf_40_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_40_load_1"   --->   Operation 288 'read' 'Abuf_40_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%Abuf_24_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_24_load_1"   --->   Operation 289 'read' 'Abuf_24_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%Abuf_8_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_8_load_1"   --->   Operation 290 'read' 'Abuf_8_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%Bbuf_56_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_56_load"   --->   Operation 291 'read' 'Bbuf_56_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%Bbuf_40_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_40_load"   --->   Operation 292 'read' 'Bbuf_40_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%Bbuf_24_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_24_load"   --->   Operation 293 'read' 'Bbuf_24_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%Bbuf_8_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_8_load"   --->   Operation 294 'read' 'Bbuf_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%Abuf_56_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_56_load"   --->   Operation 295 'read' 'Abuf_56_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%Abuf_40_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_40_load"   --->   Operation 296 'read' 'Abuf_40_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%Abuf_24_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_24_load"   --->   Operation 297 'read' 'Abuf_24_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%Abuf_8_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_8_load"   --->   Operation 298 'read' 'Abuf_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%Bbuf_55_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_55_load_1"   --->   Operation 299 'read' 'Bbuf_55_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%Bbuf_39_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_39_load_1"   --->   Operation 300 'read' 'Bbuf_39_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%Bbuf_23_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_23_load_1"   --->   Operation 301 'read' 'Bbuf_23_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%Bbuf_7_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_7_load_1"   --->   Operation 302 'read' 'Bbuf_7_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%Abuf_55_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_55_load_1"   --->   Operation 303 'read' 'Abuf_55_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%Abuf_39_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_39_load_1"   --->   Operation 304 'read' 'Abuf_39_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%Abuf_23_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_23_load_1"   --->   Operation 305 'read' 'Abuf_23_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%Abuf_7_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_7_load_1"   --->   Operation 306 'read' 'Abuf_7_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%Bbuf_55_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_55_load"   --->   Operation 307 'read' 'Bbuf_55_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%Bbuf_39_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_39_load"   --->   Operation 308 'read' 'Bbuf_39_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%Bbuf_23_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_23_load"   --->   Operation 309 'read' 'Bbuf_23_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%Bbuf_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_7_load"   --->   Operation 310 'read' 'Bbuf_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%Abuf_55_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_55_load"   --->   Operation 311 'read' 'Abuf_55_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%Abuf_39_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_39_load"   --->   Operation 312 'read' 'Abuf_39_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%Abuf_23_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_23_load"   --->   Operation 313 'read' 'Abuf_23_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%Abuf_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_7_load"   --->   Operation 314 'read' 'Abuf_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%Bbuf_54_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_54_load_1"   --->   Operation 315 'read' 'Bbuf_54_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%Bbuf_38_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_38_load_1"   --->   Operation 316 'read' 'Bbuf_38_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%Bbuf_22_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_22_load_1"   --->   Operation 317 'read' 'Bbuf_22_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%Bbuf_6_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_6_load_1"   --->   Operation 318 'read' 'Bbuf_6_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%Abuf_54_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_54_load_1"   --->   Operation 319 'read' 'Abuf_54_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%Abuf_38_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_38_load_1"   --->   Operation 320 'read' 'Abuf_38_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%Abuf_22_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_22_load_1"   --->   Operation 321 'read' 'Abuf_22_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%Abuf_6_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_6_load_1"   --->   Operation 322 'read' 'Abuf_6_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%Bbuf_54_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_54_load"   --->   Operation 323 'read' 'Bbuf_54_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%Bbuf_38_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_38_load"   --->   Operation 324 'read' 'Bbuf_38_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%Bbuf_22_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_22_load"   --->   Operation 325 'read' 'Bbuf_22_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%Bbuf_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_6_load"   --->   Operation 326 'read' 'Bbuf_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%Abuf_54_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_54_load"   --->   Operation 327 'read' 'Abuf_54_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%Abuf_38_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_38_load"   --->   Operation 328 'read' 'Abuf_38_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%Abuf_22_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_22_load"   --->   Operation 329 'read' 'Abuf_22_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%Abuf_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_6_load"   --->   Operation 330 'read' 'Abuf_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%Bbuf_53_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_53_load_1"   --->   Operation 331 'read' 'Bbuf_53_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%Bbuf_37_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_37_load_1"   --->   Operation 332 'read' 'Bbuf_37_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%Bbuf_21_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_21_load_1"   --->   Operation 333 'read' 'Bbuf_21_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%Bbuf_5_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_5_load_1"   --->   Operation 334 'read' 'Bbuf_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%Abuf_53_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_53_load_1"   --->   Operation 335 'read' 'Abuf_53_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%Abuf_37_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_37_load_1"   --->   Operation 336 'read' 'Abuf_37_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%Abuf_21_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_21_load_1"   --->   Operation 337 'read' 'Abuf_21_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%Abuf_5_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_5_load_1"   --->   Operation 338 'read' 'Abuf_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%Bbuf_53_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_53_load"   --->   Operation 339 'read' 'Bbuf_53_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%Bbuf_37_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_37_load"   --->   Operation 340 'read' 'Bbuf_37_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%Bbuf_21_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_21_load"   --->   Operation 341 'read' 'Bbuf_21_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%Bbuf_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_5_load"   --->   Operation 342 'read' 'Bbuf_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%Abuf_53_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_53_load"   --->   Operation 343 'read' 'Abuf_53_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%Abuf_37_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_37_load"   --->   Operation 344 'read' 'Abuf_37_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%Abuf_21_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_21_load"   --->   Operation 345 'read' 'Abuf_21_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%Abuf_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_5_load"   --->   Operation 346 'read' 'Abuf_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%Bbuf_52_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_52_load_1"   --->   Operation 347 'read' 'Bbuf_52_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%Bbuf_36_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_36_load_1"   --->   Operation 348 'read' 'Bbuf_36_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%Bbuf_20_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_20_load_1"   --->   Operation 349 'read' 'Bbuf_20_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%Bbuf_4_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_4_load_1"   --->   Operation 350 'read' 'Bbuf_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%Abuf_52_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_52_load_1"   --->   Operation 351 'read' 'Abuf_52_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%Abuf_36_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_36_load_1"   --->   Operation 352 'read' 'Abuf_36_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%Abuf_20_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_20_load_1"   --->   Operation 353 'read' 'Abuf_20_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%Abuf_4_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_4_load_1"   --->   Operation 354 'read' 'Abuf_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%Bbuf_52_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_52_load"   --->   Operation 355 'read' 'Bbuf_52_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%Bbuf_36_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_36_load"   --->   Operation 356 'read' 'Bbuf_36_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%Bbuf_20_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_20_load"   --->   Operation 357 'read' 'Bbuf_20_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%Bbuf_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_4_load"   --->   Operation 358 'read' 'Bbuf_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%Abuf_52_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_52_load"   --->   Operation 359 'read' 'Abuf_52_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%Abuf_36_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_36_load"   --->   Operation 360 'read' 'Abuf_36_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%Abuf_20_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_20_load"   --->   Operation 361 'read' 'Abuf_20_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%Abuf_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_4_load"   --->   Operation 362 'read' 'Abuf_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%Bbuf_51_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_51_load_1"   --->   Operation 363 'read' 'Bbuf_51_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%Bbuf_35_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_35_load_1"   --->   Operation 364 'read' 'Bbuf_35_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%Bbuf_19_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_19_load_1"   --->   Operation 365 'read' 'Bbuf_19_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%Bbuf_3_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_3_load_1"   --->   Operation 366 'read' 'Bbuf_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%Abuf_51_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_51_load_1"   --->   Operation 367 'read' 'Abuf_51_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%Abuf_35_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_35_load_1"   --->   Operation 368 'read' 'Abuf_35_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%Abuf_19_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_19_load_1"   --->   Operation 369 'read' 'Abuf_19_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%Abuf_3_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_3_load_1"   --->   Operation 370 'read' 'Abuf_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%Bbuf_51_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_51_load"   --->   Operation 371 'read' 'Bbuf_51_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%Bbuf_35_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_35_load"   --->   Operation 372 'read' 'Bbuf_35_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%Bbuf_19_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_19_load"   --->   Operation 373 'read' 'Bbuf_19_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%Bbuf_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_3_load"   --->   Operation 374 'read' 'Bbuf_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%Abuf_51_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_51_load"   --->   Operation 375 'read' 'Abuf_51_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%Abuf_35_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_35_load"   --->   Operation 376 'read' 'Abuf_35_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%Abuf_19_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_19_load"   --->   Operation 377 'read' 'Abuf_19_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%Abuf_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_3_load"   --->   Operation 378 'read' 'Abuf_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%Bbuf_50_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_50_load_1"   --->   Operation 379 'read' 'Bbuf_50_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%Bbuf_34_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_34_load_1"   --->   Operation 380 'read' 'Bbuf_34_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%Bbuf_18_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_18_load_1"   --->   Operation 381 'read' 'Bbuf_18_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%Bbuf_2_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_2_load_1"   --->   Operation 382 'read' 'Bbuf_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%Abuf_50_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_50_load_1"   --->   Operation 383 'read' 'Abuf_50_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%Abuf_34_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_34_load_1"   --->   Operation 384 'read' 'Abuf_34_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%Abuf_18_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_18_load_1"   --->   Operation 385 'read' 'Abuf_18_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%Abuf_2_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_2_load_1"   --->   Operation 386 'read' 'Abuf_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%Bbuf_50_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_50_load"   --->   Operation 387 'read' 'Bbuf_50_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%Bbuf_34_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_34_load"   --->   Operation 388 'read' 'Bbuf_34_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%Bbuf_18_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_18_load"   --->   Operation 389 'read' 'Bbuf_18_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%Bbuf_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_2_load"   --->   Operation 390 'read' 'Bbuf_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%Abuf_50_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_50_load"   --->   Operation 391 'read' 'Abuf_50_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%Abuf_34_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_34_load"   --->   Operation 392 'read' 'Abuf_34_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%Abuf_18_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_18_load"   --->   Operation 393 'read' 'Abuf_18_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%Abuf_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_2_load"   --->   Operation 394 'read' 'Abuf_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%Bbuf_49_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_49_load_1"   --->   Operation 395 'read' 'Bbuf_49_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%Bbuf_33_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_33_load_1"   --->   Operation 396 'read' 'Bbuf_33_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%Bbuf_17_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_17_load_1"   --->   Operation 397 'read' 'Bbuf_17_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%Bbuf_1_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_1_load_1"   --->   Operation 398 'read' 'Bbuf_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%Abuf_49_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_49_load_1"   --->   Operation 399 'read' 'Abuf_49_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%Abuf_33_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_33_load_1"   --->   Operation 400 'read' 'Abuf_33_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%Abuf_17_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_17_load_1"   --->   Operation 401 'read' 'Abuf_17_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%Abuf_1_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_1_load_1"   --->   Operation 402 'read' 'Abuf_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%Bbuf_49_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_49_load"   --->   Operation 403 'read' 'Bbuf_49_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%Bbuf_33_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_33_load"   --->   Operation 404 'read' 'Bbuf_33_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%Bbuf_17_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_17_load"   --->   Operation 405 'read' 'Bbuf_17_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%Bbuf_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_1_load"   --->   Operation 406 'read' 'Bbuf_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%Abuf_49_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_49_load"   --->   Operation 407 'read' 'Abuf_49_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%Abuf_33_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_33_load"   --->   Operation 408 'read' 'Abuf_33_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%Abuf_17_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_17_load"   --->   Operation 409 'read' 'Abuf_17_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%Abuf_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_1_load"   --->   Operation 410 'read' 'Abuf_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%Bbuf_48_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_48_load_1"   --->   Operation 411 'read' 'Bbuf_48_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%Bbuf_32_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_32_load_1"   --->   Operation 412 'read' 'Bbuf_32_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%Bbuf_16_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_16_load_1"   --->   Operation 413 'read' 'Bbuf_16_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%Bbuf_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_load_1"   --->   Operation 414 'read' 'Bbuf_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%Abuf_48_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_48_load_1"   --->   Operation 415 'read' 'Abuf_48_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%Abuf_32_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_32_load_1"   --->   Operation 416 'read' 'Abuf_32_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%Abuf_16_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_16_load_1"   --->   Operation 417 'read' 'Abuf_16_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%Abuf_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_load_1"   --->   Operation 418 'read' 'Abuf_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%Bbuf_48_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_48_load"   --->   Operation 419 'read' 'Bbuf_48_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%Bbuf_32_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_32_load"   --->   Operation 420 'read' 'Bbuf_32_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%Bbuf_16_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_16_load"   --->   Operation 421 'read' 'Bbuf_16_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%Bbuf_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Bbuf_load"   --->   Operation 422 'read' 'Bbuf_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%Abuf_48_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_48_load"   --->   Operation 423 'read' 'Abuf_48_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%Abuf_32_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_32_load"   --->   Operation 424 'read' 'Abuf_32_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%Abuf_16_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_16_load"   --->   Operation 425 'read' 'Abuf_16_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%Abuf_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Abuf_load"   --->   Operation 426 'read' 'Abuf_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%result_buf_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %result_buf"   --->   Operation 427 'read' 'result_buf_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (1.58ns)   --->   "%store_ln32 = store i128 %result_buf_read, i128 %result_buf_1" [src/mmult.cpp:32]   --->   Operation 428 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 429 [1/1] (1.58ns)   --->   "%store_ln52 = store i3 0, i3 %kb" [src/mmult.cpp:52]   --->   Operation 429 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln0 = br void %PRODUCT"   --->   Operation 430 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%kb_1 = load i3 %kb" [src/mmult.cpp:54]   --->   Operation 431 'load' 'kb_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (1.65ns)   --->   "%icmp_ln52 = icmp_eq  i3 %kb_1, i3 4" [src/mmult.cpp:52]   --->   Operation 432 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (1.65ns)   --->   "%add_ln52 = add i3 %kb_1, i3 1" [src/mmult.cpp:52]   --->   Operation 433 'add' 'add_ln52' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %PRODUCT.split, void %for.inc70.preheader.exitStub" [src/mmult.cpp:52]   --->   Operation 434 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i3 %kb_1" [src/mmult.cpp:54]   --->   Operation 435 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln54, i4 0" [src/mmult.cpp:57]   --->   Operation 436 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (1.82ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_load_read, i6 16, i32 %Abuf_16_load_read, i6 32, i32 %Abuf_32_load_read, i6 48, i32 %Abuf_48_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 437 'sparsemux' 'tmp' <Predicate = (!icmp_ln52)> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (1.82ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_load_read, i6 16, i32 %Bbuf_16_load_read, i6 32, i32 %Bbuf_32_load_read, i6 48, i32 %Bbuf_48_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 438 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln52)> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (1.58ns)   --->   "%store_ln52 = store i3 %add_ln52, i3 %kb" [src/mmult.cpp:52]   --->   Operation 439 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 440 [4/4] (5.70ns)   --->   "%term = fmul i32 %tmp, i32 %tmp_1" [src/mmult.cpp:57]   --->   Operation 440 'fmul' 'term' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 441 [3/4] (5.70ns)   --->   "%term = fmul i32 %tmp, i32 %tmp_1" [src/mmult.cpp:57]   --->   Operation 441 'fmul' 'term' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 442 [2/4] (5.70ns)   --->   "%term = fmul i32 %tmp, i32 %tmp_1" [src/mmult.cpp:57]   --->   Operation 442 'fmul' 'term' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 443 [1/4] (5.70ns)   --->   "%term = fmul i32 %tmp, i32 %tmp_1" [src/mmult.cpp:57]   --->   Operation 443 'fmul' 'term' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 444 [5/5] (7.25ns)   --->   "%add = fadd i32 %term, i32 0" [src/mmult.cpp:58]   --->   Operation 444 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 445 [1/1] (1.82ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_load_1_read, i6 16, i32 %Abuf_16_load_1_read, i6 32, i32 %Abuf_32_load_1_read, i6 48, i32 %Abuf_48_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 445 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 446 [1/1] (1.82ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_load_1_read, i6 16, i32 %Bbuf_16_load_1_read, i6 32, i32 %Bbuf_32_load_1_read, i6 48, i32 %Bbuf_48_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 446 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 447 [4/5] (7.25ns)   --->   "%add = fadd i32 %term, i32 0" [src/mmult.cpp:58]   --->   Operation 447 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 448 [4/4] (5.70ns)   --->   "%term_1 = fmul i32 %tmp_2, i32 %tmp_3" [src/mmult.cpp:57]   --->   Operation 448 'fmul' 'term_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 449 [3/5] (7.25ns)   --->   "%add = fadd i32 %term, i32 0" [src/mmult.cpp:58]   --->   Operation 449 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 450 [3/4] (5.70ns)   --->   "%term_1 = fmul i32 %tmp_2, i32 %tmp_3" [src/mmult.cpp:57]   --->   Operation 450 'fmul' 'term_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 451 [2/5] (7.25ns)   --->   "%add = fadd i32 %term, i32 0" [src/mmult.cpp:58]   --->   Operation 451 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 452 [2/4] (5.70ns)   --->   "%term_1 = fmul i32 %tmp_2, i32 %tmp_3" [src/mmult.cpp:57]   --->   Operation 452 'fmul' 'term_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 453 [1/5] (7.25ns)   --->   "%add = fadd i32 %term, i32 0" [src/mmult.cpp:58]   --->   Operation 453 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 454 [1/4] (5.70ns)   --->   "%term_1 = fmul i32 %tmp_2, i32 %tmp_3" [src/mmult.cpp:57]   --->   Operation 454 'fmul' 'term_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 455 [5/5] (7.25ns)   --->   "%add55_1 = fadd i32 %add, i32 %term_1" [src/mmult.cpp:58]   --->   Operation 455 'fadd' 'add55_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 456 [1/1] (1.82ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_1_load_read, i6 16, i32 %Abuf_17_load_read, i6 32, i32 %Abuf_33_load_read, i6 48, i32 %Abuf_49_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 456 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 457 [1/1] (1.82ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_1_load_read, i6 16, i32 %Bbuf_17_load_read, i6 32, i32 %Bbuf_33_load_read, i6 48, i32 %Bbuf_49_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 457 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 458 [4/5] (7.25ns)   --->   "%add55_1 = fadd i32 %add, i32 %term_1" [src/mmult.cpp:58]   --->   Operation 458 'fadd' 'add55_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 459 [4/4] (5.70ns)   --->   "%term_2 = fmul i32 %tmp_4, i32 %tmp_5" [src/mmult.cpp:57]   --->   Operation 459 'fmul' 'term_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 460 [3/5] (7.25ns)   --->   "%add55_1 = fadd i32 %add, i32 %term_1" [src/mmult.cpp:58]   --->   Operation 460 'fadd' 'add55_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 461 [3/4] (5.70ns)   --->   "%term_2 = fmul i32 %tmp_4, i32 %tmp_5" [src/mmult.cpp:57]   --->   Operation 461 'fmul' 'term_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 462 [2/5] (7.25ns)   --->   "%add55_1 = fadd i32 %add, i32 %term_1" [src/mmult.cpp:58]   --->   Operation 462 'fadd' 'add55_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 463 [2/4] (5.70ns)   --->   "%term_2 = fmul i32 %tmp_4, i32 %tmp_5" [src/mmult.cpp:57]   --->   Operation 463 'fmul' 'term_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 464 [1/5] (7.25ns)   --->   "%add55_1 = fadd i32 %add, i32 %term_1" [src/mmult.cpp:58]   --->   Operation 464 'fadd' 'add55_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 465 [1/4] (5.70ns)   --->   "%term_2 = fmul i32 %tmp_4, i32 %tmp_5" [src/mmult.cpp:57]   --->   Operation 465 'fmul' 'term_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 466 [5/5] (7.25ns)   --->   "%add55_2 = fadd i32 %add55_1, i32 %term_2" [src/mmult.cpp:58]   --->   Operation 466 'fadd' 'add55_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 467 [1/1] (1.82ns)   --->   "%tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_1_load_1_read, i6 16, i32 %Abuf_17_load_1_read, i6 32, i32 %Abuf_33_load_1_read, i6 48, i32 %Abuf_49_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 467 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 468 [1/1] (1.82ns)   --->   "%tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_1_load_1_read, i6 16, i32 %Bbuf_17_load_1_read, i6 32, i32 %Bbuf_33_load_1_read, i6 48, i32 %Bbuf_49_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 468 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 469 [4/5] (7.25ns)   --->   "%add55_2 = fadd i32 %add55_1, i32 %term_2" [src/mmult.cpp:58]   --->   Operation 469 'fadd' 'add55_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 470 [4/4] (5.70ns)   --->   "%term_3 = fmul i32 %tmp_6, i32 %tmp_7" [src/mmult.cpp:57]   --->   Operation 470 'fmul' 'term_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 471 [3/5] (7.25ns)   --->   "%add55_2 = fadd i32 %add55_1, i32 %term_2" [src/mmult.cpp:58]   --->   Operation 471 'fadd' 'add55_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 472 [3/4] (5.70ns)   --->   "%term_3 = fmul i32 %tmp_6, i32 %tmp_7" [src/mmult.cpp:57]   --->   Operation 472 'fmul' 'term_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 473 [2/5] (7.25ns)   --->   "%add55_2 = fadd i32 %add55_1, i32 %term_2" [src/mmult.cpp:58]   --->   Operation 473 'fadd' 'add55_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 474 [2/4] (5.70ns)   --->   "%term_3 = fmul i32 %tmp_6, i32 %tmp_7" [src/mmult.cpp:57]   --->   Operation 474 'fmul' 'term_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 475 [1/5] (7.25ns)   --->   "%add55_2 = fadd i32 %add55_1, i32 %term_2" [src/mmult.cpp:58]   --->   Operation 475 'fadd' 'add55_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 476 [1/4] (5.70ns)   --->   "%term_3 = fmul i32 %tmp_6, i32 %tmp_7" [src/mmult.cpp:57]   --->   Operation 476 'fmul' 'term_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 477 [5/5] (7.25ns)   --->   "%add55_3 = fadd i32 %add55_2, i32 %term_3" [src/mmult.cpp:58]   --->   Operation 477 'fadd' 'add55_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 478 [1/1] (1.82ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_2_load_read, i6 16, i32 %Abuf_18_load_read, i6 32, i32 %Abuf_34_load_read, i6 48, i32 %Abuf_50_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 478 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 479 [1/1] (1.82ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_2_load_read, i6 16, i32 %Bbuf_18_load_read, i6 32, i32 %Bbuf_34_load_read, i6 48, i32 %Bbuf_50_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 479 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 480 [4/5] (7.25ns)   --->   "%add55_3 = fadd i32 %add55_2, i32 %term_3" [src/mmult.cpp:58]   --->   Operation 480 'fadd' 'add55_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 481 [4/4] (5.70ns)   --->   "%term_4 = fmul i32 %tmp_8, i32 %tmp_9" [src/mmult.cpp:57]   --->   Operation 481 'fmul' 'term_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 482 [3/5] (7.25ns)   --->   "%add55_3 = fadd i32 %add55_2, i32 %term_3" [src/mmult.cpp:58]   --->   Operation 482 'fadd' 'add55_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 483 [3/4] (5.70ns)   --->   "%term_4 = fmul i32 %tmp_8, i32 %tmp_9" [src/mmult.cpp:57]   --->   Operation 483 'fmul' 'term_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 484 [2/5] (7.25ns)   --->   "%add55_3 = fadd i32 %add55_2, i32 %term_3" [src/mmult.cpp:58]   --->   Operation 484 'fadd' 'add55_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 485 [2/4] (5.70ns)   --->   "%term_4 = fmul i32 %tmp_8, i32 %tmp_9" [src/mmult.cpp:57]   --->   Operation 485 'fmul' 'term_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 486 [1/5] (7.25ns)   --->   "%add55_3 = fadd i32 %add55_2, i32 %term_3" [src/mmult.cpp:58]   --->   Operation 486 'fadd' 'add55_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 487 [1/4] (5.70ns)   --->   "%term_4 = fmul i32 %tmp_8, i32 %tmp_9" [src/mmult.cpp:57]   --->   Operation 487 'fmul' 'term_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 488 [5/5] (7.25ns)   --->   "%add55_4 = fadd i32 %add55_3, i32 %term_4" [src/mmult.cpp:58]   --->   Operation 488 'fadd' 'add55_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 489 [1/1] (1.82ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_2_load_1_read, i6 16, i32 %Abuf_18_load_1_read, i6 32, i32 %Abuf_34_load_1_read, i6 48, i32 %Abuf_50_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 489 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 490 [1/1] (1.82ns)   --->   "%tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_2_load_1_read, i6 16, i32 %Bbuf_18_load_1_read, i6 32, i32 %Bbuf_34_load_1_read, i6 48, i32 %Bbuf_50_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 490 'sparsemux' 'tmp_10' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 491 [4/5] (7.25ns)   --->   "%add55_4 = fadd i32 %add55_3, i32 %term_4" [src/mmult.cpp:58]   --->   Operation 491 'fadd' 'add55_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 492 [4/4] (5.70ns)   --->   "%term_5 = fmul i32 %tmp_s, i32 %tmp_10" [src/mmult.cpp:57]   --->   Operation 492 'fmul' 'term_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 493 [3/5] (7.25ns)   --->   "%add55_4 = fadd i32 %add55_3, i32 %term_4" [src/mmult.cpp:58]   --->   Operation 493 'fadd' 'add55_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 494 [3/4] (5.70ns)   --->   "%term_5 = fmul i32 %tmp_s, i32 %tmp_10" [src/mmult.cpp:57]   --->   Operation 494 'fmul' 'term_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 495 [2/5] (7.25ns)   --->   "%add55_4 = fadd i32 %add55_3, i32 %term_4" [src/mmult.cpp:58]   --->   Operation 495 'fadd' 'add55_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 496 [2/4] (5.70ns)   --->   "%term_5 = fmul i32 %tmp_s, i32 %tmp_10" [src/mmult.cpp:57]   --->   Operation 496 'fmul' 'term_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 497 [1/5] (7.25ns)   --->   "%add55_4 = fadd i32 %add55_3, i32 %term_4" [src/mmult.cpp:58]   --->   Operation 497 'fadd' 'add55_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 498 [1/4] (5.70ns)   --->   "%term_5 = fmul i32 %tmp_s, i32 %tmp_10" [src/mmult.cpp:57]   --->   Operation 498 'fmul' 'term_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 499 [5/5] (7.25ns)   --->   "%add55_5 = fadd i32 %add55_4, i32 %term_5" [src/mmult.cpp:58]   --->   Operation 499 'fadd' 'add55_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 500 [1/1] (1.82ns)   --->   "%tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_3_load_read, i6 16, i32 %Abuf_19_load_read, i6 32, i32 %Abuf_35_load_read, i6 48, i32 %Abuf_51_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 500 'sparsemux' 'tmp_11' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 501 [1/1] (1.82ns)   --->   "%tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_3_load_read, i6 16, i32 %Bbuf_19_load_read, i6 32, i32 %Bbuf_35_load_read, i6 48, i32 %Bbuf_51_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 501 'sparsemux' 'tmp_12' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 502 [4/5] (7.25ns)   --->   "%add55_5 = fadd i32 %add55_4, i32 %term_5" [src/mmult.cpp:58]   --->   Operation 502 'fadd' 'add55_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 503 [4/4] (5.70ns)   --->   "%term_6 = fmul i32 %tmp_11, i32 %tmp_12" [src/mmult.cpp:57]   --->   Operation 503 'fmul' 'term_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 504 [3/5] (7.25ns)   --->   "%add55_5 = fadd i32 %add55_4, i32 %term_5" [src/mmult.cpp:58]   --->   Operation 504 'fadd' 'add55_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 505 [3/4] (5.70ns)   --->   "%term_6 = fmul i32 %tmp_11, i32 %tmp_12" [src/mmult.cpp:57]   --->   Operation 505 'fmul' 'term_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 506 [2/5] (7.25ns)   --->   "%add55_5 = fadd i32 %add55_4, i32 %term_5" [src/mmult.cpp:58]   --->   Operation 506 'fadd' 'add55_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 507 [2/4] (5.70ns)   --->   "%term_6 = fmul i32 %tmp_11, i32 %tmp_12" [src/mmult.cpp:57]   --->   Operation 507 'fmul' 'term_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 508 [1/5] (7.25ns)   --->   "%add55_5 = fadd i32 %add55_4, i32 %term_5" [src/mmult.cpp:58]   --->   Operation 508 'fadd' 'add55_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 509 [1/4] (5.70ns)   --->   "%term_6 = fmul i32 %tmp_11, i32 %tmp_12" [src/mmult.cpp:57]   --->   Operation 509 'fmul' 'term_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 510 [5/5] (7.25ns)   --->   "%add55_6 = fadd i32 %add55_5, i32 %term_6" [src/mmult.cpp:58]   --->   Operation 510 'fadd' 'add55_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 511 [1/1] (1.82ns)   --->   "%tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_3_load_1_read, i6 16, i32 %Abuf_19_load_1_read, i6 32, i32 %Abuf_35_load_1_read, i6 48, i32 %Abuf_51_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 511 'sparsemux' 'tmp_13' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 512 [1/1] (1.82ns)   --->   "%tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_3_load_1_read, i6 16, i32 %Bbuf_19_load_1_read, i6 32, i32 %Bbuf_35_load_1_read, i6 48, i32 %Bbuf_51_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 512 'sparsemux' 'tmp_14' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 513 [4/5] (7.25ns)   --->   "%add55_6 = fadd i32 %add55_5, i32 %term_6" [src/mmult.cpp:58]   --->   Operation 513 'fadd' 'add55_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 514 [4/4] (5.70ns)   --->   "%term_7 = fmul i32 %tmp_13, i32 %tmp_14" [src/mmult.cpp:57]   --->   Operation 514 'fmul' 'term_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 515 [3/5] (7.25ns)   --->   "%add55_6 = fadd i32 %add55_5, i32 %term_6" [src/mmult.cpp:58]   --->   Operation 515 'fadd' 'add55_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 516 [3/4] (5.70ns)   --->   "%term_7 = fmul i32 %tmp_13, i32 %tmp_14" [src/mmult.cpp:57]   --->   Operation 516 'fmul' 'term_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 517 [2/5] (7.25ns)   --->   "%add55_6 = fadd i32 %add55_5, i32 %term_6" [src/mmult.cpp:58]   --->   Operation 517 'fadd' 'add55_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 518 [2/4] (5.70ns)   --->   "%term_7 = fmul i32 %tmp_13, i32 %tmp_14" [src/mmult.cpp:57]   --->   Operation 518 'fmul' 'term_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 519 [1/5] (7.25ns)   --->   "%add55_6 = fadd i32 %add55_5, i32 %term_6" [src/mmult.cpp:58]   --->   Operation 519 'fadd' 'add55_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 520 [1/4] (5.70ns)   --->   "%term_7 = fmul i32 %tmp_13, i32 %tmp_14" [src/mmult.cpp:57]   --->   Operation 520 'fmul' 'term_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 521 [5/5] (7.25ns)   --->   "%add55_7 = fadd i32 %add55_6, i32 %term_7" [src/mmult.cpp:58]   --->   Operation 521 'fadd' 'add55_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 522 [1/1] (1.82ns)   --->   "%tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_4_load_read, i6 16, i32 %Abuf_20_load_read, i6 32, i32 %Abuf_36_load_read, i6 48, i32 %Abuf_52_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 522 'sparsemux' 'tmp_15' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 523 [1/1] (1.82ns)   --->   "%tmp_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_4_load_read, i6 16, i32 %Bbuf_20_load_read, i6 32, i32 %Bbuf_36_load_read, i6 48, i32 %Bbuf_52_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 523 'sparsemux' 'tmp_16' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 524 [4/5] (7.25ns)   --->   "%add55_7 = fadd i32 %add55_6, i32 %term_7" [src/mmult.cpp:58]   --->   Operation 524 'fadd' 'add55_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 525 [4/4] (5.70ns)   --->   "%term_8 = fmul i32 %tmp_15, i32 %tmp_16" [src/mmult.cpp:57]   --->   Operation 525 'fmul' 'term_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 526 [3/5] (7.25ns)   --->   "%add55_7 = fadd i32 %add55_6, i32 %term_7" [src/mmult.cpp:58]   --->   Operation 526 'fadd' 'add55_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 527 [3/4] (5.70ns)   --->   "%term_8 = fmul i32 %tmp_15, i32 %tmp_16" [src/mmult.cpp:57]   --->   Operation 527 'fmul' 'term_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 528 [2/5] (7.25ns)   --->   "%add55_7 = fadd i32 %add55_6, i32 %term_7" [src/mmult.cpp:58]   --->   Operation 528 'fadd' 'add55_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 529 [2/4] (5.70ns)   --->   "%term_8 = fmul i32 %tmp_15, i32 %tmp_16" [src/mmult.cpp:57]   --->   Operation 529 'fmul' 'term_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 530 [1/5] (7.25ns)   --->   "%add55_7 = fadd i32 %add55_6, i32 %term_7" [src/mmult.cpp:58]   --->   Operation 530 'fadd' 'add55_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 531 [1/4] (5.70ns)   --->   "%term_8 = fmul i32 %tmp_15, i32 %tmp_16" [src/mmult.cpp:57]   --->   Operation 531 'fmul' 'term_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 532 [5/5] (7.25ns)   --->   "%add55_8 = fadd i32 %add55_7, i32 %term_8" [src/mmult.cpp:58]   --->   Operation 532 'fadd' 'add55_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 533 [1/1] (1.82ns)   --->   "%tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_4_load_1_read, i6 16, i32 %Abuf_20_load_1_read, i6 32, i32 %Abuf_36_load_1_read, i6 48, i32 %Abuf_52_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 533 'sparsemux' 'tmp_17' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 534 [1/1] (1.82ns)   --->   "%tmp_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_4_load_1_read, i6 16, i32 %Bbuf_20_load_1_read, i6 32, i32 %Bbuf_36_load_1_read, i6 48, i32 %Bbuf_52_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 534 'sparsemux' 'tmp_18' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 535 [4/5] (7.25ns)   --->   "%add55_8 = fadd i32 %add55_7, i32 %term_8" [src/mmult.cpp:58]   --->   Operation 535 'fadd' 'add55_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 536 [4/4] (5.70ns)   --->   "%term_9 = fmul i32 %tmp_17, i32 %tmp_18" [src/mmult.cpp:57]   --->   Operation 536 'fmul' 'term_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 537 [3/5] (7.25ns)   --->   "%add55_8 = fadd i32 %add55_7, i32 %term_8" [src/mmult.cpp:58]   --->   Operation 537 'fadd' 'add55_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 538 [3/4] (5.70ns)   --->   "%term_9 = fmul i32 %tmp_17, i32 %tmp_18" [src/mmult.cpp:57]   --->   Operation 538 'fmul' 'term_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 539 [2/5] (7.25ns)   --->   "%add55_8 = fadd i32 %add55_7, i32 %term_8" [src/mmult.cpp:58]   --->   Operation 539 'fadd' 'add55_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 540 [2/4] (5.70ns)   --->   "%term_9 = fmul i32 %tmp_17, i32 %tmp_18" [src/mmult.cpp:57]   --->   Operation 540 'fmul' 'term_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 541 [1/5] (7.25ns)   --->   "%add55_8 = fadd i32 %add55_7, i32 %term_8" [src/mmult.cpp:58]   --->   Operation 541 'fadd' 'add55_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 542 [1/4] (5.70ns)   --->   "%term_9 = fmul i32 %tmp_17, i32 %tmp_18" [src/mmult.cpp:57]   --->   Operation 542 'fmul' 'term_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 543 [5/5] (7.25ns)   --->   "%add55_9 = fadd i32 %add55_8, i32 %term_9" [src/mmult.cpp:58]   --->   Operation 543 'fadd' 'add55_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 544 [1/1] (1.82ns)   --->   "%tmp_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_5_load_read, i6 16, i32 %Abuf_21_load_read, i6 32, i32 %Abuf_37_load_read, i6 48, i32 %Abuf_53_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 544 'sparsemux' 'tmp_19' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 545 [1/1] (1.82ns)   --->   "%tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_5_load_read, i6 16, i32 %Bbuf_21_load_read, i6 32, i32 %Bbuf_37_load_read, i6 48, i32 %Bbuf_53_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 545 'sparsemux' 'tmp_20' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 546 [4/5] (7.25ns)   --->   "%add55_9 = fadd i32 %add55_8, i32 %term_9" [src/mmult.cpp:58]   --->   Operation 546 'fadd' 'add55_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 547 [4/4] (5.70ns)   --->   "%term_10 = fmul i32 %tmp_19, i32 %tmp_20" [src/mmult.cpp:57]   --->   Operation 547 'fmul' 'term_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 548 [3/5] (7.25ns)   --->   "%add55_9 = fadd i32 %add55_8, i32 %term_9" [src/mmult.cpp:58]   --->   Operation 548 'fadd' 'add55_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 549 [3/4] (5.70ns)   --->   "%term_10 = fmul i32 %tmp_19, i32 %tmp_20" [src/mmult.cpp:57]   --->   Operation 549 'fmul' 'term_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 550 [2/5] (7.25ns)   --->   "%add55_9 = fadd i32 %add55_8, i32 %term_9" [src/mmult.cpp:58]   --->   Operation 550 'fadd' 'add55_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 551 [2/4] (5.70ns)   --->   "%term_10 = fmul i32 %tmp_19, i32 %tmp_20" [src/mmult.cpp:57]   --->   Operation 551 'fmul' 'term_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 552 [1/5] (7.25ns)   --->   "%add55_9 = fadd i32 %add55_8, i32 %term_9" [src/mmult.cpp:58]   --->   Operation 552 'fadd' 'add55_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 553 [1/4] (5.70ns)   --->   "%term_10 = fmul i32 %tmp_19, i32 %tmp_20" [src/mmult.cpp:57]   --->   Operation 553 'fmul' 'term_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 554 [5/5] (7.25ns)   --->   "%add55_s = fadd i32 %add55_9, i32 %term_10" [src/mmult.cpp:58]   --->   Operation 554 'fadd' 'add55_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 555 [1/1] (1.82ns)   --->   "%tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_5_load_1_read, i6 16, i32 %Abuf_21_load_1_read, i6 32, i32 %Abuf_37_load_1_read, i6 48, i32 %Abuf_53_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 555 'sparsemux' 'tmp_21' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 556 [1/1] (1.82ns)   --->   "%tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_5_load_1_read, i6 16, i32 %Bbuf_21_load_1_read, i6 32, i32 %Bbuf_37_load_1_read, i6 48, i32 %Bbuf_53_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 556 'sparsemux' 'tmp_22' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 557 [4/5] (7.25ns)   --->   "%add55_s = fadd i32 %add55_9, i32 %term_10" [src/mmult.cpp:58]   --->   Operation 557 'fadd' 'add55_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 558 [4/4] (5.70ns)   --->   "%term_11 = fmul i32 %tmp_21, i32 %tmp_22" [src/mmult.cpp:57]   --->   Operation 558 'fmul' 'term_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 559 [3/5] (7.25ns)   --->   "%add55_s = fadd i32 %add55_9, i32 %term_10" [src/mmult.cpp:58]   --->   Operation 559 'fadd' 'add55_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 560 [3/4] (5.70ns)   --->   "%term_11 = fmul i32 %tmp_21, i32 %tmp_22" [src/mmult.cpp:57]   --->   Operation 560 'fmul' 'term_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 561 [2/5] (7.25ns)   --->   "%add55_s = fadd i32 %add55_9, i32 %term_10" [src/mmult.cpp:58]   --->   Operation 561 'fadd' 'add55_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 562 [2/4] (5.70ns)   --->   "%term_11 = fmul i32 %tmp_21, i32 %tmp_22" [src/mmult.cpp:57]   --->   Operation 562 'fmul' 'term_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 563 [1/5] (7.25ns)   --->   "%add55_s = fadd i32 %add55_9, i32 %term_10" [src/mmult.cpp:58]   --->   Operation 563 'fadd' 'add55_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 564 [1/4] (5.70ns)   --->   "%term_11 = fmul i32 %tmp_21, i32 %tmp_22" [src/mmult.cpp:57]   --->   Operation 564 'fmul' 'term_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 565 [5/5] (7.25ns)   --->   "%add55_10 = fadd i32 %add55_s, i32 %term_11" [src/mmult.cpp:58]   --->   Operation 565 'fadd' 'add55_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 566 [1/1] (1.82ns)   --->   "%tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_6_load_read, i6 16, i32 %Abuf_22_load_read, i6 32, i32 %Abuf_38_load_read, i6 48, i32 %Abuf_54_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 566 'sparsemux' 'tmp_23' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 567 [1/1] (1.82ns)   --->   "%tmp_24 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_6_load_read, i6 16, i32 %Bbuf_22_load_read, i6 32, i32 %Bbuf_38_load_read, i6 48, i32 %Bbuf_54_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 567 'sparsemux' 'tmp_24' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 568 [4/5] (7.25ns)   --->   "%add55_10 = fadd i32 %add55_s, i32 %term_11" [src/mmult.cpp:58]   --->   Operation 568 'fadd' 'add55_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 569 [4/4] (5.70ns)   --->   "%term_12 = fmul i32 %tmp_23, i32 %tmp_24" [src/mmult.cpp:57]   --->   Operation 569 'fmul' 'term_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 570 [3/5] (7.25ns)   --->   "%add55_10 = fadd i32 %add55_s, i32 %term_11" [src/mmult.cpp:58]   --->   Operation 570 'fadd' 'add55_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 571 [3/4] (5.70ns)   --->   "%term_12 = fmul i32 %tmp_23, i32 %tmp_24" [src/mmult.cpp:57]   --->   Operation 571 'fmul' 'term_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 572 [2/5] (7.25ns)   --->   "%add55_10 = fadd i32 %add55_s, i32 %term_11" [src/mmult.cpp:58]   --->   Operation 572 'fadd' 'add55_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 573 [2/4] (5.70ns)   --->   "%term_12 = fmul i32 %tmp_23, i32 %tmp_24" [src/mmult.cpp:57]   --->   Operation 573 'fmul' 'term_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 574 [1/5] (7.25ns)   --->   "%add55_10 = fadd i32 %add55_s, i32 %term_11" [src/mmult.cpp:58]   --->   Operation 574 'fadd' 'add55_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 575 [1/4] (5.70ns)   --->   "%term_12 = fmul i32 %tmp_23, i32 %tmp_24" [src/mmult.cpp:57]   --->   Operation 575 'fmul' 'term_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 576 [5/5] (7.25ns)   --->   "%add55_11 = fadd i32 %add55_10, i32 %term_12" [src/mmult.cpp:58]   --->   Operation 576 'fadd' 'add55_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 577 [1/1] (1.82ns)   --->   "%tmp_25 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_6_load_1_read, i6 16, i32 %Abuf_22_load_1_read, i6 32, i32 %Abuf_38_load_1_read, i6 48, i32 %Abuf_54_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 577 'sparsemux' 'tmp_25' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 578 [1/1] (1.82ns)   --->   "%tmp_26 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_6_load_1_read, i6 16, i32 %Bbuf_22_load_1_read, i6 32, i32 %Bbuf_38_load_1_read, i6 48, i32 %Bbuf_54_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 578 'sparsemux' 'tmp_26' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 579 [4/5] (7.25ns)   --->   "%add55_11 = fadd i32 %add55_10, i32 %term_12" [src/mmult.cpp:58]   --->   Operation 579 'fadd' 'add55_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 580 [4/4] (5.70ns)   --->   "%term_13 = fmul i32 %tmp_25, i32 %tmp_26" [src/mmult.cpp:57]   --->   Operation 580 'fmul' 'term_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 581 [3/5] (7.25ns)   --->   "%add55_11 = fadd i32 %add55_10, i32 %term_12" [src/mmult.cpp:58]   --->   Operation 581 'fadd' 'add55_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 582 [3/4] (5.70ns)   --->   "%term_13 = fmul i32 %tmp_25, i32 %tmp_26" [src/mmult.cpp:57]   --->   Operation 582 'fmul' 'term_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 583 [2/5] (7.25ns)   --->   "%add55_11 = fadd i32 %add55_10, i32 %term_12" [src/mmult.cpp:58]   --->   Operation 583 'fadd' 'add55_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 584 [2/4] (5.70ns)   --->   "%term_13 = fmul i32 %tmp_25, i32 %tmp_26" [src/mmult.cpp:57]   --->   Operation 584 'fmul' 'term_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 585 [1/5] (7.25ns)   --->   "%add55_11 = fadd i32 %add55_10, i32 %term_12" [src/mmult.cpp:58]   --->   Operation 585 'fadd' 'add55_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 586 [1/4] (5.70ns)   --->   "%term_13 = fmul i32 %tmp_25, i32 %tmp_26" [src/mmult.cpp:57]   --->   Operation 586 'fmul' 'term_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 587 [5/5] (7.25ns)   --->   "%add55_12 = fadd i32 %add55_11, i32 %term_13" [src/mmult.cpp:58]   --->   Operation 587 'fadd' 'add55_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 588 [1/1] (1.82ns)   --->   "%tmp_27 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_7_load_read, i6 16, i32 %Abuf_23_load_read, i6 32, i32 %Abuf_39_load_read, i6 48, i32 %Abuf_55_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 588 'sparsemux' 'tmp_27' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 589 [1/1] (1.82ns)   --->   "%tmp_28 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_7_load_read, i6 16, i32 %Bbuf_23_load_read, i6 32, i32 %Bbuf_39_load_read, i6 48, i32 %Bbuf_55_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 589 'sparsemux' 'tmp_28' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 590 [4/5] (7.25ns)   --->   "%add55_12 = fadd i32 %add55_11, i32 %term_13" [src/mmult.cpp:58]   --->   Operation 590 'fadd' 'add55_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 591 [4/4] (5.70ns)   --->   "%term_14 = fmul i32 %tmp_27, i32 %tmp_28" [src/mmult.cpp:57]   --->   Operation 591 'fmul' 'term_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 592 [3/5] (7.25ns)   --->   "%add55_12 = fadd i32 %add55_11, i32 %term_13" [src/mmult.cpp:58]   --->   Operation 592 'fadd' 'add55_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 593 [3/4] (5.70ns)   --->   "%term_14 = fmul i32 %tmp_27, i32 %tmp_28" [src/mmult.cpp:57]   --->   Operation 593 'fmul' 'term_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 594 [2/5] (7.25ns)   --->   "%add55_12 = fadd i32 %add55_11, i32 %term_13" [src/mmult.cpp:58]   --->   Operation 594 'fadd' 'add55_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 595 [2/4] (5.70ns)   --->   "%term_14 = fmul i32 %tmp_27, i32 %tmp_28" [src/mmult.cpp:57]   --->   Operation 595 'fmul' 'term_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 596 [1/5] (7.25ns)   --->   "%add55_12 = fadd i32 %add55_11, i32 %term_13" [src/mmult.cpp:58]   --->   Operation 596 'fadd' 'add55_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 597 [1/4] (5.70ns)   --->   "%term_14 = fmul i32 %tmp_27, i32 %tmp_28" [src/mmult.cpp:57]   --->   Operation 597 'fmul' 'term_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 598 [5/5] (7.25ns)   --->   "%add55_13 = fadd i32 %add55_12, i32 %term_14" [src/mmult.cpp:58]   --->   Operation 598 'fadd' 'add55_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 599 [1/1] (1.82ns)   --->   "%tmp_29 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_7_load_1_read, i6 16, i32 %Abuf_23_load_1_read, i6 32, i32 %Abuf_39_load_1_read, i6 48, i32 %Abuf_55_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 599 'sparsemux' 'tmp_29' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 600 [1/1] (1.82ns)   --->   "%tmp_30 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_7_load_1_read, i6 16, i32 %Bbuf_23_load_1_read, i6 32, i32 %Bbuf_39_load_1_read, i6 48, i32 %Bbuf_55_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 600 'sparsemux' 'tmp_30' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 601 [4/5] (7.25ns)   --->   "%add55_13 = fadd i32 %add55_12, i32 %term_14" [src/mmult.cpp:58]   --->   Operation 601 'fadd' 'add55_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 602 [4/4] (5.70ns)   --->   "%term_15 = fmul i32 %tmp_29, i32 %tmp_30" [src/mmult.cpp:57]   --->   Operation 602 'fmul' 'term_15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 603 [3/5] (7.25ns)   --->   "%add55_13 = fadd i32 %add55_12, i32 %term_14" [src/mmult.cpp:58]   --->   Operation 603 'fadd' 'add55_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 604 [3/4] (5.70ns)   --->   "%term_15 = fmul i32 %tmp_29, i32 %tmp_30" [src/mmult.cpp:57]   --->   Operation 604 'fmul' 'term_15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 605 [2/5] (7.25ns)   --->   "%add55_13 = fadd i32 %add55_12, i32 %term_14" [src/mmult.cpp:58]   --->   Operation 605 'fadd' 'add55_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 606 [2/4] (5.70ns)   --->   "%term_15 = fmul i32 %tmp_29, i32 %tmp_30" [src/mmult.cpp:57]   --->   Operation 606 'fmul' 'term_15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 607 [1/5] (7.25ns)   --->   "%add55_13 = fadd i32 %add55_12, i32 %term_14" [src/mmult.cpp:58]   --->   Operation 607 'fadd' 'add55_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 608 [1/4] (5.70ns)   --->   "%term_15 = fmul i32 %tmp_29, i32 %tmp_30" [src/mmult.cpp:57]   --->   Operation 608 'fmul' 'term_15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 609 [5/5] (7.25ns)   --->   "%add55_14 = fadd i32 %add55_13, i32 %term_15" [src/mmult.cpp:58]   --->   Operation 609 'fadd' 'add55_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 610 [1/1] (1.82ns)   --->   "%tmp_31 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_8_load_read, i6 16, i32 %Abuf_24_load_read, i6 32, i32 %Abuf_40_load_read, i6 48, i32 %Abuf_56_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 610 'sparsemux' 'tmp_31' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 611 [1/1] (1.82ns)   --->   "%tmp_32 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_8_load_read, i6 16, i32 %Bbuf_24_load_read, i6 32, i32 %Bbuf_40_load_read, i6 48, i32 %Bbuf_56_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 611 'sparsemux' 'tmp_32' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 612 [4/5] (7.25ns)   --->   "%add55_14 = fadd i32 %add55_13, i32 %term_15" [src/mmult.cpp:58]   --->   Operation 612 'fadd' 'add55_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 613 [4/4] (5.70ns)   --->   "%term_16 = fmul i32 %tmp_31, i32 %tmp_32" [src/mmult.cpp:57]   --->   Operation 613 'fmul' 'term_16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 614 [3/5] (7.25ns)   --->   "%add55_14 = fadd i32 %add55_13, i32 %term_15" [src/mmult.cpp:58]   --->   Operation 614 'fadd' 'add55_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 615 [3/4] (5.70ns)   --->   "%term_16 = fmul i32 %tmp_31, i32 %tmp_32" [src/mmult.cpp:57]   --->   Operation 615 'fmul' 'term_16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 616 [2/5] (7.25ns)   --->   "%add55_14 = fadd i32 %add55_13, i32 %term_15" [src/mmult.cpp:58]   --->   Operation 616 'fadd' 'add55_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 617 [2/4] (5.70ns)   --->   "%term_16 = fmul i32 %tmp_31, i32 %tmp_32" [src/mmult.cpp:57]   --->   Operation 617 'fmul' 'term_16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 618 [1/5] (7.25ns)   --->   "%add55_14 = fadd i32 %add55_13, i32 %term_15" [src/mmult.cpp:58]   --->   Operation 618 'fadd' 'add55_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 619 [1/4] (5.70ns)   --->   "%term_16 = fmul i32 %tmp_31, i32 %tmp_32" [src/mmult.cpp:57]   --->   Operation 619 'fmul' 'term_16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 620 [5/5] (7.25ns)   --->   "%add55_15 = fadd i32 %add55_14, i32 %term_16" [src/mmult.cpp:58]   --->   Operation 620 'fadd' 'add55_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 621 [1/1] (1.82ns)   --->   "%tmp_33 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_8_load_1_read, i6 16, i32 %Abuf_24_load_1_read, i6 32, i32 %Abuf_40_load_1_read, i6 48, i32 %Abuf_56_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 621 'sparsemux' 'tmp_33' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 622 [1/1] (1.82ns)   --->   "%tmp_34 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_8_load_1_read, i6 16, i32 %Bbuf_24_load_1_read, i6 32, i32 %Bbuf_40_load_1_read, i6 48, i32 %Bbuf_56_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 622 'sparsemux' 'tmp_34' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 623 [4/5] (7.25ns)   --->   "%add55_15 = fadd i32 %add55_14, i32 %term_16" [src/mmult.cpp:58]   --->   Operation 623 'fadd' 'add55_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 624 [4/4] (5.70ns)   --->   "%term_17 = fmul i32 %tmp_33, i32 %tmp_34" [src/mmult.cpp:57]   --->   Operation 624 'fmul' 'term_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 625 [3/5] (7.25ns)   --->   "%add55_15 = fadd i32 %add55_14, i32 %term_16" [src/mmult.cpp:58]   --->   Operation 625 'fadd' 'add55_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 626 [3/4] (5.70ns)   --->   "%term_17 = fmul i32 %tmp_33, i32 %tmp_34" [src/mmult.cpp:57]   --->   Operation 626 'fmul' 'term_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 627 [2/5] (7.25ns)   --->   "%add55_15 = fadd i32 %add55_14, i32 %term_16" [src/mmult.cpp:58]   --->   Operation 627 'fadd' 'add55_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 628 [2/4] (5.70ns)   --->   "%term_17 = fmul i32 %tmp_33, i32 %tmp_34" [src/mmult.cpp:57]   --->   Operation 628 'fmul' 'term_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 629 [1/5] (7.25ns)   --->   "%add55_15 = fadd i32 %add55_14, i32 %term_16" [src/mmult.cpp:58]   --->   Operation 629 'fadd' 'add55_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 630 [1/4] (5.70ns)   --->   "%term_17 = fmul i32 %tmp_33, i32 %tmp_34" [src/mmult.cpp:57]   --->   Operation 630 'fmul' 'term_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 631 [5/5] (7.25ns)   --->   "%add55_16 = fadd i32 %add55_15, i32 %term_17" [src/mmult.cpp:58]   --->   Operation 631 'fadd' 'add55_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 632 [1/1] (1.82ns)   --->   "%tmp_35 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_9_load_read, i6 16, i32 %Abuf_25_load_read, i6 32, i32 %Abuf_41_load_read, i6 48, i32 %Abuf_57_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 632 'sparsemux' 'tmp_35' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 633 [1/1] (1.82ns)   --->   "%tmp_36 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_9_load_read, i6 16, i32 %Bbuf_25_load_read, i6 32, i32 %Bbuf_41_load_read, i6 48, i32 %Bbuf_57_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 633 'sparsemux' 'tmp_36' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 634 [4/5] (7.25ns)   --->   "%add55_16 = fadd i32 %add55_15, i32 %term_17" [src/mmult.cpp:58]   --->   Operation 634 'fadd' 'add55_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 635 [4/4] (5.70ns)   --->   "%term_18 = fmul i32 %tmp_35, i32 %tmp_36" [src/mmult.cpp:57]   --->   Operation 635 'fmul' 'term_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 636 [3/5] (7.25ns)   --->   "%add55_16 = fadd i32 %add55_15, i32 %term_17" [src/mmult.cpp:58]   --->   Operation 636 'fadd' 'add55_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 637 [3/4] (5.70ns)   --->   "%term_18 = fmul i32 %tmp_35, i32 %tmp_36" [src/mmult.cpp:57]   --->   Operation 637 'fmul' 'term_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 638 [2/5] (7.25ns)   --->   "%add55_16 = fadd i32 %add55_15, i32 %term_17" [src/mmult.cpp:58]   --->   Operation 638 'fadd' 'add55_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 639 [2/4] (5.70ns)   --->   "%term_18 = fmul i32 %tmp_35, i32 %tmp_36" [src/mmult.cpp:57]   --->   Operation 639 'fmul' 'term_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 640 [1/5] (7.25ns)   --->   "%add55_16 = fadd i32 %add55_15, i32 %term_17" [src/mmult.cpp:58]   --->   Operation 640 'fadd' 'add55_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 641 [1/4] (5.70ns)   --->   "%term_18 = fmul i32 %tmp_35, i32 %tmp_36" [src/mmult.cpp:57]   --->   Operation 641 'fmul' 'term_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 642 [5/5] (7.25ns)   --->   "%add55_17 = fadd i32 %add55_16, i32 %term_18" [src/mmult.cpp:58]   --->   Operation 642 'fadd' 'add55_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 643 [1/1] (1.82ns)   --->   "%tmp_37 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_9_load_1_read, i6 16, i32 %Abuf_25_load_1_read, i6 32, i32 %Abuf_41_load_1_read, i6 48, i32 %Abuf_57_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 643 'sparsemux' 'tmp_37' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 644 [1/1] (1.82ns)   --->   "%tmp_38 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_9_load_1_read, i6 16, i32 %Bbuf_25_load_1_read, i6 32, i32 %Bbuf_41_load_1_read, i6 48, i32 %Bbuf_57_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 644 'sparsemux' 'tmp_38' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 645 [4/5] (7.25ns)   --->   "%add55_17 = fadd i32 %add55_16, i32 %term_18" [src/mmult.cpp:58]   --->   Operation 645 'fadd' 'add55_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 646 [4/4] (5.70ns)   --->   "%term_19 = fmul i32 %tmp_37, i32 %tmp_38" [src/mmult.cpp:57]   --->   Operation 646 'fmul' 'term_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 647 [3/5] (7.25ns)   --->   "%add55_17 = fadd i32 %add55_16, i32 %term_18" [src/mmult.cpp:58]   --->   Operation 647 'fadd' 'add55_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 648 [3/4] (5.70ns)   --->   "%term_19 = fmul i32 %tmp_37, i32 %tmp_38" [src/mmult.cpp:57]   --->   Operation 648 'fmul' 'term_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 649 [2/5] (7.25ns)   --->   "%add55_17 = fadd i32 %add55_16, i32 %term_18" [src/mmult.cpp:58]   --->   Operation 649 'fadd' 'add55_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 650 [2/4] (5.70ns)   --->   "%term_19 = fmul i32 %tmp_37, i32 %tmp_38" [src/mmult.cpp:57]   --->   Operation 650 'fmul' 'term_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 651 [1/5] (7.25ns)   --->   "%add55_17 = fadd i32 %add55_16, i32 %term_18" [src/mmult.cpp:58]   --->   Operation 651 'fadd' 'add55_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 652 [1/4] (5.70ns)   --->   "%term_19 = fmul i32 %tmp_37, i32 %tmp_38" [src/mmult.cpp:57]   --->   Operation 652 'fmul' 'term_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 653 [5/5] (7.25ns)   --->   "%add55_18 = fadd i32 %add55_17, i32 %term_19" [src/mmult.cpp:58]   --->   Operation 653 'fadd' 'add55_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 654 [1/1] (1.82ns)   --->   "%tmp_39 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_10_load_read, i6 16, i32 %Abuf_26_load_read, i6 32, i32 %Abuf_42_load_read, i6 48, i32 %Abuf_58_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 654 'sparsemux' 'tmp_39' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 655 [1/1] (1.82ns)   --->   "%tmp_40 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_10_load_read, i6 16, i32 %Bbuf_26_load_read, i6 32, i32 %Bbuf_42_load_read, i6 48, i32 %Bbuf_58_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 655 'sparsemux' 'tmp_40' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 656 [4/5] (7.25ns)   --->   "%add55_18 = fadd i32 %add55_17, i32 %term_19" [src/mmult.cpp:58]   --->   Operation 656 'fadd' 'add55_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 657 [4/4] (5.70ns)   --->   "%term_20 = fmul i32 %tmp_39, i32 %tmp_40" [src/mmult.cpp:57]   --->   Operation 657 'fmul' 'term_20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 658 [3/5] (7.25ns)   --->   "%add55_18 = fadd i32 %add55_17, i32 %term_19" [src/mmult.cpp:58]   --->   Operation 658 'fadd' 'add55_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 659 [3/4] (5.70ns)   --->   "%term_20 = fmul i32 %tmp_39, i32 %tmp_40" [src/mmult.cpp:57]   --->   Operation 659 'fmul' 'term_20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 660 [2/5] (7.25ns)   --->   "%add55_18 = fadd i32 %add55_17, i32 %term_19" [src/mmult.cpp:58]   --->   Operation 660 'fadd' 'add55_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 661 [2/4] (5.70ns)   --->   "%term_20 = fmul i32 %tmp_39, i32 %tmp_40" [src/mmult.cpp:57]   --->   Operation 661 'fmul' 'term_20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 662 [1/5] (7.25ns)   --->   "%add55_18 = fadd i32 %add55_17, i32 %term_19" [src/mmult.cpp:58]   --->   Operation 662 'fadd' 'add55_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 663 [1/4] (5.70ns)   --->   "%term_20 = fmul i32 %tmp_39, i32 %tmp_40" [src/mmult.cpp:57]   --->   Operation 663 'fmul' 'term_20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 664 [5/5] (7.25ns)   --->   "%add55_19 = fadd i32 %add55_18, i32 %term_20" [src/mmult.cpp:58]   --->   Operation 664 'fadd' 'add55_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 665 [1/1] (1.82ns)   --->   "%tmp_41 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_10_load_1_read, i6 16, i32 %Abuf_26_load_1_read, i6 32, i32 %Abuf_42_load_1_read, i6 48, i32 %Abuf_58_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 665 'sparsemux' 'tmp_41' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 666 [1/1] (1.82ns)   --->   "%tmp_42 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_10_load_1_read, i6 16, i32 %Bbuf_26_load_1_read, i6 32, i32 %Bbuf_42_load_1_read, i6 48, i32 %Bbuf_58_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 666 'sparsemux' 'tmp_42' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 667 [4/5] (7.25ns)   --->   "%add55_19 = fadd i32 %add55_18, i32 %term_20" [src/mmult.cpp:58]   --->   Operation 667 'fadd' 'add55_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 668 [4/4] (5.70ns)   --->   "%term_21 = fmul i32 %tmp_41, i32 %tmp_42" [src/mmult.cpp:57]   --->   Operation 668 'fmul' 'term_21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 669 [3/5] (7.25ns)   --->   "%add55_19 = fadd i32 %add55_18, i32 %term_20" [src/mmult.cpp:58]   --->   Operation 669 'fadd' 'add55_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 670 [3/4] (5.70ns)   --->   "%term_21 = fmul i32 %tmp_41, i32 %tmp_42" [src/mmult.cpp:57]   --->   Operation 670 'fmul' 'term_21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 671 [2/5] (7.25ns)   --->   "%add55_19 = fadd i32 %add55_18, i32 %term_20" [src/mmult.cpp:58]   --->   Operation 671 'fadd' 'add55_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 672 [2/4] (5.70ns)   --->   "%term_21 = fmul i32 %tmp_41, i32 %tmp_42" [src/mmult.cpp:57]   --->   Operation 672 'fmul' 'term_21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 673 [1/5] (7.25ns)   --->   "%add55_19 = fadd i32 %add55_18, i32 %term_20" [src/mmult.cpp:58]   --->   Operation 673 'fadd' 'add55_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 674 [1/4] (5.70ns)   --->   "%term_21 = fmul i32 %tmp_41, i32 %tmp_42" [src/mmult.cpp:57]   --->   Operation 674 'fmul' 'term_21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 675 [5/5] (7.25ns)   --->   "%add55_20 = fadd i32 %add55_19, i32 %term_21" [src/mmult.cpp:58]   --->   Operation 675 'fadd' 'add55_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 676 [1/1] (1.82ns)   --->   "%tmp_43 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_11_load_read, i6 16, i32 %Abuf_27_load_read, i6 32, i32 %Abuf_43_load_read, i6 48, i32 %Abuf_59_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 676 'sparsemux' 'tmp_43' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 677 [1/1] (1.82ns)   --->   "%tmp_44 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_11_load_read, i6 16, i32 %Bbuf_27_load_read, i6 32, i32 %Bbuf_43_load_read, i6 48, i32 %Bbuf_59_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 677 'sparsemux' 'tmp_44' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 678 [4/5] (7.25ns)   --->   "%add55_20 = fadd i32 %add55_19, i32 %term_21" [src/mmult.cpp:58]   --->   Operation 678 'fadd' 'add55_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 679 [4/4] (5.70ns)   --->   "%term_22 = fmul i32 %tmp_43, i32 %tmp_44" [src/mmult.cpp:57]   --->   Operation 679 'fmul' 'term_22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 680 [3/5] (7.25ns)   --->   "%add55_20 = fadd i32 %add55_19, i32 %term_21" [src/mmult.cpp:58]   --->   Operation 680 'fadd' 'add55_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 681 [3/4] (5.70ns)   --->   "%term_22 = fmul i32 %tmp_43, i32 %tmp_44" [src/mmult.cpp:57]   --->   Operation 681 'fmul' 'term_22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 682 [2/5] (7.25ns)   --->   "%add55_20 = fadd i32 %add55_19, i32 %term_21" [src/mmult.cpp:58]   --->   Operation 682 'fadd' 'add55_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 683 [2/4] (5.70ns)   --->   "%term_22 = fmul i32 %tmp_43, i32 %tmp_44" [src/mmult.cpp:57]   --->   Operation 683 'fmul' 'term_22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 684 [1/5] (7.25ns)   --->   "%add55_20 = fadd i32 %add55_19, i32 %term_21" [src/mmult.cpp:58]   --->   Operation 684 'fadd' 'add55_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 685 [1/4] (5.70ns)   --->   "%term_22 = fmul i32 %tmp_43, i32 %tmp_44" [src/mmult.cpp:57]   --->   Operation 685 'fmul' 'term_22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 686 [5/5] (7.25ns)   --->   "%add55_21 = fadd i32 %add55_20, i32 %term_22" [src/mmult.cpp:58]   --->   Operation 686 'fadd' 'add55_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 687 [1/1] (1.82ns)   --->   "%tmp_45 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_11_load_1_read, i6 16, i32 %Abuf_27_load_1_read, i6 32, i32 %Abuf_43_load_1_read, i6 48, i32 %Abuf_59_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 687 'sparsemux' 'tmp_45' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 688 [1/1] (1.82ns)   --->   "%tmp_46 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_11_load_1_read, i6 16, i32 %Bbuf_27_load_1_read, i6 32, i32 %Bbuf_43_load_1_read, i6 48, i32 %Bbuf_59_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 688 'sparsemux' 'tmp_46' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 689 [4/5] (7.25ns)   --->   "%add55_21 = fadd i32 %add55_20, i32 %term_22" [src/mmult.cpp:58]   --->   Operation 689 'fadd' 'add55_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 690 [4/4] (5.70ns)   --->   "%term_23 = fmul i32 %tmp_45, i32 %tmp_46" [src/mmult.cpp:57]   --->   Operation 690 'fmul' 'term_23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 691 [3/5] (7.25ns)   --->   "%add55_21 = fadd i32 %add55_20, i32 %term_22" [src/mmult.cpp:58]   --->   Operation 691 'fadd' 'add55_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 692 [3/4] (5.70ns)   --->   "%term_23 = fmul i32 %tmp_45, i32 %tmp_46" [src/mmult.cpp:57]   --->   Operation 692 'fmul' 'term_23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 693 [2/5] (7.25ns)   --->   "%add55_21 = fadd i32 %add55_20, i32 %term_22" [src/mmult.cpp:58]   --->   Operation 693 'fadd' 'add55_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 694 [2/4] (5.70ns)   --->   "%term_23 = fmul i32 %tmp_45, i32 %tmp_46" [src/mmult.cpp:57]   --->   Operation 694 'fmul' 'term_23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 695 [1/5] (7.25ns)   --->   "%add55_21 = fadd i32 %add55_20, i32 %term_22" [src/mmult.cpp:58]   --->   Operation 695 'fadd' 'add55_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 696 [1/4] (5.70ns)   --->   "%term_23 = fmul i32 %tmp_45, i32 %tmp_46" [src/mmult.cpp:57]   --->   Operation 696 'fmul' 'term_23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 697 [5/5] (7.25ns)   --->   "%add55_22 = fadd i32 %add55_21, i32 %term_23" [src/mmult.cpp:58]   --->   Operation 697 'fadd' 'add55_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 698 [1/1] (1.82ns)   --->   "%tmp_47 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_12_load_read, i6 16, i32 %Abuf_28_load_read, i6 32, i32 %Abuf_44_load_read, i6 48, i32 %Abuf_60_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 698 'sparsemux' 'tmp_47' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 699 [1/1] (1.82ns)   --->   "%tmp_48 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_12_load_read, i6 16, i32 %Bbuf_28_load_read, i6 32, i32 %Bbuf_44_load_read, i6 48, i32 %Bbuf_60_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 699 'sparsemux' 'tmp_48' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 700 [4/5] (7.25ns)   --->   "%add55_22 = fadd i32 %add55_21, i32 %term_23" [src/mmult.cpp:58]   --->   Operation 700 'fadd' 'add55_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 701 [4/4] (5.70ns)   --->   "%term_24 = fmul i32 %tmp_47, i32 %tmp_48" [src/mmult.cpp:57]   --->   Operation 701 'fmul' 'term_24' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 702 [3/5] (7.25ns)   --->   "%add55_22 = fadd i32 %add55_21, i32 %term_23" [src/mmult.cpp:58]   --->   Operation 702 'fadd' 'add55_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 703 [3/4] (5.70ns)   --->   "%term_24 = fmul i32 %tmp_47, i32 %tmp_48" [src/mmult.cpp:57]   --->   Operation 703 'fmul' 'term_24' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 704 [2/5] (7.25ns)   --->   "%add55_22 = fadd i32 %add55_21, i32 %term_23" [src/mmult.cpp:58]   --->   Operation 704 'fadd' 'add55_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 705 [2/4] (5.70ns)   --->   "%term_24 = fmul i32 %tmp_47, i32 %tmp_48" [src/mmult.cpp:57]   --->   Operation 705 'fmul' 'term_24' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 706 [1/5] (7.25ns)   --->   "%add55_22 = fadd i32 %add55_21, i32 %term_23" [src/mmult.cpp:58]   --->   Operation 706 'fadd' 'add55_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 707 [1/4] (5.70ns)   --->   "%term_24 = fmul i32 %tmp_47, i32 %tmp_48" [src/mmult.cpp:57]   --->   Operation 707 'fmul' 'term_24' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 708 [5/5] (7.25ns)   --->   "%add55_23 = fadd i32 %add55_22, i32 %term_24" [src/mmult.cpp:58]   --->   Operation 708 'fadd' 'add55_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 709 [1/1] (1.82ns)   --->   "%tmp_49 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_12_load_1_read, i6 16, i32 %Abuf_28_load_1_read, i6 32, i32 %Abuf_44_load_1_read, i6 48, i32 %Abuf_60_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 709 'sparsemux' 'tmp_49' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 710 [1/1] (1.82ns)   --->   "%tmp_50 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_12_load_1_read, i6 16, i32 %Bbuf_28_load_1_read, i6 32, i32 %Bbuf_44_load_1_read, i6 48, i32 %Bbuf_60_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 710 'sparsemux' 'tmp_50' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 711 [4/5] (7.25ns)   --->   "%add55_23 = fadd i32 %add55_22, i32 %term_24" [src/mmult.cpp:58]   --->   Operation 711 'fadd' 'add55_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 712 [4/4] (5.70ns)   --->   "%term_25 = fmul i32 %tmp_49, i32 %tmp_50" [src/mmult.cpp:57]   --->   Operation 712 'fmul' 'term_25' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 713 [3/5] (7.25ns)   --->   "%add55_23 = fadd i32 %add55_22, i32 %term_24" [src/mmult.cpp:58]   --->   Operation 713 'fadd' 'add55_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 714 [3/4] (5.70ns)   --->   "%term_25 = fmul i32 %tmp_49, i32 %tmp_50" [src/mmult.cpp:57]   --->   Operation 714 'fmul' 'term_25' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 715 [2/5] (7.25ns)   --->   "%add55_23 = fadd i32 %add55_22, i32 %term_24" [src/mmult.cpp:58]   --->   Operation 715 'fadd' 'add55_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 716 [2/4] (5.70ns)   --->   "%term_25 = fmul i32 %tmp_49, i32 %tmp_50" [src/mmult.cpp:57]   --->   Operation 716 'fmul' 'term_25' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 717 [1/5] (7.25ns)   --->   "%add55_23 = fadd i32 %add55_22, i32 %term_24" [src/mmult.cpp:58]   --->   Operation 717 'fadd' 'add55_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 718 [1/4] (5.70ns)   --->   "%term_25 = fmul i32 %tmp_49, i32 %tmp_50" [src/mmult.cpp:57]   --->   Operation 718 'fmul' 'term_25' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 719 [5/5] (7.25ns)   --->   "%add55_24 = fadd i32 %add55_23, i32 %term_25" [src/mmult.cpp:58]   --->   Operation 719 'fadd' 'add55_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 720 [1/1] (1.82ns)   --->   "%tmp_51 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_13_load_read, i6 16, i32 %Abuf_29_load_read, i6 32, i32 %Abuf_45_load_read, i6 48, i32 %Abuf_61_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 720 'sparsemux' 'tmp_51' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 721 [1/1] (1.82ns)   --->   "%tmp_52 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_13_load_read, i6 16, i32 %Bbuf_29_load_read, i6 32, i32 %Bbuf_45_load_read, i6 48, i32 %Bbuf_61_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 721 'sparsemux' 'tmp_52' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 722 [4/5] (7.25ns)   --->   "%add55_24 = fadd i32 %add55_23, i32 %term_25" [src/mmult.cpp:58]   --->   Operation 722 'fadd' 'add55_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 723 [4/4] (5.70ns)   --->   "%term_26 = fmul i32 %tmp_51, i32 %tmp_52" [src/mmult.cpp:57]   --->   Operation 723 'fmul' 'term_26' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 724 [3/5] (7.25ns)   --->   "%add55_24 = fadd i32 %add55_23, i32 %term_25" [src/mmult.cpp:58]   --->   Operation 724 'fadd' 'add55_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 725 [3/4] (5.70ns)   --->   "%term_26 = fmul i32 %tmp_51, i32 %tmp_52" [src/mmult.cpp:57]   --->   Operation 725 'fmul' 'term_26' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 726 [2/5] (7.25ns)   --->   "%add55_24 = fadd i32 %add55_23, i32 %term_25" [src/mmult.cpp:58]   --->   Operation 726 'fadd' 'add55_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 727 [2/4] (5.70ns)   --->   "%term_26 = fmul i32 %tmp_51, i32 %tmp_52" [src/mmult.cpp:57]   --->   Operation 727 'fmul' 'term_26' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 728 [1/5] (7.25ns)   --->   "%add55_24 = fadd i32 %add55_23, i32 %term_25" [src/mmult.cpp:58]   --->   Operation 728 'fadd' 'add55_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 729 [1/4] (5.70ns)   --->   "%term_26 = fmul i32 %tmp_51, i32 %tmp_52" [src/mmult.cpp:57]   --->   Operation 729 'fmul' 'term_26' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 730 [5/5] (7.25ns)   --->   "%add55_25 = fadd i32 %add55_24, i32 %term_26" [src/mmult.cpp:58]   --->   Operation 730 'fadd' 'add55_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 731 [1/1] (1.82ns)   --->   "%tmp_53 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_13_load_1_read, i6 16, i32 %Abuf_29_load_1_read, i6 32, i32 %Abuf_45_load_1_read, i6 48, i32 %Abuf_61_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 731 'sparsemux' 'tmp_53' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 732 [1/1] (1.82ns)   --->   "%tmp_54 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_13_load_1_read, i6 16, i32 %Bbuf_29_load_1_read, i6 32, i32 %Bbuf_45_load_1_read, i6 48, i32 %Bbuf_61_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 732 'sparsemux' 'tmp_54' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 733 [4/5] (7.25ns)   --->   "%add55_25 = fadd i32 %add55_24, i32 %term_26" [src/mmult.cpp:58]   --->   Operation 733 'fadd' 'add55_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 734 [4/4] (5.70ns)   --->   "%term_27 = fmul i32 %tmp_53, i32 %tmp_54" [src/mmult.cpp:57]   --->   Operation 734 'fmul' 'term_27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 735 [3/5] (7.25ns)   --->   "%add55_25 = fadd i32 %add55_24, i32 %term_26" [src/mmult.cpp:58]   --->   Operation 735 'fadd' 'add55_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 736 [3/4] (5.70ns)   --->   "%term_27 = fmul i32 %tmp_53, i32 %tmp_54" [src/mmult.cpp:57]   --->   Operation 736 'fmul' 'term_27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 737 [2/5] (7.25ns)   --->   "%add55_25 = fadd i32 %add55_24, i32 %term_26" [src/mmult.cpp:58]   --->   Operation 737 'fadd' 'add55_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 738 [2/4] (5.70ns)   --->   "%term_27 = fmul i32 %tmp_53, i32 %tmp_54" [src/mmult.cpp:57]   --->   Operation 738 'fmul' 'term_27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 739 [1/5] (7.25ns)   --->   "%add55_25 = fadd i32 %add55_24, i32 %term_26" [src/mmult.cpp:58]   --->   Operation 739 'fadd' 'add55_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 740 [1/4] (5.70ns)   --->   "%term_27 = fmul i32 %tmp_53, i32 %tmp_54" [src/mmult.cpp:57]   --->   Operation 740 'fmul' 'term_27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 741 [5/5] (7.25ns)   --->   "%add55_26 = fadd i32 %add55_25, i32 %term_27" [src/mmult.cpp:58]   --->   Operation 741 'fadd' 'add55_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 742 [1/1] (1.82ns)   --->   "%tmp_55 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_14_load_read, i6 16, i32 %Abuf_30_load_read, i6 32, i32 %Abuf_46_load_read, i6 48, i32 %Abuf_62_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 742 'sparsemux' 'tmp_55' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 743 [1/1] (1.82ns)   --->   "%tmp_56 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_14_load_read, i6 16, i32 %Bbuf_30_load_read, i6 32, i32 %Bbuf_46_load_read, i6 48, i32 %Bbuf_62_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 743 'sparsemux' 'tmp_56' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 744 [4/5] (7.25ns)   --->   "%add55_26 = fadd i32 %add55_25, i32 %term_27" [src/mmult.cpp:58]   --->   Operation 744 'fadd' 'add55_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 745 [4/4] (5.70ns)   --->   "%term_28 = fmul i32 %tmp_55, i32 %tmp_56" [src/mmult.cpp:57]   --->   Operation 745 'fmul' 'term_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 746 [3/5] (7.25ns)   --->   "%add55_26 = fadd i32 %add55_25, i32 %term_27" [src/mmult.cpp:58]   --->   Operation 746 'fadd' 'add55_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 747 [3/4] (5.70ns)   --->   "%term_28 = fmul i32 %tmp_55, i32 %tmp_56" [src/mmult.cpp:57]   --->   Operation 747 'fmul' 'term_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 748 [2/5] (7.25ns)   --->   "%add55_26 = fadd i32 %add55_25, i32 %term_27" [src/mmult.cpp:58]   --->   Operation 748 'fadd' 'add55_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 749 [2/4] (5.70ns)   --->   "%term_28 = fmul i32 %tmp_55, i32 %tmp_56" [src/mmult.cpp:57]   --->   Operation 749 'fmul' 'term_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 750 [1/5] (7.25ns)   --->   "%add55_26 = fadd i32 %add55_25, i32 %term_27" [src/mmult.cpp:58]   --->   Operation 750 'fadd' 'add55_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 751 [1/4] (5.70ns)   --->   "%term_28 = fmul i32 %tmp_55, i32 %tmp_56" [src/mmult.cpp:57]   --->   Operation 751 'fmul' 'term_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 752 [5/5] (7.25ns)   --->   "%add55_27 = fadd i32 %add55_26, i32 %term_28" [src/mmult.cpp:58]   --->   Operation 752 'fadd' 'add55_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 753 [1/1] (1.82ns)   --->   "%tmp_57 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_14_load_1_read, i6 16, i32 %Abuf_30_load_1_read, i6 32, i32 %Abuf_46_load_1_read, i6 48, i32 %Abuf_62_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 753 'sparsemux' 'tmp_57' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 754 [1/1] (1.82ns)   --->   "%tmp_58 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_14_load_1_read, i6 16, i32 %Bbuf_30_load_1_read, i6 32, i32 %Bbuf_46_load_1_read, i6 48, i32 %Bbuf_62_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 754 'sparsemux' 'tmp_58' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 755 [4/5] (7.25ns)   --->   "%add55_27 = fadd i32 %add55_26, i32 %term_28" [src/mmult.cpp:58]   --->   Operation 755 'fadd' 'add55_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 756 [4/4] (5.70ns)   --->   "%term_29 = fmul i32 %tmp_57, i32 %tmp_58" [src/mmult.cpp:57]   --->   Operation 756 'fmul' 'term_29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 757 [3/5] (7.25ns)   --->   "%add55_27 = fadd i32 %add55_26, i32 %term_28" [src/mmult.cpp:58]   --->   Operation 757 'fadd' 'add55_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 758 [3/4] (5.70ns)   --->   "%term_29 = fmul i32 %tmp_57, i32 %tmp_58" [src/mmult.cpp:57]   --->   Operation 758 'fmul' 'term_29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.25>
ST_149 : Operation 759 [2/5] (7.25ns)   --->   "%add55_27 = fadd i32 %add55_26, i32 %term_28" [src/mmult.cpp:58]   --->   Operation 759 'fadd' 'add55_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 760 [2/4] (5.70ns)   --->   "%term_29 = fmul i32 %tmp_57, i32 %tmp_58" [src/mmult.cpp:57]   --->   Operation 760 'fmul' 'term_29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 761 [1/5] (7.25ns)   --->   "%add55_27 = fadd i32 %add55_26, i32 %term_28" [src/mmult.cpp:58]   --->   Operation 761 'fadd' 'add55_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 762 [1/4] (5.70ns)   --->   "%term_29 = fmul i32 %tmp_57, i32 %tmp_58" [src/mmult.cpp:57]   --->   Operation 762 'fmul' 'term_29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 763 [5/5] (7.25ns)   --->   "%add55_28 = fadd i32 %add55_27, i32 %term_29" [src/mmult.cpp:58]   --->   Operation 763 'fadd' 'add55_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 764 [1/1] (1.82ns)   --->   "%tmp_59 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_15_load_read, i6 16, i32 %Abuf_31_load_read, i6 32, i32 %Abuf_47_load_read, i6 48, i32 %Abuf_63_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 764 'sparsemux' 'tmp_59' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 765 [1/1] (1.82ns)   --->   "%tmp_60 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_15_load_read, i6 16, i32 %Bbuf_31_load_read, i6 32, i32 %Bbuf_47_load_read, i6 48, i32 %Bbuf_63_load_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 765 'sparsemux' 'tmp_60' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 766 [4/5] (7.25ns)   --->   "%add55_28 = fadd i32 %add55_27, i32 %term_29" [src/mmult.cpp:58]   --->   Operation 766 'fadd' 'add55_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 767 [4/4] (5.70ns)   --->   "%term_30 = fmul i32 %tmp_59, i32 %tmp_60" [src/mmult.cpp:57]   --->   Operation 767 'fmul' 'term_30' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 768 [3/5] (7.25ns)   --->   "%add55_28 = fadd i32 %add55_27, i32 %term_29" [src/mmult.cpp:58]   --->   Operation 768 'fadd' 'add55_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 769 [3/4] (5.70ns)   --->   "%term_30 = fmul i32 %tmp_59, i32 %tmp_60" [src/mmult.cpp:57]   --->   Operation 769 'fmul' 'term_30' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 770 [2/5] (7.25ns)   --->   "%add55_28 = fadd i32 %add55_27, i32 %term_29" [src/mmult.cpp:58]   --->   Operation 770 'fadd' 'add55_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 771 [2/4] (5.70ns)   --->   "%term_30 = fmul i32 %tmp_59, i32 %tmp_60" [src/mmult.cpp:57]   --->   Operation 771 'fmul' 'term_30' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 772 [1/5] (7.25ns)   --->   "%add55_28 = fadd i32 %add55_27, i32 %term_29" [src/mmult.cpp:58]   --->   Operation 772 'fadd' 'add55_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 773 [1/4] (5.70ns)   --->   "%term_30 = fmul i32 %tmp_59, i32 %tmp_60" [src/mmult.cpp:57]   --->   Operation 773 'fmul' 'term_30' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 774 [5/5] (7.25ns)   --->   "%add55_29 = fadd i32 %add55_28, i32 %term_30" [src/mmult.cpp:58]   --->   Operation 774 'fadd' 'add55_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 775 [1/1] (1.82ns)   --->   "%tmp_61 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Abuf_15_load_1_read, i6 16, i32 %Abuf_31_load_1_read, i6 32, i32 %Abuf_47_load_1_read, i6 48, i32 %Abuf_63_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 775 'sparsemux' 'tmp_61' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 776 [1/1] (1.82ns)   --->   "%tmp_62 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i6, i6 0, i32 %Bbuf_15_load_1_read, i6 16, i32 %Bbuf_31_load_1_read, i6 32, i32 %Bbuf_47_load_1_read, i6 48, i32 %Bbuf_63_load_1_read, i32 <undef>, i6 %shl_ln1" [src/mmult.cpp:57]   --->   Operation 776 'sparsemux' 'tmp_62' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 777 [4/5] (7.25ns)   --->   "%add55_29 = fadd i32 %add55_28, i32 %term_30" [src/mmult.cpp:58]   --->   Operation 777 'fadd' 'add55_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 778 [4/4] (5.70ns)   --->   "%term_31 = fmul i32 %tmp_61, i32 %tmp_62" [src/mmult.cpp:57]   --->   Operation 778 'fmul' 'term_31' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 779 [3/5] (7.25ns)   --->   "%add55_29 = fadd i32 %add55_28, i32 %term_30" [src/mmult.cpp:58]   --->   Operation 779 'fadd' 'add55_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 780 [3/4] (5.70ns)   --->   "%term_31 = fmul i32 %tmp_61, i32 %tmp_62" [src/mmult.cpp:57]   --->   Operation 780 'fmul' 'term_31' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 781 [2/5] (7.25ns)   --->   "%add55_29 = fadd i32 %add55_28, i32 %term_30" [src/mmult.cpp:58]   --->   Operation 781 'fadd' 'add55_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 782 [2/4] (5.70ns)   --->   "%term_31 = fmul i32 %tmp_61, i32 %tmp_62" [src/mmult.cpp:57]   --->   Operation 782 'fmul' 'term_31' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 783 [1/5] (7.25ns)   --->   "%add55_29 = fadd i32 %add55_28, i32 %term_30" [src/mmult.cpp:58]   --->   Operation 783 'fadd' 'add55_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 784 [1/4] (5.70ns)   --->   "%term_31 = fmul i32 %tmp_61, i32 %tmp_62" [src/mmult.cpp:57]   --->   Operation 784 'fmul' 'term_31' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.25>
ST_161 : Operation 785 [5/5] (7.25ns)   --->   "%add55_30 = fadd i32 %add55_29, i32 %term_31" [src/mmult.cpp:58]   --->   Operation 785 'fadd' 'add55_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 786 [4/5] (7.25ns)   --->   "%add55_30 = fadd i32 %add55_29, i32 %term_31" [src/mmult.cpp:58]   --->   Operation 786 'fadd' 'add55_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 787 [3/5] (7.25ns)   --->   "%add55_30 = fadd i32 %add55_29, i32 %term_31" [src/mmult.cpp:58]   --->   Operation 787 'fadd' 'add55_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 788 [2/5] (7.25ns)   --->   "%add55_30 = fadd i32 %add55_29, i32 %term_31" [src/mmult.cpp:58]   --->   Operation 788 'fadd' 'add55_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.25>
ST_165 : Operation 789 [1/5] (7.25ns)   --->   "%add55_30 = fadd i32 %add55_29, i32 %term_31" [src/mmult.cpp:58]   --->   Operation 789 'fadd' 'add55_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 805 [1/1] (0.00ns)   --->   "%result_buf_1_load_1 = load i128 %result_buf_1"   --->   Operation 805 'load' 'result_buf_1_load_1' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_165 : Operation 806 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %result_buf_1_out, i128 %result_buf_1_load_1"   --->   Operation 806 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_165 : Operation 807 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 807 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 166 <SV = 165> <Delay = 7.06>
ST_166 : Operation 790 [1/1] (0.00ns)   --->   "%result_buf_1_load = load i128 %result_buf_1" [src/mmult.cpp:58]   --->   Operation 790 'load' 'result_buf_1_load' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 791 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/mmult.cpp:53]   --->   Operation 791 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 792 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/mmult.cpp:32]   --->   Operation 792 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 793 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/mmult.cpp:52]   --->   Operation 793 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %trunc_ln54, i5 0" [src/mmult.cpp:54]   --->   Operation 794 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 795 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i32 %add55_30" [src/mmult.cpp:58]   --->   Operation 795 'bitcast' 'bitcast_ln58' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i7 %shl_ln" [src/mmult.cpp:58]   --->   Operation 796 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 797 [1/1] (4.44ns)   --->   "%shl_ln58 = shl i128 4294967295, i128 %zext_ln58" [src/mmult.cpp:58]   --->   Operation 797 'shl' 'shl_ln58' <Predicate = true> <Delay = 4.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node result_buf_2)   --->   "%xor_ln58 = xor i128 %shl_ln58, i128 340282366920938463463374607431768211455" [src/mmult.cpp:58]   --->   Operation 798 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node result_buf_2)   --->   "%and_ln58 = and i128 %result_buf_1_load, i128 %xor_ln58" [src/mmult.cpp:58]   --->   Operation 799 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i32 %bitcast_ln58" [src/mmult.cpp:58]   --->   Operation 800 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 801 [1/1] (4.42ns)   --->   "%shl_ln58_1 = shl i128 %zext_ln58_1, i128 %zext_ln58" [src/mmult.cpp:58]   --->   Operation 801 'shl' 'shl_ln58_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 802 [1/1] (1.03ns) (out node of the LUT)   --->   "%result_buf_2 = or i128 %and_ln58, i128 %shl_ln58_1" [src/mmult.cpp:58]   --->   Operation 802 'or' 'result_buf_2' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 803 [1/1] (1.58ns)   --->   "%store_ln32 = store i128 %result_buf_2, i128 %result_buf_1" [src/mmult.cpp:32]   --->   Operation 803 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_166 : Operation 804 [1/1] (0.00ns)   --->   "%br_ln52 = br void %PRODUCT" [src/mmult.cpp:52]   --->   Operation 804 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.826ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln52', src/mmult.cpp:52) of constant 0 on local variable 'kb', src/mmult.cpp:52 [519]  (1.588 ns)
	'load' operation 3 bit ('kb', src/mmult.cpp:54) on local variable 'kb', src/mmult.cpp:52 [522]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln52', src/mmult.cpp:52) [523]  (1.650 ns)
	'store' operation 0 bit ('store_ln52', src/mmult.cpp:52) of variable 'add_ln52', src/mmult.cpp:52 on local variable 'kb', src/mmult.cpp:52 [671]  (1.588 ns)

 <State 2>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('term', src/mmult.cpp:57) [536]  (5.702 ns)

 <State 3>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('term', src/mmult.cpp:57) [536]  (5.702 ns)

 <State 4>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('term', src/mmult.cpp:57) [536]  (5.702 ns)

 <State 5>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('term', src/mmult.cpp:57) [536]  (5.702 ns)

 <State 6>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/mmult.cpp:58) [537]  (7.256 ns)

 <State 7>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/mmult.cpp:58) [537]  (7.256 ns)

 <State 8>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/mmult.cpp:58) [537]  (7.256 ns)

 <State 9>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/mmult.cpp:58) [537]  (7.256 ns)

 <State 10>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', src/mmult.cpp:58) [537]  (7.256 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_1', src/mmult.cpp:58) [541]  (7.256 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_1', src/mmult.cpp:58) [541]  (7.256 ns)

 <State 13>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_1', src/mmult.cpp:58) [541]  (7.256 ns)

 <State 14>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_1', src/mmult.cpp:58) [541]  (7.256 ns)

 <State 15>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_1', src/mmult.cpp:58) [541]  (7.256 ns)

 <State 16>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_2', src/mmult.cpp:58) [545]  (7.256 ns)

 <State 17>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_2', src/mmult.cpp:58) [545]  (7.256 ns)

 <State 18>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_2', src/mmult.cpp:58) [545]  (7.256 ns)

 <State 19>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_2', src/mmult.cpp:58) [545]  (7.256 ns)

 <State 20>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_2', src/mmult.cpp:58) [545]  (7.256 ns)

 <State 21>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_3', src/mmult.cpp:58) [549]  (7.256 ns)

 <State 22>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_3', src/mmult.cpp:58) [549]  (7.256 ns)

 <State 23>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_3', src/mmult.cpp:58) [549]  (7.256 ns)

 <State 24>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_3', src/mmult.cpp:58) [549]  (7.256 ns)

 <State 25>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_3', src/mmult.cpp:58) [549]  (7.256 ns)

 <State 26>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_4', src/mmult.cpp:58) [553]  (7.256 ns)

 <State 27>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_4', src/mmult.cpp:58) [553]  (7.256 ns)

 <State 28>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_4', src/mmult.cpp:58) [553]  (7.256 ns)

 <State 29>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_4', src/mmult.cpp:58) [553]  (7.256 ns)

 <State 30>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_4', src/mmult.cpp:58) [553]  (7.256 ns)

 <State 31>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_5', src/mmult.cpp:58) [557]  (7.256 ns)

 <State 32>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_5', src/mmult.cpp:58) [557]  (7.256 ns)

 <State 33>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_5', src/mmult.cpp:58) [557]  (7.256 ns)

 <State 34>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_5', src/mmult.cpp:58) [557]  (7.256 ns)

 <State 35>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_5', src/mmult.cpp:58) [557]  (7.256 ns)

 <State 36>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_6', src/mmult.cpp:58) [561]  (7.256 ns)

 <State 37>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_6', src/mmult.cpp:58) [561]  (7.256 ns)

 <State 38>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_6', src/mmult.cpp:58) [561]  (7.256 ns)

 <State 39>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_6', src/mmult.cpp:58) [561]  (7.256 ns)

 <State 40>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_6', src/mmult.cpp:58) [561]  (7.256 ns)

 <State 41>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_7', src/mmult.cpp:58) [565]  (7.256 ns)

 <State 42>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_7', src/mmult.cpp:58) [565]  (7.256 ns)

 <State 43>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_7', src/mmult.cpp:58) [565]  (7.256 ns)

 <State 44>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_7', src/mmult.cpp:58) [565]  (7.256 ns)

 <State 45>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_7', src/mmult.cpp:58) [565]  (7.256 ns)

 <State 46>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_8', src/mmult.cpp:58) [569]  (7.256 ns)

 <State 47>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_8', src/mmult.cpp:58) [569]  (7.256 ns)

 <State 48>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_8', src/mmult.cpp:58) [569]  (7.256 ns)

 <State 49>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_8', src/mmult.cpp:58) [569]  (7.256 ns)

 <State 50>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_8', src/mmult.cpp:58) [569]  (7.256 ns)

 <State 51>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_9', src/mmult.cpp:58) [573]  (7.256 ns)

 <State 52>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_9', src/mmult.cpp:58) [573]  (7.256 ns)

 <State 53>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_9', src/mmult.cpp:58) [573]  (7.256 ns)

 <State 54>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_9', src/mmult.cpp:58) [573]  (7.256 ns)

 <State 55>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_9', src/mmult.cpp:58) [573]  (7.256 ns)

 <State 56>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_s', src/mmult.cpp:58) [577]  (7.256 ns)

 <State 57>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_s', src/mmult.cpp:58) [577]  (7.256 ns)

 <State 58>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_s', src/mmult.cpp:58) [577]  (7.256 ns)

 <State 59>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_s', src/mmult.cpp:58) [577]  (7.256 ns)

 <State 60>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_s', src/mmult.cpp:58) [577]  (7.256 ns)

 <State 61>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_10', src/mmult.cpp:58) [581]  (7.256 ns)

 <State 62>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_10', src/mmult.cpp:58) [581]  (7.256 ns)

 <State 63>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_10', src/mmult.cpp:58) [581]  (7.256 ns)

 <State 64>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_10', src/mmult.cpp:58) [581]  (7.256 ns)

 <State 65>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_10', src/mmult.cpp:58) [581]  (7.256 ns)

 <State 66>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_11', src/mmult.cpp:58) [585]  (7.256 ns)

 <State 67>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_11', src/mmult.cpp:58) [585]  (7.256 ns)

 <State 68>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_11', src/mmult.cpp:58) [585]  (7.256 ns)

 <State 69>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_11', src/mmult.cpp:58) [585]  (7.256 ns)

 <State 70>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_11', src/mmult.cpp:58) [585]  (7.256 ns)

 <State 71>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_12', src/mmult.cpp:58) [589]  (7.256 ns)

 <State 72>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_12', src/mmult.cpp:58) [589]  (7.256 ns)

 <State 73>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_12', src/mmult.cpp:58) [589]  (7.256 ns)

 <State 74>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_12', src/mmult.cpp:58) [589]  (7.256 ns)

 <State 75>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_12', src/mmult.cpp:58) [589]  (7.256 ns)

 <State 76>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_13', src/mmult.cpp:58) [593]  (7.256 ns)

 <State 77>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_13', src/mmult.cpp:58) [593]  (7.256 ns)

 <State 78>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_13', src/mmult.cpp:58) [593]  (7.256 ns)

 <State 79>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_13', src/mmult.cpp:58) [593]  (7.256 ns)

 <State 80>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_13', src/mmult.cpp:58) [593]  (7.256 ns)

 <State 81>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_14', src/mmult.cpp:58) [597]  (7.256 ns)

 <State 82>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_14', src/mmult.cpp:58) [597]  (7.256 ns)

 <State 83>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_14', src/mmult.cpp:58) [597]  (7.256 ns)

 <State 84>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_14', src/mmult.cpp:58) [597]  (7.256 ns)

 <State 85>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_14', src/mmult.cpp:58) [597]  (7.256 ns)

 <State 86>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_15', src/mmult.cpp:58) [601]  (7.256 ns)

 <State 87>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_15', src/mmult.cpp:58) [601]  (7.256 ns)

 <State 88>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_15', src/mmult.cpp:58) [601]  (7.256 ns)

 <State 89>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_15', src/mmult.cpp:58) [601]  (7.256 ns)

 <State 90>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_15', src/mmult.cpp:58) [601]  (7.256 ns)

 <State 91>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_16', src/mmult.cpp:58) [605]  (7.256 ns)

 <State 92>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_16', src/mmult.cpp:58) [605]  (7.256 ns)

 <State 93>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_16', src/mmult.cpp:58) [605]  (7.256 ns)

 <State 94>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_16', src/mmult.cpp:58) [605]  (7.256 ns)

 <State 95>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_16', src/mmult.cpp:58) [605]  (7.256 ns)

 <State 96>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_17', src/mmult.cpp:58) [609]  (7.256 ns)

 <State 97>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_17', src/mmult.cpp:58) [609]  (7.256 ns)

 <State 98>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_17', src/mmult.cpp:58) [609]  (7.256 ns)

 <State 99>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_17', src/mmult.cpp:58) [609]  (7.256 ns)

 <State 100>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_17', src/mmult.cpp:58) [609]  (7.256 ns)

 <State 101>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_18', src/mmult.cpp:58) [613]  (7.256 ns)

 <State 102>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_18', src/mmult.cpp:58) [613]  (7.256 ns)

 <State 103>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_18', src/mmult.cpp:58) [613]  (7.256 ns)

 <State 104>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_18', src/mmult.cpp:58) [613]  (7.256 ns)

 <State 105>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_18', src/mmult.cpp:58) [613]  (7.256 ns)

 <State 106>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_19', src/mmult.cpp:58) [617]  (7.256 ns)

 <State 107>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_19', src/mmult.cpp:58) [617]  (7.256 ns)

 <State 108>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_19', src/mmult.cpp:58) [617]  (7.256 ns)

 <State 109>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_19', src/mmult.cpp:58) [617]  (7.256 ns)

 <State 110>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_19', src/mmult.cpp:58) [617]  (7.256 ns)

 <State 111>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_20', src/mmult.cpp:58) [621]  (7.256 ns)

 <State 112>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_20', src/mmult.cpp:58) [621]  (7.256 ns)

 <State 113>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_20', src/mmult.cpp:58) [621]  (7.256 ns)

 <State 114>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_20', src/mmult.cpp:58) [621]  (7.256 ns)

 <State 115>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_20', src/mmult.cpp:58) [621]  (7.256 ns)

 <State 116>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_21', src/mmult.cpp:58) [625]  (7.256 ns)

 <State 117>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_21', src/mmult.cpp:58) [625]  (7.256 ns)

 <State 118>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_21', src/mmult.cpp:58) [625]  (7.256 ns)

 <State 119>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_21', src/mmult.cpp:58) [625]  (7.256 ns)

 <State 120>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_21', src/mmult.cpp:58) [625]  (7.256 ns)

 <State 121>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_22', src/mmult.cpp:58) [629]  (7.256 ns)

 <State 122>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_22', src/mmult.cpp:58) [629]  (7.256 ns)

 <State 123>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_22', src/mmult.cpp:58) [629]  (7.256 ns)

 <State 124>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_22', src/mmult.cpp:58) [629]  (7.256 ns)

 <State 125>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_22', src/mmult.cpp:58) [629]  (7.256 ns)

 <State 126>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_23', src/mmult.cpp:58) [633]  (7.256 ns)

 <State 127>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_23', src/mmult.cpp:58) [633]  (7.256 ns)

 <State 128>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_23', src/mmult.cpp:58) [633]  (7.256 ns)

 <State 129>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_23', src/mmult.cpp:58) [633]  (7.256 ns)

 <State 130>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_23', src/mmult.cpp:58) [633]  (7.256 ns)

 <State 131>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_24', src/mmult.cpp:58) [637]  (7.256 ns)

 <State 132>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_24', src/mmult.cpp:58) [637]  (7.256 ns)

 <State 133>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_24', src/mmult.cpp:58) [637]  (7.256 ns)

 <State 134>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_24', src/mmult.cpp:58) [637]  (7.256 ns)

 <State 135>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_24', src/mmult.cpp:58) [637]  (7.256 ns)

 <State 136>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_25', src/mmult.cpp:58) [641]  (7.256 ns)

 <State 137>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_25', src/mmult.cpp:58) [641]  (7.256 ns)

 <State 138>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_25', src/mmult.cpp:58) [641]  (7.256 ns)

 <State 139>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_25', src/mmult.cpp:58) [641]  (7.256 ns)

 <State 140>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_25', src/mmult.cpp:58) [641]  (7.256 ns)

 <State 141>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_26', src/mmult.cpp:58) [645]  (7.256 ns)

 <State 142>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_26', src/mmult.cpp:58) [645]  (7.256 ns)

 <State 143>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_26', src/mmult.cpp:58) [645]  (7.256 ns)

 <State 144>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_26', src/mmult.cpp:58) [645]  (7.256 ns)

 <State 145>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_26', src/mmult.cpp:58) [645]  (7.256 ns)

 <State 146>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_27', src/mmult.cpp:58) [649]  (7.256 ns)

 <State 147>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_27', src/mmult.cpp:58) [649]  (7.256 ns)

 <State 148>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_27', src/mmult.cpp:58) [649]  (7.256 ns)

 <State 149>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_27', src/mmult.cpp:58) [649]  (7.256 ns)

 <State 150>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_27', src/mmult.cpp:58) [649]  (7.256 ns)

 <State 151>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_28', src/mmult.cpp:58) [653]  (7.256 ns)

 <State 152>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_28', src/mmult.cpp:58) [653]  (7.256 ns)

 <State 153>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_28', src/mmult.cpp:58) [653]  (7.256 ns)

 <State 154>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_28', src/mmult.cpp:58) [653]  (7.256 ns)

 <State 155>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_28', src/mmult.cpp:58) [653]  (7.256 ns)

 <State 156>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_29', src/mmult.cpp:58) [657]  (7.256 ns)

 <State 157>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_29', src/mmult.cpp:58) [657]  (7.256 ns)

 <State 158>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_29', src/mmult.cpp:58) [657]  (7.256 ns)

 <State 159>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_29', src/mmult.cpp:58) [657]  (7.256 ns)

 <State 160>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_29', src/mmult.cpp:58) [657]  (7.256 ns)

 <State 161>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_30', src/mmult.cpp:58) [661]  (7.256 ns)

 <State 162>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_30', src/mmult.cpp:58) [661]  (7.256 ns)

 <State 163>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_30', src/mmult.cpp:58) [661]  (7.256 ns)

 <State 164>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_30', src/mmult.cpp:58) [661]  (7.256 ns)

 <State 165>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add55_30', src/mmult.cpp:58) [661]  (7.256 ns)

 <State 166>: 7.069ns
The critical path consists of the following:
	'shl' operation 128 bit ('shl_ln58', src/mmult.cpp:58) [664]  (4.447 ns)
	'xor' operation 128 bit ('xor_ln58', src/mmult.cpp:58) [665]  (0.000 ns)
	'and' operation 128 bit ('and_ln58', src/mmult.cpp:58) [666]  (0.000 ns)
	'or' operation 128 bit ('result_buf', src/mmult.cpp:58) [669]  (1.034 ns)
	'store' operation 0 bit ('store_ln32', src/mmult.cpp:32) of variable 'result_buf', src/mmult.cpp:58 on local variable 'result_buf', src/mmult.cpp:32 [670]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
