// Seed: 2338837913
module module_0 (
    output reg id_0,
    input reg id_1,
    input id_2,
    input id_3,
    output id_4
);
  always @(*) begin
    id_4 <= id_2;
    if (1) begin
      id_4 <= id_2;
    end else begin
      id_0 <= id_1;
      id_4 = id_2;
    end
    id_0 <= 1;
  end
  logic id_5;
endmodule
`define pp_5 0
