#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Aug  2 15:35:35 2024
# Process ID: 7072
# Current directory: C:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.runs/design_3_loop_uhat_sparse_0_1_synth_1
# Command line: vivado.exe -log design_3_loop_uhat_sparse_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_loop_uhat_sparse_0_1.tcl
# Log file: C:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.runs/design_3_loop_uhat_sparse_0_1_synth_1/design_3_loop_uhat_sparse_0_1.vds
# Journal file: C:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.runs/design_3_loop_uhat_sparse_0_1_synth_1\vivado.jou
# Running On: gerard, OS: Windows, CPU Frequency: 3993 MHz, CPU Physical cores: 16, Host memory: 33515 MB
#-----------------------------------------------------------
source design_3_loop_uhat_sparse_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 470.656 ; gain = 184.621
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Research/CU-Spur-Sean/spurFPGA/ExportedVivadoIPZynq'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_3_loop_uhat_sparse_0_1
Command: synth_design -top design_3_loop_uhat_sparse_0_1 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5148
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1315.902 ; gain = 438.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_3_loop_uhat_sparse_0_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ip/design_3_loop_uhat_sparse_0_1/synth/design_3_loop_uhat_sparse_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/ip/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/ip/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_flow_control_loop_pipe_sequential_init' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_flow_control_loop_pipe_sequential_init' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_pow_generic_double_s' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.dat' is read successfully [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.v:7]
INFO: [Synth 8-3876] $readmem data file './loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.dat' is read successfully [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.v:28]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v:7]
INFO: [Synth 8-3876] $readmem data file './loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.dat' is read successfully [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v:28]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v:7]
INFO: [Synth 8-3876] $readmem data file './loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.dat' is read successfully [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v:28]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:7]
INFO: [Synth 8-3876] $readmem data file './loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.dat' is read successfully [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:28]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v:7]
INFO: [Synth 8-3876] $readmem data file './loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.dat' is read successfully [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v:28]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v:7]
INFO: [Synth 8-3876] $readmem data file './loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.dat' is read successfully [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v:28]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v:7]
INFO: [Synth 8-3876] $readmem data file './loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.dat' is read successfully [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v:7]
INFO: [Synth 8-3876] $readmem data file './loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.dat' is read successfully [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v:28]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v:7]
INFO: [Synth 8-3876] $readmem data file './loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.dat' is read successfully [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v:28]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v:7]
INFO: [Synth 8-3876] $readmem data file './loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.dat' is read successfully [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v:33]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v:7]
INFO: [Synth 8-3876] $readmem data file './loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.dat' is read successfully [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v:28]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v:7]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_12s_80ns_90_5_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_12s_80ns_90_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_12s_80ns_90_5_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_12s_80ns_90_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_13s_71s_71_5_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_13s_71s_71_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_13s_71s_71_5_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_13s_71s_71_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_40ns_40ns_80_2_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_40ns_40ns_80_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_40ns_40ns_80_2_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_40ns_40ns_80_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_43ns_36ns_79_3_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_43ns_36ns_79_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_43ns_36ns_79_3_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_43ns_36ns_79_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_49ns_44ns_93_5_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_49ns_44ns_93_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_49ns_44ns_93_5_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_49ns_44ns_93_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_50ns_50ns_100_5_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_50ns_50ns_100_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_50ns_50ns_100_5_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_50ns_50ns_100_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_54s_6ns_54_5_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_54s_6ns_54_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_54s_6ns_54_5_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_54s_6ns_54_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_73ns_6ns_79_5_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_73ns_6ns_79_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_73ns_6ns_79_5_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_73ns_6ns_79_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_77ns_6ns_83_5_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77ns_6ns_83_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_77ns_6ns_83_5_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77ns_6ns_83_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_77s_54s_130_5_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77s_54s_130_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_77s_54s_130_5_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77s_54s_130_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_82ns_6ns_88_5_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_82ns_6ns_88_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_82ns_6ns_88_5_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_82ns_6ns_88_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_83ns_6ns_89_5_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_83ns_6ns_89_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_83ns_6ns_89_5_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_83ns_6ns_89_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_87ns_6ns_93_5_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_87ns_6ns_93_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_87ns_6ns_93_5_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_87ns_6ns_93_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_92ns_6ns_98_5_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_92ns_6ns_98_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_92ns_6ns_98_5_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_92ns_6ns_98_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mul_71ns_4ns_75_5_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_71ns_4ns_75_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mul_71ns_4ns_75_5_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_71ns_4ns_75_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_pow_generic_double_s' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_CTRL_BUS_s_axi' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_CTRL_BUS_s_axi.v:234]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_CTRL_BUS_s_axi' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/ip/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/ip/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/ip/loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/ip/loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/ip/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/ip/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_regslice_both' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_regslice_both' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_regslice_both__parameterized0' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_regslice_both__parameterized0' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'loop_uhat_sparse_regslice_both__parameterized1' [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse_regslice_both__parameterized1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'loop_uhat_sparse' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_3_loop_uhat_sparse_0_1' (0#1) [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ip/design_3_loop_uhat_sparse_0_1/synth/design_3_loop_uhat_sparse_0_1.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln616_1_reg_3662_reg' and it is trimmed from '107' to '106' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s.v:3069]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_CTRL_BUS_s_axi.v:316]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized125 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[63] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[62] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[61] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[60] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[59] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[58] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[57] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[56] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[55] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[54] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[53] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[52] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[51] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[50] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[49] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[48] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[47] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[46] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[45] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[44] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[43] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[42] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[41] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[40] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[39] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[38] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[37] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[36] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[35] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[34] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[33] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[32] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_16_viv__parameterized5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1627.234 ; gain = 749.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1627.234 ; gain = 749.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1627.234 ; gain = 749.531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1627.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 734 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ip/design_3_loop_uhat_sparse_0_1/constraints/loop_uhat_sparse_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ip/design_3_loop_uhat_sparse_0_1/constraints/loop_uhat_sparse_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.runs/design_3_loop_uhat_sparse_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.runs/design_3_loop_uhat_sparse_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1695.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  FDE => FDRE: 35 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1713.176 ; gain = 17.781
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:01:09 . Memory (MB): peak = 1713.176 ; gain = 835.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:01:09 . Memory (MB): peak = 1713.176 ; gain = 835.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.runs/design_3_loop_uhat_sparse_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:09 . Memory (MB): peak = 1713.176 ; gain = 835.473
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'loop_uhat_sparse_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'loop_uhat_sparse_CTRL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'loop_uhat_sparse_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'loop_uhat_sparse_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:16 . Memory (MB): peak = 1713.176 ; gain = 835.473
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized19) to 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized19) to 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/sitodp_64ns_64_6_no_dsp_1_U1/loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U76/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U76/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U76/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U76/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U76/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U76/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U76/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U76/loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_7_max_dsp_1_U77/loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/dmul_64ns_64ns_64_7_max_dsp_1_U77/loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dmul_64ns_64ns_64_7_max_dsp_1_U77/loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/dmul_64ns_64ns_64_7_max_dsp_1_U77/loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dcmp_64ns_64ns_1_2_no_dsp_1_U78/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/dcmp_64ns_64ns_1_2_no_dsp_1_U78/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dcmp_64ns_64ns_1_2_no_dsp_1_U78/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/dcmp_64ns_64ns_1_2_no_dsp_1_U78/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dcmp_64ns_64ns_1_2_no_dsp_1_U78/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/dcmp_64ns_64ns_1_2_no_dsp_1_U78/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dcmp_64ns_64ns_1_2_no_dsp_1_U78/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/dcmp_64ns_64ns_1_2_no_dsp_1_U78/loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_40ns_40ns_80_2_1.v:33]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_12s_80ns_90_5_1.v:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 15 [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77s_54s_130_5_1.v:45]
WARNING: [Synth 8-6014] Unused sequential element mul_12s_80ns_90_5_1_U12/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_12s_80ns_90_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_12s_80ns_90_5_1_U12/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_12s_80ns_90_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_77s_54s_130_5_1_U21/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77s_54s_130_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_77s_54s_130_5_1_U21/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77s_54s_130_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_77s_54s_130_5_1_U21/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77s_54s_130_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_77s_54s_130_5_1_U21/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77s_54s_130_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_77s_54s_130_5_1_U21/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77s_54s_130_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_77s_54s_130_5_1_U21/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77s_54s_130_5_1.v:53]
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U14/buff0_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_40ns_40ns_80_2_1_U14/buff0_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U14/buff0_reg.
DSP Report: register mul_40ns_40ns_80_2_1_U14/buff0_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U14/buff0_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U14/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U14/buff0_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U14/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U14/buff0_reg.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U14/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_40ns_40ns_80_2_1_U14/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U14/tmp_product.
DSP Report: operator mul_40ns_40ns_80_2_1_U14/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U14/tmp_product.
DSP Report: operator mul_40ns_40ns_80_2_1_U14/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U14/tmp_product.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U14/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_40ns_40ns_80_2_1_U14/buff0_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U14/buff0_reg.
DSP Report: register mul_40ns_40ns_80_2_1_U14/buff0_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U14/buff0_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U14/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U14/buff0_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U14/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U14/buff0_reg.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U14/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_40ns_40ns_80_2_1_U14/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U14/tmp_product.
DSP Report: register mul_40ns_40ns_80_2_1_U14/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U14/tmp_product.
DSP Report: operator mul_40ns_40ns_80_2_1_U14/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U14/tmp_product.
DSP Report: operator mul_40ns_40ns_80_2_1_U14/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U14/tmp_product.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U14/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_40ns_40ns_80_2_1_U14/buff0_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U14/buff0_reg.
DSP Report: register mul_40ns_40ns_80_2_1_U14/buff0_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U14/buff0_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U14/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U14/buff0_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U14/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U14/buff0_reg.
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U12/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_12s_80ns_90_5_1_U12/din0_reg_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff0_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff0_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff0_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U12/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff0_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U12/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff0_reg.
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U12/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_12s_80ns_90_5_1_U12/din0_reg_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff1_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff1_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff1_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff1_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U12/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff1_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U12/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff1_reg.
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U12/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_12s_80ns_90_5_1_U12/din0_reg_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U12/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U12/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/tmp_product.
DSP Report: operator mul_12s_80ns_90_5_1_U12/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U12/tmp_product.
DSP Report: operator mul_12s_80ns_90_5_1_U12/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U12/tmp_product.
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U12/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_12s_80ns_90_5_1_U12/din0_reg_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff2_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff2_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff2_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U12/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff2_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U12/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U12/buff2_reg.
DSP Report: Generating DSP Elog2_reg_3325_reg, operation Mode is: (PCIN>>17)+(A''*BCIN'')'.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff0_reg is absorbed into DSP Elog2_reg_3325_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff1_reg is absorbed into DSP Elog2_reg_3325_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff0_reg is absorbed into DSP Elog2_reg_3325_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff1_reg is absorbed into DSP Elog2_reg_3325_reg.
DSP Report: register Elog2_reg_3325_reg is absorbed into DSP Elog2_reg_3325_reg.
DSP Report: register mul_12s_80ns_90_5_1_U12/buff2_reg is absorbed into DSP Elog2_reg_3325_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U12/tmp_product is absorbed into DSP Elog2_reg_3325_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U12/tmp_product is absorbed into DSP Elog2_reg_3325_reg.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_77s_54s_130_5_1_U21/buff2_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff2_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff2_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: register mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_77s_54s_130_5_1_U21/buff2_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff2_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff2_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: register mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_77s_54s_130_5_1_U21/buff2_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff2_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff2_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff0_reg.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff1_reg.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: register mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/tmp_product.
DSP Report: Generating DSP mul_77s_54s_130_5_1_U21/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_77s_54s_130_5_1_U21/buff2_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff2_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff0_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff2_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: register mul_77s_54s_130_5_1_U21/buff1_reg is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
DSP Report: operator mul_77s_54s_130_5_1_U21/tmp_product is absorbed into DSP mul_77s_54s_130_5_1_U21/buff2_reg.
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[0]' (FD) to 'tmp_18_reg_3216_reg[32]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[1]' (FD) to 'tmp_18_reg_3216_reg[33]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[17]' (FD) to 'tmp_18_reg_3216_reg[49]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[18]' (FD) to 'tmp_18_reg_3216_reg[50]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[19]' (FD) to 'tmp_18_reg_3216_reg[51]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[20]' (FD) to 'tmp_18_reg_3216_reg[52]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[21]' (FD) to 'tmp_18_reg_3216_reg[53]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[22]' (FD) to 'tmp_18_reg_3216_reg[54]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[23]' (FD) to 'tmp_18_reg_3216_reg[55]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[24]' (FD) to 'tmp_18_reg_3216_reg[56]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[25]' (FD) to 'tmp_18_reg_3216_reg[57]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[26]' (FD) to 'tmp_18_reg_3216_reg[58]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[27]' (FD) to 'tmp_18_reg_3216_reg[59]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[28]' (FD) to 'tmp_18_reg_3216_reg[60]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[29]' (FD) to 'tmp_18_reg_3216_reg[61]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[30]' (FD) to 'tmp_18_reg_3216_reg[62]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[31]' (FD) to 'tmp_18_reg_3216_reg[63]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[32]' (FD) to 'tmp_18_reg_3216_reg[64]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[33]' (FD) to 'tmp_18_reg_3216_reg[65]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[34]' (FD) to 'tmp_18_reg_3216_reg[66]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[35]' (FD) to 'tmp_18_reg_3216_reg[67]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[36]' (FD) to 'tmp_18_reg_3216_reg[68]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[37]' (FD) to 'tmp_18_reg_3216_reg[69]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[38]' (FD) to 'tmp_18_reg_3216_reg[70]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[39]' (FD) to 'tmp_18_reg_3216_reg[71]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[2]' (FD) to 'tmp_18_reg_3216_reg[34]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[3]' (FD) to 'tmp_18_reg_3216_reg[35]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[4]' (FD) to 'tmp_18_reg_3216_reg[36]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[5]' (FD) to 'tmp_18_reg_3216_reg[37]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[6]' (FD) to 'tmp_18_reg_3216_reg[38]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[7]' (FD) to 'tmp_18_reg_3216_reg[39]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[8]' (FD) to 'tmp_18_reg_3216_reg[40]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[9]' (FD) to 'tmp_18_reg_3216_reg[41]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[10]' (FD) to 'tmp_18_reg_3216_reg[42]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[11]' (FD) to 'tmp_18_reg_3216_reg[43]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[12]' (FD) to 'tmp_18_reg_3216_reg[44]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[13]' (FD) to 'tmp_18_reg_3216_reg[45]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[14]' (FD) to 'tmp_18_reg_3216_reg[46]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[15]' (FD) to 'tmp_18_reg_3216_reg[47]'
INFO: [Synth 8-3886] merging instance 'tmp_19_reg_3221_reg[16]' (FD) to 'tmp_18_reg_3216_reg[48]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[43]' (FD) to 'logn_4_reg_3251_reg[44]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[44]' (FD) to 'logn_4_reg_3251_reg[45]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[45]' (FD) to 'logn_4_reg_3251_reg[46]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[46]' (FD) to 'logn_4_reg_3251_reg[47]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[47]' (FD) to 'logn_4_reg_3251_reg[48]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[48]' (FD) to 'logn_4_reg_3251_reg[49]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[49]' (FD) to 'logn_4_reg_3251_reg[50]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[50]' (FD) to 'logn_4_reg_3251_reg[51]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[52]' (FD) to 'logn_4_reg_3251_reg[53]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[58]' (FD) to 'logn_3_reg_3246_reg[59]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[59]' (FD) to 'logn_3_reg_3246_reg[60]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[60]' (FD) to 'logn_3_reg_3246_reg[61]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[62]' (FD) to 'logn_3_reg_3246_reg[63]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[64]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[65]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[66]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[67]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[68]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[69]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[70]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[71]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[72]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[73]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[74]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[74]' (FD) to 'logn_3_reg_3246_reg[85]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[75]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[75]' (FD) to 'logn_3_reg_3246_reg[85]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[76]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[76]' (FD) to 'logn_3_reg_3246_reg[85]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[77]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[77]' (FD) to 'logn_3_reg_3246_reg[85]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[78]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[78]' (FD) to 'logn_3_reg_3246_reg[85]'
INFO: [Synth 8-3886] merging instance 'logn_4_reg_3251_reg[79]' (FD) to 'logn_4_reg_3251_reg[80]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[79]' (FD) to 'logn_3_reg_3246_reg[85]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[80]' (FD) to 'logn_3_reg_3246_reg[85]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[81]' (FD) to 'logn_3_reg_3246_reg[85]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[82]' (FD) to 'logn_3_reg_3246_reg[85]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[83]' (FD) to 'logn_3_reg_3246_reg[85]'
INFO: [Synth 8-3886] merging instance 'logn_3_reg_3246_reg[84]' (FD) to 'logn_3_reg_3246_reg[85]'
INFO: [Synth 8-3886] merging instance 'logn_2_reg_3241_reg[84]' (FD) to 'logn_2_reg_3241_reg[85]'
INFO: [Synth 8-3886] merging instance 'logn_2_reg_3241_reg[85]' (FD) to 'logn_2_reg_3241_reg[86]'
INFO: [Synth 8-3886] merging instance 'logn_2_reg_3241_reg[86]' (FD) to 'logn_2_reg_3241_reg[87]'
INFO: [Synth 8-3886] merging instance 'logn_2_reg_3241_reg[87]' (FD) to 'logn_2_reg_3241_reg[88]'
INFO: [Synth 8-3886] merging instance 'logn_2_reg_3241_reg[88]' (FD) to 'logn_2_reg_3241_reg[89]'
INFO: [Synth 8-3886] merging instance 'logn_2_reg_3241_reg[89]' (FD) to 'logn_2_reg_3241_reg[90]'
INFO: [Synth 8-3886] merging instance 'logn_1_reg_3236_reg[94]' (FD) to 'logn_1_reg_3236_reg[95]'
INFO: [Synth 8-3886] merging instance 'm_exp_reg_3361_reg[11]' (FD) to 'tmp_reg_3374_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[0]' (FD) to 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[4]' (FD) to 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[5]' (FD) to 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[6]' (FD) to 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[7]' (FD) to 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[10]' (FD) to 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[13]' (FD) to 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[14]' (FD) to 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[15]' (FD) to 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[16]' (FD) to 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[18]' (FD) to 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[20]' (FD) to 'mul_12s_80ns_90_5_1_U12/din1_reg_reg[68]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mul_12s_80ns_90_5_1_U12/din1_reg_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln486_1_reg_3310_reg[11] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_83ns_6ns_89_5_1.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_92ns_6ns_98_5_1.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_87ns_6ns_93_5_1.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_82ns_6ns_88_5_1.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77ns_6ns_83_5_1.v:42]
WARNING: [Synth 8-6014] Unused sequential element mul_73ns_6ns_79_5_1_U19/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_73ns_6ns_79_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_1_U23/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_83ns_6ns_89_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_1_U23/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_83ns_6ns_89_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_92ns_6ns_98_5_1_U25/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_92ns_6ns_98_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_92ns_6ns_98_5_1_U25/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_92ns_6ns_98_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_87ns_6ns_93_5_1_U24/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_87ns_6ns_93_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_87ns_6ns_93_5_1_U24/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_87ns_6ns_93_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_82ns_6ns_88_5_1_U22/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_82ns_6ns_88_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_82ns_6ns_88_5_1_U22/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_82ns_6ns_88_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_77ns_6ns_83_5_1_U20/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77ns_6ns_83_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_77ns_6ns_83_5_1_U20/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77ns_6ns_83_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_73ns_6ns_79_5_1_U19/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_73ns_6ns_79_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_73ns_6ns_79_5_1_U19/buff1_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_73ns_6ns_79_5_1.v:59]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_1_U23/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_83ns_6ns_89_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_1_U23/buff1_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_83ns_6ns_89_5_1.v:59]
WARNING: [Synth 8-6014] Unused sequential element mul_92ns_6ns_98_5_1_U25/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_92ns_6ns_98_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_92ns_6ns_98_5_1_U25/buff1_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_92ns_6ns_98_5_1.v:59]
WARNING: [Synth 8-6014] Unused sequential element mul_87ns_6ns_93_5_1_U24/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_87ns_6ns_93_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_87ns_6ns_93_5_1_U24/buff1_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_87ns_6ns_93_5_1.v:59]
WARNING: [Synth 8-6014] Unused sequential element mul_82ns_6ns_88_5_1_U22/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_82ns_6ns_88_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_82ns_6ns_88_5_1_U22/buff1_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_82ns_6ns_88_5_1.v:59]
WARNING: [Synth 8-6014] Unused sequential element mul_77ns_6ns_83_5_1_U20/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77ns_6ns_83_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_77ns_6ns_83_5_1_U20/buff1_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77ns_6ns_83_5_1.v:59]
DSP Report: Generating DSP mul_73ns_6ns_79_5_1_U19/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff0_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff0_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff0_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff0_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff0_reg.
DSP Report: operator mul_73ns_6ns_79_5_1_U19/tmp_product is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff0_reg.
DSP Report: operator mul_73ns_6ns_79_5_1_U19/tmp_product is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff0_reg.
DSP Report: Generating DSP mul_73ns_6ns_79_5_1_U19/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff1_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff1_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff1_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff1_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff1_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff1_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff1_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff1_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff1_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff1_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff1_reg.
DSP Report: operator mul_73ns_6ns_79_5_1_U19/tmp_product is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff1_reg.
DSP Report: operator mul_73ns_6ns_79_5_1_U19/tmp_product is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff1_reg.
DSP Report: Generating DSP mul_73ns_6ns_79_5_1_U19/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff2_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff2_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff2_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff2_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff2_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff2_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff0_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff2_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff2_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff2_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff1_reg is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff2_reg.
DSP Report: operator mul_73ns_6ns_79_5_1_U19/tmp_product is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff2_reg.
DSP Report: operator mul_73ns_6ns_79_5_1_U19/tmp_product is absorbed into DSP mul_73ns_6ns_79_5_1_U19/buff2_reg.
DSP Report: Generating DSP mul_ln44_1_reg_2971_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_1_reg_2971_reg is absorbed into DSP mul_ln44_1_reg_2971_reg.
DSP Report: register mul_ln44_1_reg_2971_reg is absorbed into DSP mul_ln44_1_reg_2971_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff0_reg is absorbed into DSP mul_ln44_1_reg_2971_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff1_reg is absorbed into DSP mul_ln44_1_reg_2971_reg.
DSP Report: register mul_ln44_1_reg_2971_reg is absorbed into DSP mul_ln44_1_reg_2971_reg.
DSP Report: register mul_73ns_6ns_79_5_1_U19/buff2_reg is absorbed into DSP mul_ln44_1_reg_2971_reg.
DSP Report: operator mul_73ns_6ns_79_5_1_U19/tmp_product is absorbed into DSP mul_ln44_1_reg_2971_reg.
DSP Report: operator mul_73ns_6ns_79_5_1_U19/tmp_product is absorbed into DSP mul_ln44_1_reg_2971_reg.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U23/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff0_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U23/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff0_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U23/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff0_reg.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U23/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff1_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U23/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff1_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U23/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff1_reg.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U23/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U23/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U23/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U23/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U23/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U23/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U23/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/tmp_product.
DSP Report: operator mul_83ns_6ns_89_5_1_U23/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U23/tmp_product.
DSP Report: operator mul_83ns_6ns_89_5_1_U23/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U23/tmp_product.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U23/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff2_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U23/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff2_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U23/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U23/buff2_reg.
DSP Report: Generating DSP mul_ln44_2_reg_3003_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_2_reg_3003_reg is absorbed into DSP mul_ln44_2_reg_3003_reg.
DSP Report: register mul_ln44_2_reg_3003_reg is absorbed into DSP mul_ln44_2_reg_3003_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff0_reg is absorbed into DSP mul_ln44_2_reg_3003_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff1_reg is absorbed into DSP mul_ln44_2_reg_3003_reg.
DSP Report: register mul_ln44_2_reg_3003_reg is absorbed into DSP mul_ln44_2_reg_3003_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U23/buff2_reg is absorbed into DSP mul_ln44_2_reg_3003_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U23/tmp_product is absorbed into DSP mul_ln44_2_reg_3003_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U23/tmp_product is absorbed into DSP mul_ln44_2_reg_3003_reg.
DSP Report: Generating DSP mul_92ns_6ns_98_5_1_U25/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff0_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff0_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff0_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff0_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff0_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff0_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff0_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff0_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff0_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff0_reg.
DSP Report: operator mul_92ns_6ns_98_5_1_U25/tmp_product is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff0_reg.
DSP Report: operator mul_92ns_6ns_98_5_1_U25/tmp_product is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff0_reg.
DSP Report: Generating DSP mul_92ns_6ns_98_5_1_U25/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff1_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff1_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff1_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff1_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff1_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff1_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff1_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff1_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff1_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff1_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff0_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff1_reg.
DSP Report: operator mul_92ns_6ns_98_5_1_U25/tmp_product is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff1_reg.
DSP Report: operator mul_92ns_6ns_98_5_1_U25/tmp_product is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff1_reg.
DSP Report: Generating DSP mul_92ns_6ns_98_5_1_U25/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_92ns_6ns_98_5_1_U25/tmp_product is absorbed into DSP mul_92ns_6ns_98_5_1_U25/tmp_product.
DSP Report: register mul_92ns_6ns_98_5_1_U25/tmp_product is absorbed into DSP mul_92ns_6ns_98_5_1_U25/tmp_product.
DSP Report: register mul_92ns_6ns_98_5_1_U25/tmp_product is absorbed into DSP mul_92ns_6ns_98_5_1_U25/tmp_product.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff0_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/tmp_product.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff1_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/tmp_product.
DSP Report: operator mul_92ns_6ns_98_5_1_U25/tmp_product is absorbed into DSP mul_92ns_6ns_98_5_1_U25/tmp_product.
DSP Report: operator mul_92ns_6ns_98_5_1_U25/tmp_product is absorbed into DSP mul_92ns_6ns_98_5_1_U25/tmp_product.
DSP Report: Generating DSP mul_92ns_6ns_98_5_1_U25/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff2_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff2_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff2_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff2_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff2_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff2_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff0_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff2_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff2_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff2_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff1_reg is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff2_reg.
DSP Report: operator mul_92ns_6ns_98_5_1_U25/tmp_product is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff2_reg.
DSP Report: operator mul_92ns_6ns_98_5_1_U25/tmp_product is absorbed into DSP mul_92ns_6ns_98_5_1_U25/buff2_reg.
DSP Report: Generating DSP mul_ln44_3_reg_3035_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_3_reg_3035_reg is absorbed into DSP mul_ln44_3_reg_3035_reg.
DSP Report: register mul_ln44_3_reg_3035_reg is absorbed into DSP mul_ln44_3_reg_3035_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff0_reg is absorbed into DSP mul_ln44_3_reg_3035_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff1_reg is absorbed into DSP mul_ln44_3_reg_3035_reg.
DSP Report: register mul_ln44_3_reg_3035_reg is absorbed into DSP mul_ln44_3_reg_3035_reg.
DSP Report: register mul_92ns_6ns_98_5_1_U25/buff2_reg is absorbed into DSP mul_ln44_3_reg_3035_reg.
DSP Report: operator mul_92ns_6ns_98_5_1_U25/tmp_product is absorbed into DSP mul_ln44_3_reg_3035_reg.
DSP Report: operator mul_92ns_6ns_98_5_1_U25/tmp_product is absorbed into DSP mul_ln44_3_reg_3035_reg.
DSP Report: Generating DSP mul_87ns_6ns_93_5_1_U24/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff0_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff0_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff0_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff0_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff0_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff0_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff0_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff0_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff0_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff0_reg.
DSP Report: operator mul_87ns_6ns_93_5_1_U24/tmp_product is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff0_reg.
DSP Report: operator mul_87ns_6ns_93_5_1_U24/tmp_product is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff0_reg.
DSP Report: Generating DSP mul_87ns_6ns_93_5_1_U24/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff1_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff1_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff1_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff1_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff1_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff1_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff1_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff1_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff1_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff1_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff0_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff1_reg.
DSP Report: operator mul_87ns_6ns_93_5_1_U24/tmp_product is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff1_reg.
DSP Report: operator mul_87ns_6ns_93_5_1_U24/tmp_product is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff1_reg.
DSP Report: Generating DSP mul_87ns_6ns_93_5_1_U24/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_87ns_6ns_93_5_1_U24/tmp_product is absorbed into DSP mul_87ns_6ns_93_5_1_U24/tmp_product.
DSP Report: register mul_87ns_6ns_93_5_1_U24/tmp_product is absorbed into DSP mul_87ns_6ns_93_5_1_U24/tmp_product.
DSP Report: register mul_87ns_6ns_93_5_1_U24/tmp_product is absorbed into DSP mul_87ns_6ns_93_5_1_U24/tmp_product.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff0_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/tmp_product.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff1_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/tmp_product.
DSP Report: operator mul_87ns_6ns_93_5_1_U24/tmp_product is absorbed into DSP mul_87ns_6ns_93_5_1_U24/tmp_product.
DSP Report: operator mul_87ns_6ns_93_5_1_U24/tmp_product is absorbed into DSP mul_87ns_6ns_93_5_1_U24/tmp_product.
DSP Report: Generating DSP mul_87ns_6ns_93_5_1_U24/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff2_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff2_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff2_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff2_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff2_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff2_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff0_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff2_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff2_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff2_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff1_reg is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff2_reg.
DSP Report: operator mul_87ns_6ns_93_5_1_U24/tmp_product is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff2_reg.
DSP Report: operator mul_87ns_6ns_93_5_1_U24/tmp_product is absorbed into DSP mul_87ns_6ns_93_5_1_U24/buff2_reg.
DSP Report: Generating DSP mul_ln44_4_reg_3067_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_4_reg_3067_reg is absorbed into DSP mul_ln44_4_reg_3067_reg.
DSP Report: register mul_ln44_4_reg_3067_reg is absorbed into DSP mul_ln44_4_reg_3067_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff0_reg is absorbed into DSP mul_ln44_4_reg_3067_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff1_reg is absorbed into DSP mul_ln44_4_reg_3067_reg.
DSP Report: register mul_ln44_4_reg_3067_reg is absorbed into DSP mul_ln44_4_reg_3067_reg.
DSP Report: register mul_87ns_6ns_93_5_1_U24/buff2_reg is absorbed into DSP mul_ln44_4_reg_3067_reg.
DSP Report: operator mul_87ns_6ns_93_5_1_U24/tmp_product is absorbed into DSP mul_ln44_4_reg_3067_reg.
DSP Report: operator mul_87ns_6ns_93_5_1_U24/tmp_product is absorbed into DSP mul_ln44_4_reg_3067_reg.
DSP Report: Generating DSP mul_82ns_6ns_88_5_1_U22/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff0_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff0_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff0_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff0_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff0_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff0_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff0_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff0_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff0_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff0_reg.
DSP Report: operator mul_82ns_6ns_88_5_1_U22/tmp_product is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff0_reg.
DSP Report: operator mul_82ns_6ns_88_5_1_U22/tmp_product is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff0_reg.
DSP Report: Generating DSP mul_82ns_6ns_88_5_1_U22/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff1_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff1_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff1_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff1_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff1_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff1_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff1_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff1_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff1_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff1_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff0_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff1_reg.
DSP Report: operator mul_82ns_6ns_88_5_1_U22/tmp_product is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff1_reg.
DSP Report: operator mul_82ns_6ns_88_5_1_U22/tmp_product is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff1_reg.
DSP Report: Generating DSP mul_82ns_6ns_88_5_1_U22/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_82ns_6ns_88_5_1_U22/tmp_product is absorbed into DSP mul_82ns_6ns_88_5_1_U22/tmp_product.
DSP Report: register mul_82ns_6ns_88_5_1_U22/tmp_product is absorbed into DSP mul_82ns_6ns_88_5_1_U22/tmp_product.
DSP Report: register mul_82ns_6ns_88_5_1_U22/tmp_product is absorbed into DSP mul_82ns_6ns_88_5_1_U22/tmp_product.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff0_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/tmp_product.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff1_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/tmp_product.
DSP Report: operator mul_82ns_6ns_88_5_1_U22/tmp_product is absorbed into DSP mul_82ns_6ns_88_5_1_U22/tmp_product.
DSP Report: operator mul_82ns_6ns_88_5_1_U22/tmp_product is absorbed into DSP mul_82ns_6ns_88_5_1_U22/tmp_product.
DSP Report: Generating DSP mul_82ns_6ns_88_5_1_U22/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff2_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff2_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff2_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff2_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff2_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff2_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff0_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff2_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff2_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff2_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff1_reg is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff2_reg.
DSP Report: operator mul_82ns_6ns_88_5_1_U22/tmp_product is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff2_reg.
DSP Report: operator mul_82ns_6ns_88_5_1_U22/tmp_product is absorbed into DSP mul_82ns_6ns_88_5_1_U22/buff2_reg.
DSP Report: Generating DSP mul_ln44_5_reg_3099_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_5_reg_3099_reg is absorbed into DSP mul_ln44_5_reg_3099_reg.
DSP Report: register mul_ln44_5_reg_3099_reg is absorbed into DSP mul_ln44_5_reg_3099_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff0_reg is absorbed into DSP mul_ln44_5_reg_3099_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff1_reg is absorbed into DSP mul_ln44_5_reg_3099_reg.
DSP Report: register mul_ln44_5_reg_3099_reg is absorbed into DSP mul_ln44_5_reg_3099_reg.
DSP Report: register mul_82ns_6ns_88_5_1_U22/buff2_reg is absorbed into DSP mul_ln44_5_reg_3099_reg.
DSP Report: operator mul_82ns_6ns_88_5_1_U22/tmp_product is absorbed into DSP mul_ln44_5_reg_3099_reg.
DSP Report: operator mul_82ns_6ns_88_5_1_U22/tmp_product is absorbed into DSP mul_ln44_5_reg_3099_reg.
DSP Report: Generating DSP mul_77ns_6ns_83_5_1_U20/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff0_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff0_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff0_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff0_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff0_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff0_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff0_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff0_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff0_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff0_reg.
DSP Report: operator mul_77ns_6ns_83_5_1_U20/tmp_product is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff0_reg.
DSP Report: operator mul_77ns_6ns_83_5_1_U20/tmp_product is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff0_reg.
DSP Report: Generating DSP mul_77ns_6ns_83_5_1_U20/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff1_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff1_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff1_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff1_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff1_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff1_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff1_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff1_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff1_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff1_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff0_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff1_reg.
DSP Report: operator mul_77ns_6ns_83_5_1_U20/tmp_product is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff1_reg.
DSP Report: operator mul_77ns_6ns_83_5_1_U20/tmp_product is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff1_reg.
DSP Report: Generating DSP mul_77ns_6ns_83_5_1_U20/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_77ns_6ns_83_5_1_U20/tmp_product is absorbed into DSP mul_77ns_6ns_83_5_1_U20/tmp_product.
DSP Report: register mul_77ns_6ns_83_5_1_U20/tmp_product is absorbed into DSP mul_77ns_6ns_83_5_1_U20/tmp_product.
DSP Report: register mul_77ns_6ns_83_5_1_U20/tmp_product is absorbed into DSP mul_77ns_6ns_83_5_1_U20/tmp_product.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff0_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/tmp_product.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff1_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/tmp_product.
DSP Report: operator mul_77ns_6ns_83_5_1_U20/tmp_product is absorbed into DSP mul_77ns_6ns_83_5_1_U20/tmp_product.
DSP Report: operator mul_77ns_6ns_83_5_1_U20/tmp_product is absorbed into DSP mul_77ns_6ns_83_5_1_U20/tmp_product.
DSP Report: Generating DSP mul_77ns_6ns_83_5_1_U20/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff2_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff2_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff2_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff2_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff2_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff2_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff0_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff2_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff2_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff2_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff1_reg is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff2_reg.
DSP Report: operator mul_77ns_6ns_83_5_1_U20/tmp_product is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff2_reg.
DSP Report: operator mul_77ns_6ns_83_5_1_U20/tmp_product is absorbed into DSP mul_77ns_6ns_83_5_1_U20/buff2_reg.
DSP Report: Generating DSP mul_ln44_6_reg_3171_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_6_reg_3171_reg is absorbed into DSP mul_ln44_6_reg_3171_reg.
DSP Report: register mul_ln44_6_reg_3171_reg is absorbed into DSP mul_ln44_6_reg_3171_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff0_reg is absorbed into DSP mul_ln44_6_reg_3171_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff1_reg is absorbed into DSP mul_ln44_6_reg_3171_reg.
DSP Report: register mul_ln44_6_reg_3171_reg is absorbed into DSP mul_ln44_6_reg_3171_reg.
DSP Report: register mul_77ns_6ns_83_5_1_U20/buff2_reg is absorbed into DSP mul_ln44_6_reg_3171_reg.
DSP Report: operator mul_77ns_6ns_83_5_1_U20/tmp_product is absorbed into DSP mul_ln44_6_reg_3171_reg.
DSP Report: operator mul_77ns_6ns_83_5_1_U20/tmp_product is absorbed into DSP mul_ln44_6_reg_3171_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U/\q0_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U/\q0_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln209_4_reg_3256_reg[70] )
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '31' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '31' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1.v:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_13s_71s_71_5_1.v:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_43ns_36ns_79_3_1.v:38]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_49ns_44ns_93_5_1.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_50ns_50ns_100_5_1.v:42]
WARNING: [Synth 8-6014] Unused sequential element mul_13s_71s_71_5_1_U13/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_13s_71s_71_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_50ns_50ns_100_5_1_U17/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_50ns_50ns_100_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_50ns_50ns_100_5_1_U17/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_50ns_50ns_100_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_50ns_50ns_100_5_1_U17/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_50ns_50ns_100_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_50ns_50ns_100_5_1_U17/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_50ns_50ns_100_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_71ns_4ns_75_5_1_U26/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_71ns_4ns_75_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_54s_6ns_54_5_1_U18/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_54s_6ns_54_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_71ns_4ns_75_5_1_U26/buff0_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_71ns_4ns_75_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_71ns_4ns_75_5_1_U26/buff1_reg was removed.  [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_71ns_4ns_75_5_1.v:59]
DSP Report: Generating DSP mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((A:0x5c55)'*B'')')'.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_13s_71s_71_5_1_U13/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register r_exp_reg_3510_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/buff0_reg.
DSP Report: register mul_13s_71s_71_5_1_U13/din0_reg_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/buff0_reg.
DSP Report: register mul_13s_71s_71_5_1_U13/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/buff0_reg.
DSP Report: register mul_13s_71s_71_5_1_U13/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/buff0_reg.
DSP Report: operator mul_13s_71s_71_5_1_U13/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U13/buff0_reg.
DSP Report: operator mul_13s_71s_71_5_1_U13/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U13/buff0_reg.
DSP Report: Generating DSP mul_13s_71s_71_5_1_U13/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register r_exp_reg_3510_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/buff1_reg.
DSP Report: register mul_13s_71s_71_5_1_U13/din0_reg_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/buff1_reg.
DSP Report: register mul_13s_71s_71_5_1_U13/buff1_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/buff1_reg.
DSP Report: register mul_13s_71s_71_5_1_U13/buff1_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/buff1_reg.
DSP Report: register mul_13s_71s_71_5_1_U13/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/buff1_reg.
DSP Report: operator mul_13s_71s_71_5_1_U13/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U13/buff1_reg.
DSP Report: operator mul_13s_71s_71_5_1_U13/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U13/buff1_reg.
DSP Report: Generating DSP mul_13s_71s_71_5_1_U13/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_13s_71s_71_5_1_U13/din0_reg_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/tmp_product.
DSP Report: register mul_13s_71s_71_5_1_U13/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U13/tmp_product.
DSP Report: register mul_13s_71s_71_5_1_U13/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/tmp_product.
DSP Report: register mul_13s_71s_71_5_1_U13/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/tmp_product.
DSP Report: register mul_13s_71s_71_5_1_U13/buff1_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/tmp_product.
DSP Report: operator mul_13s_71s_71_5_1_U13/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U13/tmp_product.
DSP Report: operator mul_13s_71s_71_5_1_U13/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U13/tmp_product.
DSP Report: Generating DSP mul_13s_71s_71_5_1_U13/buff2_reg, operation Mode is: (PCIN>>17)+(A''*BCIN)'.
DSP Report: register mul_13s_71s_71_5_1_U13/buff2_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/buff2_reg.
DSP Report: register mul_13s_71s_71_5_1_U13/buff0_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/buff2_reg.
DSP Report: register mul_13s_71s_71_5_1_U13/buff2_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/buff2_reg.
DSP Report: register mul_13s_71s_71_5_1_U13/buff1_reg is absorbed into DSP mul_13s_71s_71_5_1_U13/buff2_reg.
DSP Report: operator mul_13s_71s_71_5_1_U13/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U13/buff2_reg.
DSP Report: operator mul_13s_71s_71_5_1_U13/tmp_product is absorbed into DSP mul_13s_71s_71_5_1_U13/buff2_reg.
DSP Report: Generating DSP mul_43ns_36ns_79_3_1_U15/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: register mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: register mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: register mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: operator mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: operator mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_3_1_U15/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_43ns_36ns_79_3_1_U15/buff0_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: register mul_43ns_36ns_79_3_1_U15/buff0_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: register exp_Z4_m_1_reg_3559_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: register mul_43ns_36ns_79_3_1_U15/din1_reg_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: register mul_43ns_36ns_79_3_1_U15/buff0_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: operator mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: operator mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: Generating DSP mul_43ns_36ns_79_3_1_U15/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: register mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: register mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: register mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: operator mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: operator mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_3_1_U15/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_43ns_36ns_79_3_1_U15/buff0_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: register mul_43ns_36ns_79_3_1_U15/buff0_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: register exp_Z4_m_1_reg_3559_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: register mul_43ns_36ns_79_3_1_U15/din1_reg_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: register mul_43ns_36ns_79_3_1_U15/buff0_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: operator mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: operator mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: Generating DSP mul_43ns_36ns_79_3_1_U15/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: register mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: register mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: register mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: operator mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: operator mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_3_1_U15/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register mul_43ns_36ns_79_3_1_U15/buff0_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: register mul_43ns_36ns_79_3_1_U15/buff0_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: register exp_Z4_m_1_reg_3559_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: register mul_43ns_36ns_79_3_1_U15/din1_reg_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: register mul_43ns_36ns_79_3_1_U15/buff0_reg is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: operator mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: operator mul_43ns_36ns_79_3_1_U15/tmp_product is absorbed into DSP mul_43ns_36ns_79_3_1_U15/buff0_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U16/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U16/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U16/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U16/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U16/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U16/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U16/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff0_reg.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U16/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_5_1_U16/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff1_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: register mul_49ns_44ns_93_5_1_U16/buff0_reg is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: operator mul_49ns_44ns_93_5_1_U16/tmp_product is absorbed into DSP mul_49ns_44ns_93_5_1_U16/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U17/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U17/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U17/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U17/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U17/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U17/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U17/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U17/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U17/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff2_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U17/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U17/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U17/buff2_reg.
DSP Report: Generating DSP mul_54s_6ns_54_5_1_U18/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff0_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff0_reg.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff0_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff0_reg.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff0_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff0_reg.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff0_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff0_reg.
DSP Report: operator mul_54s_6ns_54_5_1_U18/tmp_product is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff0_reg.
DSP Report: operator mul_54s_6ns_54_5_1_U18/tmp_product is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff0_reg.
DSP Report: Generating DSP mul_54s_6ns_54_5_1_U18/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff1_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff1_reg.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff1_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff1_reg.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff1_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff1_reg.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff1_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff1_reg.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff0_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff1_reg.
DSP Report: operator mul_54s_6ns_54_5_1_U18/tmp_product is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff1_reg.
DSP Report: operator mul_54s_6ns_54_5_1_U18/tmp_product is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff1_reg.
DSP Report: Generating DSP mul_54s_6ns_54_5_1_U18/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff2_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff2_reg.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff2_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff2_reg.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff2_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff2_reg.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff0_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff2_reg.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff2_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff2_reg.
DSP Report: register mul_54s_6ns_54_5_1_U18/buff1_reg is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff2_reg.
DSP Report: operator mul_54s_6ns_54_5_1_U18/tmp_product is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff2_reg.
DSP Report: operator mul_54s_6ns_54_5_1_U18/tmp_product is absorbed into DSP mul_54s_6ns_54_5_1_U18/buff2_reg.
DSP Report: Generating DSP mul_71ns_4ns_75_5_1_U26/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff0_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff0_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff0_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff0_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U26/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff0_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U26/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff0_reg.
DSP Report: Generating DSP mul_71ns_4ns_75_5_1_U26/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff1_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff1_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U26/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff1_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U26/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff1_reg.
DSP Report: Generating DSP mul_71ns_4ns_75_5_1_U26/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff2_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff2_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff2_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff0_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff2_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff2_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff1_reg is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff2_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U26/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff2_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U26/tmp_product is absorbed into DSP mul_71ns_4ns_75_5_1_U26/buff2_reg.
DSP Report: Generating DSP mul_ln44_reg_2939_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_ln44_reg_2939_reg is absorbed into DSP mul_ln44_reg_2939_reg.
DSP Report: register mul_ln44_reg_2939_reg is absorbed into DSP mul_ln44_reg_2939_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff0_reg is absorbed into DSP mul_ln44_reg_2939_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff1_reg is absorbed into DSP mul_ln44_reg_2939_reg.
DSP Report: register mul_ln44_reg_2939_reg is absorbed into DSP mul_ln44_reg_2939_reg.
DSP Report: register mul_71ns_4ns_75_5_1_U26/buff2_reg is absorbed into DSP mul_ln44_reg_2939_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U26/tmp_product is absorbed into DSP mul_ln44_reg_2939_reg.
DSP Report: operator mul_71ns_4ns_75_5_1_U26/tmp_product is absorbed into DSP mul_ln44_reg_2939_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_Z3_m_1_reg_3570_pp0_iter72_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_Z3_m_1_reg_3570_pp0_iter72_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_Z3_m_1_reg_3570_pp0_iter72_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_Z3_m_1_reg_3570_pp0_iter72_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_Z3_m_1_reg_3570_pp0_iter72_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_Z3_m_1_reg_3570_pp0_iter72_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_Z3_m_1_reg_3570_pp0_iter72_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_Z3_m_1_reg_3570_pp0_iter72_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exp_Z3_m_1_reg_3570_pp0_iter72_reg_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bitcast_ln497_1_reg_3688_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bitcast_ln497_1_reg_3688_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bitcast_ln497_1_reg_3688_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bitcast_ln497_1_reg_3688_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bitcast_ln497_1_reg_3688_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bitcast_ln497_1_reg_3688_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bitcast_ln497_1_reg_3688_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bitcast_ln497_1_reg_3688_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bitcast_ln497_1_reg_3688_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bitcast_ln497_1_reg_3688_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bitcast_ln497_1_reg_3688_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bitcast_ln497_1_reg_3688_reg[62] )
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '64' to '55' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:379]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '2' to '1' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_7_max_dsp_1_U77/\loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst /i_synth/\MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_7_max_dsp_1_U77/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U78/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dcmp_64ns_64ns_1_2_no_dsp_1_U78/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_outStream_V_last_V_U/\B_V_data_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_outStream_V_last_V_U/\B_V_data_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_outStream_V_strb_V_U/\B_V_data_1_payload_B_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_outStream_V_strb_V_U/\B_V_data_1_payload_A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_outStream_V_keep_V_U/\B_V_data_1_payload_B_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_outStream_V_keep_V_U/\B_V_data_1_payload_A_reg[7] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module loop_uhat_sparse_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module loop_uhat_sparse_CTRL_BUS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:02:17 . Memory (MB): peak = 1713.176 ; gain = 835.473
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 104, Available = 66. Use report_utilization command for details.
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_73ns_6ns_79_5_1_U19/buff0_reg_0 : 0 0 : 1281 5450 : Used 1 time 100
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_73ns_6ns_79_5_1_U19/buff0_reg_0 : 0 1 : 1348 5450 : Used 1 time 100
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_73ns_6ns_79_5_1_U19/buff0_reg_0 : 0 2 : 1348 5450 : Used 1 time 100
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_73ns_6ns_79_5_1_U19/buff0_reg_0 : 0 3 : 1473 5450 : Used 1 time 100
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_71ns_4ns_75_5_1_U26/buff0_reg_25 : 0 0 : 925 4027 : Used 1 time 100
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_71ns_4ns_75_5_1_U26/buff0_reg_25 : 0 1 : 1010 4027 : Used 1 time 100
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_71ns_4ns_75_5_1_U26/buff0_reg_25 : 0 2 : 1010 4027 : Used 1 time 100
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_71ns_4ns_75_5_1_U26/buff0_reg_25 : 0 3 : 1082 4027 : Used 1 time 100
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_54s_6ns_54_5_1_U18/buff0_reg_21 : 0 0 : 955 3011 : Used 1 time 100
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_54s_6ns_54_5_1_U18/buff0_reg_21 : 0 1 : 987 3011 : Used 1 time 100
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_54s_6ns_54_5_1_U18/buff0_reg_21 : 0 2 : 1069 3011 : Used 1 time 100
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_d : 0 0 : 3203 13121 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_d : 0 1 : 3270 13121 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_d : 0 2 : 3221 13121 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_d : 0 3 : 3427 13121 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_12 : 0 0 : 3203 13102 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_12 : 0 1 : 3251 13102 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_12 : 0 2 : 3379 13102 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_12 : 0 3 : 3269 13102 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_50ns_50ns_100_5_1_U17/buff0_reg_19 : 0 0 : 3221 12932 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_50ns_50ns_100_5_1_U17/buff0_reg_19 : 0 1 : 3288 12932 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_50ns_50ns_100_5_1_U17/buff0_reg_19 : 0 2 : 3221 12932 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_50ns_50ns_100_5_1_U17/buff0_reg_19 : 0 3 : 3202 12932 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_50ns_50ns_100_5_1_U17/buff0_reg_1c : 0 0 : 3221 12741 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_50ns_50ns_100_5_1_U17/buff0_reg_1c : 0 1 : 3183 12741 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_50ns_50ns_100_5_1_U17/buff0_reg_1c : 0 2 : 3154 12741 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_50ns_50ns_100_5_1_U17/buff0_reg_1c : 0 3 : 3183 12741 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_16 : 0 0 : 3203 11604 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_16 : 0 1 : 3407 11604 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_16 : 0 2 : 3221 11604 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_16 : 0 3 : 1773 11604 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_12s_80ns_90_5_1_U12/buff0_reg_0 : 0 0 : 2164 10900 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_12s_80ns_90_5_1_U12/buff0_reg_0 : 0 1 : 2231 10900 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_12s_80ns_90_5_1_U12/buff0_reg_0 : 0 2 : 2213 10900 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_12s_80ns_90_5_1_U12/buff0_reg_0 : 0 3 : 2261 10900 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_12s_80ns_90_5_1_U12/buff0_reg_0 : 0 4 : 2031 10900 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_13s_71s_71_5_1_U13/buff0_reg_2 : 0 0 : 2375 9759 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_13s_71s_71_5_1_U13/buff0_reg_2 : 0 1 : 2442 9759 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_13s_71s_71_5_1_U13/buff0_reg_2 : 0 2 : 2412 9759 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_13s_71s_71_5_1_U13/buff0_reg_2 : 0 3 : 2530 9759 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_49ns_44ns_93_5_1_U16/buff0_reg_e : 0 0 : 3221 9730 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_49ns_44ns_93_5_1_U16/buff0_reg_e : 0 1 : 3240 9730 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_49ns_44ns_93_5_1_U16/buff0_reg_e : 0 2 : 3269 9730 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_49ns_44ns_93_5_1_U16/buff0_reg_12 : 0 0 : 2087 8231 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_49ns_44ns_93_5_1_U16/buff0_reg_12 : 0 1 : 3221 8231 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_49ns_44ns_93_5_1_U16/buff0_reg_12 : 0 2 : 2923 8231 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_40ns_40ns_80_2_1_U14/tmp_product_9 : 0 0 : 3518 7103 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_40ns_40ns_80_2_1_U14/tmp_product_9 : 0 1 : 3585 7103 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_49ns_44ns_93_5_1_U16/buff0_reg_16 : 0 0 : 2087 7034 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_49ns_44ns_93_5_1_U16/buff0_reg_16 : 0 1 : 2875 7034 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_49ns_44ns_93_5_1_U16/buff0_reg_16 : 0 2 : 2072 7034 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_19 : 0 0 : 3340 6957 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_19 : 0 1 : 1755 6957 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_77s_54s_130_5_1_U21/buff0_reg_19 : 0 2 : 1862 6957 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_92ns_6ns_98_5_1_U25/buff0_reg_7 : 0 0 : 1281 6800 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_92ns_6ns_98_5_1_U25/buff0_reg_7 : 0 1 : 1348 6800 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_92ns_6ns_98_5_1_U25/buff0_reg_7 : 0 2 : 1300 6800 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_92ns_6ns_98_5_1_U25/buff0_reg_7 : 0 3 : 1348 6800 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_92ns_6ns_98_5_1_U25/buff0_reg_7 : 0 4 : 1523 6800 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_40ns_40ns_80_2_1_U14/tmp_product_6 : 0 0 : 3137 6722 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_40ns_40ns_80_2_1_U14/tmp_product_6 : 0 1 : 3585 6722 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_87ns_6ns_93_5_1_U24/buff0_reg_9 : 0 0 : 1281 6675 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_87ns_6ns_93_5_1_U24/buff0_reg_9 : 0 1 : 1348 6675 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_87ns_6ns_93_5_1_U24/buff0_reg_9 : 0 2 : 1300 6675 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_87ns_6ns_93_5_1_U24/buff0_reg_9 : 0 3 : 1348 6675 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_87ns_6ns_93_5_1_U24/buff0_reg_9 : 0 4 : 1398 6675 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_83ns_6ns_89_5_1_U23/buff0_reg_4 : 0 0 : 1281 6575 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_83ns_6ns_89_5_1_U23/buff0_reg_4 : 0 1 : 1348 6575 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_83ns_6ns_89_5_1_U23/buff0_reg_4 : 0 2 : 1300 6575 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_83ns_6ns_89_5_1_U23/buff0_reg_4 : 0 3 : 1348 6575 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_83ns_6ns_89_5_1_U23/buff0_reg_4 : 0 4 : 1298 6575 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_43ns_36ns_79_3_1_U15/tmp_product_7 : 0 0 : 3173 6552 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_43ns_36ns_79_3_1_U15/tmp_product_7 : 0 1 : 3379 6552 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_43ns_36ns_79_3_1_U15/tmp_product_a : 0 0 : 3173 6552 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_43ns_36ns_79_3_1_U15/tmp_product_a : 0 1 : 3379 6552 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_82ns_6ns_88_5_1_U22/buff0_reg_b : 0 0 : 1281 6550 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_82ns_6ns_88_5_1_U22/buff0_reg_b : 0 1 : 1348 6550 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_82ns_6ns_88_5_1_U22/buff0_reg_b : 0 2 : 1300 6550 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_82ns_6ns_88_5_1_U22/buff0_reg_b : 0 3 : 1348 6550 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_82ns_6ns_88_5_1_U22/buff0_reg_b : 0 4 : 1273 6550 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_77ns_6ns_83_5_1_U20/buff0_reg_d : 0 0 : 1281 6425 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_77ns_6ns_83_5_1_U20/buff0_reg_d : 0 1 : 1348 6425 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_77ns_6ns_83_5_1_U20/buff0_reg_d : 0 2 : 1300 6425 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_77ns_6ns_83_5_1_U20/buff0_reg_d : 0 3 : 1348 6425 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB1 mul_77ns_6ns_83_5_1_U20/buff0_reg_d : 0 4 : 1148 6425 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_43ns_36ns_79_3_1_U15/tmp_product_b : 0 0 : 1785 3711 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_43ns_36ns_79_3_1_U15/tmp_product_b : 0 1 : 1926 3711 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mul_50ns_50ns_100_5_1_U17/buff2_reg_1f : 0 0 : 3117 3117 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB3 mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2586 2586 : Used 1 time 0
 Sort Area is loop_uhat_sparse_pow_generic_double_s__GB0 mul_40ns_40ns_80_2_1_U14/buff0_reg_b : 0 0 : 1376 1376 : Used 1 time 0
 DSP resource Status: mul_40ns_40ns_80_2_1_U14/buff0_reg_b 0 1376 1376: Used 1 time : Rejected (90 > 52) uniquify 0 
 DSP resource Status: mul_40ns_40ns_80_2_1_U14/tmp_product_9 0 7103 3518: Used 1 time : Accepted (47 < 52) uniquify 0 
 DSP resource Status: mul_40ns_40ns_80_2_1_U14/tmp_product_9 1 7103 3585: Used 1 time : Accepted (48 < 52) uniquify 0 
 DSP resource Status: mul_40ns_40ns_80_2_1_U14/tmp_product_6 0 6722 3137: Used 1 time : Rejected (60 > 52) uniquify 0 
 DSP resource Status: mul_40ns_40ns_80_2_1_U14/tmp_product_6 1 6722 3585: Used 1 time : Rejected (61 > 52) uniquify 0 
 DSP resource Status: mul_12s_80ns_90_5_1_U12/buff0_reg_0 0 10900 2164: Used 1 time : Accepted (32 < 52) uniquify 0 
 DSP resource Status: mul_12s_80ns_90_5_1_U12/buff0_reg_0 1 10900 2231: Used 1 time : Accepted (33 < 52) uniquify 0 
 DSP resource Status: mul_12s_80ns_90_5_1_U12/buff0_reg_0 2 10900 2213: Used 1 time : Accepted (34 < 52) uniquify 0 
 DSP resource Status: mul_12s_80ns_90_5_1_U12/buff0_reg_0 3 10900 2261: Used 1 time : Accepted (35 < 52) uniquify 0 
 DSP resource Status: mul_12s_80ns_90_5_1_U12/buff0_reg_0 4 10900 2031: Used 1 time : Accepted (36 < 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_19 0 6957 3340: Used 1 time : Accepted (52 < 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_19 1 6957 1755: Used 1 time : Rejected (53 > 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_19 2 6957 1862: Used 1 time : Rejected (54 > 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_16 0 11604 3203: Used 1 time : Accepted (28 < 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_16 1 11604 3407: Used 1 time : Accepted (29 < 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_16 2 11604 3221: Used 1 time : Accepted (30 < 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_16 3 11604 1773: Used 1 time : Accepted (31 < 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_12 0 13102 3203: Used 1 time : Accepted (16 < 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_12 1 13102 3251: Used 1 time : Accepted (17 < 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_12 2 13102 3379: Used 1 time : Accepted (18 < 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_12 3 13102 3269: Used 1 time : Accepted (19 < 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_d 0 13121 3203: Used 1 time : Accepted (12 < 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_d 1 13121 3270: Used 1 time : Accepted (13 < 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_d 2 13121 3221: Used 1 time : Accepted (14 < 52) uniquify 0 
 DSP resource Status: mul_77s_54s_130_5_1_U21/buff0_reg_d 3 13121 3427: Used 1 time : Accepted (15 < 52) uniquify 0 
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_40ns_40ns_80_2_1_U14/buff0_reg' and it is trimmed from '48' to '46' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_40ns_40ns_80_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_40ns_40ns_80_2_1_U14/buff0_reg' and it is trimmed from '48' to '29' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_40ns_40ns_80_2_1.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'Elog2_reg_3325_reg' and it is trimmed from '48' to '22' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s.v:2936]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_12s_80ns_90_5_1_U12/buff2_reg' and it is trimmed from '48' to '22' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_12s_80ns_90_5_1.v:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_77s_54s_130_5_1_U21/buff2_reg' and it is trimmed from '48' to '28' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77s_54s_130_5_1.v:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_77s_54s_130_5_1_U21/buff1_reg' and it is trimmed from '48' to '28' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77s_54s_130_5_1.v:59]
 DSP resource Status: mul_73ns_6ns_79_5_1_U19/buff0_reg_0 0 5450 1281: Used 1 time : Accepted (1 < 52) uniquify 0 
 DSP resource Status: mul_73ns_6ns_79_5_1_U19/buff0_reg_0 1 5450 1348: Used 1 time : Accepted (2 < 52) uniquify 0 
 DSP resource Status: mul_73ns_6ns_79_5_1_U19/buff0_reg_0 2 5450 1348: Used 1 time : Accepted (3 < 52) uniquify 0 
 DSP resource Status: mul_73ns_6ns_79_5_1_U19/buff0_reg_0 3 5450 1473: Used 1 time : Accepted (4 < 52) uniquify 0 
 DSP resource Status: mul_83ns_6ns_89_5_1_U23/buff0_reg_4 0 6575 1281: Used 1 time : Rejected (67 > 52) uniquify 0 
 DSP resource Status: mul_83ns_6ns_89_5_1_U23/buff0_reg_4 1 6575 1348: Used 1 time : Rejected (68 > 52) uniquify 0 
 DSP resource Status: mul_83ns_6ns_89_5_1_U23/buff0_reg_4 2 6575 1300: Used 1 time : Rejected (69 > 52) uniquify 0 
 DSP resource Status: mul_83ns_6ns_89_5_1_U23/buff0_reg_4 3 6575 1348: Used 1 time : Rejected (70 > 52) uniquify 0 
 DSP resource Status: mul_83ns_6ns_89_5_1_U23/buff0_reg_4 4 6575 1298: Used 1 time : Rejected (71 > 52) uniquify 0 
 DSP resource Status: mul_92ns_6ns_98_5_1_U25/buff0_reg_7 0 6800 1281: Used 1 time : Rejected (55 > 52) uniquify 0 
 DSP resource Status: mul_92ns_6ns_98_5_1_U25/buff0_reg_7 1 6800 1348: Used 1 time : Rejected (56 > 52) uniquify 0 
 DSP resource Status: mul_92ns_6ns_98_5_1_U25/buff0_reg_7 2 6800 1300: Used 1 time : Rejected (57 > 52) uniquify 0 
 DSP resource Status: mul_92ns_6ns_98_5_1_U25/buff0_reg_7 3 6800 1348: Used 1 time : Rejected (58 > 52) uniquify 0 
 DSP resource Status: mul_92ns_6ns_98_5_1_U25/buff0_reg_7 4 6800 1523: Used 1 time : Rejected (59 > 52) uniquify 0 
 DSP resource Status: mul_87ns_6ns_93_5_1_U24/buff0_reg_9 0 6675 1281: Used 1 time : Rejected (62 > 52) uniquify 0 
 DSP resource Status: mul_87ns_6ns_93_5_1_U24/buff0_reg_9 1 6675 1348: Used 1 time : Rejected (63 > 52) uniquify 0 
 DSP resource Status: mul_87ns_6ns_93_5_1_U24/buff0_reg_9 2 6675 1300: Used 1 time : Rejected (64 > 52) uniquify 0 
 DSP resource Status: mul_87ns_6ns_93_5_1_U24/buff0_reg_9 3 6675 1348: Used 1 time : Rejected (65 > 52) uniquify 0 
 DSP resource Status: mul_87ns_6ns_93_5_1_U24/buff0_reg_9 4 6675 1398: Used 1 time : Rejected (66 > 52) uniquify 0 
 DSP resource Status: mul_82ns_6ns_88_5_1_U22/buff0_reg_b 0 6550 1281: Used 1 time : Rejected (76 > 52) uniquify 0 
 DSP resource Status: mul_82ns_6ns_88_5_1_U22/buff0_reg_b 1 6550 1348: Used 1 time : Rejected (77 > 52) uniquify 0 
 DSP resource Status: mul_82ns_6ns_88_5_1_U22/buff0_reg_b 2 6550 1300: Used 1 time : Rejected (78 > 52) uniquify 0 
 DSP resource Status: mul_82ns_6ns_88_5_1_U22/buff0_reg_b 3 6550 1348: Used 1 time : Rejected (79 > 52) uniquify 0 
 DSP resource Status: mul_82ns_6ns_88_5_1_U22/buff0_reg_b 4 6550 1273: Used 1 time : Rejected (80 > 52) uniquify 0 
 DSP resource Status: mul_77ns_6ns_83_5_1_U20/buff0_reg_d 0 6425 1281: Used 1 time : Rejected (81 > 52) uniquify 0 
 DSP resource Status: mul_77ns_6ns_83_5_1_U20/buff0_reg_d 1 6425 1348: Used 1 time : Rejected (82 > 52) uniquify 0 
 DSP resource Status: mul_77ns_6ns_83_5_1_U20/buff0_reg_d 2 6425 1300: Used 1 time : Rejected (83 > 52) uniquify 0 
 DSP resource Status: mul_77ns_6ns_83_5_1_U20/buff0_reg_d 3 6425 1348: Used 1 time : Rejected (84 > 52) uniquify 0 
 DSP resource Status: mul_77ns_6ns_83_5_1_U20/buff0_reg_d 4 6425 1148: Used 1 time : Rejected (85 > 52) uniquify 0 
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_1_reg_2971_reg' and it is trimmed from '48' to '28' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s.v:3509]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_2_reg_3003_reg' and it is trimmed from '48' to '21' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s.v:3510]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_83ns_6ns_89_5_1_U23/buff2_reg' and it is trimmed from '48' to '21' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_83ns_6ns_89_5_1.v:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_3_reg_3035_reg' and it is trimmed from '48' to '30' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s.v:3511]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_92ns_6ns_98_5_1_U25/buff2_reg' and it is trimmed from '48' to '30' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_92ns_6ns_98_5_1.v:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_4_reg_3067_reg' and it is trimmed from '48' to '25' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s.v:3512]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_87ns_6ns_93_5_1_U24/buff2_reg' and it is trimmed from '48' to '25' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_87ns_6ns_93_5_1.v:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_5_reg_3099_reg' and it is trimmed from '48' to '20' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s.v:3513]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_82ns_6ns_88_5_1_U22/buff2_reg' and it is trimmed from '48' to '20' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_82ns_6ns_88_5_1.v:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_6_reg_3171_reg' and it is trimmed from '48' to '15' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s.v:3514]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_77ns_6ns_83_5_1_U20/buff2_reg' and it is trimmed from '48' to '15' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_77ns_6ns_83_5_1.v:62]
 DSP resource Status: mac_muladd_16s_15ns_19s_31_4_1_U27/loop_uhat_sparse_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg_0 0 2586 2586: Used 1 time : Rejected (89 > 52) uniquify 0 
 DSP resource Status: mul_13s_71s_71_5_1_U13/buff0_reg_2 0 9759 2375: Used 1 time : Accepted (37 < 52) uniquify 0 
 DSP resource Status: mul_13s_71s_71_5_1_U13/buff0_reg_2 1 9759 2442: Used 1 time : Accepted (38 < 52) uniquify 0 
 DSP resource Status: mul_13s_71s_71_5_1_U13/buff0_reg_2 2 9759 2412: Used 1 time : Accepted (39 < 52) uniquify 0 
 DSP resource Status: mul_13s_71s_71_5_1_U13/buff0_reg_2 3 9759 2530: Used 1 time : Accepted (40 < 52) uniquify 0 
 DSP resource Status: mul_43ns_36ns_79_3_1_U15/tmp_product_b 0 3711 1785: Used 1 time : Rejected (86 > 52) uniquify 0 
 DSP resource Status: mul_43ns_36ns_79_3_1_U15/tmp_product_b 1 3711 1926: Used 1 time : Rejected (87 > 52) uniquify 0 
 DSP resource Status: mul_43ns_36ns_79_3_1_U15/tmp_product_a 0 6552 3173: Used 1 time : Rejected (74 > 52) uniquify 0 
 DSP resource Status: mul_43ns_36ns_79_3_1_U15/tmp_product_a 1 6552 3379: Used 1 time : Rejected (75 > 52) uniquify 0 
 DSP resource Status: mul_43ns_36ns_79_3_1_U15/tmp_product_7 0 6552 3173: Used 1 time : Rejected (72 > 52) uniquify 0 
 DSP resource Status: mul_43ns_36ns_79_3_1_U15/tmp_product_7 1 6552 3379: Used 1 time : Rejected (73 > 52) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_5_1_U16/buff0_reg_16 0 7034 2087: Used 1 time : Accepted (49 < 52) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_5_1_U16/buff0_reg_16 1 7034 2875: Used 1 time : Accepted (50 < 52) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_5_1_U16/buff0_reg_16 2 7034 2072: Used 1 time : Accepted (51 < 52) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_5_1_U16/buff0_reg_12 0 8231 2087: Used 1 time : Accepted (44 < 52) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_5_1_U16/buff0_reg_12 1 8231 3221: Used 1 time : Accepted (45 < 52) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_5_1_U16/buff0_reg_12 2 8231 2923: Used 1 time : Accepted (46 < 52) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_5_1_U16/buff0_reg_e 0 9730 3221: Used 1 time : Accepted (41 < 52) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_5_1_U16/buff0_reg_e 1 9730 3240: Used 1 time : Accepted (42 < 52) uniquify 0 
 DSP resource Status: mul_49ns_44ns_93_5_1_U16/buff0_reg_e 2 9730 3269: Used 1 time : Accepted (43 < 52) uniquify 0 
 DSP resource Status: mul_50ns_50ns_100_5_1_U17/buff2_reg_1f 0 3117 3117: Used 1 time : Rejected (88 > 52) uniquify 0 
 DSP resource Status: mul_50ns_50ns_100_5_1_U17/buff0_reg_1c 0 12741 3221: Used 1 time : Accepted (24 < 52) uniquify 0 
 DSP resource Status: mul_50ns_50ns_100_5_1_U17/buff0_reg_1c 1 12741 3183: Used 1 time : Accepted (25 < 52) uniquify 0 
 DSP resource Status: mul_50ns_50ns_100_5_1_U17/buff0_reg_1c 2 12741 3154: Used 1 time : Accepted (26 < 52) uniquify 0 
 DSP resource Status: mul_50ns_50ns_100_5_1_U17/buff0_reg_1c 3 12741 3183: Used 1 time : Accepted (27 < 52) uniquify 0 
 DSP resource Status: mul_50ns_50ns_100_5_1_U17/buff0_reg_19 0 12932 3221: Used 1 time : Accepted (20 < 52) uniquify 0 
 DSP resource Status: mul_50ns_50ns_100_5_1_U17/buff0_reg_19 1 12932 3288: Used 1 time : Accepted (21 < 52) uniquify 0 
 DSP resource Status: mul_50ns_50ns_100_5_1_U17/buff0_reg_19 2 12932 3221: Used 1 time : Accepted (22 < 52) uniquify 0 
 DSP resource Status: mul_50ns_50ns_100_5_1_U17/buff0_reg_19 3 12932 3202: Used 1 time : Accepted (23 < 52) uniquify 0 
 DSP resource Status: mul_54s_6ns_54_5_1_U18/buff0_reg_21 0 3011 955: Used 1 time : Accepted (9 < 52) uniquify 0 
 DSP resource Status: mul_54s_6ns_54_5_1_U18/buff0_reg_21 1 3011 987: Used 1 time : Accepted (10 < 52) uniquify 0 
 DSP resource Status: mul_54s_6ns_54_5_1_U18/buff0_reg_21 2 3011 1069: Used 1 time : Accepted (11 < 52) uniquify 0 
 DSP resource Status: mul_71ns_4ns_75_5_1_U26/buff0_reg_25 0 4027 925: Used 1 time : Accepted (5 < 52) uniquify 0 
 DSP resource Status: mul_71ns_4ns_75_5_1_U26/buff0_reg_25 1 4027 1010: Used 1 time : Accepted (6 < 52) uniquify 0 
 DSP resource Status: mul_71ns_4ns_75_5_1_U26/buff0_reg_25 2 4027 1010: Used 1 time : Accepted (7 < 52) uniquify 0 
 DSP resource Status: mul_71ns_4ns_75_5_1_U26/buff0_reg_25 3 4027 1082: Used 1 time : Accepted (8 < 52) uniquify 0 
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_13s_71s_71_5_1_U13/buff2_reg' and it is trimmed from '48' to '20' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_13s_71s_71_5_1.v:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_13s_71s_71_5_1_U13/buff1_reg' and it is trimmed from '48' to '20' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_13s_71s_71_5_1.v:59]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_43ns_36ns_79_3_1_U15/buff0_reg' and it is trimmed from '48' to '45' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_43ns_36ns_79_3_1.v:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_43ns_36ns_79_3_1_U15/buff0_reg' and it is trimmed from '48' to '28' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_43ns_36ns_79_3_1.v:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_49ns_44ns_93_5_1_U16/buff1_reg' and it is trimmed from '48' to '25' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_49ns_44ns_93_5_1.v:59]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_49ns_44ns_93_5_1_U16/buff0_reg' and it is trimmed from '48' to '25' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_49ns_44ns_93_5_1.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_50ns_50ns_100_5_1_U17/buff2_reg' and it is trimmed from '48' to '32' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_50ns_50ns_100_5_1.v:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_50ns_50ns_100_5_1_U17/buff1_reg' and it is trimmed from '48' to '32' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_50ns_50ns_100_5_1.v:59]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln44_reg_2939_reg' and it is trimmed from '48' to '24' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_pow_generic_double_s.v:3515]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_54s_6ns_54_5_1_U18/buff2_reg' and it is trimmed from '48' to '20' bits. [c:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.gen/sources_1/bd/design_3/ipshared/1835/hdl/verilog/loop_uhat_sparse_mul_54s_6ns_54_5_1.v:62]
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 755, Available = 100. Will try to implement using LUT-RAM. 
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 704, Available = 100. 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:02:41 . Memory (MB): peak = 1713.176 ; gain = 835.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:02:57 . Memory (MB): peak = 1746.246 ; gain = 868.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/input_data_rowStart_U/ram_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4_4/output_data_U/ram_reg_0_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:03:33 . Memory (MB): peak = 1774.148 ; gain = 896.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/input_data_rowStart_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_data_rowStart_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_data_rowStart_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_data_rowStart_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:03:48 . Memory (MB): peak = 1875.426 ; gain = 997.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:03:48 . Memory (MB): peak = 1875.426 ; gain = 997.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:03:54 . Memory (MB): peak = 1875.426 ; gain = 997.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:03:54 . Memory (MB): peak = 1875.426 ; gain = 997.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:03:56 . Memory (MB): peak = 1878.016 ; gain = 1000.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:03:56 . Memory (MB): peak = 1878.016 ; gain = 1000.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized0    | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                    | A':B'                  | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_48 | C+A:B                  | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2    | A*B                    | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3    | (PCIN>>17+A*B)'        | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4    | PCIN+(A*B)'            | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized5    | PCIN>>17+A'*B'         | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6    | (PCIN+A'*B')'          | 19     | 17     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized7    | PCIN+(A'*B')'          | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized8    | PCIN>>17+A'*B''        | 0      | 17     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9    | (PCIN+A''*B'')'        | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized10   | PCIN>>17+(A*B'')'      | 0      | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized11   | PCIN>>17+A'*B''        | 0      | 2      | -      | -      | 21     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1    | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|loop_uhat_sparse                   | (PCIN>>17+(A*B'')')'   | 11     | 0      | -      | -      | 22     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (PCIN>>17+(A''*B'')')' | 22     | 0      | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (PCIN>>17+(A''*B'')')' | 20     | 0      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (A*B'')'               | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | (PCIN>>17+(A*B'')')'   | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | PCIN>>17+(A*B'')'      | 16     | 0      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|loop_uhat_sparse                   | (PCIN>>17+(A*B'')')'   | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (A*B'')'               | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | (PCIN>>17+(A*B'')')'   | 15     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | PCIN>>17+(A*B'')'      | 16     | 0      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|loop_uhat_sparse                   | (PCIN>>17+(A*B'')')'   | 30     | 18     | -      | -      | 20     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | A'*B'                  | 23     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|loop_uhat_sparse                   | (PCIN>>17+A'*B')'      | 23     | 17     | -      | -      | 46     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | (A''*B'')'             | 17     | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loop_uhat_sparse                   | (PCIN>>17+(A''*B'')')' | 15     | 10     | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (A''*B'')'             | 17     | 10     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loop_uhat_sparse                   | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loop_uhat_sparse                   | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | PCIN>>17+(A''*B'')'    | 17     | 16     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loop_uhat_sparse                   | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loop_uhat_sparse                   | (PCIN>>17+(A''*B'')')' | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (A'*B'')'              | 17     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | (PCIN>>17+(A'*B'')')'  | 17     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (PCIN>>17+(A''*B'')')' | 30     | 0      | -      | -      | 20     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (A'*B'')'              | 0      | 4      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | (PCIN>>17+(A''*B'')')' | 17     | 4      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | ((A'*B')')'            | 17     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (PCIN>>17+(A''*B'')')' | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (A''*B'')'             | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | (PCIN>>17+(A''*B'')')' | 30     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loop_uhat_sparse                   | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | PCIN>>17+(A''*B'')'    | 30     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loop_uhat_sparse                   | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|loop_uhat_sparse                   | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loop_uhat_sparse                   | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loop_uhat_sparse                   | (PCIN>>17+(A''*B'')')' | 30     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  2322|
|2     |DSP48E1   |    66|
|30    |LUT1      |   346|
|31    |LUT2      |  4699|
|32    |LUT3      |  5523|
|33    |LUT4      |  3375|
|34    |LUT5      |  2245|
|35    |LUT6      |  8254|
|36    |MUXCY     |   426|
|37    |MUXF7     |   415|
|38    |MUXF8     |   159|
|39    |RAM128X1S |    15|
|40    |RAM16X1S  |    30|
|41    |RAM256X1S |   990|
|42    |RAMB36E1  |   352|
|45    |SRL16E    |  1021|
|46    |SRLC32E   |   269|
|47    |XORCY     |   206|
|48    |FDE       |    35|
|49    |FDRE      | 13612|
|50    |FDSE      |    36|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:03:56 . Memory (MB): peak = 1878.016 ; gain = 1000.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:03:42 . Memory (MB): peak = 1878.016 ; gain = 914.371
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:03:57 . Memory (MB): peak = 1878.016 ; gain = 1000.312
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1895.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5016 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1928.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1187 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 117 instances
  FDE => FDRE: 35 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 15 instances
  RAM16X1S => RAM32X1S (RAMS32): 30 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 990 instances

Synth Design complete | Checksum: f8c79de
INFO: [Common 17-83] Releasing license: Synthesis
549 Infos, 175 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:29 ; elapsed = 00:04:22 . Memory (MB): peak = 1928.527 ; gain = 1444.754
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1928.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.runs/design_3_loop_uhat_sparse_0_1_synth_1/design_3_loop_uhat_sparse_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1928.527 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1928.527 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 292 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1928.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Research/CU-Spur-Sean/spurFPGA/VivadoProjectZync/VivadoProjectZync.runs/design_3_loop_uhat_sparse_0_1_synth_1/design_3_loop_uhat_sparse_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1928.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_3_loop_uhat_sparse_0_1_utilization_synth.rpt -pb design_3_loop_uhat_sparse_0_1_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1928.527 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Aug  2 15:40:52 2024...
