

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Jul  6 11:01:52 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        dct_prj
* Solution:       solution7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  283|  283|   67|   67| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |                                      |                            |  Latency  |  Interval | Pipeline|
        |               Instance               |           Module           | min | max | min | max |   Type  |
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |grp_dct_read_data_fu_92               |dct_read_data               |   34|   34|   34|   34|   none  |
        |grp_dct_Loop_Row_DCT_Loop_proc_fu_74  |dct_Loop_Row_DCT_Loop_proc  |   39|   39|   39|   39|   none  |
        |grp_dct_Loop_2_proc_fu_119            |dct_Loop_2_proc             |   66|   66|   66|   66|   none  |
        |grp_dct_Loop_Col_DCT_Loop_proc_fu_83  |dct_Loop_Col_DCT_Loop_proc  |   39|   39|   39|   39|   none  |
        |grp_dct_Loop_4_proc_fu_113            |dct_Loop_4_proc             |   66|   66|   66|   66|   none  |
        |grp_dct_write_data_fu_106             |dct_write_data              |   34|   34|   34|   34|   none  |
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     96|    2745|    2002|
|Memory           |       14|      -|     256|      32|
|Multiplexer      |        -|      -|       -|      16|
|Register         |        -|      -|      15|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       14|     96|    3016|    2052|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        2|     16|       1|       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+-------+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP48E|  FF  | LUT |
    +-------------------------------+----------------------------+---------+-------+------+-----+
    |dct_Loop_2_proc_U0             |dct_Loop_2_proc             |        0|      0|    30|   57|
    |dct_Loop_4_proc_U0             |dct_Loop_4_proc             |        0|      0|    30|   65|
    |dct_Loop_Col_DCT_Loop_proc_U0  |dct_Loop_Col_DCT_Loop_proc  |        0|     48|  1268|  812|
    |dct_Loop_Row_DCT_Loop_proc_U0  |dct_Loop_Row_DCT_Loop_proc  |        0|     48|  1268|  812|
    |dct_read_data_U0               |dct_read_data               |        0|      0|   121|   90|
    |dct_write_data_U0              |dct_write_data              |        0|      0|    28|  166|
    +-------------------------------+----------------------------+---------+-------+------+-----+
    |Total                          |                            |        0|     96|  2745| 2002|
    +-------------------------------+----------------------------+---------+-------+------+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |buf_2d_in_0_U   |dct_buf_2d_in_0   |        2|   0|   0|    16|   16|     2|          512|
    |buf_2d_in_1_U   |dct_buf_2d_in_0   |        2|   0|   0|    16|   16|     2|          512|
    |buf_2d_in_2_U   |dct_buf_2d_in_0   |        2|   0|   0|    16|   16|     2|          512|
    |buf_2d_in_3_U   |dct_buf_2d_in_0   |        2|   0|   0|    16|   16|     2|          512|
    |buf_2d_out_U    |dct_buf_2d_out    |        2|   0|   0|    64|   16|     2|         2048|
    |col_inbuf_0_U   |dct_col_inbuf_0   |        0|  64|   8|    16|   16|     2|          512|
    |col_inbuf_1_U   |dct_col_inbuf_0   |        0|  64|   8|    16|   16|     2|          512|
    |col_inbuf_2_U   |dct_col_inbuf_0   |        0|  64|   8|    16|   16|     2|          512|
    |col_inbuf_3_U   |dct_col_inbuf_0   |        0|  64|   8|    16|   16|     2|          512|
    |row_outbuf_i_U  |dct_row_outbuf_i  |        2|   0|   0|    64|   16|     2|         2048|
    |col_outbuf_i_U  |dct_row_outbuf_i  |        2|   0|   0|    64|   16|     2|         2048|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                  |       14| 256|  32|   320|  176|    22|        10240|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |dct_Loop_Col_DCT_Loop_proc_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    |dct_Loop_Row_DCT_Loop_proc_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0|   2|           2|           2|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_chn_write_dct_Loop_2_proc_U0_col_inbuf_0              |   1|          2|    1|          2|
    |ap_chn_write_dct_Loop_2_proc_U0_col_inbuf_1              |   1|          2|    1|          2|
    |ap_chn_write_dct_Loop_2_proc_U0_col_inbuf_2              |   1|          2|    1|          2|
    |ap_chn_write_dct_Loop_2_proc_U0_col_inbuf_3              |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_0                |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_1                |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_2                |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_3                |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_2_proc_U0_col_inbuf_0_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_2_proc_U0_col_inbuf_1_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_2_proc_U0_col_inbuf_2_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_Loop_2_proc_U0_col_inbuf_3_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_0_pipo_status          |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_1_pipo_status          |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_2_pipo_status          |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_3_pipo_status          |   1|          2|    1|          2|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    |  16|         32|   16|         32|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                                    |  1|   0|    1|          0|
    |ap_reg_procdone_dct_Loop_2_proc_U0                       |  1|   0|    1|          0|
    |ap_reg_procdone_dct_Loop_4_proc_U0                       |  1|   0|    1|          0|
    |ap_reg_procdone_dct_Loop_Col_DCT_Loop_proc_U0            |  1|   0|    1|          0|
    |ap_reg_procdone_dct_Loop_Row_DCT_Loop_proc_U0            |  1|   0|    1|          0|
    |ap_reg_procdone_dct_read_data_U0                         |  1|   0|    1|          0|
    |ap_reg_procdone_dct_write_data_U0                        |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_2_proc_U0_col_inbuf_0_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_2_proc_U0_col_inbuf_1_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_2_proc_U0_col_inbuf_2_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_Loop_2_proc_U0_col_inbuf_3_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_0_pipo_status          |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_1_pipo_status          |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_2_pipo_status          |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_3_pipo_status          |  1|   0|    1|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    | 15|   0|   15|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we1        | out |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

