[CacheGeometry geo-l1]
Sets = 64
Assoc = 8
BlockSize = 64
Latency = 5

[CacheGeometry geo-l2]
Sets = 512
Assoc = 8
BlockSize = 64
Latency = 12

[CacheGeometry geo-l3]
Sets = 8192
Assoc = 16
BlockSize = 64
Latency = 36

[Module mod-l1-0]
Type = Cache
Geometry = geo-l1
LowModules = mod-l2-0
LowNetwork = net-l1-l2-0

[Module mod-l1-2]
Type = Cache
Geometry = geo-l1
LowModules = mod-l2-2
LowNetwork = net-l1-l2-2

[Module mod-l1-4]
Type = Cache
Geometry = geo-l1
LowModules = mod-l2-4
LowNetwork = net-l1-l2-4

[Module mod-l1-6]
Type = Cache
Geometry = geo-l1
LowModules = mod-l2-6
LowNetwork = net-l1-l2-6

[Module mod-l1-8]
Type = Cache
Geometry = geo-l1
LowModules = mod-l2-8
LowNetwork = net-l1-l2-8

[Module mod-l1-10]
Type = Cache
Geometry = geo-l1
LowModules = mod-l2-0
LowNetwork = net-l1-l2-0

[Module mod-l1-12]
Type = Cache
Geometry = geo-l1
LowModules = mod-l2-2
LowNetwork = net-l1-l2-2

[Module mod-l1-14]
Type = Cache
Geometry = geo-l1
LowModules = mod-l2-4
LowNetwork = net-l1-l2-4

[Module mod-l1-16]
Type = Cache
Geometry = geo-l1
LowModules = mod-l2-6
LowNetwork = net-l1-l2-6

[Module mod-l1-18]
Type = Cache
Geometry = geo-l1
LowModules = mod-l2-8
LowNetwork = net-l1-l2-8

[Module mod-l1-1]
Type = Cache
Geometry = geo-l1
LowModules = mod-l3-0
LowNetwork = net0
LowNetworkNode = n1

[Module mod-l1-3]
Type = Cache
Geometry = geo-l1
LowModules = mod-l3-1
LowNetwork = net1
LowNetworkNode = n3

[Module mod-l1-5]
Type = Cache
Geometry = geo-l1
LowModules = mod-l3-0
LowNetwork = net0
LowNetworkNode = n5

[Module mod-l1-7]
Type = Cache
Geometry = geo-l1
LowModules = mod-l3-1
LowNetwork = net1
LowNetworkNode = n7

[Module mod-l2-0]
Type = Cache
Geometry = geo-l2
HighNetwork = net-l1-l2-0
LowModules = mod-l3-0
LowNetwork = net0
LowNetworkNode = n0

[Module mod-l2-2]
Type = Cache
Geometry = geo-l2
HighNetwork = net-l1-l2-2
LowModules = mod-l3-1
LowNetwork = net1
LowNetworkNode = n2

[Module mod-l2-4]
Type = Cache
Geometry = geo-l2
HighNetwork = net-l1-l2-4
LowModules = mod-l3-0
LowNetwork = net0
LowNetworkNode = n4

[Module mod-l2-6]
Type = Cache
Geometry = geo-l2
HighNetwork = net-l1-l2-6
LowModules = mod-l3-1
LowNetwork = net1
LowNetworkNode = n6

[Module mod-l2-8]
Type = Cache
Geometry = geo-l2
HighNetwork = net-l1-l2-8
LowModules = mod-l3-0
LowNetwork = net0
LowNetworkNode = n8

[Module mod-l3-0]
Type = Cache
Geometry = geo-l3
HighNetwork = net0
HighNetworkNode = n180
LowNetwork = net-l3-mm
LowModules = mod-mm

[Module mod-l3-1]
Type = Cache
Geometry = geo-l3
HighNetwork = net1
HighNetworkNode = n181
LowNetwork = net-l3-mm
LowModules = mod-mm

[Module mod-mm]
Type = MainMemory
BlockSize = 256
Latency = 93
HighNetwork = net-l3-mm

[Network net-l3-mm]
DefaultInputBufferSize = 1024
DefaultOutputBufferSize = 1024
DefaultBandwidth = 4096

[Network net-l1-l2-0]
DefaultInputBufferSize = 1024 
DefaultOutputBufferSize = 1024
DefaultBandwidth = 1024

[Network net-l1-l2-2]
DefaultInputBufferSize = 1024 
DefaultOutputBufferSize = 1024
DefaultBandwidth = 1024

[Network net-l1-l2-4]
DefaultInputBufferSize = 1024 
DefaultOutputBufferSize = 1024
DefaultBandwidth = 1024

[Network net-l1-l2-6]
DefaultInputBufferSize = 1024 
DefaultOutputBufferSize = 1024
DefaultBandwidth = 1024

[Network net-l1-l2-8]
DefaultInputBufferSize = 1024 
DefaultOutputBufferSize = 1024
DefaultBandwidth = 1024

[Entry core-0]
Arch = x86
Core = 0
Thread = 0
DataModule = mod-l1-0
InstModule = mod-l1-1

[Entry core-1]
Arch = x86
Core = 1
Thread = 0
DataModule = mod-l1-2
InstModule = mod-l1-3

[Entry core-2]
Arch = x86
Core = 2
Thread = 0
DataModule = mod-l1-4
InstModule = mod-l1-5

[Entry core-3]
Arch = x86
Core = 3
Thread = 0
DataModule = mod-l1-6
InstModule = mod-l1-7

[Entry core-4]
Arch = x86
Core = 4
Thread = 0
DataModule = mod-l1-8
InstModule = mod-l1-1

[Entry core-5]
Arch = x86
Core = 5
Thread = 0
DataModule = mod-l1-10
InstModule = mod-l1-3

[Entry core-6]
Arch = x86
Core = 6
Thread = 0
DataModule = mod-l1-12
InstModule = mod-l1-5

[Entry core-7]
Arch = x86
Core = 7
Thread = 0
DataModule = mod-l1-14
InstModule = mod-l1-7

[Entry core-8]
Arch = x86
Core = 8
Thread = 0
DataModule = mod-l1-16
InstModule = mod-l1-1

[Entry core-9]
Arch = x86
Core = 9
Thread = 0
DataModule = mod-l1-18
InstModule = mod-l1-3

[Entry core-10]
Arch = x86
Core = 10
Thread = 0
DataModule = mod-l1-0
InstModule = mod-l1-5

[Entry core-11]
Arch = x86
Core = 11
Thread = 0
DataModule = mod-l1-2
InstModule = mod-l1-7

[Entry core-12]
Arch = x86
Core = 12
Thread = 0
DataModule = mod-l1-4
InstModule = mod-l1-1

[Entry core-13]
Arch = x86
Core = 13
Thread = 0
DataModule = mod-l1-6
InstModule = mod-l1-3

[Entry core-14]
Arch = x86
Core = 14
Thread = 0
DataModule = mod-l1-8
InstModule = mod-l1-5

[Entry core-15]
Arch = x86
Core = 15
Thread = 0
DataModule = mod-l1-10
InstModule = mod-l1-7

[Entry core-16]
Arch = x86
Core = 16
Thread = 0
DataModule = mod-l1-12
InstModule = mod-l1-1

[Entry core-17]
Arch = x86
Core = 17
Thread = 0
DataModule = mod-l1-14
InstModule = mod-l1-3

[Entry core-18]
Arch = x86
Core = 18
Thread = 0
DataModule = mod-l1-16
InstModule = mod-l1-5

[Entry core-19]
Arch = x86
Core = 19
Thread = 0
DataModule = mod-l1-18
InstModule = mod-l1-7
