// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined___rs_pt_vec_Y_out__m_axi_11___rs_pt_vec_Y_out__m_axi_11_vec_Y_out__m_axi_inst #(
    parameter BufferSize         = 32,
    parameter BufferSizeLog      = 5,
    parameter AddrWidth          = 64,
    parameter AxiSideAddrWidth   = 64,
    parameter DataWidth          = 512,
    parameter DataWidthBytesLog  = 6,
    parameter WaitTimeWidth      = 4,
    parameter BurstLenWidth      = 8,
    parameter EnableReadChannel  = 1,
    parameter EnableWriteChannel = 1,
    parameter MaxWaitTime        = 3,
    parameter MaxBurstLen        = 15
) (
    input wire  [7:0] __rs_pt_write_resp_dout,
    input wire        __rs_pt_write_resp_empty_n,
    output wire       __rs_pt_write_resp_read,
    input wire        clk,
    input wire        rst,
    output wire [7:0] write_resp_dout,
    output wire       write_resp_empty_n,
    input wire        write_resp_read
);

wire        __rs_pipelined_rst;



__rs_pt_vec_Y_out__m_axi_11 #(
    .AddrWidth         (AddrWidth),
    .BurstLenWidth     (BurstLenWidth),
    .DataWidth         (DataWidth),
    .DataWidthBytesLog (DataWidthBytesLog),
    .MaxBurstLen       (MaxBurstLen),
    .MaxWaitTime       (MaxWaitTime),
    .WaitTimeWidth     (WaitTimeWidth)
) _ /**   Generated by RapidStream   **/ (
    .__rs_pt_write_resp_dout    (__rs_pt_write_resp_dout),
    .__rs_pt_write_resp_empty_n (__rs_pt_write_resp_empty_n),
    .__rs_pt_write_resp_read    (__rs_pt_write_resp_read),
    .clk                        (clk),
    .rst                        (__rs_pipelined_rst),
    .write_resp_dout            (write_resp_dout),
    .write_resp_empty_n         (write_resp_empty_n),
    .write_resp_read            (write_resp_read)
);

(* RS_ROUTE="SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_0 /**   Generated by RapidStream   **/ (
    .clk     (clk),
    .if_din  ({ rst }),
    .if_dout ({ __rs_pipelined_rst })
);

endmodule  // __rs_pipelined___rs_pt_vec_Y_out__m_axi_11___rs_pt_vec_Y_out__m_axi_11_vec_Y_out__m_axi_inst