# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ../run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap xil_defaultlib xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:21 on May 31,2024
# vlog -reportprogress 300 -sv -incr -work xil_defaultlib ../testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:49:21 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:21 on May 31,2024
# vlog -reportprogress 300 -incr "+cover" -work xil_defaultlib -f ../design_ver.f 
# -- Compiling module generate_3x3_winndows
# -- Compiling module sync_fifo
# -- Compiling module Similary_LUT
# -- Compiling module bilateral_filter
# 
# Top level modules:
# 	bilateral_filter
# End time: 13:49:21 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t ps -quiet -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.testbench 
# Start time: 13:49:21 on May 31,2024
# ======image_result_check begin=========
##############image result check end##############
# ** Error (suppressible): (vsim-PLI-3085) ../testbench.sv(131): $fwrite : Argument 1 is an unknown file descriptor.
#    Time: 12308575 ns  Iteration: 1  Instance: /testbench
# ** Error (suppressible): (vsim-PLI-3085) ../testbench.sv(136): $fwrite : Argument 1 is an unknown file descriptor.
#    Time: 12308575 ns  Iteration: 1  Instance: /testbench
add wave -position insertpoint sim:/testbench/u_bilateral_filter/*
add wave -position insertpoint sim:/testbench/u_bilateral_filter/shift_reg/*
add wave -position insertpoint sim:/testbench/u_bilateral_filter/shift_reg_1/*
do ../run.do
# ** Warning: (vlib-34) Library already exists at "xil_defaultlib".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap xil_defaultlib xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on May 31,2024
# vlog -reportprogress 300 -sv -incr -work xil_defaultlib ../testbench.sv 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:01:50 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:50 on May 31,2024
# vlog -reportprogress 300 -incr "+cover" -work xil_defaultlib -f ../design_ver.f 
# -- Skipping module generate_3x3_winndows
# -- Skipping module sync_fifo
# -- Skipping module Similary_LUT
# -- Compiling module bilateral_filter
# 
# Top level modules:
# 	bilateral_filter
# End time: 14:01:50 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:01:52 on May 31,2024, Elapsed time: 0:12:31
# Errors: 2, Warnings: 0
# vsim -voptargs=""+acc"" -t ps -quiet -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.testbench 
# Start time: 14:01:52 on May 31,2024
# ======image_result_check begin=========
##############image result check end##############
# ** Error (suppressible): (vsim-PLI-3085) ../testbench.sv(131): $fwrite : Argument 1 is an unknown file descriptor.
#    Time: 12308575 ns  Iteration: 1  Instance: /testbench
# ** Error (suppressible): (vsim-PLI-3085) ../testbench.sv(136): $fwrite : Argument 1 is an unknown file descriptor.
#    Time: 12308575 ns  Iteration: 1  Instance: /testbench
add wave -position insertpoint sim:/testbench/u_bilateral_filter/*
add wave -position insertpoint {sim:/testbench/u_bilateral_filter/genblk1[4]/*}
# (vish-4014) No objects found matching '/testbench/u_bilateral_filter/genblk1[4]/*'.
do ../run.do
# ** Warning: (vlib-34) Library already exists at "xil_defaultlib".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap xil_defaultlib xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:02 on May 31,2024
# vlog -reportprogress 300 -sv -incr -work xil_defaultlib ../testbench.sv 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:07:02 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:02 on May 31,2024
# vlog -reportprogress 300 -incr "+cover" -work xil_defaultlib -f ../design_ver.f 
# -- Skipping module generate_3x3_winndows
# -- Skipping module sync_fifo
# -- Skipping module Similary_LUT
# -- Compiling module bilateral_filter
# 
# Top level modules:
# 	bilateral_filter
# End time: 14:07:02 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:07:03 on May 31,2024, Elapsed time: 0:05:11
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t ps -quiet -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.testbench 
# Start time: 14:07:03 on May 31,2024
# ======image_result_check begin=========
add wave -position insertpoint sim:/testbench/u_bilateral_filter/*
do ../run.do
# ** Warning: (vlib-34) Library already exists at "xil_defaultlib".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap xil_defaultlib xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:41 on May 31,2024
# vlog -reportprogress 300 -sv -incr -work xil_defaultlib ../testbench.sv 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:09:41 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:42 on May 31,2024
# vlog -reportprogress 300 -incr "+cover" -work xil_defaultlib -f ../design_ver.f 
# -- Skipping module generate_3x3_winndows
# -- Skipping module sync_fifo
# -- Skipping module Similary_LUT
# -- Compiling module bilateral_filter
# 
# Top level modules:
# 	bilateral_filter
# End time: 14:09:42 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:09:43 on May 31,2024, Elapsed time: 0:02:40
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t ps -quiet -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.testbench 
# Start time: 14:09:43 on May 31,2024
# ======image_result_check begin=========
add wave -position insertpoint sim:/testbench/u_bilateral_filter/*
##############image result check end##############
# ** Error (suppressible): (vsim-PLI-3085) ../testbench.sv(131): $fwrite : Argument 1 is an unknown file descriptor.
#    Time: 12308575 ns  Iteration: 1  Instance: /testbench
# ** Error (suppressible): (vsim-PLI-3085) ../testbench.sv(136): $fwrite : Argument 1 is an unknown file descriptor.
#    Time: 12308575 ns  Iteration: 1  Instance: /testbench
# End time: 14:56:18 on May 31,2024, Elapsed time: 0:46:35
# Errors: 2, Warnings: 0
