--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLOCK_50 to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
TMDS_CLOCK_N    |         5.805(R)|      SLOW  |         3.106(R)|      FAST  |CLOCK_50M         |   0.000|
TMDS_CLOCK_P    |         5.763(R)|      SLOW  |         3.090(R)|      FAST  |CLOCK_50M         |   0.000|
TMDS_NEGTIVE<0> |         7.455(R)|      SLOW  |         4.218(R)|      FAST  |clk_250           |   0.000|
TMDS_NEGTIVE<1> |         6.281(R)|      SLOW  |         3.511(R)|      FAST  |clk_250           |   0.000|
TMDS_NEGTIVE<2> |         5.992(R)|      SLOW  |         3.321(R)|      FAST  |clk_250           |   0.000|
TMDS_POSITIVE<0>|         7.413(R)|      SLOW  |         4.202(R)|      FAST  |clk_250           |   0.000|
TMDS_POSITIVE<1>|         6.239(R)|      SLOW  |         3.495(R)|      FAST  |clk_250           |   0.000|
TMDS_POSITIVE<2>|         5.950(R)|      SLOW  |         3.305(R)|      FAST  |clk_250           |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50       |    2.417|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 15 12:55:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



