# MIPS_SV

Remaking the MIPs Processor in SystemVerilog

## Notes

- Key TCL Commands to Compile Quartus Libraries
  - vsim -gui work.memory_tb -L altera_mf_ver (to simulate the RAM for the memory module)
