# NyuziHPS
Assignments->Libraries add project library ./core
Assignments->Analysis&Synthesis Settings->Verilog HDL Input add macro VENDRO_ALTERA which setting is "1"
